/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /nvme/test_zephyr_standalone/zephyr-gsoc-core/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /soc
 *   4   /soc/external-interrupt@40006000
 *   5   /soc/external-interrupt@40006001
 *   6   /soc/external-interrupt@40006002
 *   7   /soc/external-interrupt@40006003
 *   8   /soc/gpio@40080100
 *   9   /download-esp32
 *   10  /soc/external-interrupt@40006006
 *   11  /soc/external-interrupt@40006007
 *   12  /soc/external-interrupt@40006008
 *   13  /soc/interrupt-controller@e000e100
 *   14  /soc/external-interrupt@40006009
 *   15  /soc/external-interrupt@4000600a
 *   16  /soc/external-interrupt@4000600b
 *   17  /soc/external-interrupt@4000600c
 *   18  /soc/external-interrupt@4000600d
 *   19  /soc/external-interrupt@4000600e
 *   20  /soc/gpio@40080000
 *   21  /soc/external-interrupt@40006004
 *   22  /soc/gpio@40080020
 *   23  /soc/gpio@40080040
 *   24  /soc/external-interrupt@40006005
 *   25  /soc/gpio@40080060
 *   26  /soc/external-interrupt@4000600f
 *   27  /soc/gpio@40080080
 *   28  /soc/gpio@400800a0
 *   29  /soc/gpio@400800c0
 *   30  /soc/gpio@400800e0
 *   31  /soc/gpio@40080120
 *   32  /soc/pin-contrller@40080800
 *   33  /soc/pin-contrller@40080800/iic1_default
 *   34  /soc/iic1@4009f100
 *   35  /clocks
 *   36  /clocks/clock-main-osc
 *   37  /clocks/pll
 *   38  /clocks/pclkblock@40084000
 *   39  /clocks/pclkblock@40084000/pclkd
 *   40  /soc/pin-contrller@40080800/pwm6_default
 *   41  /soc/pwm6@40169600
 *   42  /soc/pin-contrller@40080800/spi1_default
 *   43  /soc/spi@4011a100
 *   44  /clocks/pclkblock@40084000/pclka
 *   45  /soc/pin-contrller@40080800/sci9_default
 *   46  /soc/sci9@40118900
 *   47  /soc/sci9@40118900/uart
 *   48  /zephyr,user
 *   49  /clocks/clock-hoco
 *   50  /clocks/clock-loco
 *   51  /clocks/clock-moco
 *   52  /clocks/clock-subclk
 *   53  /clocks/pll2
 *   54  /clocks/pclkblock@40084000/canfdclk
 *   55  /clocks/pclkblock@40084000/cecclk
 *   56  /clocks/pclkblock@40084000/clkout
 *   57  /clocks/pclkblock@40084000/fclk
 *   58  /clocks/pclkblock@40084000/iclk
 *   59  /clocks/pclkblock@40084000/octaspiclk
 *   60  /clocks/pclkblock@40084000/pclkb
 *   61  /clocks/pclkblock@40084000/pclkc
 *   62  /clocks/pclkblock@40084000/u60clk
 *   63  /clocks/pclkblock@40084000/uclk
 *   64  /clocks/pclkblock@40084000/bclk
 *   65  /clocks/pclkblock@40084000/bclk/bclkout
 *   66  /cpus
 *   67  /cpus/cpu@0
 *   68  /cpus/cpu@0/mpu@e000ed90
 *   69  /leds
 *   70  /leds/led1
 *   71  /leds/led2
 *   72  /leds/led3
 *   73  /soc/pin-contrller@40080800/adc0_default
 *   74  /soc/adc@40170000
 *   75  /soc/adc@40170200
 *   76  /soc/pin-contrller@40080800/ether_default
 *   77  /soc/mdio
 *   78  /soc/mdio/ethernet-phy@0
 *   79  /soc/ethernet@40114100
 *   80  /soc/gpio@40080140
 *   81  /soc/gpio@40080160
 *   82  /soc/iic0@4009f000
 *   83  /soc/iic2@4009f200
 *   84  /soc/memory@20000000
 *   85  /soc/option_setting_ofs@100a100
 *   86  /soc/option_setting_s@100a200
 *   87  /soc/option_setting_sas@100a134
 *   88  /soc/pwm0@40169000
 *   89  /soc/pin-contrller@40080800/pwm1_default
 *   90  /soc/pwm1@40169100
 *   91  /soc/pwm2@40169200
 *   92  /soc/pwm3@40169300
 *   93  /soc/pwm4@40169400
 *   94  /soc/pwm5@40169500
 *   95  /soc/pwm7@40169700
 *   96  /soc/pwm8@40169800
 *   97  /soc/pwm9@40169900
 *   98  /soc/spi@4011a000
 *   99  /soc/system@4001e000
 *   100 /soc/timer@e000e010
 *   101 /soc/trng
 *   102 /soc/agt@400e8000
 *   103 /soc/agt@400e8000/counter
 *   104 /soc/agt@400e8100
 *   105 /soc/agt@400e8100/counter
 *   106 /soc/agt@400e8200
 *   107 /soc/agt@400e8200/counter
 *   108 /soc/agt@400e8300
 *   109 /soc/agt@400e8300/counter
 *   110 /soc/agt@400e8400
 *   111 /soc/agt@400e8400/counter
 *   112 /soc/agt@400e8500
 *   113 /soc/agt@400e8500/counter
 *   114 /soc/flash-controller@407e0000
 *   115 /soc/flash-controller@407e0000/flash@0
 *   116 /soc/flash-controller@407e0000/flash@0/partitions
 *   117 /soc/flash-controller@407e0000/flash@0/partitions/partition@0
 *   118 /soc/flash-controller@407e0000/flash@0/partitions/partition@10000
 *   119 /soc/flash-controller@407e0000/flash@0/partitions/partition@100000
 *   120 /soc/flash-controller@407e0000/flash@8000000
 *   121 /soc/flash-controller@407e0000/flash@8000000/partitions
 *   122 /soc/flash-controller@407e0000/flash@8000000/partitions/partition@0
 *   123 /soc/pin-contrller@40080800/adc0_default/group1
 *   124 /soc/pin-contrller@40080800/ether_default/group1
 *   125 /soc/pin-contrller@40080800/iic1_default/group1
 *   126 /soc/pin-contrller@40080800/pwm1_default/group1
 *   127 /soc/pin-contrller@40080800/pwm3_default
 *   128 /soc/pin-contrller@40080800/pwm3_default/group1
 *   129 /soc/pin-contrller@40080800/pwm4_default
 *   130 /soc/pin-contrller@40080800/pwm4_default/group1
 *   131 /soc/pin-contrller@40080800/pwm6_default/group1
 *   132 /soc/pin-contrller@40080800/pwm7_default
 *   133 /soc/pin-contrller@40080800/pwm7_default/group1
 *   134 /soc/pin-contrller@40080800/pwm8_default
 *   135 /soc/pin-contrller@40080800/pwm8_default/group1
 *   136 /soc/pin-contrller@40080800/sci5_default
 *   137 /soc/pin-contrller@40080800/sci5_default/group1
 *   138 /soc/pin-contrller@40080800/sci6_default
 *   139 /soc/pin-contrller@40080800/sci6_default/group1
 *   140 /soc/pin-contrller@40080800/sci7_default
 *   141 /soc/pin-contrller@40080800/sci7_default/group1
 *   142 /soc/pin-contrller@40080800/sci8_default
 *   143 /soc/pin-contrller@40080800/sci8_default/group1
 *   144 /soc/pin-contrller@40080800/sci9_default/group1
 *   145 /soc/pin-contrller@40080800/spi1_default/group1
 *   146 /soc/pin-contrller@40080800/usbhs_default
 *   147 /soc/pin-contrller@40080800/usbhs_default/group1
 *   148 /soc/pwm6@40169600/pwmclock
 *   149 /soc/sci0@40118000
 *   150 /soc/sci0@40118000/uart
 *   151 /soc/sci1@40118100
 *   152 /soc/sci1@40118100/uart
 *   153 /soc/sci2@40118200
 *   154 /soc/sci2@40118200/uart
 *   155 /soc/sci3@40118300
 *   156 /soc/sci3@40118300/uart
 *   157 /soc/sci4@40118400
 *   158 /soc/sci4@40118400/uart
 *   159 /soc/sci5@40118500
 *   160 /soc/sci5@40118500/uart
 *   161 /soc/sci6@40118600
 *   162 /soc/sci6@40118600/uart
 *   163 /soc/sci7@40118700
 *   164 /soc/sci7@40118700/uart
 *   165 /soc/sci8@40118800
 *   166 /soc/sci8@40118800/uart
 *   167 /soc/sci8@40118800/uart/bt_hci_uart
 *   168 /soc/sci8@40118800/uart/bt_hci_uart/esp32
 *   169 /usbhs-phy
 *   170 /soc/usbhs@40111000
 *   171 /soc/usbhs@40111000/udc
 *   172 /soc/usbhs@40111000/udc/board_cdc_acm_uart
 *   173 /soc/usbhs@40111000/udc/cdc_acm_uart0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 9
#define DT_N_CHILD_NUM_STATUS_OKAY 9
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_download_esp32) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_download_esp32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_download_esp32, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_download_esp32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_download_esp32) fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_download_esp32) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_download_esp32, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_usbhs_phy, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_download_esp32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_zephyr_user, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, \
	2, \
	3, \
	9, \
	35, \
	48, \
	66, \
	69, \
	169,

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_renesas_ra6m5 DT_N
#define DT_N_INST_0_renesas_ra    DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_renesas_ra6m5 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "ra6m5"
#define DT_N_COMPAT_MATCHES_renesas_ra 1
#define DT_N_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_1 "Renesas Electronics Corporation"
#define DT_N_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_1 "ra"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"renesas,ra6m5", "renesas,ra"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "renesas,ra6m5"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra6m5
#define DT_N_P_compatible_IDX_0_STRING_TOKEN renesas_ra6m5
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA6M5
#define DT_N_P_compatible_IDX_1_EXISTS 1
#define DT_N_P_compatible_IDX_1 "renesas,ra"
#define DT_N_P_compatible_IDX_1_STRING_UNQUOTED renesas,ra
#define DT_N_P_compatible_IDX_1_STRING_TOKEN renesas_ra
#define DT_N_P_compatible_IDX_1_STRING_UPPER_TOKEN RENESAS_RA
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0) \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__) \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N, compatible, 1, __VA_ARGS__)
#define DT_N_P_compatible_LEN 2
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 74
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 31
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_iic0_4009f000) fn(DT_N_S_soc_S_iic1_4009f100) fn(DT_N_S_soc_S_spi_4011a000) fn(DT_N_S_soc_S_spi_4011a100) fn(DT_N_S_soc_S_agt_400e8000) fn(DT_N_S_soc_S_agt_400e8100) fn(DT_N_S_soc_S_agt_400e8200) fn(DT_N_S_soc_S_agt_400e8300) fn(DT_N_S_soc_S_agt_400e8400) fn(DT_N_S_soc_S_agt_400e8500) fn(DT_N_S_soc_S_adc_40170000) fn(DT_N_S_soc_S_adc_40170200) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_pwm1_40169100) fn(DT_N_S_soc_S_pwm2_40169200) fn(DT_N_S_soc_S_pwm4_40169400) fn(DT_N_S_soc_S_pwm5_40169500) fn(DT_N_S_soc_S_ethernet_40114100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci1_40118100) fn(DT_N_S_soc_S_sci2_40118200) fn(DT_N_S_soc_S_sci3_40118300) fn(DT_N_S_soc_S_sci4_40118400) fn(DT_N_S_soc_S_sci5_40118500) fn(DT_N_S_soc_S_sci6_40118600) fn(DT_N_S_soc_S_sci7_40118700) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_iic2_4009f200) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc_S_pwm0_40169000) fn(DT_N_S_soc_S_pwm3_40169300) fn(DT_N_S_soc_S_pwm6_40169600) fn(DT_N_S_soc_S_pwm7_40169700) fn(DT_N_S_soc_S_pwm8_40169800) fn(DT_N_S_soc_S_pwm9_40169900) fn(DT_N_S_soc_S_trng)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4009f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4009f100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40169100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40169200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40169400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40169500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40114100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40118100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40118200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40118300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40118400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci5_40118500) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci6_40118600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci7_40118700) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic2_4009f200) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40169000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40169300) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40169600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40169700) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm8_40169800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm9_40169900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8200, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8300, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8400, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8500, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170200, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40169200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40169400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40169500, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_iic2_4009f200, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40169000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40169300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40169700, __VA_ARGS__) fn(DT_N_S_soc_S_pwm8_40169800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm9_40169900, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic0_4009f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_agt_400e8500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm2_40169200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm4_40169400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm5_40169500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic2_4009f200, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm0_40169000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm3_40169300, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm7_40169700, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm8_40169800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm9_40169900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_iic1_4009f100) fn(DT_N_S_soc_S_spi_4011a100) fn(DT_N_S_soc_S_adc_40170000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_pwm1_40169100) fn(DT_N_S_soc_S_ethernet_40114100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc_S_pwm6_40169600) fn(DT_N_S_soc_S_trng)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4009f100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40169100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40114100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40169600) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 3
#define DT_N_S_soc_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	4, \
	5, \
	6, \
	7, \
	8, \
	10, \
	11, \
	12, \
	13, \
	14, \
	15, \
	16, \
	17, \
	18, \
	19, \
	20, \
	21, \
	22, \
	23, \
	24, \
	25, \
	26, \
	27, \
	28, \
	29, \
	30, \
	31, \
	32, \
	34, \
	41, \
	43, \
	46, \
	74, \
	75, \
	77, \
	79, \
	80, \
	81, \
	82, \
	83, \
	84, \
	85, \
	86, \
	87, \
	88, \
	90, \
	91, \
	92, \
	93, \
	94, \
	95, \
	96, \
	97, \
	98, \
	99, \
	100, \
	101, \
	102, \
	104, \
	106, \
	108, \
	110, \
	112, \
	114, \
	149, \
	151, \
	153, \
	155, \
	157, \
	159, \
	161, \
	163, \
	165, \
	170,

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006000
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006000
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006000_PATH "/soc/external-interrupt@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME "external-interrupt@40006000"
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UNQUOTED external-interrupt@40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_TOKEN external_interrupt_40006000
#define DT_N_S_soc_S_external_interrupt_40006000_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL(fn) fn(port_irq0)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006000_HASH _JguhCipNqxbSf8Vxnc3v8DEXbXTHAF6iRtpR1pV3xQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006000_ORD 4
#define DT_N_S_soc_S_external_interrupt_40006000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006000_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006000_SUPPORTS_ORDS \
	8, \
	22, \
	23, \
	27,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006000_EXISTS 1
#define DT_N_INST_2_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_NODELABEL_port_irq0                  DT_N_S_soc_S_external_interrupt_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006000_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_ADDRESS 1073766400
#define DT_N_S_soc_S_external_interrupt_40006000_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006000_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg {1073766400, 1}
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006001
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006001
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006001_PATH "/soc/external-interrupt@40006001"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME "external-interrupt@40006001"
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UNQUOTED external-interrupt@40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_TOKEN external_interrupt_40006001
#define DT_N_S_soc_S_external_interrupt_40006001_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006001

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006001_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006001_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL(fn) fn(port_irq1)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq1, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006001_HASH 8q6E1Gh7Xz_wRoERBgd3GK_ob9OIH8sW5Isrq_the34

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006001_ORD 5
#define DT_N_S_soc_S_external_interrupt_40006001_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006001_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006001_SUPPORTS_ORDS \
	8, \
	22, \
	23,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006001_EXISTS 1
#define DT_N_INST_3_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_NODELABEL_port_irq1                  DT_N_S_soc_S_external_interrupt_40006001

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006001_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_ADDRESS 1073766401
#define DT_N_S_soc_S_external_interrupt_40006001_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006001_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006001_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006001_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg {1073766401, 1}
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_0 1073766401
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006001, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006001_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006002
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006002
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006002_PATH "/soc/external-interrupt@40006002"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME "external-interrupt@40006002"
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UNQUOTED external-interrupt@40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_TOKEN external_interrupt_40006002
#define DT_N_S_soc_S_external_interrupt_40006002_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006002

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006002_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006002_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL(fn) fn(port_irq2)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq2, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006002_HASH t0KRaatL4jucAj6fIcdff56EGqFNvJ33pSXpgESB8E8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006002_ORD 6
#define DT_N_S_soc_S_external_interrupt_40006002_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006002_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006002_SUPPORTS_ORDS \
	8, \
	22, \
	23,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006002_EXISTS 1
#define DT_N_INST_4_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_NODELABEL_port_irq2                  DT_N_S_soc_S_external_interrupt_40006002

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006002_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_ADDRESS 1073766402
#define DT_N_S_soc_S_external_interrupt_40006002_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006002_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006002_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006002_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg {1073766402, 1}
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_0 1073766402
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel 2
#define DT_N_S_soc_S_external_interrupt_40006002_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006002, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006002_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006003
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006003
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006003_PATH "/soc/external-interrupt@40006003"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME "external-interrupt@40006003"
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UNQUOTED external-interrupt@40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_TOKEN external_interrupt_40006003
#define DT_N_S_soc_S_external_interrupt_40006003_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006003

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006003_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006003_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL(fn) fn(port_irq3)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq3, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006003_HASH tEI9jOltLEUdjq_5kszXq6r7xiLYIfEu_RzaapYnlt8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006003_ORD 7
#define DT_N_S_soc_S_external_interrupt_40006003_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006003_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006003_SUPPORTS_ORDS \
	8, \
	22, \
	23,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006003_EXISTS 1
#define DT_N_INST_5_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_NODELABEL_port_irq3                  DT_N_S_soc_S_external_interrupt_40006003

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006003_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_ADDRESS 1073766403
#define DT_N_S_soc_S_external_interrupt_40006003_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006003_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006003_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006003_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg {1073766403, 1}
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_0 1073766403
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006003, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006003_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080100
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080100
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080100_PATH "/soc/gpio@40080100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080100_FULL_NAME "gpio@40080100"
#define DT_N_S_soc_S_gpio_40080100_FULL_NAME_UNQUOTED gpio@40080100
#define DT_N_S_soc_S_gpio_40080100_FULL_NAME_TOKEN gpio_40080100
#define DT_N_S_soc_S_gpio_40080100_FULL_NAME_UPPER_TOKEN GPIO_40080100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080100_CHILD_IDX 53

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080100_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080100_FOREACH_NODELABEL(fn) fn(ioport8)
#define DT_N_S_soc_S_gpio_40080100_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080100_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080100_HASH ZXpcDk8UIpfsyT7y03fxU2_FEv_3f5R1Mfla4Bf5nrc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080100_ORD 8
#define DT_N_S_soc_S_gpio_40080100_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080100_REQUIRES_ORDS \
	3, \
	4, \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080100_SUPPORTS_ORDS \
	9, \
	48, \
	69, \
	72, \
	168,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080100_EXISTS 1
#define DT_N_INST_8_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080100
#define DT_N_NODELABEL_ioport8             DT_N_S_soc_S_gpio_40080100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080100_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_VAL_ADDRESS 1074266368
#define DT_N_S_soc_S_gpio_40080100_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080100_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080100_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080100_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080100_P_reg {1074266368, 32}
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_0 1074266368
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080100_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port 8
#define DT_N_S_soc_S_gpio_40080100_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40080100_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3"}
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080100, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40080100_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins {6}
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins {4}
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins {3}
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_IDX_0 3
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins {2}
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080100_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080100_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status "okay"
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, status, 0)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, status, 0)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080100_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /download-esp32
 *
 * Node identifier: DT_N_S_download_esp32
 *
 * Binding (compatible = regulator-fixed):
 *   $ZEPHYR_BASE/dts/bindings/regulator/regulator-fixed.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_download_esp32_PATH "/download-esp32"

/* Node's name with unit-address: */
#define DT_N_S_download_esp32_FULL_NAME "download-esp32"
#define DT_N_S_download_esp32_FULL_NAME_UNQUOTED download-esp32
#define DT_N_S_download_esp32_FULL_NAME_TOKEN download_esp32
#define DT_N_S_download_esp32_FULL_NAME_UPPER_TOKEN DOWNLOAD_ESP32

/* Node parent (/) identifier: */
#define DT_N_S_download_esp32_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_download_esp32_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_download_esp32_NODELABEL_NUM 0
#define DT_N_S_download_esp32_FOREACH_NODELABEL(fn) 
#define DT_N_S_download_esp32_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_download_esp32_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_download_esp32_CHILD_NUM 0
#define DT_N_S_download_esp32_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_download_esp32_FOREACH_CHILD(fn) 
#define DT_N_S_download_esp32_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_download_esp32_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_download_esp32_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_download_esp32_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_download_esp32_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_download_esp32_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_download_esp32_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_download_esp32_HASH T2XJ1Qqwrs5P9HCm_uLde4HAIIqzhJZNbiHNbw45MOU

/* Node's dependency ordinal: */
#define DT_N_S_download_esp32_ORD 9
#define DT_N_S_download_esp32_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_download_esp32_REQUIRES_ORDS \
	0, \
	8,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_download_esp32_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_download_esp32_EXISTS 1
#define DT_N_INST_0_regulator_fixed DT_N_S_download_esp32

/* Macros for properties that are special in the specification: */
#define DT_N_S_download_esp32_REG_NUM 0
#define DT_N_S_download_esp32_RANGES_NUM 0
#define DT_N_S_download_esp32_FOREACH_RANGE(fn) 
#define DT_N_S_download_esp32_IRQ_NUM 0
#define DT_N_S_download_esp32_IRQ_LEVEL 0
#define DT_N_S_download_esp32_COMPAT_MATCHES_regulator_fixed 1
#define DT_N_S_download_esp32_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_download_esp32_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_download_esp32_P_regulator_name "download_esp32"
#define DT_N_S_download_esp32_P_regulator_name_STRING_UNQUOTED download_esp32
#define DT_N_S_download_esp32_P_regulator_name_STRING_TOKEN download_esp32
#define DT_N_S_download_esp32_P_regulator_name_STRING_UPPER_TOKEN DOWNLOAD_ESP32
#define DT_N_S_download_esp32_P_regulator_name_IDX_0 "download_esp32"
#define DT_N_S_download_esp32_P_regulator_name_IDX_0_EXISTS 1
#define DT_N_S_download_esp32_P_regulator_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_download_esp32, regulator_name, 0)
#define DT_N_S_download_esp32_P_regulator_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_download_esp32, regulator_name, 0)
#define DT_N_S_download_esp32_P_regulator_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_download_esp32, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_regulator_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_download_esp32, regulator_name, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_regulator_name_LEN 1
#define DT_N_S_download_esp32_P_regulator_name_EXISTS 1
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_EXISTS 1
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_VAL_pin 3
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_VAL_flags 0
#define DT_N_S_download_esp32_P_enable_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_download_esp32_P_enable_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_download_esp32, enable_gpios, 0)
#define DT_N_S_download_esp32_P_enable_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_download_esp32, enable_gpios, 0)
#define DT_N_S_download_esp32_P_enable_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_download_esp32, enable_gpios, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_enable_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_download_esp32, enable_gpios, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_enable_gpios_LEN 1
#define DT_N_S_download_esp32_P_enable_gpios_EXISTS 1
#define DT_N_S_download_esp32_P_compatible {"regulator-fixed"}
#define DT_N_S_download_esp32_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_download_esp32_P_compatible_IDX_0 "regulator-fixed"
#define DT_N_S_download_esp32_P_compatible_IDX_0_STRING_UNQUOTED regulator-fixed
#define DT_N_S_download_esp32_P_compatible_IDX_0_STRING_TOKEN regulator_fixed
#define DT_N_S_download_esp32_P_compatible_IDX_0_STRING_UPPER_TOKEN REGULATOR_FIXED
#define DT_N_S_download_esp32_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_download_esp32, compatible, 0)
#define DT_N_S_download_esp32_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_download_esp32, compatible, 0)
#define DT_N_S_download_esp32_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_download_esp32, compatible, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_download_esp32, compatible, 0, __VA_ARGS__)
#define DT_N_S_download_esp32_P_compatible_LEN 1
#define DT_N_S_download_esp32_P_compatible_EXISTS 1
#define DT_N_S_download_esp32_P_zephyr_deferred_init 0
#define DT_N_S_download_esp32_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_download_esp32_P_wakeup_source 0
#define DT_N_S_download_esp32_P_wakeup_source_EXISTS 1
#define DT_N_S_download_esp32_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_download_esp32_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_download_esp32_P_regulator_always_on 0
#define DT_N_S_download_esp32_P_regulator_always_on_EXISTS 1
#define DT_N_S_download_esp32_P_regulator_boot_on 1
#define DT_N_S_download_esp32_P_regulator_boot_on_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006006
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006006
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006006_PATH "/soc/external-interrupt@40006006"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME "external-interrupt@40006006"
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UNQUOTED external-interrupt@40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_TOKEN external_interrupt_40006006
#define DT_N_S_soc_S_external_interrupt_40006006_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006006

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006006_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006006_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL(fn) fn(port_irq6)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq6, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006006_HASH 4eMdp3gb5amI619oQWl_1kfgBALdJ_8I0wLPgz_iVRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006006_ORD 10
#define DT_N_S_soc_S_external_interrupt_40006006_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006006_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006006_SUPPORTS_ORDS \
	20, \
	25, \
	27, \
	80,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006006_EXISTS 1
#define DT_N_INST_8_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_NODELABEL_port_irq6                  DT_N_S_soc_S_external_interrupt_40006006

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006006_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_ADDRESS 1073766406
#define DT_N_S_soc_S_external_interrupt_40006006_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006006_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006006_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006006_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg {1073766406, 1}
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_0 1073766406
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel 6
#define DT_N_S_soc_S_external_interrupt_40006006_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006006, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006006_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006007
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006007
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006007_PATH "/soc/external-interrupt@40006007"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME "external-interrupt@40006007"
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UNQUOTED external-interrupt@40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_TOKEN external_interrupt_40006007
#define DT_N_S_soc_S_external_interrupt_40006007_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006007

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006007_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006007_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL(fn) fn(port_irq7)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq7, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006007_HASH ZXaoE15HikaM4pDzUECnTeOQebC93Z6c_BT3jbPjn3w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006007_ORD 11
#define DT_N_S_soc_S_external_interrupt_40006007_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006007_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006007_SUPPORTS_ORDS \
	20, \
	27, \
	29, \
	30,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006007_EXISTS 1
#define DT_N_INST_9_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_NODELABEL_port_irq7                  DT_N_S_soc_S_external_interrupt_40006007

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006007_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_ADDRESS 1073766407
#define DT_N_S_soc_S_external_interrupt_40006007_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006007_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006007_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006007_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg {1073766407, 1}
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_0 1073766407
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel 7
#define DT_N_S_soc_S_external_interrupt_40006007_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006007, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006007_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006008
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006008
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006008_PATH "/soc/external-interrupt@40006008"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME "external-interrupt@40006008"
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UNQUOTED external-interrupt@40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_TOKEN external_interrupt_40006008
#define DT_N_S_soc_S_external_interrupt_40006008_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006008

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006008_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006008_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL(fn) fn(port_irq8)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq8, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006008_HASH qOZMsYJW9KYCgiBXtmB25EP_hpynmeZt6w5uOYcgg8I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006008_ORD 12
#define DT_N_S_soc_S_external_interrupt_40006008_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006008_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006008_SUPPORTS_ORDS \
	20, \
	25, \
	27, \
	30, \
	31,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006008_EXISTS 1
#define DT_N_INST_10_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_NODELABEL_port_irq8                   DT_N_S_soc_S_external_interrupt_40006008

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006008_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_ADDRESS 1073766408
#define DT_N_S_soc_S_external_interrupt_40006008_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006008_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006008_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006008_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg {1073766408, 1}
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_0 1073766408
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel 8
#define DT_N_S_soc_S_external_interrupt_40006008_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006008_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v8m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v8m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 13
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	14, \
	15, \
	34, \
	41, \
	43, \
	46, \
	74, \
	75, \
	79, \
	90, \
	98, \
	114, \
	149, \
	151, \
	153, \
	155, \
	157, \
	159, \
	161, \
	163, \
	165, \
	170,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v8m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v8m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984, 3072}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v8m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v8m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v8m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v8m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V8M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006009
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006009
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006009_PATH "/soc/external-interrupt@40006009"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME "external-interrupt@40006009"
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UNQUOTED external-interrupt@40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_TOKEN external_interrupt_40006009
#define DT_N_S_soc_S_external_interrupt_40006009_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006009

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006009_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006009_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL(fn) fn(port_irq9)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq9, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006009_HASH 0SIAlvsRcwvwRV6e7noFkhDXO9FD4g_vJnpepxZ6154

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006009_ORD 14
#define DT_N_S_soc_S_external_interrupt_40006009_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006009_REQUIRES_ORDS \
	3, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006009_SUPPORTS_ORDS \
	20, \
	25, \
	27, \
	31,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006009_EXISTS 1
#define DT_N_INST_0_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_NODELABEL_port_irq9                  DT_N_S_soc_S_external_interrupt_40006009

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006009_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_ADDRESS 1073766409
#define DT_N_S_soc_S_external_interrupt_40006009_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006009_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006009_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_40006009_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006009_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts {41, 12}
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_40006009_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg {1073766409, 1}
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_0 1073766409
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel 9
#define DT_N_S_soc_S_external_interrupt_40006009_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006009_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600a
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600a
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PATH "/soc/external-interrupt@4000600a"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME "external-interrupt@4000600a"
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UNQUOTED external-interrupt@4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_TOKEN external_interrupt_4000600a
#define DT_N_S_soc_S_external_interrupt_4000600a_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600A

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600a_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL(fn) fn(port_irq10)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq10, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600a_HASH nLnkf_WOSPuRwB4m5VIIoCWc3FDyC7uFWMjG13d9rMg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD 15
#define DT_N_S_soc_S_external_interrupt_4000600a_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REQUIRES_ORDS \
	3, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600a_SUPPORTS_ORDS \
	20, \
	30, \
	31,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600a_EXISTS 1
#define DT_N_INST_1_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_NODELABEL_port_irq10                 DT_N_S_soc_S_external_interrupt_4000600a

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_ADDRESS 1073766410
#define DT_N_S_soc_S_external_interrupt_4000600a_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600a_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600a_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_VAL_irq 42
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_external_interrupt_4000600a_IRQ_LEVEL 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600a_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts {42, 12}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts_IDX_0 42
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_external_interrupt_4000600a_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg {1073766410, 1}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_0 1073766410
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel 10
#define DT_N_S_soc_S_external_interrupt_4000600a_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status "okay"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600a, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600a_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600b
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600b
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PATH "/soc/external-interrupt@4000600b"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME "external-interrupt@4000600b"
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UNQUOTED external-interrupt@4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_TOKEN external_interrupt_4000600b
#define DT_N_S_soc_S_external_interrupt_4000600b_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600B

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_IDX 39

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600b_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL(fn) fn(port_irq11)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq11, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600b_HASH B7XMWWvMDSpQlTLGcovzqvBuqQ_QuuWUiR_0S8UCug0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD 16
#define DT_N_S_soc_S_external_interrupt_4000600b_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600b_SUPPORTS_ORDS \
	20, \
	28, \
	30, \
	31,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600b_EXISTS 1
#define DT_N_INST_11_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_NODELABEL_port_irq11                  DT_N_S_soc_S_external_interrupt_4000600b

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_ADDRESS 1073766411
#define DT_N_S_soc_S_external_interrupt_4000600b_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600b_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600b_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600b_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg {1073766411, 1}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_0 1073766411
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel 11
#define DT_N_S_soc_S_external_interrupt_4000600b_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600b, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600b_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600c
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600c
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PATH "/soc/external-interrupt@4000600c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME "external-interrupt@4000600c"
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UNQUOTED external-interrupt@4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_TOKEN external_interrupt_4000600c
#define DT_N_S_soc_S_external_interrupt_4000600c_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600C

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_IDX 40

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600c_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL(fn) fn(port_irq12)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq12, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600c_HASH Hk87p4kF77f9yS7iDx4FfAakNHbptJB_EouPWNpcdRs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD 17
#define DT_N_S_soc_S_external_interrupt_4000600c_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600c_SUPPORTS_ORDS \
	20, \
	28,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600c_EXISTS 1
#define DT_N_INST_12_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_NODELABEL_port_irq12                  DT_N_S_soc_S_external_interrupt_4000600c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_ADDRESS 1073766412
#define DT_N_S_soc_S_external_interrupt_4000600c_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600c_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600c_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg {1073766412, 1}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_0 1073766412
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel 12
#define DT_N_S_soc_S_external_interrupt_4000600c_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600d
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600d
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PATH "/soc/external-interrupt@4000600d"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME "external-interrupt@4000600d"
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_UNQUOTED external-interrupt@4000600d
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_TOKEN external_interrupt_4000600d
#define DT_N_S_soc_S_external_interrupt_4000600d_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600D

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_IDX 41

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600d_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_NODELABEL(fn) fn(port_irq13)
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq13, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600d_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600d_HASH eYT88OK1yTlegu4jROUnqN6zS8yKxDNiq1JGN0E9g0c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600d_ORD 18
#define DT_N_S_soc_S_external_interrupt_4000600d_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600d_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600d_SUPPORTS_ORDS \
	20,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600d_EXISTS 1
#define DT_N_INST_13_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_NODELABEL_port_irq13                  DT_N_S_soc_S_external_interrupt_4000600d

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_VAL_ADDRESS 1073766413
#define DT_N_S_soc_S_external_interrupt_4000600d_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600d_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600d_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600d_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600d_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600d_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg {1073766413, 1}
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_0 1073766413
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_channel 13
#define DT_N_S_soc_S_external_interrupt_4000600d_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600d, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600d_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600e
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600e
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PATH "/soc/external-interrupt@4000600e"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME "external-interrupt@4000600e"
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UNQUOTED external-interrupt@4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_TOKEN external_interrupt_4000600e
#define DT_N_S_soc_S_external_interrupt_4000600e_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600E

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_IDX 42

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600e_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL(fn) fn(port_irq14)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq14, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600e_HASH uZ4kWZVL5ld903r_vmCPsro433qxOF7nuU6kQgAO7iY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD 19
#define DT_N_S_soc_S_external_interrupt_4000600e_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600e_SUPPORTS_ORDS \
	20, \
	27, \
	28,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600e_EXISTS 1
#define DT_N_INST_14_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_NODELABEL_port_irq14                  DT_N_S_soc_S_external_interrupt_4000600e

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_ADDRESS 1073766414
#define DT_N_S_soc_S_external_interrupt_4000600e_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600e_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600e_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600e_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg {1073766414, 1}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_0 1073766414
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel 14
#define DT_N_S_soc_S_external_interrupt_4000600e_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600e, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600e_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080000
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080000_PATH "/soc/gpio@40080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080000_FULL_NAME "gpio@40080000"
#define DT_N_S_soc_S_gpio_40080000_FULL_NAME_UNQUOTED gpio@40080000
#define DT_N_S_soc_S_gpio_40080000_FULL_NAME_TOKEN gpio_40080000
#define DT_N_S_soc_S_gpio_40080000_FULL_NAME_UPPER_TOKEN GPIO_40080000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080000_FOREACH_NODELABEL(fn) fn(ioport0)
#define DT_N_S_soc_S_gpio_40080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080000_HASH SfypN9jG6s8nJNf_AJ1SuOVPKNQR9uXruoolc27HfvI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080000_ORD 20
#define DT_N_S_soc_S_gpio_40080000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080000_REQUIRES_ORDS \
	3, \
	10, \
	11, \
	12, \
	14, \
	15, \
	16, \
	17, \
	18, \
	19,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080000_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080000_EXISTS 1
#define DT_N_INST_0_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080000
#define DT_N_NODELABEL_ioport0             DT_N_S_soc_S_gpio_40080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_VAL_ADDRESS 1074266112
#define DT_N_S_soc_S_gpio_40080000_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080000_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080000_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080000_P_reg {1074266112, 32}
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_0 1074266112
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port 0
#define DT_N_S_soc_S_gpio_40080000_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_0_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_1_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_2_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_3_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_4_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_5_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_6_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_6_NAME "port-irq12"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq12_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq12_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_7_PH DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_7_NAME "port-irq13"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq13_PH DT_N_S_soc_S_external_interrupt_4000600d
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq13_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_8_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_IDX_8_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 5) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 6) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 7) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_LEN 9
#define DT_N_S_soc_S_gpio_40080000_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names {"port-irq6", "port-irq7", "port-irq8", "port-irq9", "port-irq10", "port-irq11", "port-irq12", "port-irq13", "port-irq14"}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_0 "port-irq6"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_0_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_1 "port-irq7"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_1_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_2 "port-irq8"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_2_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_3 "port-irq9"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_3_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_4 "port-irq10"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_4_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_5 "port-irq11"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_5_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_6 "port-irq12"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_6_STRING_UNQUOTED port-irq12
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_6_STRING_TOKEN port_irq12
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_6_STRING_UPPER_TOKEN PORT_IRQ12
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_7 "port-irq13"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_7_STRING_UNQUOTED port-irq13
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_7_STRING_TOKEN port_irq13
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_7_STRING_UPPER_TOKEN PORT_IRQ13
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_8 "port-irq14"
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_8_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_8_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_IDX_8_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 5) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 6) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 7) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_LEN 9
#define DT_N_S_soc_S_gpio_40080000_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins {0}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins {1}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins {2}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins {4}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins {5}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins {6}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins {8}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq12_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins {9, 15}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_IDX_1 15
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 1)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 1)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080000, port_irq13_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080000_P_port_irq13_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins {10}
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status "okay"
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, status, 0)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, status, 0)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006004
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006004
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006004_PATH "/soc/external-interrupt@40006004"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME "external-interrupt@40006004"
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UNQUOTED external-interrupt@40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_TOKEN external_interrupt_40006004
#define DT_N_S_soc_S_external_interrupt_40006004_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006004

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006004_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006004_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL(fn) fn(port_irq4)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq4, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006004_HASH A3v7H3Aql5Q8C_XApAhVw3JL8XG1RCLEW7zSccHdt_w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006004_ORD 21
#define DT_N_S_soc_S_external_interrupt_40006004_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006004_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006004_SUPPORTS_ORDS \
	22, \
	27, \
	80,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006004_EXISTS 1
#define DT_N_INST_6_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_NODELABEL_port_irq4                  DT_N_S_soc_S_external_interrupt_40006004

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006004_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_ADDRESS 1073766404
#define DT_N_S_soc_S_external_interrupt_40006004_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006004_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006004_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006004_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg {1073766404, 1}
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_0 1073766404
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel 4
#define DT_N_S_soc_S_external_interrupt_40006004_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006004, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006004_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080020
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080020
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080020_PATH "/soc/gpio@40080020"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080020_FULL_NAME "gpio@40080020"
#define DT_N_S_soc_S_gpio_40080020_FULL_NAME_UNQUOTED gpio@40080020
#define DT_N_S_soc_S_gpio_40080020_FULL_NAME_TOKEN gpio_40080020
#define DT_N_S_soc_S_gpio_40080020_FULL_NAME_UPPER_TOKEN GPIO_40080020

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080020_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080020_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080020_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080020_FOREACH_NODELABEL(fn) fn(ioport1)
#define DT_N_S_soc_S_gpio_40080020_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080020_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080020_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080020_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080020_HASH 0QvaeFKPuZbM_oPWOnLTrajo5mVKhXFRF_WsxOi0bYg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080020_ORD 22
#define DT_N_S_soc_S_gpio_40080020_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080020_REQUIRES_ORDS \
	3, \
	4, \
	5, \
	6, \
	7, \
	21,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080020_SUPPORTS_ORDS \
	48, \
	69, \
	70,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080020_EXISTS 1
#define DT_N_INST_1_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080020
#define DT_N_NODELABEL_ioport1             DT_N_S_soc_S_gpio_40080020

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080020_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_VAL_ADDRESS 1074266144
#define DT_N_S_soc_S_gpio_40080020_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080020_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080020_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080020_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080020_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080020_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080020_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080020_P_reg {1074266144, 32}
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_0 1074266144
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080020_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port 1
#define DT_N_S_soc_S_gpio_40080020_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_IDX_4_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 4)
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irqs, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_LEN 5
#define DT_N_S_soc_S_gpio_40080020_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3", "port-irq4"}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_4 "port-irq4"
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_4_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 4)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq_names, 4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_LEN 5
#define DT_N_S_soc_S_gpio_40080020_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins {5}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins {1, 4}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_IDX_1 4
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 1)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080020, port_irq1_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080020_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins {0}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq2_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq2_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins {10}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq3_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq3_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins {11}
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_IDX_0 11
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080020_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080020_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status "okay"
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080020_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080020_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, status, 0)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, status, 0)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080020_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080020, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080020_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080020_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080020_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080020_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080040
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080040
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080040_PATH "/soc/gpio@40080040"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080040_FULL_NAME "gpio@40080040"
#define DT_N_S_soc_S_gpio_40080040_FULL_NAME_UNQUOTED gpio@40080040
#define DT_N_S_soc_S_gpio_40080040_FULL_NAME_TOKEN gpio_40080040
#define DT_N_S_soc_S_gpio_40080040_FULL_NAME_UPPER_TOKEN GPIO_40080040

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080040_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080040_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080040_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080040_FOREACH_NODELABEL(fn) fn(ioport2)
#define DT_N_S_soc_S_gpio_40080040_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080040_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080040_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080040_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080040_HASH N9aZA53kYVon7iXq6zr0IBh_D2ByKRscEzVAzwgEKok

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080040_ORD 23
#define DT_N_S_soc_S_gpio_40080040_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080040_REQUIRES_ORDS \
	3, \
	4, \
	5, \
	6, \
	7,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080040_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080040_EXISTS 1
#define DT_N_INST_2_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080040
#define DT_N_NODELABEL_ioport2             DT_N_S_soc_S_gpio_40080040

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080040_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_VAL_ADDRESS 1074266176
#define DT_N_S_soc_S_gpio_40080040_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080040_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080040_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080040_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080040_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080040_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080040_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080040_P_reg {1074266176, 32}
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_0 1074266176
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080040_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port 2
#define DT_N_S_soc_S_gpio_40080040_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_1_NAME "port-irq1"
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq1_PH DT_N_S_soc_S_external_interrupt_40006001
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_2_NAME "port-irq2"
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq2_PH DT_N_S_soc_S_external_interrupt_40006002
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_IDX_3_NAME "port-irq3"
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq3_PH DT_N_S_soc_S_external_interrupt_40006003
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_NAME_port_irq3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40080040_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names {"port-irq0", "port-irq1", "port-irq2", "port-irq3"}
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_1 "port-irq1"
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_1_STRING_TOKEN port_irq1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_2 "port-irq2"
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_2_STRING_TOKEN port_irq2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_3 "port-irq3"
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq3
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_3_STRING_TOKEN port_irq3
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ3
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40080040_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins {6}
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins {5}
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irq1_pins, 0)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq1_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq1_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins {3, 13}
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_IDX_0 3
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_IDX_1 13
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 1)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 1)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq2_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq2_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins {2, 12}
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_IDX_1 12
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 1)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 1)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080040, port_irq3_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080040_P_port_irq3_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080040_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080040_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status "okay"
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080040_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080040_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, status, 0)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, status, 0)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080040_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080040, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080040_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080040_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080040_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080040_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@40006005
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_40006005
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_40006005_PATH "/soc/external-interrupt@40006005"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME "external-interrupt@40006005"
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UNQUOTED external-interrupt@40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_TOKEN external_interrupt_40006005
#define DT_N_S_soc_S_external_interrupt_40006005_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_40006005

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_40006005_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_40006005_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL(fn) fn(port_irq5)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq5, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_40006005_HASH H6OPOwk9yulexMzL8KktzJNHEqThPXZPbGvVxzDPCJ8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_40006005_ORD 24
#define DT_N_S_soc_S_external_interrupt_40006005_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_40006005_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_40006005_SUPPORTS_ORDS \
	25, \
	27, \
	80,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_40006005_EXISTS 1
#define DT_N_INST_7_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_NODELABEL_port_irq5                  DT_N_S_soc_S_external_interrupt_40006005

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_40006005_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_ADDRESS 1073766405
#define DT_N_S_soc_S_external_interrupt_40006005_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_40006005_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_40006005_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_40006005_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg {1073766405, 1}
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_0 1073766405
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel 5
#define DT_N_S_soc_S_external_interrupt_40006005_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_40006005, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_40006005_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080060
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080060
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080060_PATH "/soc/gpio@40080060"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080060_FULL_NAME "gpio@40080060"
#define DT_N_S_soc_S_gpio_40080060_FULL_NAME_UNQUOTED gpio@40080060
#define DT_N_S_soc_S_gpio_40080060_FULL_NAME_TOKEN gpio_40080060
#define DT_N_S_soc_S_gpio_40080060_FULL_NAME_UPPER_TOKEN GPIO_40080060

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080060_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080060_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080060_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080060_FOREACH_NODELABEL(fn) fn(ioport3)
#define DT_N_S_soc_S_gpio_40080060_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080060_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080060_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080060_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080060_HASH h0k7JRtYe4WEs_6F2h6RpvypTzbmN4r7K8cvZH7BzYI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080060_ORD 25
#define DT_N_S_soc_S_gpio_40080060_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080060_REQUIRES_ORDS \
	3, \
	10, \
	12, \
	14, \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080060_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080060_EXISTS 1
#define DT_N_INST_3_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080060
#define DT_N_NODELABEL_ioport3             DT_N_S_soc_S_gpio_40080060

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080060_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_VAL_ADDRESS 1074266208
#define DT_N_S_soc_S_gpio_40080060_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080060_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080060_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080060_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080060_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080060_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080060_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080060_P_reg {1074266208, 32}
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_0 1074266208
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080060_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port 3
#define DT_N_S_soc_S_gpio_40080060_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_0_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_1_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_2_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_IDX_3_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40080060_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names {"port-irq5", "port-irq6", "port-irq8", "port-irq9"}
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_0 "port-irq5"
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_0_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_1 "port-irq6"
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_1_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_2 "port-irq8"
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_2_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_3 "port-irq9"
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_3_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080060, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40080060_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins {2}
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins {1}
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins {5}
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins {4}
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080060_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080060_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status "okay"
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080060_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080060_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, status, 0)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, status, 0)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080060_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080060, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080060_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080060_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080060_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080060_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/external-interrupt@4000600f
 *
 * Node identifier: DT_N_S_soc_S_external_interrupt_4000600f
 *
 * Binding (compatible = renesas,ra-external-interrupt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-external-interrupt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PATH "/soc/external-interrupt@4000600f"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME "external-interrupt@4000600f"
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UNQUOTED external-interrupt@4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_TOKEN external_interrupt_4000600f
#define DT_N_S_soc_S_external_interrupt_4000600f_FULL_NAME_UPPER_TOKEN EXTERNAL_INTERRUPT_4000600F

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_IDX 43

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_external_interrupt_4000600f_NODELABEL_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL(fn) fn(port_irq15)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_NODELABEL_VARGS(fn, ...) fn(port_irq15, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_external_interrupt_4000600f_HASH GD5bUMUleNyEOfFZemu8Ua5uXY8Wv1VIYLPsExwEAs4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD 26
#define DT_N_S_soc_S_external_interrupt_4000600f_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_external_interrupt_4000600f_SUPPORTS_ORDS \
	27, \
	28,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_external_interrupt_4000600f_EXISTS 1
#define DT_N_INST_15_renesas_ra_external_interrupt DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_NODELABEL_port_irq15                  DT_N_S_soc_S_external_interrupt_4000600f

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_NUM 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_ADDRESS 1073766415
#define DT_N_S_soc_S_external_interrupt_4000600f_REG_IDX_0_VAL_SIZE 1
#define DT_N_S_soc_S_external_interrupt_4000600f_RANGES_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_NUM 0
#define DT_N_S_soc_S_external_interrupt_4000600f_IRQ_LEVEL 0
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MATCHES_renesas_ra_external_interrupt 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_COMPAT_MODEL_IDX_0 "ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_external_interrupt_4000600f_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg {1073766415, 1}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_0 1073766415
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_IDX_1 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_reg_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel 15
#define DT_N_S_soc_S_external_interrupt_4000600f_P_channel_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_digital_filtering_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div 64
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_IDX_0_ENUM_VAL_64_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_renesas_sample_clock_div_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_status_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible {"renesas,ra-external-interrupt"}
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0 "renesas,ra-external-interrupt"
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-external-interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_TOKEN renesas_ra_external_interrupt
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_EXTERNAL_INTERRUPT
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_external_interrupt_4000600f, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_LEN 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_compatible_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_external_interrupt_4000600f_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080080
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080080
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080080_PATH "/soc/gpio@40080080"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080080_FULL_NAME "gpio@40080080"
#define DT_N_S_soc_S_gpio_40080080_FULL_NAME_UNQUOTED gpio@40080080
#define DT_N_S_soc_S_gpio_40080080_FULL_NAME_TOKEN gpio_40080080
#define DT_N_S_soc_S_gpio_40080080_FULL_NAME_UPPER_TOKEN GPIO_40080080

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080080_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080080_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080080_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080080_FOREACH_NODELABEL(fn) fn(ioport4)
#define DT_N_S_soc_S_gpio_40080080_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport4, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080080_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080080_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080080_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080080_HASH QxVMLGZ5ju1nzldxZ8kGachVPIye2i1HZV_oB1wK34U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080080_ORD 27
#define DT_N_S_soc_S_gpio_40080080_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080080_REQUIRES_ORDS \
	3, \
	4, \
	10, \
	11, \
	12, \
	14, \
	19, \
	21, \
	24, \
	26,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080080_SUPPORTS_ORDS \
	48, \
	69, \
	71,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080080_EXISTS 1
#define DT_N_INST_4_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080080
#define DT_N_NODELABEL_ioport4             DT_N_S_soc_S_gpio_40080080

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080080_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_VAL_ADDRESS 1074266240
#define DT_N_S_soc_S_gpio_40080080_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080080_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080080_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080080_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080080_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080080_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080080_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080080_P_reg {1074266240, 32}
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_0 1074266240
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080080_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port 4
#define DT_N_S_soc_S_gpio_40080080_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_0_NAME "port-irq0"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq0_PH DT_N_S_soc_S_external_interrupt_40006000
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_1_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_2_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_3_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_4_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_4_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_5_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_5_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_6_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_6_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_7_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_7_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_8_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_IDX_8_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 3) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 4) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 5) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 6) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 7) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 8)
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irqs, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_LEN 9
#define DT_N_S_soc_S_gpio_40080080_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names {"port-irq0", "port-irq4", "port-irq5", "port-irq6", "port-irq7", "port-irq8", "port-irq9", "port-irq14", "port-irq15"}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_0 "port-irq0"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq0
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_0_STRING_TOKEN port_irq0
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ0
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_1 "port-irq4"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_1_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_2 "port-irq5"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_2_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_3 "port-irq6"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_3_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_4 "port-irq7"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_4_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_4_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_4_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_5 "port-irq8"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_5_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_5_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_5_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_6 "port-irq9"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_6_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_6_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_6_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_7_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_7 "port-irq14"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_7_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_7_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_7_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_8 "port-irq15"
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_8_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_8_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_IDX_8_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 3) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 4) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 5) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 6) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 7) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 8)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq_names, 8, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_LEN 9
#define DT_N_S_soc_S_gpio_40080080_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins {0}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_IDX_0 0
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq0_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq0_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq0_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins {2, 11}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_IDX_1 11
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 1)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq4_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080080_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins {1, 10}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_IDX_1 10
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 0) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 1)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080080, port_irq5_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_LEN 2
#define DT_N_S_soc_S_gpio_40080080_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins {9}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins {8}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins {15}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_IDX_0 15
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins {14}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_IDX_0 14
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins {3}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_IDX_0 3
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq14_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq14_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins {4}
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_IDX_0 4
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, port_irq15_pins, 0)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, port_irq15_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080080_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080080_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status "okay"
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080080_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080080_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, status, 0)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, status, 0)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080080_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080080, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080080_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080080_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080080_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080080_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800a0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800a0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800a0_PATH "/soc/gpio@400800a0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800a0_FULL_NAME "gpio@400800a0"
#define DT_N_S_soc_S_gpio_400800a0_FULL_NAME_UNQUOTED gpio@400800a0
#define DT_N_S_soc_S_gpio_400800a0_FULL_NAME_TOKEN gpio_400800a0
#define DT_N_S_soc_S_gpio_400800a0_FULL_NAME_UPPER_TOKEN GPIO_400800A0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800a0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800a0_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800a0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_NODELABEL(fn) fn(ioport5)
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport5, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800a0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400800a0_HASH 71INpr1Xam5xgOMAuO_HVswp5_l137MkSDxR554gGsQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800a0_ORD 28
#define DT_N_S_soc_S_gpio_400800a0_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800a0_REQUIRES_ORDS \
	3, \
	16, \
	17, \
	19, \
	26,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800a0_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800a0_EXISTS 1
#define DT_N_INST_5_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800a0
#define DT_N_NODELABEL_ioport5             DT_N_S_soc_S_gpio_400800a0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800a0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_VAL_ADDRESS 1074266272
#define DT_N_S_soc_S_gpio_400800a0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_400800a0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800a0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800a0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800a0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800a0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800a0_P_reg {1074266272, 32}
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_0 1074266272
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800a0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port 5
#define DT_N_S_soc_S_gpio_400800a0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_0_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_1_NAME "port-irq12"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq12_PH DT_N_S_soc_S_external_interrupt_4000600c
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq12_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_2_NAME "port-irq14"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq14_PH DT_N_S_soc_S_external_interrupt_4000600e
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq14_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_IDX_3_NAME "port-irq15"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq15_PH DT_N_S_soc_S_external_interrupt_4000600f
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_NAME_port_irq15_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_400800a0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names {"port-irq11", "port-irq12", "port-irq14", "port-irq15"}
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_0 "port-irq11"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_1 "port-irq12"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq12
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_1_STRING_TOKEN port_irq12
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ12
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_2 "port-irq14"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq14
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_2_STRING_TOKEN port_irq14
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ14
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_3 "port-irq15"
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq15
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_3_STRING_TOKEN port_irq15
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ15
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins {1}
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_IDX_0 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins {2}
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_IDX_0 2
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irq12_pins, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq12_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq12_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins {5, 12}
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_IDX_1 12
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 0) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 1)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 1)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq14_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_LEN 2
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq14_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins {6, 11}
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_IDX_1 11
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 0) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 1)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 1)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800a0, port_irq15_pins, 1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_LEN 2
#define DT_N_S_soc_S_gpio_400800a0_P_port_irq15_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800a0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800a0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status "okay"
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400800a0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, status, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, status, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800a0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800a0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800a0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800a0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800c0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800c0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800c0_PATH "/soc/gpio@400800c0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800c0_FULL_NAME "gpio@400800c0"
#define DT_N_S_soc_S_gpio_400800c0_FULL_NAME_UNQUOTED gpio@400800c0
#define DT_N_S_soc_S_gpio_400800c0_FULL_NAME_TOKEN gpio_400800c0
#define DT_N_S_soc_S_gpio_400800c0_FULL_NAME_UPPER_TOKEN GPIO_400800C0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800c0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800c0_CHILD_IDX 51

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800c0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_NODELABEL(fn) fn(ioport6)
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport6, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800c0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400800c0_HASH CWUFXoE3J2HXnSlTQEfDWoUrmVw7StRUGMZyewmkqnw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800c0_ORD 29
#define DT_N_S_soc_S_gpio_400800c0_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800c0_REQUIRES_ORDS \
	3, \
	11,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800c0_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800c0_EXISTS 1
#define DT_N_INST_6_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800c0
#define DT_N_NODELABEL_ioport6             DT_N_S_soc_S_gpio_400800c0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800c0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_VAL_ADDRESS 1074266304
#define DT_N_S_soc_S_gpio_400800c0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_400800c0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800c0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800c0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800c0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800c0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800c0_P_reg {1074266304, 32}
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_0 1074266304
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800c0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port 6
#define DT_N_S_soc_S_gpio_400800c0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_IDX_0_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, port_irqs, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, port_irqs, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irqs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irqs, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names {"port-irq7"}
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_IDX_0 "port-irq7"
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, port_irq_names, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, port_irq_names, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irq_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irq_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins {15}
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_IDX_0 15
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800c0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800c0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status "okay"
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400800c0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, status, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, status, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800c0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800c0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800c0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800c0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@400800e0
 *
 * Node identifier: DT_N_S_soc_S_gpio_400800e0
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_400800e0_PATH "/soc/gpio@400800e0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_400800e0_FULL_NAME "gpio@400800e0"
#define DT_N_S_soc_S_gpio_400800e0_FULL_NAME_UNQUOTED gpio@400800e0
#define DT_N_S_soc_S_gpio_400800e0_FULL_NAME_TOKEN gpio_400800e0
#define DT_N_S_soc_S_gpio_400800e0_FULL_NAME_UPPER_TOKEN GPIO_400800E0

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_400800e0_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_400800e0_CHILD_IDX 52

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_400800e0_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_NODELABEL(fn) fn(ioport7)
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport7, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_400800e0_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_400800e0_HASH QtT_3ccT6FbA0W6wgflTanKZjH6ctSv62QZMlbO_0JU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_400800e0_ORD 30
#define DT_N_S_soc_S_gpio_400800e0_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_400800e0_REQUIRES_ORDS \
	3, \
	11, \
	12, \
	15, \
	16,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_400800e0_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_400800e0_EXISTS 1
#define DT_N_INST_7_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_400800e0
#define DT_N_NODELABEL_ioport7             DT_N_S_soc_S_gpio_400800e0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_400800e0_REG_NUM 1
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_VAL_ADDRESS 1074266336
#define DT_N_S_soc_S_gpio_400800e0_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_400800e0_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_400800e0_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_400800e0_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800e0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_400800e0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_400800e0_P_reg {1074266336, 32}
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_0 1074266336
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_400800e0_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port 7
#define DT_N_S_soc_S_gpio_400800e0_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_0_NAME "port-irq7"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq7_PH DT_N_S_soc_S_external_interrupt_40006007
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq7_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_1_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_2_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_IDX_3_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 3)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_400800e0_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names {"port-irq7", "port-irq8", "port-irq10", "port-irq11"}
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_0 "port-irq7"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq7
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_0_STRING_TOKEN port_irq7
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ7
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_1 "port-irq8"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_1_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_2 "port-irq10"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_2_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_3 "port-irq11"
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_3_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_400800e0, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins {6}
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irq7_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq7_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq7_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins {7}
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_IDX_0 7
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins {9}
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins {8}
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_400800e0_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_ngpios 16
#define DT_N_S_soc_S_gpio_400800e0_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status "okay"
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_400800e0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, status, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, status, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_status_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_400800e0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_400800e0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_400800e0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_400800e0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080120
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080120
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080120_PATH "/soc/gpio@40080120"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080120_FULL_NAME "gpio@40080120"
#define DT_N_S_soc_S_gpio_40080120_FULL_NAME_UNQUOTED gpio@40080120
#define DT_N_S_soc_S_gpio_40080120_FULL_NAME_TOKEN gpio_40080120
#define DT_N_S_soc_S_gpio_40080120_FULL_NAME_UPPER_TOKEN GPIO_40080120

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080120_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080120_CHILD_IDX 54

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080120_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080120_FOREACH_NODELABEL(fn) fn(ioport9)
#define DT_N_S_soc_S_gpio_40080120_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioport9, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080120_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080120_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080120_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080120_HASH uc1g_fWWU3_UtogWuet7vxWjpYDAjKJsqK8WeXJGzLE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080120_ORD 31
#define DT_N_S_soc_S_gpio_40080120_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080120_REQUIRES_ORDS \
	3, \
	12, \
	14, \
	15, \
	16,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080120_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080120_EXISTS 1
#define DT_N_INST_9_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080120
#define DT_N_NODELABEL_ioport9             DT_N_S_soc_S_gpio_40080120

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080120_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_VAL_ADDRESS 1074266400
#define DT_N_S_soc_S_gpio_40080120_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080120_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080120_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080120_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080120_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080120_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080120_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080120_P_reg {1074266400, 32}
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_0 1074266400
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080120_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port 9
#define DT_N_S_soc_S_gpio_40080120_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_0_NAME "port-irq8"
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq8_PH DT_N_S_soc_S_external_interrupt_40006008
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq8_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_1_NAME "port-irq9"
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq9_PH DT_N_S_soc_S_external_interrupt_40006009
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq9_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_2_NAME "port-irq10"
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq10_PH DT_N_S_soc_S_external_interrupt_4000600a
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq10_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_3_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_IDX_3_NAME "port-irq11"
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq11_PH DT_N_S_soc_S_external_interrupt_4000600b
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_NAME_port_irq11_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 2) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 3)
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irqs, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_LEN 4
#define DT_N_S_soc_S_gpio_40080120_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names {"port-irq8", "port-irq9", "port-irq10", "port-irq11"}
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_0 "port-irq8"
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq8
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_0_STRING_TOKEN port_irq8
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ8
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_1 "port-irq9"
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq9
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_1_STRING_TOKEN port_irq9
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ9
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_2 "port-irq10"
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq10
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_2_STRING_TOKEN port_irq10
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ10
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_3 "port-irq11"
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_3_STRING_UNQUOTED port-irq11
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_3_STRING_TOKEN port_irq11
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_IDX_3_STRING_UPPER_TOKEN PORT_IRQ11
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 2) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 3)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080120, port_irq_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_LEN 4
#define DT_N_S_soc_S_gpio_40080120_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins {5}
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_IDX_0 5
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irq8_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq8_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq8_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins {6}
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_IDX_0 6
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irq9_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq9_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq9_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins {7}
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_IDX_0 7
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irq10_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq10_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq10_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins {8}
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, port_irq11_pins, 0)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, port_irq11_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_port_irq11_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080120_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080120_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status "okay"
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080120_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080120_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, status, 0)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, status, 0)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080120_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080120, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080120_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080120_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080120_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080120_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800
 *
 * Binding (compatible = renesas,ra-pinctrl-pfs):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/renesas,ra-pincrl-pfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_PATH "/soc/pin-contrller@40080800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_FULL_NAME "pin-contrller@40080800"
#define DT_N_S_soc_S_pin_contrller_40080800_FULL_NAME_UNQUOTED pin-contrller@40080800
#define DT_N_S_soc_S_pin_contrller_40080800_FULL_NAME_TOKEN pin_contrller_40080800
#define DT_N_S_soc_S_pin_contrller_40080800_FULL_NAME_UPPER_TOKEN PIN_CONTRLLER_40080800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_NUM 16
#define DT_N_S_soc_S_pin_contrller_40080800_CHILD_NUM_STATUS_OKAY 16
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_HASH c5h8y2cypJ_DW_0Yq_PJVaFOBiPamsUoMd_LOPvQYec

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_ORD 32
#define DT_N_S_soc_S_pin_contrller_40080800_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_SUPPORTS_ORDS \
	33, \
	40, \
	42, \
	45, \
	73, \
	76, \
	89, \
	127, \
	129, \
	132, \
	134, \
	136, \
	138, \
	140, \
	142, \
	146,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_EXISTS 1
#define DT_N_INST_0_renesas_ra_pinctrl_pfs DT_N_S_soc_S_pin_contrller_40080800
#define DT_N_NODELABEL_pinctrl             DT_N_S_soc_S_pin_contrller_40080800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_REG_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_VAL_ADDRESS 1074268160
#define DT_N_S_soc_S_pin_contrller_40080800_REG_IDX_0_VAL_SIZE 960
#define DT_N_S_soc_S_pin_contrller_40080800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MATCHES_renesas_ra_pinctrl_pfs 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_COMPAT_MODEL_IDX_0 "ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_contrller_40080800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_P_status "okay"
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible {"renesas,ra-pinctrl-pfs"}
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0 "renesas,ra-pinctrl-pfs"
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pinctrl-pfs
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pinctrl_pfs
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PINCTRL_PFS
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg {1074268160, 960}
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_0 1074268160
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_IDX_1 960
#define DT_N_S_soc_S_pin_contrller_40080800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_contrller_40080800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/iic1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_PATH "/soc/pin-contrller@40080800/iic1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FULL_NAME "iic1_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FULL_NAME_UNQUOTED iic1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FULL_NAME_TOKEN iic1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FULL_NAME_UPPER_TOKEN IIC1_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_NODELABEL(fn) fn(iic1_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_HASH OXSkYM5q2n_o_GbEsmH2RaaD_yBxu44Ty7fNCysqpd4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_ORD 33
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_SUPPORTS_ORDS \
	34, \
	125,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_EXISTS 1
#define DT_N_NODELABEL_iic1_default DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iic1@4009f100
 *
 * Node identifier: DT_N_S_soc_S_iic1_4009f100
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic1_4009f100_PATH "/soc/iic1@4009f100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic1_4009f100_FULL_NAME "iic1@4009f100"
#define DT_N_S_soc_S_iic1_4009f100_FULL_NAME_UNQUOTED iic1@4009f100
#define DT_N_S_soc_S_iic1_4009f100_FULL_NAME_TOKEN iic1_4009f100
#define DT_N_S_soc_S_iic1_4009f100_FULL_NAME_UPPER_TOKEN IIC1_4009F100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic1_4009f100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic1_4009f100_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic1_4009f100_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_NODELABEL(fn) fn(iic1)
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic1, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic1_4009f100_CHILD_NUM 0
#define DT_N_S_soc_S_iic1_4009f100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic1_4009f100_HASH r4HtamRFcslVR5ns3P7suAllcdT9VdvQUxH8lj7xMI0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic1_4009f100_ORD 34
#define DT_N_S_soc_S_iic1_4009f100_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic1_4009f100_REQUIRES_ORDS \
	3, \
	13, \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic1_4009f100_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic1_4009f100_EXISTS 1
#define DT_N_INST_0_renesas_ra_iic DT_N_S_soc_S_iic1_4009f100
#define DT_N_NODELABEL_iic1        DT_N_S_soc_S_iic1_4009f100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic1_4009f100_REG_NUM 1
#define DT_N_S_soc_S_iic1_4009f100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_REG_IDX_0_VAL_ADDRESS 1074393344
#define DT_N_S_soc_S_iic1_4009f100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_iic1_4009f100_RANGES_NUM 0
#define DT_N_S_soc_S_iic1_4009f100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NUM 4
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_irq 91
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_irq 92
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_irq 93
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_irq 94
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_iic1_4009f100_IRQ_LEVEL 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_iic1_4009f100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_iic1_4009f100_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic1_4009f100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic1_4009f100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic1_4009f100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_NUM 1
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_iic1_4009f100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default

/* Generic property macros: */
#define DT_N_S_soc_S_iic1_4009f100_P_reg {1074393344, 256}
#define DT_N_S_soc_S_iic1_4009f100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_reg_IDX_0 1074393344
#define DT_N_S_soc_S_iic1_4009f100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic1_4009f100_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_channel 1
#define DT_N_S_soc_S_iic1_4009f100_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts {91, 1, 92, 1, 93, 1, 94, 1}
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_0 91
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_2 92
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_4 93
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_6 94
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_rise_time_ns 120
#define DT_N_S_soc_S_iic1_4009f100_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_fall_time_ns 120
#define DT_N_S_soc_S_iic1_4009f100_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic1_4009f100_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_clock_frequency 1000000
#define DT_N_S_soc_S_iic1_4009f100_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_sq_size 4
#define DT_N_S_soc_S_iic1_4009f100_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_cq_size 4
#define DT_N_S_soc_S_iic1_4009f100_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_status "okay"
#define DT_N_S_soc_S_iic1_4009f100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iic1_4009f100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iic1_4009f100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iic1_4009f100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iic1_4009f100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iic1_4009f100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4009f100, status, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4009f100, status, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4009f100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_status_LEN 1
#define DT_N_S_soc_S_iic1_4009f100_P_status_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4009f100, compatible, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4009f100, compatible, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4009f100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_LEN 1
#define DT_N_S_soc_S_iic1_4009f100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 3)
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iic1_4009f100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_iic1_4009f100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic1_4009f100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_wakeup_source 0
#define DT_N_S_soc_S_iic1_4009f100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic1_4009f100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_0, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_names, 0)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic1_4009f100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_iic1_4009f100_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 1
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) fn(clocks)
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) fn(clocks, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 8
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pll, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_HASH 3P3fmk_q5wPvaymGA6NeomHHBb_cCfQX2PaKw_k1t_w

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 35
#define DT_N_S_clocks_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	36, \
	37, \
	38, \
	49, \
	50, \
	51, \
	52, \
	53,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1
#define DT_N_NODELABEL_clocks DT_N_S_clocks

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clock-main-osc
 *
 * Node identifier: DT_N_S_clocks_S_clock_main_osc
 *
 * Binding (compatible = renesas,ra-cgc-external-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-external-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_main_osc_PATH "/clocks/clock-main-osc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME "clock-main-osc"
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UNQUOTED clock-main-osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_TOKEN clock_main_osc
#define DT_N_S_clocks_S_clock_main_osc_FULL_NAME_UPPER_TOKEN CLOCK_MAIN_OSC

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_main_osc_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_main_osc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL(fn) fn(xtal)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_NODELABEL_VARGS(fn, ...) fn(xtal, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_main_osc_HASH 9YCpAeSlxfQeSGdUduN1T1jvJhHrtAYgJScydqW1j8A

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_main_osc_ORD 36
#define DT_N_S_clocks_S_clock_main_osc_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_main_osc_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_main_osc_SUPPORTS_ORDS \
	37,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_main_osc_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_external_clock DT_N_S_clocks_S_clock_main_osc
#define DT_N_NODELABEL_xtal                       DT_N_S_clocks_S_clock_main_osc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_main_osc_REG_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_main_osc_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_main_osc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MATCHES_renesas_ra_cgc_external_clock 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_COMPAT_MODEL_IDX_0 "ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_main_osc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_main_osc_P_mosel 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_mosel_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency 24000000
#define DT_N_S_clocks_S_clock_main_osc_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status "okay"
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_main_osc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, status, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_status_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible {"renesas,ra-cgc-external-clock"}
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0 "renesas,ra-cgc-external-clock"
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-external-clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_external_clock
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_EXTERNAL_CLOCK
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_main_osc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_main_osc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_main_osc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_main_osc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"
#define DT_N_S_clocks_S_pll_FULL_NAME_UNQUOTED pll
#define DT_N_S_clocks_S_pll_FULL_NAME_TOKEN pll
#define DT_N_S_clocks_S_pll_FULL_NAME_UPPER_TOKEN PLL

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL(fn) fn(pll)
#define DT_N_S_clocks_S_pll_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll_CHILD_NUM 0
#define DT_N_S_clocks_S_pll_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll_HASH MENiPNxcjOF6dwaYSdS9Iq0tqHDbWKghVscDDRncn0o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 37
#define DT_N_S_clocks_S_pll_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	35, \
	36,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS \
	38,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pll DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll             DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_PH DT_N_S_clocks_S_clock_main_osc
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div 3
#define DT_N_S_clocks_S_pll_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul {25, 0}
#define DT_N_S_clocks_S_pll_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_0 25
#define DT_N_S_clocks_S_pll_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, mul, 0) \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_mul_LEN 2
#define DT_N_S_clocks_S_pll_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pll_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, status, 0)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_LEN 1
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000
 *
 * Binding (compatible = renesas,ra-cgc-pclk-block):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk-block.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_PATH "/clocks/pclkblock@40084000"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_FULL_NAME "pclkblock@40084000"
#define DT_N_S_clocks_S_pclkblock_40084000_FULL_NAME_UNQUOTED pclkblock@40084000
#define DT_N_S_clocks_S_pclkblock_40084000_FULL_NAME_TOKEN pclkblock_40084000
#define DT_N_S_clocks_S_pclkblock_40084000_FULL_NAME_UPPER_TOKEN PCLKBLOCK_40084000

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_NODELABEL(fn) fn(pclkblock)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkblock, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_NUM 13
#define DT_N_S_clocks_S_pclkblock_40084000_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_HASH hAULjMOXPQvEGwGPbOO54ckwusG70mIRUggzYZBJyxs

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_ORD 38
#define DT_N_S_clocks_S_pclkblock_40084000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_REQUIRES_ORDS \
	35, \
	37,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_SUPPORTS_ORDS \
	39, \
	44, \
	54, \
	55, \
	56, \
	57, \
	58, \
	59, \
	60, \
	61, \
	62, \
	63, \
	64,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk_block DT_N_S_clocks_S_pclkblock_40084000
#define DT_N_NODELABEL_pclkblock              DT_N_S_clocks_S_pclkblock_40084000

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NUM 5
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_ADDRESS 1074282496
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_ADDRESS 1074282500
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_ADDRESS 1074282504
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_ADDRESS 1074282508
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_ADDRESS 1074282512
#define DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_SIZE 4
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPA_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_0_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPB_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_1_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPC_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_2_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPD_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_3_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_VAL_ADDRESS DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_ADDRESS
#define DT_N_S_clocks_S_pclkblock_40084000_REG_NAME_MSTPE_VAL_SIZE DT_N_S_clocks_S_pclkblock_40084000_REG_IDX_4_VAL_SIZE
#define DT_N_S_clocks_S_pclkblock_40084000_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MATCHES_renesas_ra_cgc_pclk_block 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_COMPAT_MODEL_IDX_0 "ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40084000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, clocks, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible {"renesas,ra-cgc-pclk-block"}
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0 "renesas,ra-cgc-pclk-block"
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk-block
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk_block
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK_BLOCK
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg {1074282496, 4, 1074282500, 4, 1074282504, 4, 1074282508, 4, 1074282512, 4}
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_0 1074282496
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_1 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_2 1074282500
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_3 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_4 1074282504
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_5_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_5 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_6_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_6 1074282508
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_7_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_7 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_8_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_8 1074282512
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_9_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_IDX_9 4
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names {"MSTPA", "MSTPB", "MSTPC", "MSTPD", "MSTPE"}
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0 "MSTPA"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_UNQUOTED MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_0_STRING_UPPER_TOKEN MSTPA
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1 "MSTPB"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_UNQUOTED MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_1_STRING_UPPER_TOKEN MSTPB
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2 "MSTPC"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_UNQUOTED MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_2_STRING_UPPER_TOKEN MSTPC
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3 "MSTPD"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_UNQUOTED MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_3_STRING_UPPER_TOKEN MSTPD
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4 "MSTPE"
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_UNQUOTED MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_IDX_4_STRING_UPPER_TOKEN MSTPE
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pclkblock_40084000, reg_names, 4, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_LEN 5
#define DT_N_S_clocks_S_pclkblock_40084000_P_reg_names_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkd
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PATH "/clocks/pclkblock@40084000/pclkd"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FULL_NAME "pclkd"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FULL_NAME_UNQUOTED pclkd
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FULL_NAME_TOKEN pclkd
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FULL_NAME_UPPER_TOKEN PCLKD

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_NODELABEL(fn) fn(pclkd)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkd, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_HASH mdIF6isd_uE8OwFNu5K0W1IIhi_S7g522nJsTkiQeqY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_ORD 39
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_SUPPORTS_ORDS \
	41, \
	88, \
	90, \
	91, \
	92, \
	93, \
	94, \
	95, \
	96, \
	97,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_EXISTS 1
#define DT_N_INST_4_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_NODELABEL_pclkd            DT_N_S_clocks_S_pclkblock_40084000_S_pclkd

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkd_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm6_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_PATH "/soc/pin-contrller@40080800/pwm6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FULL_NAME "pwm6_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FULL_NAME_UNQUOTED pwm6_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FULL_NAME_TOKEN pwm6_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FULL_NAME_UPPER_TOKEN PWM6_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_NODELABEL(fn) fn(pwm6_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm6_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_HASH KGzXS4_iPo5Mmx2kuJXU0LlFlPlN_zcnaMxmz_VO5Wg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_ORD 40
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_SUPPORTS_ORDS \
	41, \
	131,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_EXISTS 1
#define DT_N_NODELABEL_pwm6_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pwm6@40169600
 *
 * Node identifier: DT_N_S_soc_S_pwm6_40169600
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm6_40169600_PATH "/soc/pwm6@40169600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm6_40169600_FULL_NAME "pwm6@40169600"
#define DT_N_S_soc_S_pwm6_40169600_FULL_NAME_UNQUOTED pwm6@40169600
#define DT_N_S_soc_S_pwm6_40169600_FULL_NAME_TOKEN pwm6_40169600
#define DT_N_S_soc_S_pwm6_40169600_FULL_NAME_UPPER_TOKEN PWM6_40169600

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm6_40169600_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm6_40169600_CHILD_IDX 69

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm6_40169600_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_NODELABEL(fn) fn(pwm6)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm6, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm6_40169600_CHILD_NUM 1
#define DT_N_S_soc_S_pwm6_40169600_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pwm6_40169600_HASH ongvRLb4eLpoSyXq356BaUR7raM_lyjUI_p9aJQX6mc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm6_40169600_ORD 41
#define DT_N_S_soc_S_pwm6_40169600_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm6_40169600_REQUIRES_ORDS \
	3, \
	13, \
	39, \
	40,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm6_40169600_SUPPORTS_ORDS \
	48, \
	148,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm6_40169600_EXISTS 1
#define DT_N_INST_1_renesas_ra_pwm DT_N_S_soc_S_pwm6_40169600
#define DT_N_NODELABEL_pwm6        DT_N_S_soc_S_pwm6_40169600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm6_40169600_REG_NUM 1
#define DT_N_S_soc_S_pwm6_40169600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_REG_IDX_0_VAL_ADDRESS 1075222016
#define DT_N_S_soc_S_pwm6_40169600_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm6_40169600_RANGES_NUM 0
#define DT_N_S_soc_S_pwm6_40169600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NUM 2
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_irq 64
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm6_40169600_IRQ_LEVEL 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_gtioca_VAL_irq DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_gtioca_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_gtioca_VAL_priority DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_gtioca_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_gtioca_CONTROLLER DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_overflow_VAL_irq DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_overflow_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_overflow_VAL_priority DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_overflow_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_IRQ_NAME_overflow_CONTROLLER DT_N_S_soc_S_pwm6_40169600_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_pwm6_40169600_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm6_40169600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm6_40169600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm6_40169600_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_NUM 1
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_pwm6_40169600_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default

/* Generic property macros: */
#define DT_N_S_soc_S_pwm6_40169600_P_divider 0
#define DT_N_S_soc_S_pwm6_40169600_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_channel 6
#define DT_N_S_soc_S_pwm6_40169600_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_VAL_stop_bit 25
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, clocks, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts {63, 1, 64, 1}
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_2 64
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names {"gtioca", "overflow"}
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_0 "gtioca"
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_0_STRING_UNQUOTED gtioca
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_0_STRING_TOKEN gtioca
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GTIOCA
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_1 "overflow"
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_1_STRING_UNQUOTED overflow
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_1_STRING_TOKEN overflow
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN OVERFLOW
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 0) \
	fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 1)
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 1)
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm6_40169600, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_pwm6_40169600_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_status "okay"
#define DT_N_S_soc_S_pwm6_40169600_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm6_40169600_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm6_40169600_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm6_40169600_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm6_40169600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm6_40169600_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, status, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, status, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_status_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, compatible, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_reg {1075222016, 256}
#define DT_N_S_soc_S_pwm6_40169600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_reg_IDX_0 1075222016
#define DT_N_S_soc_S_pwm6_40169600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm6_40169600_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm6_40169600_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_wakeup_source 0
#define DT_N_S_soc_S_pwm6_40169600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm6_40169600_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/spi1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_PATH "/soc/pin-contrller@40080800/spi1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FULL_NAME "spi1_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FULL_NAME_UNQUOTED spi1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FULL_NAME_TOKEN spi1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FULL_NAME_UPPER_TOKEN SPI1_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_NODELABEL(fn) fn(spi1_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_HASH rCEDB98K1BkwA_aytPVj4MmJN5rmJphwM_8S0Iw5Qxw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_ORD 42
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_SUPPORTS_ORDS \
	43, \
	145,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_EXISTS 1
#define DT_N_NODELABEL_spi1_default DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/spi@4011a100
 *
 * Node identifier: DT_N_S_soc_S_spi_4011a100
 *
 * Binding (compatible = renesas,ra-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4011a100_PATH "/soc/spi@4011a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4011a100_FULL_NAME "spi@4011a100"
#define DT_N_S_soc_S_spi_4011a100_FULL_NAME_UNQUOTED spi@4011a100
#define DT_N_S_soc_S_spi_4011a100_FULL_NAME_TOKEN spi_4011a100
#define DT_N_S_soc_S_spi_4011a100_FULL_NAME_UPPER_TOKEN SPI_4011A100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4011a100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4011a100_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4011a100_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4011a100_FOREACH_NODELABEL(fn) fn(spi1)
#define DT_N_S_soc_S_spi_4011a100_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4011a100_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4011a100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4011a100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4011a100_HASH 02YGGfoJt5GneyNP6tq7fgRAk0YSrU50kRBt6jzYSvk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4011a100_ORD 43
#define DT_N_S_soc_S_spi_4011a100_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4011a100_REQUIRES_ORDS \
	3, \
	13, \
	42,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4011a100_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4011a100_EXISTS 1
#define DT_N_INST_0_renesas_ra_spi DT_N_S_soc_S_spi_4011a100
#define DT_N_NODELABEL_spi1        DT_N_S_soc_S_spi_4011a100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4011a100_REG_NUM 1
#define DT_N_S_soc_S_spi_4011a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_REG_IDX_0_VAL_ADDRESS 1074897152
#define DT_N_S_soc_S_spi_4011a100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_spi_4011a100_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4011a100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4011a100_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_irq 34
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_irq 35
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a100_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4011a100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4011a100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4011a100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4011a100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4011a100_COMPAT_MATCHES_renesas_ra_spi 1
#define DT_N_S_soc_S_spi_4011a100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4011a100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_COMPAT_MODEL_IDX_0 "ra-spi"
#define DT_N_S_soc_S_spi_4011a100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_4011a100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4011a100_P_channel 1
#define DT_N_S_soc_S_spi_4011a100_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_reg {1074897152, 256}
#define DT_N_S_soc_S_spi_4011a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_reg_IDX_0 1074897152
#define DT_N_S_soc_S_spi_4011a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4011a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4011a100_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4011a100_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_0, 0)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_4011a100_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts {32, 1, 33, 1, 34, 1, 35, 1}
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_4 34
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_6 35
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4011a100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_status "okay"
#define DT_N_S_soc_S_spi_4011a100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_4011a100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_4011a100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_4011a100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_4011a100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_4011a100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a100, status, 0)
#define DT_N_S_soc_S_spi_4011a100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a100, status, 0)
#define DT_N_S_soc_S_spi_4011a100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_status_LEN 1
#define DT_N_S_soc_S_spi_4011a100_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_compatible {"renesas,ra-spi"}
#define DT_N_S_soc_S_spi_4011a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_compatible_IDX_0 "renesas,ra-spi"
#define DT_N_S_soc_S_spi_4011a100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-spi
#define DT_N_S_soc_S_spi_4011a100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_spi
#define DT_N_S_soc_S_spi_4011a100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SPI
#define DT_N_S_soc_S_spi_4011a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a100, compatible, 0)
#define DT_N_S_soc_S_spi_4011a100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a100, compatible, 0)
#define DT_N_S_soc_S_spi_4011a100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a100_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4011a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4011a100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4011a100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4011a100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4011a100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclka
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclka
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PATH "/clocks/pclkblock@40084000/pclka"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FULL_NAME "pclka"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FULL_NAME_UNQUOTED pclka
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FULL_NAME_TOKEN pclka
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FULL_NAME_UPPER_TOKEN PCLKA

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_NODELABEL(fn) fn(pclka)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclka, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_HASH 5WXZg0YkZmuYi6Mdl2b_2V_Aetos2PNrXn_TPX745cM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_ORD 44
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_SUPPORTS_ORDS \
	46, \
	149, \
	151, \
	153, \
	155, \
	157, \
	159, \
	161, \
	163, \
	165,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_NODELABEL_pclka            DT_N_S_clocks_S_pclkblock_40084000_S_pclka

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclka_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci9_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_PATH "/soc/pin-contrller@40080800/sci9_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FULL_NAME "sci9_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FULL_NAME_UNQUOTED sci9_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FULL_NAME_TOKEN sci9_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FULL_NAME_UPPER_TOKEN SCI9_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_NODELABEL(fn) fn(sci9_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_HASH qdjwf2VIafxSLOUPMml_2C8t7BUbAOvw5_4mSp3fNPA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_ORD 45
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_SUPPORTS_ORDS \
	46, \
	144,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_EXISTS 1
#define DT_N_NODELABEL_sci9_default DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/sci9@40118900
 *
 * Node identifier: DT_N_S_soc_S_sci9_40118900
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40118900_PATH "/soc/sci9@40118900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40118900_FULL_NAME "sci9@40118900"
#define DT_N_S_soc_S_sci9_40118900_FULL_NAME_UNQUOTED sci9@40118900
#define DT_N_S_soc_S_sci9_40118900_FULL_NAME_TOKEN sci9_40118900
#define DT_N_S_soc_S_sci9_40118900_FULL_NAME_UPPER_TOKEN SCI9_40118900

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci9_40118900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40118900_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40118900_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40118900_FOREACH_NODELABEL(fn) fn(sci9)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci9, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40118900_CHILD_NUM 1
#define DT_N_S_soc_S_sci9_40118900_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40118900_HASH Q7JJ4P0uW24ZduO1ffa3ypISMS1_XudauepC_gc1sZo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40118900_ORD 46
#define DT_N_S_soc_S_sci9_40118900_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40118900_REQUIRES_ORDS \
	3, \
	13, \
	44, \
	45,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40118900_SUPPORTS_ORDS \
	47,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40118900_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci DT_N_S_soc_S_sci9_40118900
#define DT_N_NODELABEL_sci9        DT_N_S_soc_S_sci9_40118900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40118900_REG_NUM 1
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_VAL_ADDRESS 1074891008
#define DT_N_S_soc_S_sci9_40118900_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci9_40118900_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40118900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40118900_IRQ_NUM 4
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq 37
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq 38
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq 39
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci9_40118900_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci9_40118900_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci9_40118900_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci9_40118900_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40118900_P_reg {1074891008, 256}
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_0 1074891008
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci9_40118900_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_sci9_40118900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_clocks_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status "okay"
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40118900_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40118900_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, status, 0)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, status, 0)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci9_40118900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts {36, 1, 37, 1, 38, 1, 39, 1}
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_2 37
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_4 38
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_6 39
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci9_40118900, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci9_40118900_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40118900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40118900_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_0, 0)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_names, 0)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci9_40118900_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci9@40118900/uart
 *
 * Node identifier: DT_N_S_soc_S_sci9_40118900_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PATH "/soc/sci9@40118900/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci9_40118900_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci9@40118900) identifier: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PARENT DT_N_S_soc_S_sci9_40118900

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_NODELABEL(fn) fn(uart9)
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart9, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_HASH NVnemxVJAZRyFWbphQC2nWKvBcP5VHP_YgCj_obz83Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_ORD 47
#define DT_N_S_soc_S_sci9_40118900_S_uart_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_REQUIRES_ORDS \
	46,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_SUPPORTS_ORDS \
	48,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_EXISTS 1
#define DT_N_INST_0_renesas_ra_sci_uart DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_N_NODELABEL_uart9            DT_N_S_soc_S_sci9_40118900_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci9_40118900_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci9_40118900_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_channel 9
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_current_speed 115200
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart, parity, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci9_40118900_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /zephyr,user
 *
 * Node identifier: DT_N_S_zephyr_user
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_zephyr_user_PATH "/zephyr,user"

/* Node's name with unit-address: */
#define DT_N_S_zephyr_user_FULL_NAME "zephyr,user"
#define DT_N_S_zephyr_user_FULL_NAME_UNQUOTED zephyr,user
#define DT_N_S_zephyr_user_FULL_NAME_TOKEN zephyr_user
#define DT_N_S_zephyr_user_FULL_NAME_UPPER_TOKEN ZEPHYR_USER

/* Node parent (/) identifier: */
#define DT_N_S_zephyr_user_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_zephyr_user_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_zephyr_user_NODELABEL_NUM 0
#define DT_N_S_zephyr_user_FOREACH_NODELABEL(fn) 
#define DT_N_S_zephyr_user_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_zephyr_user_CHILD_NUM 0
#define DT_N_S_zephyr_user_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_zephyr_user_FOREACH_CHILD(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_zephyr_user_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_zephyr_user_HASH yvQw9UuQMLRblNbUC3yeUHnjbtsQjI3bWwAx_c_vELI

/* Node's dependency ordinal: */
#define DT_N_S_zephyr_user_ORD 48
#define DT_N_S_zephyr_user_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_zephyr_user_REQUIRES_ORDS \
	0, \
	8, \
	20, \
	22, \
	23, \
	25, \
	27, \
	28, \
	29, \
	30, \
	31, \
	34, \
	41, \
	43, \
	47,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_zephyr_user_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_zephyr_user_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_zephyr_user_REG_NUM 0
#define DT_N_S_zephyr_user_RANGES_NUM 0
#define DT_N_S_zephyr_user_FOREACH_RANGE(fn) 
#define DT_N_S_zephyr_user_IRQ_NUM 0
#define DT_N_S_zephyr_user_IRQ_LEVEL 0
#define DT_N_S_zephyr_user_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_zephyr_user_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_PH DT_N_S_soc_S_gpio_40080060
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_pin 3
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_3_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_4_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_PH DT_N_S_soc_S_gpio_40080040
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_5_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_6_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_7_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_PH DT_N_S_soc_S_gpio_40080120
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_8_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_PH DT_N_S_soc_S_gpio_40080040
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_9_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_PH DT_N_S_soc_S_gpio_40080060
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_10_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_11_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_12_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_pin 10
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_13_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_14_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_15_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_16_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_pin 4
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_17_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_18_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_pin 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_19_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_pin 15
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_20_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_pin 14
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_21_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_22_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_23_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_24_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_PH DT_N_S_soc_S_gpio_40080060
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_pin 11
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_25_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_26_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_PH DT_N_S_soc_S_gpio_40080000
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_27_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_pin 9
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_28_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_PH DT_N_S_soc_S_gpio_400800a0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_pin 5
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_29_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_PH DT_N_S_soc_S_gpio_400800e0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_pin 6
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_30_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_PH DT_N_S_soc_S_gpio_400800e0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_31_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_PH DT_N_S_soc_S_gpio_400800e0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_pin 8
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_32_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_pin 2
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_33_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_pin 7
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_34_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_35_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_pin 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_flags 0
#define DT_N_S_zephyr_user_P_digital_pin_gpios_IDX_36_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, digital_pin_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 9, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 10, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 13, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 15, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 17, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 18, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 22, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 24, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 25, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 27, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 30, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 31, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 32, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 33, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 34, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 35, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, digital_pin_gpios, 36, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_digital_pin_gpios_LEN 37
#define DT_N_S_zephyr_user_P_digital_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin 7
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_1_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin 0
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_IDX_2_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, builtin_led_gpios, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_zephyr_user, builtin_led_gpios, 2, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_builtin_led_gpios_LEN 3
#define DT_N_S_zephyr_user_P_builtin_led_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_PH DT_N_S_soc_S_gpio_400800c0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_pin 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, pwm_pin_gpios, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_LEN 1
#define DT_N_S_zephyr_user_P_pwm_pin_gpios_EXISTS 1
#define DT_N_S_zephyr_user_P_serials DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0 DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_PH DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_N_S_zephyr_user_P_serials_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, serials, 0)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, serials, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_serials_LEN 1
#define DT_N_S_zephyr_user_P_serials_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs DT_N_S_soc_S_iic1_4009f100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0 DT_N_S_soc_S_iic1_4009f100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_PH DT_N_S_soc_S_iic1_4009f100
#define DT_N_S_zephyr_user_P_i2cs_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, i2cs, 0)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, i2cs, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_i2cs_LEN 1
#define DT_N_S_zephyr_user_P_i2cs_EXISTS 1
#define DT_N_S_zephyr_user_P_spis DT_N_S_soc_S_spi_4011a100
#define DT_N_S_zephyr_user_P_spis_IDX_0 DT_N_S_soc_S_spi_4011a100
#define DT_N_S_zephyr_user_P_spis_IDX_0_PH DT_N_S_soc_S_spi_4011a100
#define DT_N_S_zephyr_user_P_spis_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, spis, 0)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, spis, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_spis_LEN 1
#define DT_N_S_zephyr_user_P_spis_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_PH DT_N_S_soc_S_pwm6_40169600
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_period 40
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_zephyr_user_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_zephyr_user, pwms, 0)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_zephyr_user, pwms, 0)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_zephyr_user, pwms, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_zephyr_user, pwms, 0, __VA_ARGS__)
#define DT_N_S_zephyr_user_P_pwms_LEN 1
#define DT_N_S_zephyr_user_P_pwms_EXISTS 1

/*
 * Devicetree node: /clocks/clock-hoco
 *
 * Node identifier: DT_N_S_clocks_S_clock_hoco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_hoco_PATH "/clocks/clock-hoco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME "clock-hoco"
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UNQUOTED clock-hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_TOKEN clock_hoco
#define DT_N_S_clocks_S_clock_hoco_FULL_NAME_UPPER_TOKEN CLOCK_HOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_hoco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_hoco_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_hoco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL(fn) fn(hoco)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_NODELABEL_VARGS(fn, ...) fn(hoco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_hoco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_hoco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_hoco_HASH Q14ul_XJDMA0IqDEOia_zfy7qvwRQiosuSAgJI4GhYA

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_hoco_ORD 49
#define DT_N_S_clocks_S_clock_hoco_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_hoco_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_hoco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_hoco_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clock_hoco
#define DT_N_NODELABEL_hoco     DT_N_S_clocks_S_clock_hoco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_hoco_REG_NUM 0
#define DT_N_S_clocks_S_clock_hoco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_hoco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_hoco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_hoco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_hoco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_hoco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_hoco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency 20000000
#define DT_N_S_clocks_S_clock_hoco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_hoco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_hoco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_hoco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_hoco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_hoco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_hoco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-loco
 *
 * Node identifier: DT_N_S_clocks_S_clock_loco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_loco_PATH "/clocks/clock-loco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_loco_FULL_NAME "clock-loco"
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UNQUOTED clock-loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_TOKEN clock_loco
#define DT_N_S_clocks_S_clock_loco_FULL_NAME_UPPER_TOKEN CLOCK_LOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_loco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_loco_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_loco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL(fn) fn(loco)
#define DT_N_S_clocks_S_clock_loco_FOREACH_NODELABEL_VARGS(fn, ...) fn(loco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_loco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_loco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_loco_HASH _nRoclQ1PIhH0gYuTvM3L5kLzwMA09o3MudMw5IQ59o

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_loco_ORD 50
#define DT_N_S_clocks_S_clock_loco_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_loco_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_loco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_loco_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clock_loco
#define DT_N_NODELABEL_loco     DT_N_S_clocks_S_clock_loco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_loco_REG_NUM 0
#define DT_N_S_clocks_S_clock_loco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_loco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_loco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_loco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_loco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_loco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_loco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_loco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_loco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_loco, compatible, 0)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_loco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_loco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_loco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_loco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_loco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-moco
 *
 * Node identifier: DT_N_S_clocks_S_clock_moco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_moco_PATH "/clocks/clock-moco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_moco_FULL_NAME "clock-moco"
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UNQUOTED clock-moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_TOKEN clock_moco
#define DT_N_S_clocks_S_clock_moco_FULL_NAME_UPPER_TOKEN CLOCK_MOCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_moco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_moco_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_moco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL(fn) fn(moco)
#define DT_N_S_clocks_S_clock_moco_FOREACH_NODELABEL_VARGS(fn, ...) fn(moco, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_moco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_moco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_moco_HASH BmNHWiB_uRF30yEOlCCuW2IqsQBeFTd_Fjwv3LnwkL8

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_moco_ORD 51
#define DT_N_S_clocks_S_clock_moco_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_moco_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_moco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_moco_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clock_moco
#define DT_N_NODELABEL_moco     DT_N_S_clocks_S_clock_moco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_moco_REG_NUM 0
#define DT_N_S_clocks_S_clock_moco_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_moco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_moco_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_moco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_moco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clock_moco_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_moco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clock_moco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clock_moco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_moco, compatible, 0)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_moco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_moco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_moco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_moco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_moco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clock-subclk
 *
 * Node identifier: DT_N_S_clocks_S_clock_subclk
 *
 * Binding (compatible = renesas,ra-cgc-subclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-subclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clock_subclk_PATH "/clocks/clock-subclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME "clock-subclk"
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UNQUOTED clock-subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_TOKEN clock_subclk
#define DT_N_S_clocks_S_clock_subclk_FULL_NAME_UPPER_TOKEN CLOCK_SUBCLK

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clock_subclk_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clock_subclk_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clock_subclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL(fn) fn(subclk)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(subclk, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM 0
#define DT_N_S_clocks_S_clock_subclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clock_subclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_clock_subclk_HASH HxKRNJIC2_yJjL9PqtujdpgxZ3X8XKbK9TXqQVfv_tw

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clock_subclk_ORD 52
#define DT_N_S_clocks_S_clock_subclk_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clock_subclk_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clock_subclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clock_subclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_subclk DT_N_S_clocks_S_clock_subclk
#define DT_N_NODELABEL_subclk             DT_N_S_clocks_S_clock_subclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clock_subclk_REG_NUM 0
#define DT_N_S_clocks_S_clock_subclk_RANGES_NUM 0
#define DT_N_S_clocks_S_clock_subclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clock_subclk_IRQ_NUM 0
#define DT_N_S_clocks_S_clock_subclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MATCHES_renesas_ra_cgc_subclk 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_COMPAT_MODEL_IDX_0 "ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clock_subclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_drive_capability_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time 1000
#define DT_N_S_clocks_S_clock_subclk_P_stabilization_time_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency 32768
#define DT_N_S_clocks_S_clock_subclk_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clock_subclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clock_subclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, status, 0)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_status_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible {"renesas,ra-cgc-subclk"}
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0 "renesas,ra-cgc-subclk"
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_subclk
#define DT_N_S_clocks_S_clock_subclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_SUBCLK
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clock_subclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clock_subclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_clock_subclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source 0
#define DT_N_S_clocks_S_clock_subclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clock_subclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pll2
 *
 * Node identifier: DT_N_S_clocks_S_pll2
 *
 * Binding (compatible = renesas,ra-cgc-pll):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pll.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll2_PATH "/clocks/pll2"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll2_FULL_NAME "pll2"
#define DT_N_S_clocks_S_pll2_FULL_NAME_UNQUOTED pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_TOKEN pll2
#define DT_N_S_clocks_S_pll2_FULL_NAME_UPPER_TOKEN PLL2

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll2_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pll2_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pll2_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL(fn) fn(pll2)
#define DT_N_S_clocks_S_pll2_FOREACH_NODELABEL_VARGS(fn, ...) fn(pll2, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pll2_CHILD_NUM 0
#define DT_N_S_clocks_S_pll2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pll2_HASH Kk7KSqyBPNmEU8JZbjz9LnJAyAXEz7lr4JjxWsOUzTY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll2_ORD 53
#define DT_N_S_clocks_S_pll2_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll2_REQUIRES_ORDS \
	35,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll2_EXISTS 1
#define DT_N_INST_1_renesas_ra_cgc_pll DT_N_S_clocks_S_pll2
#define DT_N_NODELABEL_pll2            DT_N_S_clocks_S_pll2

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll2_REG_NUM 0
#define DT_N_S_clocks_S_pll2_RANGES_NUM 0
#define DT_N_S_clocks_S_pll2_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll2_IRQ_NUM 0
#define DT_N_S_clocks_S_pll2_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pll2_COMPAT_MATCHES_renesas_ra_cgc_pll 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_COMPAT_MODEL_IDX_0 "ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll2_P_div 2
#define DT_N_S_clocks_S_pll2_P_div_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul {20, 0}
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_0 20
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_mul_IDX_1 0
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, mul, 0) \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, mul, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, mul, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_clocks_S_pll2, mul, 1, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_mul_LEN 2
#define DT_N_S_clocks_S_pll2_P_mul_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status "disabled"
#define DT_N_S_clocks_S_pll2_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pll2_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pll2_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pll2_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, status, 0)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_status_LEN 1
#define DT_N_S_clocks_S_pll2_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible {"renesas,ra-cgc-pll"}
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0 "renesas,ra-cgc-pll"
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pll
#define DT_N_S_clocks_S_pll2_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PLL
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pll2, compatible, 0)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pll2, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll2_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll2_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pll2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_wakeup_source 0
#define DT_N_S_clocks_S_pll2_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pll2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/canfdclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PATH "/clocks/pclkblock@40084000/canfdclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FULL_NAME "canfdclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FULL_NAME_UNQUOTED canfdclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FULL_NAME_TOKEN canfdclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FULL_NAME_UPPER_TOKEN CANFDCLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_NODELABEL(fn) fn(canfdclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(canfdclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_HASH tYLrhBNtoL_wZ_j1oosKT8XJrG91PLn68z_TYHEYZa4

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_ORD 54
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_EXISTS 1
#define DT_N_INST_11_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk
#define DT_N_NODELABEL_canfdclk          DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/cecclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_cecclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PATH "/clocks/pclkblock@40084000/cecclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FULL_NAME "cecclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FULL_NAME_UNQUOTED cecclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FULL_NAME_TOKEN cecclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FULL_NAME_UPPER_TOKEN CECCLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_NODELABEL(fn) fn(cecclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(cecclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_HASH UBLknpF9ZqgIhH_jAx70Kumd5jQB6CFwVd1C9a9_NZ4

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_ORD 55
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_EXISTS 1
#define DT_N_INST_12_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_cecclk
#define DT_N_NODELABEL_cecclk            DT_N_S_clocks_S_pclkblock_40084000_S_cecclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_cecclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/clkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_clkout
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PATH "/clocks/pclkblock@40084000/clkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FULL_NAME "clkout"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FULL_NAME_UNQUOTED clkout
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FULL_NAME_TOKEN clkout
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FULL_NAME_UPPER_TOKEN CLKOUT

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_NODELABEL(fn) fn(clkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(clkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_HASH Hq7QXfbKzRTjusOAVr2oa5syABdHByhr7VTuSoI39XU

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_ORD 56
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_EXISTS 1
#define DT_N_INST_7_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_clkout
#define DT_N_NODELABEL_clkout           DT_N_S_clocks_S_pclkblock_40084000_S_clkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_clkout_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/fclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_fclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PATH "/clocks/pclkblock@40084000/fclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FULL_NAME "fclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FULL_NAME_UNQUOTED fclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FULL_NAME_TOKEN fclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FULL_NAME_UPPER_TOKEN FCLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_NODELABEL(fn) fn(fclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(fclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_HASH WNlBd8rvXt6CApgLYi2VcZV_G6rIFsmIcXS23RyBnHg

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_ORD 57
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_EXISTS 1
#define DT_N_INST_6_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_fclk
#define DT_N_NODELABEL_fclk             DT_N_S_clocks_S_pclkblock_40084000_S_fclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_div 4
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_fclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/iclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_iclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PATH "/clocks/pclkblock@40084000/iclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FULL_NAME "iclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FULL_NAME_UNQUOTED iclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FULL_NAME_TOKEN iclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FULL_NAME_UPPER_TOKEN ICLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_NODELABEL(fn) fn(iclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_HASH _aidi53Li7lAvEJHkiF_tTrm4jcqeCziY70Cl9K7Ojg

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_ORD 58
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_iclk
#define DT_N_NODELABEL_iclk             DT_N_S_clocks_S_pclkblock_40084000_S_iclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_div 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_iclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/octaspiclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PATH "/clocks/pclkblock@40084000/octaspiclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FULL_NAME "octaspiclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FULL_NAME_UNQUOTED octaspiclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FULL_NAME_TOKEN octaspiclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FULL_NAME_UPPER_TOKEN OCTASPICLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_NODELABEL(fn) fn(octaspiclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(octaspiclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_HASH 4qfN_6Hz7312kcKtJStC_78QXFSALZbjhH5ckQlOQy0

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_ORD 59
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_EXISTS 1
#define DT_N_INST_10_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk
#define DT_N_NODELABEL_octaspiclk        DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkb
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkb
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PATH "/clocks/pclkblock@40084000/pclkb"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FULL_NAME "pclkb"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FULL_NAME_UNQUOTED pclkb
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FULL_NAME_TOKEN pclkb
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FULL_NAME_UPPER_TOKEN PCLKB

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_NODELABEL(fn) fn(pclkb)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkb, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_HASH avl1rwL9sWveb94j9XzZmXxJH_CbBFiKUEb8QMFL5GM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_ORD 60
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_EXISTS 1
#define DT_N_INST_2_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkb
#define DT_N_NODELABEL_pclkb            DT_N_S_clocks_S_pclkblock_40084000_S_pclkb

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_div 4
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkb_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/pclkc
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_pclkc
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PATH "/clocks/pclkblock@40084000/pclkc"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FULL_NAME "pclkc"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FULL_NAME_UNQUOTED pclkc
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FULL_NAME_TOKEN pclkc
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FULL_NAME_UPPER_TOKEN PCLKC

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_NODELABEL(fn) fn(pclkc)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_NODELABEL_VARGS(fn, ...) fn(pclkc, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_HASH sVpVWZrdBqjbjIpNof9blaM_wm4nPFuDZ7Bw2ytob7U

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_ORD 61
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_EXISTS 1
#define DT_N_INST_3_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_pclkc
#define DT_N_NODELABEL_pclkc            DT_N_S_clocks_S_pclkblock_40084000_S_pclkc

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_div 4
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_pclkc_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/u60clk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_u60clk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PATH "/clocks/pclkblock@40084000/u60clk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FULL_NAME "u60clk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FULL_NAME_UNQUOTED u60clk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FULL_NAME_TOKEN u60clk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FULL_NAME_UPPER_TOKEN U60CLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_NODELABEL(fn) fn(u60clk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_NODELABEL_VARGS(fn, ...) fn(u60clk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_HASH PcnQXbwjVfA0_IftAfdkVK6gD_OS6fMvTsao7dSVwWE

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_ORD 62
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_EXISTS 1
#define DT_N_INST_9_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_u60clk
#define DT_N_NODELABEL_u60clk           DT_N_S_clocks_S_pclkblock_40084000_S_u60clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_u60clk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/uclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_uclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PATH "/clocks/pclkblock@40084000/uclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FULL_NAME "uclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FULL_NAME_UNQUOTED uclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FULL_NAME_TOKEN uclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FULL_NAME_UPPER_TOKEN UCLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_NODELABEL(fn) fn(uclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(uclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_HASH nkndbyyA_6okJJGMGOfsj7ZL0NInMF15H5ApGY6h1IY

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_ORD 63
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_EXISTS 1
#define DT_N_INST_8_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_uclk
#define DT_N_NODELABEL_uclk             DT_N_S_clocks_S_pclkblock_40084000_S_uclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_uclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/bclk
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_bclk
 *
 * Binding (compatible = renesas,ra-cgc-pclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-pclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PATH "/clocks/pclkblock@40084000/bclk"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FULL_NAME "bclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FULL_NAME_UNQUOTED bclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FULL_NAME_TOKEN bclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FULL_NAME_UPPER_TOKEN BCLK

/* Node parent (/clocks/pclkblock@40084000) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PARENT DT_N_S_clocks_S_pclkblock_40084000

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_NODELABEL(fn) fn(bclk)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclk, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_HASH 6aEy8nZ9NAp0a_a9dXsKgXPRC0Yc1YnCswtSOaeLWjI

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_ORD 64
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_REQUIRES_ORDS \
	38,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_SUPPORTS_ORDS \
	65,

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_EXISTS 1
#define DT_N_INST_5_renesas_ra_cgc_pclk DT_N_S_clocks_S_pclkblock_40084000_S_bclk
#define DT_N_NODELABEL_bclk             DT_N_S_clocks_S_pclkblock_40084000_S_bclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MATCHES_renesas_ra_cgc_pclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_COMPAT_MODEL_IDX_0 "ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_status_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible {"renesas,ra-cgc-pclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0 "renesas,ra-cgc-pclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_pclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_PCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/pclkblock@40084000/bclk/bclkout
 *
 * Node identifier: DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout
 *
 * Binding (compatible = renesas,ra-cgc-busclk):
 *   $ZEPHYR_BASE/dts/bindings/clock/renesas,ra-cgc-busclk.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PATH "/clocks/pclkblock@40084000/bclk/bclkout"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FULL_NAME "bclkout"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FULL_NAME_UNQUOTED bclkout
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FULL_NAME_TOKEN bclkout
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FULL_NAME_UPPER_TOKEN BCLKOUT

/* Node parent (/clocks/pclkblock@40084000/bclk) identifier: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PARENT DT_N_S_clocks_S_pclkblock_40084000_S_bclk

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_NODELABEL_NUM 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_NODELABEL(fn) fn(bclkout)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_NODELABEL_VARGS(fn, ...) fn(bclkout, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_HASH _ZveOpfnk82pG_HCtN67g86QcVS0MtJzDtaZk3tMaCM

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_ORD 65
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_REQUIRES_ORDS \
	64,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_EXISTS 1
#define DT_N_INST_0_renesas_ra_cgc_busclk DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout
#define DT_N_NODELABEL_bclkout            DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_REG_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_RANGES_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_IRQ_NUM 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_IRQ_LEVEL 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MATCHES_renesas_ra_cgc_busclk 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_COMPAT_MODEL_IDX_0 "ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_clk_out_div_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_IDX_0_ENUM_IDX 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_sdclk_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible {"renesas,ra-cgc-busclk"}
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0 "renesas,ra-cgc-busclk"
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-cgc-busclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_TOKEN renesas_ra_cgc_busclk
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_CGC_BUSCLK
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_LEN 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_wakeup_source 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 66
#define DT_N_S_cpus_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	67,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m33):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m33.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 67
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	66,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	68,

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m33 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m33 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m33"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m33"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m33"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m33
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M33
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv8m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv8m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UNQUOTED mpu@e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_TOKEN mpu_e000ed90
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME_UPPER_TOKEN MPU_E000ED90

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL(fn) fn(mpu)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_NODELABEL_VARGS(fn, ...) fn(mpu, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_HASH otj85KLBeEBY12eXojsCVZB1yE6Ww_J1xjGC9_C8_ok

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 68
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	67,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv8m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv8m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MODEL_IDX_0 "armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200, 64}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv8m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv8m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_mpu
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_MPU
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 69
#define DT_N_S_leds_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, \
	8, \
	22, \
	27,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	70, \
	71, \
	72,

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led1
 *
 * Node identifier: DT_N_S_leds_S_led1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led1_PATH "/leds/led1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led1_FULL_NAME "led1"
#define DT_N_S_leds_S_led1_FULL_NAME_UNQUOTED led1
#define DT_N_S_leds_S_led1_FULL_NAME_TOKEN led1
#define DT_N_S_leds_S_led1_FULL_NAME_UPPER_TOKEN LED1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL(fn) fn(led1)
#define DT_N_S_leds_S_led1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led1, __VA_ARGS__)
#define DT_N_S_leds_S_led1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led1_CHILD_NUM 0
#define DT_N_S_leds_S_led1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led1_HASH VGRgjc3j5KSBuUr8dl6ht3aDk7X8JYQwu52eKU_EtBI

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led1_ORD 70
#define DT_N_S_leds_S_led1_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led1_REQUIRES_ORDS \
	22, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led1_EXISTS 1
#define DT_N_ALIAS_led0     DT_N_S_leds_S_led1
#define DT_N_NODELABEL_led1 DT_N_S_leds_S_led1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led1_REG_NUM 0
#define DT_N_S_leds_S_led1_RANGES_NUM 0
#define DT_N_S_leds_S_led1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led1_IRQ_NUM 0
#define DT_N_S_leds_S_led1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080020
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_leds_S_led1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, gpios, 0)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_gpios_LEN 1
#define DT_N_S_leds_S_led1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led1_P_label "LEDR"
#define DT_N_S_leds_S_led1_P_label_STRING_UNQUOTED LEDR
#define DT_N_S_leds_S_led1_P_label_STRING_TOKEN LEDR
#define DT_N_S_leds_S_led1_P_label_STRING_UPPER_TOKEN LEDR
#define DT_N_S_leds_S_led1_P_label_IDX_0 "LEDR"
#define DT_N_S_leds_S_led1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led1, label, 0)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led1_P_label_LEN 1
#define DT_N_S_leds_S_led1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led2
 *
 * Node identifier: DT_N_S_leds_S_led2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led2_PATH "/leds/led2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led2_FULL_NAME "led2"
#define DT_N_S_leds_S_led2_FULL_NAME_UNQUOTED led2
#define DT_N_S_leds_S_led2_FULL_NAME_TOKEN led2
#define DT_N_S_leds_S_led2_FULL_NAME_UPPER_TOKEN LED2

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led2_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led2_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led2_NODELABEL_NUM 1
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL(fn) fn(led2)
#define DT_N_S_leds_S_led2_FOREACH_NODELABEL_VARGS(fn, ...) fn(led2, __VA_ARGS__)
#define DT_N_S_leds_S_led2_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led2_CHILD_NUM 0
#define DT_N_S_leds_S_led2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led2_HASH L_kq_1PmJcscdIQetgSeNXA26SuET24DfTtYVT0zWaU

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led2_ORD 71
#define DT_N_S_leds_S_led2_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led2_REQUIRES_ORDS \
	27, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led2_EXISTS 1
#define DT_N_NODELABEL_led2 DT_N_S_leds_S_led2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led2_REG_NUM 0
#define DT_N_S_leds_S_led2_RANGES_NUM 0
#define DT_N_S_leds_S_led2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led2_IRQ_NUM 0
#define DT_N_S_leds_S_led2_IRQ_LEVEL 0
#define DT_N_S_leds_S_led2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080080
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, gpios, 0)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_gpios_LEN 1
#define DT_N_S_leds_S_led2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led2_P_label "LEDG"
#define DT_N_S_leds_S_led2_P_label_STRING_UNQUOTED LEDG
#define DT_N_S_leds_S_led2_P_label_STRING_TOKEN LEDG
#define DT_N_S_leds_S_led2_P_label_STRING_UPPER_TOKEN LEDG
#define DT_N_S_leds_S_led2_P_label_IDX_0 "LEDG"
#define DT_N_S_leds_S_led2_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led2, label, 0)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led2, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led2_P_label_LEN 1
#define DT_N_S_leds_S_led2_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led3
 *
 * Node identifier: DT_N_S_leds_S_led3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led3_PATH "/leds/led3"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led3_FULL_NAME "led3"
#define DT_N_S_leds_S_led3_FULL_NAME_UNQUOTED led3
#define DT_N_S_leds_S_led3_FULL_NAME_TOKEN led3
#define DT_N_S_leds_S_led3_FULL_NAME_UPPER_TOKEN LED3

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led3_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led3_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led3_NODELABEL_NUM 1
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL(fn) fn(led3)
#define DT_N_S_leds_S_led3_FOREACH_NODELABEL_VARGS(fn, ...) fn(led3, __VA_ARGS__)
#define DT_N_S_leds_S_led3_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led3_CHILD_NUM 0
#define DT_N_S_leds_S_led3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led3_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led3_HASH b9zdmQymRUreNL3M4Ub3RlnjXnjz7hDZaywGO5S9lsY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led3_ORD 72
#define DT_N_S_leds_S_led3_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led3_REQUIRES_ORDS \
	8, \
	69,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led3_EXISTS 1
#define DT_N_NODELABEL_led3 DT_N_S_leds_S_led3

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led3_REG_NUM 0
#define DT_N_S_leds_S_led3_RANGES_NUM 0
#define DT_N_S_leds_S_led3_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led3_IRQ_NUM 0
#define DT_N_S_leds_S_led3_IRQ_LEVEL 0
#define DT_N_S_leds_S_led3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led3_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, gpios, 0)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_gpios_LEN 1
#define DT_N_S_leds_S_led3_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led3_P_label "LEDB"
#define DT_N_S_leds_S_led3_P_label_STRING_UNQUOTED LEDB
#define DT_N_S_leds_S_led3_P_label_STRING_TOKEN LEDB
#define DT_N_S_leds_S_led3_P_label_STRING_UPPER_TOKEN LEDB
#define DT_N_S_leds_S_led3_P_label_IDX_0 "LEDB"
#define DT_N_S_leds_S_led3_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led3, label, 0)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led3, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led3_P_label_LEN 1
#define DT_N_S_leds_S_led3_P_label_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/adc0_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_PATH "/soc/pin-contrller@40080800/adc0_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FULL_NAME "adc0_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FULL_NAME_UNQUOTED adc0_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FULL_NAME_TOKEN adc0_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FULL_NAME_UPPER_TOKEN ADC0_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_NODELABEL(fn) fn(adc0_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_HASH r1CHdlq3VaSvE3_kslpvhCUglJdhkyLcUx7cfV1MNfM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_ORD 73
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_SUPPORTS_ORDS \
	74, \
	123,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_EXISTS 1
#define DT_N_NODELABEL_adc0_default DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/adc@40170000
 *
 * Node identifier: DT_N_S_soc_S_adc_40170000
 *
 * Binding (compatible = renesas,ra-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/renesas,ra-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40170000_PATH "/soc/adc@40170000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40170000_FULL_NAME "adc@40170000"
#define DT_N_S_soc_S_adc_40170000_FULL_NAME_UNQUOTED adc@40170000
#define DT_N_S_soc_S_adc_40170000_FULL_NAME_TOKEN adc_40170000
#define DT_N_S_soc_S_adc_40170000_FULL_NAME_UPPER_TOKEN ADC_40170000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40170000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40170000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40170000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40170000_FOREACH_NODELABEL(fn) fn(adc0)
#define DT_N_S_soc_S_adc_40170000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40170000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40170000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40170000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40170000_HASH IEglWQzX9Qp0HO6jhsqdqKeB4tZrPn4pXJw_ZBliWhc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40170000_ORD 74
#define DT_N_S_soc_S_adc_40170000_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40170000_REQUIRES_ORDS \
	3, \
	13, \
	73,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40170000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40170000_EXISTS 1
#define DT_N_INST_0_renesas_ra_adc DT_N_S_soc_S_adc_40170000
#define DT_N_NODELABEL_adc0        DT_N_S_soc_S_adc_40170000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40170000_REG_NUM 1
#define DT_N_S_soc_S_adc_40170000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_REG_IDX_0_VAL_ADDRESS 1075249152
#define DT_N_S_soc_S_adc_40170000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_adc_40170000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40170000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40170000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_irq 40
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40170000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40170000_IRQ_NAME_scanend_VAL_irq DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_40170000_IRQ_NAME_scanend_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_NAME_scanend_VAL_priority DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_40170000_IRQ_NAME_scanend_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_IRQ_NAME_scanend_CONTROLLER DT_N_S_soc_S_adc_40170000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_adc_40170000_COMPAT_MATCHES_renesas_ra_adc 1
#define DT_N_S_soc_S_adc_40170000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_adc_40170000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_COMPAT_MODEL_IDX_0 "ra-adc"
#define DT_N_S_soc_S_adc_40170000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40170000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_40170000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_40170000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40170000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_40170000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40170000_P_reg {1075249152, 256}
#define DT_N_S_soc_S_adc_40170000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_reg_IDX_0 1075249152
#define DT_N_S_soc_S_adc_40170000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_40170000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40170000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_channel_count 13
#define DT_N_S_soc_S_adc_40170000_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_channel_available_mask 14335
#define DT_N_S_soc_S_adc_40170000_P_channel_available_mask_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_average_count 1
#define DT_N_S_soc_S_adc_40170000_P_average_count_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40170000_P_average_count_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_average_count_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_average_count_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_status "okay"
#define DT_N_S_soc_S_adc_40170000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_adc_40170000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_40170000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40170000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_adc_40170000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40170000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170000, status, 0)
#define DT_N_S_soc_S_adc_40170000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170000, status, 0)
#define DT_N_S_soc_S_adc_40170000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_status_LEN 1
#define DT_N_S_soc_S_adc_40170000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_compatible {"renesas,ra-adc"}
#define DT_N_S_soc_S_adc_40170000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_compatible_IDX_0 "renesas,ra-adc"
#define DT_N_S_soc_S_adc_40170000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-adc
#define DT_N_S_soc_S_adc_40170000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_adc
#define DT_N_S_soc_S_adc_40170000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ADC
#define DT_N_S_soc_S_adc_40170000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170000, compatible, 0)
#define DT_N_S_soc_S_adc_40170000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170000, compatible, 0)
#define DT_N_S_soc_S_adc_40170000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40170000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_interrupts {40, 1}
#define DT_N_S_soc_S_adc_40170000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_interrupts_IDX_0 40
#define DT_N_S_soc_S_adc_40170000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_adc_40170000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names {"scanend"}
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_IDX_0 "scanend"
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_IDX_0_STRING_UNQUOTED scanend
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_IDX_0_STRING_TOKEN scanend
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SCANEND
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170000, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_40170000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40170000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40170000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40170000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_40170000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/adc@40170200
 *
 * Node identifier: DT_N_S_soc_S_adc_40170200
 *
 * Binding (compatible = renesas,ra-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/renesas,ra-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40170200_PATH "/soc/adc@40170200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40170200_FULL_NAME "adc@40170200"
#define DT_N_S_soc_S_adc_40170200_FULL_NAME_UNQUOTED adc@40170200
#define DT_N_S_soc_S_adc_40170200_FULL_NAME_TOKEN adc_40170200
#define DT_N_S_soc_S_adc_40170200_FULL_NAME_UPPER_TOKEN ADC_40170200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40170200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40170200_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40170200_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40170200_FOREACH_NODELABEL(fn) fn(adc1)
#define DT_N_S_soc_S_adc_40170200_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40170200_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40170200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40170200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_adc_40170200_HASH XOEG5cQesiy4Vyf5PZbYNYUY9W9OaKxR80PxwmTRIk4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40170200_ORD 75
#define DT_N_S_soc_S_adc_40170200_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40170200_REQUIRES_ORDS \
	3, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40170200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40170200_EXISTS 1
#define DT_N_INST_1_renesas_ra_adc DT_N_S_soc_S_adc_40170200
#define DT_N_NODELABEL_adc1        DT_N_S_soc_S_adc_40170200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40170200_REG_NUM 1
#define DT_N_S_soc_S_adc_40170200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_REG_IDX_0_VAL_ADDRESS 1075249664
#define DT_N_S_soc_S_adc_40170200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_adc_40170200_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40170200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40170200_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40170200_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40170200_IRQ_NAME_scanend_VAL_irq DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_adc_40170200_IRQ_NAME_scanend_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_NAME_scanend_VAL_priority DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_adc_40170200_IRQ_NAME_scanend_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_IRQ_NAME_scanend_CONTROLLER DT_N_S_soc_S_adc_40170200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_adc_40170200_COMPAT_MATCHES_renesas_ra_adc 1
#define DT_N_S_soc_S_adc_40170200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_adc_40170200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_COMPAT_MODEL_IDX_0 "ra-adc"
#define DT_N_S_soc_S_adc_40170200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40170200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40170200_P_reg {1075249664, 256}
#define DT_N_S_soc_S_adc_40170200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_reg_IDX_0 1075249664
#define DT_N_S_soc_S_adc_40170200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_reg_IDX_1 256
#define DT_N_S_soc_S_adc_40170200_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_vref_mv 3300
#define DT_N_S_soc_S_adc_40170200_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_channel_count 16
#define DT_N_S_soc_S_adc_40170200_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_channel_available_mask 536805383
#define DT_N_S_soc_S_adc_40170200_P_channel_available_mask_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_average_count 1
#define DT_N_S_soc_S_adc_40170200_P_average_count_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40170200_P_average_count_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_average_count_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_average_count_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_status "disabled"
#define DT_N_S_soc_S_adc_40170200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40170200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40170200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40170200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40170200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40170200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170200, status, 0)
#define DT_N_S_soc_S_adc_40170200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170200, status, 0)
#define DT_N_S_soc_S_adc_40170200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_status_LEN 1
#define DT_N_S_soc_S_adc_40170200_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_compatible {"renesas,ra-adc"}
#define DT_N_S_soc_S_adc_40170200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_compatible_IDX_0 "renesas,ra-adc"
#define DT_N_S_soc_S_adc_40170200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-adc
#define DT_N_S_soc_S_adc_40170200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_adc
#define DT_N_S_soc_S_adc_40170200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ADC
#define DT_N_S_soc_S_adc_40170200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170200, compatible, 0)
#define DT_N_S_soc_S_adc_40170200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170200, compatible, 0)
#define DT_N_S_soc_S_adc_40170200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40170200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_interrupts {41, 1}
#define DT_N_S_soc_S_adc_40170200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_adc_40170200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_adc_40170200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names {"scanend"}
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_IDX_0 "scanend"
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_IDX_0_STRING_UNQUOTED scanend
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_IDX_0_STRING_TOKEN scanend
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN SCANEND
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40170200, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40170200, interrupt_names, 0)
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40170200, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40170200, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_adc_40170200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40170200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40170200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40170200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40170200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/ether_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_ether_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_PATH "/soc/pin-contrller@40080800/ether_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FULL_NAME "ether_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FULL_NAME_UNQUOTED ether_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FULL_NAME_TOKEN ether_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FULL_NAME_UPPER_TOKEN ETHER_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_NODELABEL(fn) fn(ether_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(ether_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_HASH jWTG2F3RroiAcA9JfQWvjuOB8CGSJ6KQ4ibs_dafjcs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_ORD 76
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_SUPPORTS_ORDS \
	77, \
	124,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_EXISTS 1
#define DT_N_NODELABEL_ether_default DT_N_S_soc_S_pin_contrller_40080800_S_ether_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/mdio
 *
 * Node identifier: DT_N_S_soc_S_mdio
 *
 * Binding (compatible = renesas,ra-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/renesas,ra-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_PATH "/soc/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mdio_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_CHILD_IDX 49

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_FOREACH_NODELABEL(fn) fn(mdio)
#define DT_N_S_soc_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(mdio, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_mdio_HASH oVgZCIpPjZnk66uOcztgHq5VjM9K3_XUOh_kCag2xe0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_ORD 77
#define DT_N_S_soc_S_mdio_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_REQUIRES_ORDS \
	3, \
	76,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_SUPPORTS_ORDS \
	78,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_EXISTS 1
#define DT_N_INST_0_renesas_ra_mdio DT_N_S_soc_S_mdio
#define DT_N_NODELABEL_mdio         DT_N_S_soc_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_COMPAT_MATCHES_renesas_ra_mdio 1
#define DT_N_S_soc_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_COMPAT_MODEL_IDX_0 "ra-mdio"
#define DT_N_S_soc_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_PINCTRL_NUM 1
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_mdio_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_mdio_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_ether_default

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_ether_default
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_ether_default
#define DT_N_S_soc_S_mdio_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_mdio_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_mdio_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_mdio_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status "okay"
#define DT_N_S_soc_S_mdio_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mdio_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, status, 0)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, status, 0)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_status_LEN 1
#define DT_N_S_soc_S_mdio_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_P_compatible {"renesas,ra-mdio"}
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0 "renesas,ra-mdio"
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-mdio
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_TOKEN renesas_ra_mdio
#define DT_N_S_soc_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_MDIO
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio, compatible, 0)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio, compatible, 0)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/mdio/ethernet-phy@0
 *
 * Node identifier: DT_N_S_soc_S_mdio_S_ethernet_phy_0
 *
 * Binding (compatible = ethernet-phy):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/ethernet-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_PATH "/soc/mdio/ethernet-phy@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FULL_NAME "ethernet-phy@0"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FULL_NAME_UNQUOTED ethernet-phy@0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FULL_NAME_TOKEN ethernet_phy_0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FULL_NAME_UPPER_TOKEN ETHERNET_PHY_0

/* Node parent (/soc/mdio) identifier: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_PARENT DT_N_S_soc_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_NODELABEL(fn) fn(phy)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(phy, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_CHILD_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_HASH lD8PleBrcT_k9yeRAlzURwWKbO7iqrP8spfjCRfNXig

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_ORD 78
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_REQUIRES_ORDS \
	77,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_SUPPORTS_ORDS \
	79,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_EXISTS 1
#define DT_N_INST_0_ethernet_phy DT_N_S_soc_S_mdio_S_ethernet_phy_0
#define DT_N_NODELABEL_phy       DT_N_S_soc_S_mdio_S_ethernet_phy_0

/* Bus info (controller: '/soc/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_BUS_mdio 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_BUS DT_N_S_soc_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_REG_NUM 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_RANGES_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_IRQ_NUM 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_COMPAT_MATCHES_ethernet_phy 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_reg {0}
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_no_reset 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_no_reset_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status "okay"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, status, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, status, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_LEN 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_status_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible {"ethernet-phy"}
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0 "ethernet-phy"
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_UNQUOTED ethernet-phy
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_TOKEN ethernet_phy
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ETHERNET_PHY
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, compatible, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, compatible, 0)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_LEN 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_wakeup_source 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mdio_S_ethernet_phy_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40114100
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40114100
 *
 * Binding (compatible = renesas,ra-ethernet):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/renesas,ra-ethernet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40114100_PATH "/soc/ethernet@40114100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40114100_FULL_NAME "ethernet@40114100"
#define DT_N_S_soc_S_ethernet_40114100_FULL_NAME_UNQUOTED ethernet@40114100
#define DT_N_S_soc_S_ethernet_40114100_FULL_NAME_TOKEN ethernet_40114100
#define DT_N_S_soc_S_ethernet_40114100_FULL_NAME_UPPER_TOKEN ETHERNET_40114100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40114100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ethernet_40114100_CHILD_IDX 48

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ethernet_40114100_NODELABEL_NUM 1
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_NODELABEL(fn) fn(eth)
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_NODELABEL_VARGS(fn, ...) fn(eth, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ethernet_40114100_CHILD_NUM 0
#define DT_N_S_soc_S_ethernet_40114100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ethernet_40114100_HASH fxhT8SdgIFGdS5UtWoomOCsS83ihRiirdzCYCEoBpjo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40114100_ORD 79
#define DT_N_S_soc_S_ethernet_40114100_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40114100_REQUIRES_ORDS \
	3, \
	13, \
	78,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40114100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40114100_EXISTS 1
#define DT_N_INST_0_renesas_ra_ethernet DT_N_S_soc_S_ethernet_40114100
#define DT_N_NODELABEL_eth              DT_N_S_soc_S_ethernet_40114100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40114100_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40114100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_REG_IDX_0_VAL_ADDRESS 1074872576
#define DT_N_S_soc_S_ethernet_40114100_REG_IDX_0_VAL_SIZE 252
#define DT_N_S_soc_S_ethernet_40114100_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40114100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40114100_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_ethernet_40114100_IRQ_LEVEL 1
#define DT_N_S_soc_S_ethernet_40114100_COMPAT_MATCHES_renesas_ra_ethernet 1
#define DT_N_S_soc_S_ethernet_40114100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_ethernet_40114100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_COMPAT_MODEL_IDX_0 "ra-ethernet"
#define DT_N_S_soc_S_ethernet_40114100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40114100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40114100_P_reg {1074872576, 252}
#define DT_N_S_soc_S_ethernet_40114100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_reg_IDX_0 1074872576
#define DT_N_S_soc_S_ethernet_40114100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_reg_IDX_1 252
#define DT_N_S_soc_S_ethernet_40114100_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts {51, 12}
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_ethernet_40114100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle DT_N_S_soc_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_IDX_0 DT_N_S_soc_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_IDX_0_PH DT_N_S_soc_S_mdio_S_ethernet_phy_0
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40114100, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40114100, phy_handle, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40114100, phy_handle, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_LEN 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_handle_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address {116, 144, 80, 176, 93, 233}
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_0 116
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_1 144
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_2 80
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_3 176
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_4 93
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_IDX_5 233
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 0) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 1) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 2) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 3) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 4) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 5)
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_ethernet_40114100, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_LEN 6
#define DT_N_S_soc_S_ethernet_40114100_P_local_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type "rmii"
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_STRING_UNQUOTED rmii
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_STRING_TOKEN rmii
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_STRING_UPPER_TOKEN RMII
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_IDX_0 "rmii"
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_IDX_0_ENUM_VAL_rmii_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40114100, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40114100, phy_connection_type, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40114100, phy_connection_type, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_LEN 1
#define DT_N_S_soc_S_ethernet_40114100_P_phy_connection_type_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_status "okay"
#define DT_N_S_soc_S_ethernet_40114100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_ethernet_40114100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40114100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40114100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_ethernet_40114100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40114100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40114100, status, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40114100, status, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40114100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_status_LEN 1
#define DT_N_S_soc_S_ethernet_40114100_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_compatible {"renesas,ra-ethernet"}
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_IDX_0 "renesas,ra-ethernet"
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-ethernet
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_ethernet
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_ETHERNET
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40114100, compatible, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ethernet_40114100, compatible, 0)
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ethernet_40114100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40114100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40114100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ethernet_40114100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080140
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080140
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080140_PATH "/soc/gpio@40080140"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080140_FULL_NAME "gpio@40080140"
#define DT_N_S_soc_S_gpio_40080140_FULL_NAME_UNQUOTED gpio@40080140
#define DT_N_S_soc_S_gpio_40080140_FULL_NAME_TOKEN gpio_40080140
#define DT_N_S_soc_S_gpio_40080140_FULL_NAME_UPPER_TOKEN GPIO_40080140

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080140_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080140_CHILD_IDX 55

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080140_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080140_FOREACH_NODELABEL(fn) fn(ioporta)
#define DT_N_S_soc_S_gpio_40080140_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioporta, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080140_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080140_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080140_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080140_HASH e0EX8Iq0zfdHqRRNrD7_rz6IewWOQdSbaPExP8o1f9M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080140_ORD 80
#define DT_N_S_soc_S_gpio_40080140_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080140_REQUIRES_ORDS \
	3, \
	10, \
	21, \
	24,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080140_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080140_EXISTS 1
#define DT_N_INST_10_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080140
#define DT_N_NODELABEL_ioporta              DT_N_S_soc_S_gpio_40080140

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080140_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_VAL_ADDRESS 1074266432
#define DT_N_S_soc_S_gpio_40080140_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080140_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080140_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080140_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080140_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080140_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080140_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080140_P_reg {1074266432, 32}
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_0 1074266432
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080140_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port 10
#define DT_N_S_soc_S_gpio_40080140_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_0_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_0_NAME "port-irq4"
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq4_PH DT_N_S_soc_S_external_interrupt_40006004
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq4_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_1_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_1_NAME "port-irq5"
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq5_PH DT_N_S_soc_S_external_interrupt_40006005
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq5_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_2_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_IDX_2_NAME "port-irq6"
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq6_PH DT_N_S_soc_S_external_interrupt_40006006
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_NAME_port_irq6_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 0) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 1) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 2)
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irqs, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_LEN 3
#define DT_N_S_soc_S_gpio_40080140_P_port_irqs_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names {"port-irq4", "port-irq5", "port-irq6"}
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_0 "port-irq4"
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_0_STRING_UNQUOTED port-irq4
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_0_STRING_TOKEN port_irq4
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_0_STRING_UPPER_TOKEN PORT_IRQ4
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_1 "port-irq5"
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_1_STRING_UNQUOTED port-irq5
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_1_STRING_TOKEN port_irq5
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_1_STRING_UPPER_TOKEN PORT_IRQ5
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_2 "port-irq6"
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_2_STRING_UNQUOTED port-irq6
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_2_STRING_TOKEN port_irq6
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_IDX_2_STRING_UPPER_TOKEN PORT_IRQ6
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 0) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 1) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 2)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_gpio_40080140, port_irq_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_LEN 3
#define DT_N_S_soc_S_gpio_40080140_P_port_irq_names_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins {10}
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_IDX_0 10
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, port_irq4_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq4_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq4_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins {9}
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_IDX_0 9
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, port_irq5_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq5_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq5_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins {8}
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_IDX_0 8
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, port_irq6_pins, 0)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, port_irq6_pins, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_port_irq6_pins_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080140_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080140_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status "okay"
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080140_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080140_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, status, 0)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, status, 0)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080140_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080140, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080140_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080140_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080140_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080140_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40080160
 *
 * Node identifier: DT_N_S_soc_S_gpio_40080160
 *
 * Binding (compatible = renesas,ra-gpio-ioport):
 *   $ZEPHYR_BASE/dts/bindings/gpio/renesas,ra-gpio-ioport.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40080160_PATH "/soc/gpio@40080160"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40080160_FULL_NAME "gpio@40080160"
#define DT_N_S_soc_S_gpio_40080160_FULL_NAME_UNQUOTED gpio@40080160
#define DT_N_S_soc_S_gpio_40080160_FULL_NAME_TOKEN gpio_40080160
#define DT_N_S_soc_S_gpio_40080160_FULL_NAME_UPPER_TOKEN GPIO_40080160

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40080160_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40080160_CHILD_IDX 56

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40080160_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40080160_FOREACH_NODELABEL(fn) fn(ioportb)
#define DT_N_S_soc_S_gpio_40080160_FOREACH_NODELABEL_VARGS(fn, ...) fn(ioportb, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40080160_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40080160_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40080160_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40080160_HASH mSQEAqEPUQDnL44fAT2T0mdYRY_JKOKXwh2qjF6wzb8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40080160_ORD 81
#define DT_N_S_soc_S_gpio_40080160_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40080160_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40080160_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40080160_EXISTS 1
#define DT_N_INST_11_renesas_ra_gpio_ioport DT_N_S_soc_S_gpio_40080160
#define DT_N_NODELABEL_ioportb              DT_N_S_soc_S_gpio_40080160

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40080160_REG_NUM 1
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_VAL_ADDRESS 1074266464
#define DT_N_S_soc_S_gpio_40080160_REG_IDX_0_VAL_SIZE 32
#define DT_N_S_soc_S_gpio_40080160_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40080160_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40080160_IRQ_NUM 0
#define DT_N_S_soc_S_gpio_40080160_IRQ_LEVEL 0
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MATCHES_renesas_ra_gpio_ioport 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_COMPAT_MODEL_IDX_0 "ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080160_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40080160_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40080160_P_reg {1074266464, 32}
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_0 1074266464
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_reg_IDX_1 32
#define DT_N_S_soc_S_gpio_40080160_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_port 11
#define DT_N_S_soc_S_gpio_40080160_P_port_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40080160_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_ngpios 16
#define DT_N_S_soc_S_gpio_40080160_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status "okay"
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_gpio_40080160_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_gpio_40080160_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080160, status, 0)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080160, status, 0)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080160, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_status_LEN 1
#define DT_N_S_soc_S_gpio_40080160_P_status_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible {"renesas,ra-gpio-ioport"}
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0 "renesas,ra-gpio-ioport"
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-gpio-ioport
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_TOKEN renesas_ra_gpio_ioport
#define DT_N_S_soc_S_gpio_40080160_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_GPIO_IOPORT
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40080160, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40080160_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40080160_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40080160_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40080160_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iic0@4009f000
 *
 * Node identifier: DT_N_S_soc_S_iic0_4009f000
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic0_4009f000_PATH "/soc/iic0@4009f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic0_4009f000_FULL_NAME "iic0@4009f000"
#define DT_N_S_soc_S_iic0_4009f000_FULL_NAME_UNQUOTED iic0@4009f000
#define DT_N_S_soc_S_iic0_4009f000_FULL_NAME_TOKEN iic0_4009f000
#define DT_N_S_soc_S_iic0_4009f000_FULL_NAME_UPPER_TOKEN IIC0_4009F000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic0_4009f000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic0_4009f000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic0_4009f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_NODELABEL(fn) fn(iic0)
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic0_4009f000_CHILD_NUM 0
#define DT_N_S_soc_S_iic0_4009f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic0_4009f000_HASH K2ZkBml4tGgRKmQ9yH7UM93n3MKnFOCJfVf9TMwoA_o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic0_4009f000_ORD 82
#define DT_N_S_soc_S_iic0_4009f000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic0_4009f000_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic0_4009f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic0_4009f000_EXISTS 1
#define DT_N_INST_1_renesas_ra_iic DT_N_S_soc_S_iic0_4009f000
#define DT_N_NODELABEL_iic0        DT_N_S_soc_S_iic0_4009f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic0_4009f000_REG_NUM 1
#define DT_N_S_soc_S_iic0_4009f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_REG_IDX_0_VAL_ADDRESS 1074393088
#define DT_N_S_soc_S_iic0_4009f000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_iic0_4009f000_RANGES_NUM 0
#define DT_N_S_soc_S_iic0_4009f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic0_4009f000_IRQ_NUM 0
#define DT_N_S_soc_S_iic0_4009f000_IRQ_LEVEL 0
#define DT_N_S_soc_S_iic0_4009f000_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic0_4009f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic0_4009f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic0_4009f000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic0_4009f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iic0_4009f000_P_reg {1074393088, 256}
#define DT_N_S_soc_S_iic0_4009f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_reg_IDX_0 1074393088
#define DT_N_S_soc_S_iic0_4009f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic0_4009f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_channel 0
#define DT_N_S_soc_S_iic0_4009f000_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_rise_time_ns 120
#define DT_N_S_soc_S_iic0_4009f000_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_fall_time_ns 120
#define DT_N_S_soc_S_iic0_4009f000_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic0_4009f000_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic0_4009f000_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_sq_size 4
#define DT_N_S_soc_S_iic0_4009f000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_cq_size 4
#define DT_N_S_soc_S_iic0_4009f000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_status "disabled"
#define DT_N_S_soc_S_iic0_4009f000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_iic0_4009f000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_iic0_4009f000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_iic0_4009f000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_iic0_4009f000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_iic0_4009f000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4009f000, status, 0)
#define DT_N_S_soc_S_iic0_4009f000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4009f000, status, 0)
#define DT_N_S_soc_S_iic0_4009f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4009f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4009f000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4009f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4009f000_P_status_LEN 1
#define DT_N_S_soc_S_iic0_4009f000_P_status_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic0_4009f000, compatible, 0)
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic0_4009f000, compatible, 0)
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic0_4009f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic0_4009f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_LEN 1
#define DT_N_S_soc_S_iic0_4009f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic0_4009f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_wakeup_source 0
#define DT_N_S_soc_S_iic0_4009f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic0_4009f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic0_4009f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iic2@4009f200
 *
 * Node identifier: DT_N_S_soc_S_iic2_4009f200
 *
 * Binding (compatible = renesas,ra-iic):
 *   $ZEPHYR_BASE/dts/bindings/i2c/renesas,ra-iic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iic2_4009f200_PATH "/soc/iic2@4009f200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iic2_4009f200_FULL_NAME "iic2@4009f200"
#define DT_N_S_soc_S_iic2_4009f200_FULL_NAME_UNQUOTED iic2@4009f200
#define DT_N_S_soc_S_iic2_4009f200_FULL_NAME_TOKEN iic2_4009f200
#define DT_N_S_soc_S_iic2_4009f200_FULL_NAME_UPPER_TOKEN IIC2_4009F200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iic2_4009f200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iic2_4009f200_CHILD_IDX 65

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iic2_4009f200_NODELABEL_NUM 1
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_NODELABEL(fn) fn(iic2)
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_NODELABEL_VARGS(fn, ...) fn(iic2, __VA_ARGS__)
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iic2_4009f200_CHILD_NUM 0
#define DT_N_S_soc_S_iic2_4009f200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iic2_4009f200_HASH HP40km0QTAnWYiphcxF2MjwUeDs2KsnQb_MDbT65AlY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iic2_4009f200_ORD 83
#define DT_N_S_soc_S_iic2_4009f200_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iic2_4009f200_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iic2_4009f200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iic2_4009f200_EXISTS 1
#define DT_N_INST_2_renesas_ra_iic DT_N_S_soc_S_iic2_4009f200
#define DT_N_NODELABEL_iic2        DT_N_S_soc_S_iic2_4009f200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iic2_4009f200_REG_NUM 1
#define DT_N_S_soc_S_iic2_4009f200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_REG_IDX_0_VAL_ADDRESS 1074393600
#define DT_N_S_soc_S_iic2_4009f200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_iic2_4009f200_RANGES_NUM 0
#define DT_N_S_soc_S_iic2_4009f200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iic2_4009f200_IRQ_NUM 0
#define DT_N_S_soc_S_iic2_4009f200_IRQ_LEVEL 0
#define DT_N_S_soc_S_iic2_4009f200_COMPAT_MATCHES_renesas_ra_iic 1
#define DT_N_S_soc_S_iic2_4009f200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_iic2_4009f200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_COMPAT_MODEL_IDX_0 "ra-iic"
#define DT_N_S_soc_S_iic2_4009f200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iic2_4009f200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iic2_4009f200_P_reg {1074393600, 256}
#define DT_N_S_soc_S_iic2_4009f200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_reg_IDX_0 1074393600
#define DT_N_S_soc_S_iic2_4009f200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_reg_IDX_1 256
#define DT_N_S_soc_S_iic2_4009f200_P_reg_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_channel 2
#define DT_N_S_soc_S_iic2_4009f200_P_channel_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_rise_time_ns 120
#define DT_N_S_soc_S_iic2_4009f200_P_rise_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_fall_time_ns 120
#define DT_N_S_soc_S_iic2_4009f200_P_fall_time_ns_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_duty_cycle_percent 50
#define DT_N_S_soc_S_iic2_4009f200_P_duty_cycle_percent_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_interrupt_priority_level 12
#define DT_N_S_soc_S_iic2_4009f200_P_interrupt_priority_level_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_sq_size 4
#define DT_N_S_soc_S_iic2_4009f200_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_cq_size 4
#define DT_N_S_soc_S_iic2_4009f200_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_status "disabled"
#define DT_N_S_soc_S_iic2_4009f200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_iic2_4009f200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_iic2_4009f200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_iic2_4009f200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_iic2_4009f200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_iic2_4009f200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic2_4009f200, status, 0)
#define DT_N_S_soc_S_iic2_4009f200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic2_4009f200, status, 0)
#define DT_N_S_soc_S_iic2_4009f200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic2_4009f200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic2_4009f200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic2_4009f200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic2_4009f200_P_status_LEN 1
#define DT_N_S_soc_S_iic2_4009f200_P_status_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_compatible {"renesas,ra-iic"}
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_IDX_0 "renesas,ra-iic"
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-iic
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_iic
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_IIC
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iic2_4009f200, compatible, 0)
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iic2_4009f200, compatible, 0)
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iic2_4009f200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iic2_4009f200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_LEN 1
#define DT_N_S_soc_S_iic2_4009f200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iic2_4009f200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_wakeup_source 0
#define DT_N_S_soc_S_iic2_4009f200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iic2_4009f200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iic2_4009f200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20000000_PATH "/soc/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20000000_CHILD_IDX 50

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_memory_20000000_HASH 5mk6hI_a0RgTbSaRk0MwzSvPe_XVqQpqtmpmf4tdmFg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20000000_ORD 84
#define DT_N_S_soc_S_memory_20000000_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20000000_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_SIZE 524288
#define DT_N_S_soc_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20000000_P_reg {536870912, 524288}
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1 524288
#define DT_N_S_soc_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_ofs@100a100
 *
 * Node identifier: DT_N_S_soc_S_option_setting_ofs_100a100
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PATH "/soc/option_setting_ofs@100a100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_FULL_NAME "option_setting_ofs@100a100"
#define DT_N_S_soc_S_option_setting_ofs_100a100_FULL_NAME_UNQUOTED option_setting_ofs@100a100
#define DT_N_S_soc_S_option_setting_ofs_100a100_FULL_NAME_TOKEN option_setting_ofs_100a100
#define DT_N_S_soc_S_option_setting_ofs_100a100_FULL_NAME_UPPER_TOKEN OPTION_SETTING_OFS_100A100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_NODELABEL(fn) fn(option_setting_ofs)
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_ofs, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_HASH KYh1g_wVzvaREYhliKctXJnufKVUKeoFP7jaf4dNNnM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_ORD 85
#define DT_N_S_soc_S_option_setting_ofs_100a100_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region  DT_N_S_soc_S_option_setting_ofs_100a100
#define DT_N_NODELABEL_option_setting_ofs DT_N_S_soc_S_option_setting_ofs_100a100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_NUM 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_VAL_ADDRESS 16818432
#define DT_N_S_soc_S_option_setting_ofs_100a100_REG_IDX_0_VAL_SIZE 24
#define DT_N_S_soc_S_option_setting_ofs_100a100_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_ofs_100a100_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_ofs_100a100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_OFS
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_OFS"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status "disabled"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_ofs_100a100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg {16818432, 24}
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_0 16818432
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_IDX_1 24
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_ofs_100a100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_s@100a200
 *
 * Node identifier: DT_N_S_soc_S_option_setting_s_100a200
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_s_100a200_PATH "/soc/option_setting_s@100a200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_s_100a200_FULL_NAME "option_setting_s@100a200"
#define DT_N_S_soc_S_option_setting_s_100a200_FULL_NAME_UNQUOTED option_setting_s@100a200
#define DT_N_S_soc_S_option_setting_s_100a200_FULL_NAME_TOKEN option_setting_s_100a200
#define DT_N_S_soc_S_option_setting_s_100a200_FULL_NAME_UPPER_TOKEN OPTION_SETTING_S_100A200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_s_100a200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_s_100a200_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_NODELABEL(fn) fn(option_setting_s)
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_s, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_s_100a200_HASH _bE188CmE044cbvEC4ogZUdaf808x1hP8Mw9NtkxBjs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_s_100a200_ORD 86
#define DT_N_S_soc_S_option_setting_s_100a200_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_s_100a200_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_s_100a200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_s_100a200_EXISTS 1
#define DT_N_INST_2_zephyr_memory_region DT_N_S_soc_S_option_setting_s_100a200
#define DT_N_NODELABEL_option_setting_s  DT_N_S_soc_S_option_setting_s_100a200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_s_100a200_REG_NUM 1
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_VAL_ADDRESS 16818688
#define DT_N_S_soc_S_option_setting_s_100a200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_option_setting_s_100a200_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_s_100a200_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_s_100a200_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_s_100a200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_s_100a200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_S
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_S"
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status "disabled"
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_s_100a200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg {16818688, 256}
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_0 16818688
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_IDX_1 256
#define DT_N_S_soc_S_option_setting_s_100a200_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_s_100a200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/option_setting_sas@100a134
 *
 * Node identifier: DT_N_S_soc_S_option_setting_sas_100a134
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PATH "/soc/option_setting_sas@100a134"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_option_setting_sas_100a134_FULL_NAME "option_setting_sas@100a134"
#define DT_N_S_soc_S_option_setting_sas_100a134_FULL_NAME_UNQUOTED option_setting_sas@100a134
#define DT_N_S_soc_S_option_setting_sas_100a134_FULL_NAME_TOKEN option_setting_sas_100a134
#define DT_N_S_soc_S_option_setting_sas_100a134_FULL_NAME_UPPER_TOKEN OPTION_SETTING_SAS_100A134

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_option_setting_sas_100a134_NODELABEL_NUM 1
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_NODELABEL(fn) fn(option_setting_sas)
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_NODELABEL_VARGS(fn, ...) fn(option_setting_sas, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_option_setting_sas_100a134_HASH Vd9NPF7V429UepNVRNw9qpQM4g6WBI_97cDf5AUExVc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_option_setting_sas_100a134_ORD 87
#define DT_N_S_soc_S_option_setting_sas_100a134_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_option_setting_sas_100a134_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_option_setting_sas_100a134_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_option_setting_sas_100a134_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region  DT_N_S_soc_S_option_setting_sas_100a134
#define DT_N_NODELABEL_option_setting_sas DT_N_S_soc_S_option_setting_sas_100a134

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_NUM 1
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_VAL_ADDRESS 16818484
#define DT_N_S_soc_S_option_setting_sas_100a134_REG_IDX_0_VAL_SIZE 204
#define DT_N_S_soc_S_option_setting_sas_100a134_RANGES_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_option_setting_sas_100a134_IRQ_NUM 0
#define DT_N_S_soc_S_option_setting_sas_100a134_IRQ_LEVEL 0
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_COMPAT_MODEL_IDX_0 "memory-region"
#define DT_N_S_soc_S_option_setting_sas_100a134_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_option_setting_sas_100a134_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_UNQUOTED OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_STRING_UPPER_TOKEN OPTION_SETTING_SAS
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_IDX_0 "OPTION_SETTING_SAS"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, zephyr_memory_region, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status "disabled"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_status_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible {"zephyr,memory-region"}
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_UNQUOTED zephyr,memory-region
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_TOKEN zephyr_memory_region
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_MEMORY_REGION
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_option_setting_sas_100a134, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_LEN 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_compatible_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg {16818484, 204}
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_0 16818484
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_IDX_1 204
#define DT_N_S_soc_S_option_setting_sas_100a134_P_reg_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_wakeup_source 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_option_setting_sas_100a134_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm0@40169000
 *
 * Node identifier: DT_N_S_soc_S_pwm0_40169000
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm0_40169000_PATH "/soc/pwm0@40169000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm0_40169000_FULL_NAME "pwm0@40169000"
#define DT_N_S_soc_S_pwm0_40169000_FULL_NAME_UNQUOTED pwm0@40169000
#define DT_N_S_soc_S_pwm0_40169000_FULL_NAME_TOKEN pwm0_40169000
#define DT_N_S_soc_S_pwm0_40169000_FULL_NAME_UPPER_TOKEN PWM0_40169000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm0_40169000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm0_40169000_CHILD_IDX 67

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm0_40169000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_NODELABEL(fn) fn(pwm0)
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm0_40169000_CHILD_NUM 0
#define DT_N_S_soc_S_pwm0_40169000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm0_40169000_HASH 7la9w02Vh3vJVxFleo_jJM3bYVlojNuEdQv3yv3f_co

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm0_40169000_ORD 88
#define DT_N_S_soc_S_pwm0_40169000_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm0_40169000_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm0_40169000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm0_40169000_EXISTS 1
#define DT_N_INST_5_renesas_ra_pwm DT_N_S_soc_S_pwm0_40169000
#define DT_N_NODELABEL_pwm0        DT_N_S_soc_S_pwm0_40169000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm0_40169000_REG_NUM 1
#define DT_N_S_soc_S_pwm0_40169000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_REG_IDX_0_VAL_ADDRESS 1075220480
#define DT_N_S_soc_S_pwm0_40169000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm0_40169000_RANGES_NUM 0
#define DT_N_S_soc_S_pwm0_40169000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm0_40169000_IRQ_NUM 0
#define DT_N_S_soc_S_pwm0_40169000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm0_40169000_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm0_40169000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm0_40169000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm0_40169000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm0_40169000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm0_40169000_P_divider 0
#define DT_N_S_soc_S_pwm0_40169000_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_channel 0
#define DT_N_S_soc_S_pwm0_40169000_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40169000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40169000, clocks, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40169000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40169000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm0_40169000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_status "disabled"
#define DT_N_S_soc_S_pwm0_40169000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm0_40169000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm0_40169000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm0_40169000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm0_40169000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm0_40169000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40169000, status, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40169000, status, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40169000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40169000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_status_LEN 1
#define DT_N_S_soc_S_pwm0_40169000_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm0_40169000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm0_40169000, compatible, 0)
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm0_40169000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm0_40169000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm0_40169000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_reg {1075220480, 256}
#define DT_N_S_soc_S_pwm0_40169000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_reg_IDX_0 1075220480
#define DT_N_S_soc_S_pwm0_40169000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm0_40169000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm0_40169000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_wakeup_source 0
#define DT_N_S_soc_S_pwm0_40169000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm0_40169000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm0_40169000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm1_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_PATH "/soc/pin-contrller@40080800/pwm1_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FULL_NAME "pwm1_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FULL_NAME_UNQUOTED pwm1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FULL_NAME_TOKEN pwm1_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FULL_NAME_UPPER_TOKEN PWM1_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_NODELABEL(fn) fn(pwm1_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm1_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_HASH iHAUyfkXDPEGH12yPYkkdZTnxzj75AMpfBX1PJMMY1A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_ORD 89
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_SUPPORTS_ORDS \
	90, \
	126,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_EXISTS 1
#define DT_N_NODELABEL_pwm1_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pwm1@40169100
 *
 * Node identifier: DT_N_S_soc_S_pwm1_40169100
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm1_40169100_PATH "/soc/pwm1@40169100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm1_40169100_FULL_NAME "pwm1@40169100"
#define DT_N_S_soc_S_pwm1_40169100_FULL_NAME_UNQUOTED pwm1@40169100
#define DT_N_S_soc_S_pwm1_40169100_FULL_NAME_TOKEN pwm1_40169100
#define DT_N_S_soc_S_pwm1_40169100_FULL_NAME_UPPER_TOKEN PWM1_40169100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm1_40169100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm1_40169100_CHILD_IDX 44

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm1_40169100_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_NODELABEL(fn) fn(pwm1)
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm1_40169100_CHILD_NUM 0
#define DT_N_S_soc_S_pwm1_40169100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm1_40169100_HASH XqLAQJqtj1PSC7hkoo5vI2JVi5nbu5HxsxOTTiRgHHo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm1_40169100_ORD 90
#define DT_N_S_soc_S_pwm1_40169100_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm1_40169100_REQUIRES_ORDS \
	3, \
	13, \
	39, \
	89,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm1_40169100_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm1_40169100_EXISTS 1
#define DT_N_INST_0_renesas_ra_pwm DT_N_S_soc_S_pwm1_40169100
#define DT_N_NODELABEL_pwm1        DT_N_S_soc_S_pwm1_40169100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm1_40169100_REG_NUM 1
#define DT_N_S_soc_S_pwm1_40169100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_REG_IDX_0_VAL_ADDRESS 1075220736
#define DT_N_S_soc_S_pwm1_40169100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm1_40169100_RANGES_NUM 0
#define DT_N_S_soc_S_pwm1_40169100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NUM 2
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_irq 63
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_irq 64
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pwm1_40169100_IRQ_LEVEL 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_gtioca_VAL_irq DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_gtioca_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_gtioca_VAL_priority DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_gtioca_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_gtioca_CONTROLLER DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_overflow_VAL_irq DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_overflow_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_overflow_VAL_priority DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_overflow_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_IRQ_NAME_overflow_CONTROLLER DT_N_S_soc_S_pwm1_40169100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_pwm1_40169100_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm1_40169100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm1_40169100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm1_40169100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_NUM 1
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_pwm1_40169100_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default

/* Generic property macros: */
#define DT_N_S_soc_S_pwm1_40169100_P_divider 0
#define DT_N_S_soc_S_pwm1_40169100_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_channel 1
#define DT_N_S_soc_S_pwm1_40169100_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, clocks, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm1_40169100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts {63, 1, 64, 1}
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_0 63
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_2 64
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names {"gtioca", "overflow"}
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_0 "gtioca"
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_0_STRING_UNQUOTED gtioca
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_0_STRING_TOKEN gtioca
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN GTIOCA
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_1 "overflow"
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_1_STRING_UNQUOTED overflow
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_1_STRING_TOKEN overflow
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN OVERFLOW
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 1)
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 1)
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pwm1_40169100, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_pwm1_40169100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_status "okay"
#define DT_N_S_soc_S_pwm1_40169100_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm1_40169100_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm1_40169100_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm1_40169100_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm1_40169100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm1_40169100_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, status, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, status, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_status_LEN 1
#define DT_N_S_soc_S_pwm1_40169100_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, compatible, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm1_40169100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_reg {1075220736, 256}
#define DT_N_S_soc_S_pwm1_40169100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_reg_IDX_0 1075220736
#define DT_N_S_soc_S_pwm1_40169100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm1_40169100_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm1_40169100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_wakeup_source 0
#define DT_N_S_soc_S_pwm1_40169100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm1_40169100_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_0, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_names, 0)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm1_40169100, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_pwm1_40169100_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pwm2@40169200
 *
 * Node identifier: DT_N_S_soc_S_pwm2_40169200
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm2_40169200_PATH "/soc/pwm2@40169200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm2_40169200_FULL_NAME "pwm2@40169200"
#define DT_N_S_soc_S_pwm2_40169200_FULL_NAME_UNQUOTED pwm2@40169200
#define DT_N_S_soc_S_pwm2_40169200_FULL_NAME_TOKEN pwm2_40169200
#define DT_N_S_soc_S_pwm2_40169200_FULL_NAME_UPPER_TOKEN PWM2_40169200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm2_40169200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm2_40169200_CHILD_IDX 45

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm2_40169200_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_NODELABEL(fn) fn(pwm2)
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm2, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm2_40169200_CHILD_NUM 0
#define DT_N_S_soc_S_pwm2_40169200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm2_40169200_HASH avqGouvRn5Mt4gSfizy5LsNEEVI6kAUU0xD8nkn4JKs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm2_40169200_ORD 91
#define DT_N_S_soc_S_pwm2_40169200_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm2_40169200_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm2_40169200_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm2_40169200_EXISTS 1
#define DT_N_INST_2_renesas_ra_pwm DT_N_S_soc_S_pwm2_40169200
#define DT_N_NODELABEL_pwm2        DT_N_S_soc_S_pwm2_40169200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm2_40169200_REG_NUM 1
#define DT_N_S_soc_S_pwm2_40169200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_REG_IDX_0_VAL_ADDRESS 1075220992
#define DT_N_S_soc_S_pwm2_40169200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm2_40169200_RANGES_NUM 0
#define DT_N_S_soc_S_pwm2_40169200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm2_40169200_IRQ_NUM 0
#define DT_N_S_soc_S_pwm2_40169200_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm2_40169200_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm2_40169200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm2_40169200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm2_40169200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm2_40169200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm2_40169200_P_divider 0
#define DT_N_S_soc_S_pwm2_40169200_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_channel 2
#define DT_N_S_soc_S_pwm2_40169200_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40169200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40169200, clocks, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40169200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40169200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm2_40169200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_status "disabled"
#define DT_N_S_soc_S_pwm2_40169200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm2_40169200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm2_40169200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm2_40169200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm2_40169200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm2_40169200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40169200, status, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40169200, status, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40169200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40169200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_status_LEN 1
#define DT_N_S_soc_S_pwm2_40169200_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm2_40169200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm2_40169200, compatible, 0)
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm2_40169200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm2_40169200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm2_40169200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_reg {1075220992, 256}
#define DT_N_S_soc_S_pwm2_40169200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_reg_IDX_0 1075220992
#define DT_N_S_soc_S_pwm2_40169200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm2_40169200_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm2_40169200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_wakeup_source 0
#define DT_N_S_soc_S_pwm2_40169200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm2_40169200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm2_40169200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm3@40169300
 *
 * Node identifier: DT_N_S_soc_S_pwm3_40169300
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm3_40169300_PATH "/soc/pwm3@40169300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm3_40169300_FULL_NAME "pwm3@40169300"
#define DT_N_S_soc_S_pwm3_40169300_FULL_NAME_UNQUOTED pwm3@40169300
#define DT_N_S_soc_S_pwm3_40169300_FULL_NAME_TOKEN pwm3_40169300
#define DT_N_S_soc_S_pwm3_40169300_FULL_NAME_UPPER_TOKEN PWM3_40169300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm3_40169300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm3_40169300_CHILD_IDX 68

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm3_40169300_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_NODELABEL(fn) fn(pwm3)
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm3_40169300_CHILD_NUM 0
#define DT_N_S_soc_S_pwm3_40169300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm3_40169300_HASH ukBmpRfPVYO5GSDIC34HuwdFFvyajAY4US_EGO6tOnU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm3_40169300_ORD 92
#define DT_N_S_soc_S_pwm3_40169300_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm3_40169300_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm3_40169300_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm3_40169300_EXISTS 1
#define DT_N_INST_6_renesas_ra_pwm DT_N_S_soc_S_pwm3_40169300
#define DT_N_NODELABEL_pwm3        DT_N_S_soc_S_pwm3_40169300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm3_40169300_REG_NUM 1
#define DT_N_S_soc_S_pwm3_40169300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_REG_IDX_0_VAL_ADDRESS 1075221248
#define DT_N_S_soc_S_pwm3_40169300_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm3_40169300_RANGES_NUM 0
#define DT_N_S_soc_S_pwm3_40169300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm3_40169300_IRQ_NUM 0
#define DT_N_S_soc_S_pwm3_40169300_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm3_40169300_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm3_40169300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm3_40169300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm3_40169300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm3_40169300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm3_40169300_P_divider 0
#define DT_N_S_soc_S_pwm3_40169300_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_channel 3
#define DT_N_S_soc_S_pwm3_40169300_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40169300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40169300, clocks, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40169300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40169300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm3_40169300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_status "disabled"
#define DT_N_S_soc_S_pwm3_40169300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm3_40169300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm3_40169300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm3_40169300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm3_40169300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm3_40169300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40169300, status, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40169300, status, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40169300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40169300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_status_LEN 1
#define DT_N_S_soc_S_pwm3_40169300_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm3_40169300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm3_40169300, compatible, 0)
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm3_40169300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm3_40169300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm3_40169300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_reg {1075221248, 256}
#define DT_N_S_soc_S_pwm3_40169300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_reg_IDX_0 1075221248
#define DT_N_S_soc_S_pwm3_40169300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm3_40169300_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm3_40169300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_wakeup_source 0
#define DT_N_S_soc_S_pwm3_40169300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm3_40169300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm3_40169300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm4@40169400
 *
 * Node identifier: DT_N_S_soc_S_pwm4_40169400
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm4_40169400_PATH "/soc/pwm4@40169400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm4_40169400_FULL_NAME "pwm4@40169400"
#define DT_N_S_soc_S_pwm4_40169400_FULL_NAME_UNQUOTED pwm4@40169400
#define DT_N_S_soc_S_pwm4_40169400_FULL_NAME_TOKEN pwm4_40169400
#define DT_N_S_soc_S_pwm4_40169400_FULL_NAME_UPPER_TOKEN PWM4_40169400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm4_40169400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm4_40169400_CHILD_IDX 46

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm4_40169400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_NODELABEL(fn) fn(pwm4)
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm4_40169400_CHILD_NUM 0
#define DT_N_S_soc_S_pwm4_40169400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm4_40169400_HASH 5pmkDSoOvH5XWQDEHEKb_oa_gesWSfe_pMYZVr3_CyA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm4_40169400_ORD 93
#define DT_N_S_soc_S_pwm4_40169400_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm4_40169400_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm4_40169400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm4_40169400_EXISTS 1
#define DT_N_INST_3_renesas_ra_pwm DT_N_S_soc_S_pwm4_40169400
#define DT_N_NODELABEL_pwm4        DT_N_S_soc_S_pwm4_40169400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm4_40169400_REG_NUM 1
#define DT_N_S_soc_S_pwm4_40169400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_REG_IDX_0_VAL_ADDRESS 1075221504
#define DT_N_S_soc_S_pwm4_40169400_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm4_40169400_RANGES_NUM 0
#define DT_N_S_soc_S_pwm4_40169400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm4_40169400_IRQ_NUM 0
#define DT_N_S_soc_S_pwm4_40169400_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm4_40169400_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm4_40169400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm4_40169400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm4_40169400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm4_40169400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm4_40169400_P_divider 0
#define DT_N_S_soc_S_pwm4_40169400_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_channel 4
#define DT_N_S_soc_S_pwm4_40169400_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40169400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40169400, clocks, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40169400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40169400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm4_40169400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_status "disabled"
#define DT_N_S_soc_S_pwm4_40169400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm4_40169400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm4_40169400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm4_40169400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm4_40169400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm4_40169400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40169400, status, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40169400, status, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40169400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40169400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_status_LEN 1
#define DT_N_S_soc_S_pwm4_40169400_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm4_40169400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm4_40169400, compatible, 0)
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm4_40169400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm4_40169400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm4_40169400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_reg {1075221504, 256}
#define DT_N_S_soc_S_pwm4_40169400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_reg_IDX_0 1075221504
#define DT_N_S_soc_S_pwm4_40169400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm4_40169400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm4_40169400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_wakeup_source 0
#define DT_N_S_soc_S_pwm4_40169400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm4_40169400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm4_40169400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm5@40169500
 *
 * Node identifier: DT_N_S_soc_S_pwm5_40169500
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm5_40169500_PATH "/soc/pwm5@40169500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm5_40169500_FULL_NAME "pwm5@40169500"
#define DT_N_S_soc_S_pwm5_40169500_FULL_NAME_UNQUOTED pwm5@40169500
#define DT_N_S_soc_S_pwm5_40169500_FULL_NAME_TOKEN pwm5_40169500
#define DT_N_S_soc_S_pwm5_40169500_FULL_NAME_UPPER_TOKEN PWM5_40169500

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm5_40169500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm5_40169500_CHILD_IDX 47

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm5_40169500_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_NODELABEL(fn) fn(pwm5)
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm5, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm5_40169500_CHILD_NUM 0
#define DT_N_S_soc_S_pwm5_40169500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm5_40169500_HASH SP_Ahqs2JtlJTQ_kO5w8MHdMI8iGQILJdbtkBX3vvDw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm5_40169500_ORD 94
#define DT_N_S_soc_S_pwm5_40169500_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm5_40169500_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm5_40169500_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm5_40169500_EXISTS 1
#define DT_N_INST_4_renesas_ra_pwm DT_N_S_soc_S_pwm5_40169500
#define DT_N_NODELABEL_pwm5        DT_N_S_soc_S_pwm5_40169500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm5_40169500_REG_NUM 1
#define DT_N_S_soc_S_pwm5_40169500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_REG_IDX_0_VAL_ADDRESS 1075221760
#define DT_N_S_soc_S_pwm5_40169500_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm5_40169500_RANGES_NUM 0
#define DT_N_S_soc_S_pwm5_40169500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm5_40169500_IRQ_NUM 0
#define DT_N_S_soc_S_pwm5_40169500_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm5_40169500_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm5_40169500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm5_40169500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm5_40169500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm5_40169500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm5_40169500_P_divider 0
#define DT_N_S_soc_S_pwm5_40169500_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_channel 5
#define DT_N_S_soc_S_pwm5_40169500_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_VAL_stop_bit 26
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40169500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40169500, clocks, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40169500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40169500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm5_40169500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_status "disabled"
#define DT_N_S_soc_S_pwm5_40169500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm5_40169500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm5_40169500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm5_40169500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm5_40169500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm5_40169500_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40169500, status, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40169500, status, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40169500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40169500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_status_LEN 1
#define DT_N_S_soc_S_pwm5_40169500_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm5_40169500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm5_40169500, compatible, 0)
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm5_40169500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm5_40169500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm5_40169500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_reg {1075221760, 256}
#define DT_N_S_soc_S_pwm5_40169500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_reg_IDX_0 1075221760
#define DT_N_S_soc_S_pwm5_40169500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm5_40169500_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm5_40169500_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_wakeup_source 0
#define DT_N_S_soc_S_pwm5_40169500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm5_40169500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm5_40169500_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm7@40169700
 *
 * Node identifier: DT_N_S_soc_S_pwm7_40169700
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm7_40169700_PATH "/soc/pwm7@40169700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm7_40169700_FULL_NAME "pwm7@40169700"
#define DT_N_S_soc_S_pwm7_40169700_FULL_NAME_UNQUOTED pwm7@40169700
#define DT_N_S_soc_S_pwm7_40169700_FULL_NAME_TOKEN pwm7_40169700
#define DT_N_S_soc_S_pwm7_40169700_FULL_NAME_UPPER_TOKEN PWM7_40169700

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm7_40169700_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm7_40169700_CHILD_IDX 70

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm7_40169700_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_NODELABEL(fn) fn(pwm7)
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm7_40169700_CHILD_NUM 0
#define DT_N_S_soc_S_pwm7_40169700_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm7_40169700_HASH FoEdjpjGbrv1rvZI_5WCwcONEjPwt4y1odGNqT6verc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm7_40169700_ORD 95
#define DT_N_S_soc_S_pwm7_40169700_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm7_40169700_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm7_40169700_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm7_40169700_EXISTS 1
#define DT_N_INST_7_renesas_ra_pwm DT_N_S_soc_S_pwm7_40169700
#define DT_N_NODELABEL_pwm7        DT_N_S_soc_S_pwm7_40169700

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm7_40169700_REG_NUM 1
#define DT_N_S_soc_S_pwm7_40169700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_REG_IDX_0_VAL_ADDRESS 1075222272
#define DT_N_S_soc_S_pwm7_40169700_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm7_40169700_RANGES_NUM 0
#define DT_N_S_soc_S_pwm7_40169700_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm7_40169700_IRQ_NUM 0
#define DT_N_S_soc_S_pwm7_40169700_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm7_40169700_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm7_40169700_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm7_40169700_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm7_40169700_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm7_40169700_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm7_40169700_P_divider 0
#define DT_N_S_soc_S_pwm7_40169700_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_channel 7
#define DT_N_S_soc_S_pwm7_40169700_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_VAL_stop_bit 24
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40169700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40169700, clocks, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40169700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40169700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm7_40169700_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_status "disabled"
#define DT_N_S_soc_S_pwm7_40169700_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm7_40169700_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm7_40169700_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm7_40169700_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm7_40169700_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm7_40169700_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40169700, status, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40169700, status, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40169700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40169700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_status_LEN 1
#define DT_N_S_soc_S_pwm7_40169700_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm7_40169700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm7_40169700, compatible, 0)
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm7_40169700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm7_40169700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm7_40169700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_reg {1075222272, 256}
#define DT_N_S_soc_S_pwm7_40169700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_reg_IDX_0 1075222272
#define DT_N_S_soc_S_pwm7_40169700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm7_40169700_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm7_40169700_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_wakeup_source 0
#define DT_N_S_soc_S_pwm7_40169700_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm7_40169700_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm7_40169700_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm8@40169800
 *
 * Node identifier: DT_N_S_soc_S_pwm8_40169800
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm8_40169800_PATH "/soc/pwm8@40169800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm8_40169800_FULL_NAME "pwm8@40169800"
#define DT_N_S_soc_S_pwm8_40169800_FULL_NAME_UNQUOTED pwm8@40169800
#define DT_N_S_soc_S_pwm8_40169800_FULL_NAME_TOKEN pwm8_40169800
#define DT_N_S_soc_S_pwm8_40169800_FULL_NAME_UPPER_TOKEN PWM8_40169800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm8_40169800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm8_40169800_CHILD_IDX 71

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm8_40169800_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_NODELABEL(fn) fn(pwm8)
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm8, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm8_40169800_CHILD_NUM 0
#define DT_N_S_soc_S_pwm8_40169800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm8_40169800_HASH gw9hd3_nkiFog_LKZ7zqyzHSx9bE18Erlq8GSiLzPaU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm8_40169800_ORD 96
#define DT_N_S_soc_S_pwm8_40169800_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm8_40169800_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm8_40169800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm8_40169800_EXISTS 1
#define DT_N_INST_8_renesas_ra_pwm DT_N_S_soc_S_pwm8_40169800
#define DT_N_NODELABEL_pwm8        DT_N_S_soc_S_pwm8_40169800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm8_40169800_REG_NUM 1
#define DT_N_S_soc_S_pwm8_40169800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_REG_IDX_0_VAL_ADDRESS 1075222528
#define DT_N_S_soc_S_pwm8_40169800_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm8_40169800_RANGES_NUM 0
#define DT_N_S_soc_S_pwm8_40169800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm8_40169800_IRQ_NUM 0
#define DT_N_S_soc_S_pwm8_40169800_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm8_40169800_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm8_40169800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm8_40169800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm8_40169800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm8_40169800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm8_40169800_P_divider 0
#define DT_N_S_soc_S_pwm8_40169800_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_channel 8
#define DT_N_S_soc_S_pwm8_40169800_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_VAL_stop_bit 23
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40169800, clocks, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40169800, clocks, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40169800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40169800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm8_40169800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_status "disabled"
#define DT_N_S_soc_S_pwm8_40169800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm8_40169800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm8_40169800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm8_40169800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm8_40169800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm8_40169800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40169800, status, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40169800, status, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40169800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40169800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_status_LEN 1
#define DT_N_S_soc_S_pwm8_40169800_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm8_40169800, compatible, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm8_40169800, compatible, 0)
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm8_40169800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm8_40169800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm8_40169800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_reg {1075222528, 256}
#define DT_N_S_soc_S_pwm8_40169800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_reg_IDX_0 1075222528
#define DT_N_S_soc_S_pwm8_40169800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm8_40169800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm8_40169800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_wakeup_source 0
#define DT_N_S_soc_S_pwm8_40169800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm8_40169800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm8_40169800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pwm9@40169900
 *
 * Node identifier: DT_N_S_soc_S_pwm9_40169900
 *
 * Binding (compatible = renesas,ra-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/renesas,ra-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm9_40169900_PATH "/soc/pwm9@40169900"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm9_40169900_FULL_NAME "pwm9@40169900"
#define DT_N_S_soc_S_pwm9_40169900_FULL_NAME_UNQUOTED pwm9@40169900
#define DT_N_S_soc_S_pwm9_40169900_FULL_NAME_TOKEN pwm9_40169900
#define DT_N_S_soc_S_pwm9_40169900_FULL_NAME_UPPER_TOKEN PWM9_40169900

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pwm9_40169900_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm9_40169900_CHILD_IDX 72

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm9_40169900_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_NODELABEL(fn) fn(pwm9)
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm9, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm9_40169900_CHILD_NUM 0
#define DT_N_S_soc_S_pwm9_40169900_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm9_40169900_HASH unXzp92LDXbeppzcIOyDZRqA4_Vr6U_xzwn4OuTDR40

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm9_40169900_ORD 97
#define DT_N_S_soc_S_pwm9_40169900_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm9_40169900_REQUIRES_ORDS \
	3, \
	39,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm9_40169900_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm9_40169900_EXISTS 1
#define DT_N_INST_9_renesas_ra_pwm DT_N_S_soc_S_pwm9_40169900
#define DT_N_NODELABEL_pwm9        DT_N_S_soc_S_pwm9_40169900

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm9_40169900_REG_NUM 1
#define DT_N_S_soc_S_pwm9_40169900_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_REG_IDX_0_VAL_ADDRESS 1075222784
#define DT_N_S_soc_S_pwm9_40169900_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_pwm9_40169900_RANGES_NUM 0
#define DT_N_S_soc_S_pwm9_40169900_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm9_40169900_IRQ_NUM 0
#define DT_N_S_soc_S_pwm9_40169900_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm9_40169900_COMPAT_MATCHES_renesas_ra_pwm 1
#define DT_N_S_soc_S_pwm9_40169900_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_pwm9_40169900_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_COMPAT_MODEL_IDX_0 "ra-pwm"
#define DT_N_S_soc_S_pwm9_40169900_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm9_40169900_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm9_40169900_P_divider 0
#define DT_N_S_soc_S_pwm9_40169900_P_divider_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_channel 9
#define DT_N_S_soc_S_pwm9_40169900_P_channel_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclkd
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_VAL_mstp 4
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_VAL_stop_bit 22
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40169900, clocks, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40169900, clocks, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40169900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40169900, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_LEN 1
#define DT_N_S_soc_S_pwm9_40169900_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_status "disabled"
#define DT_N_S_soc_S_pwm9_40169900_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_pwm9_40169900_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_pwm9_40169900_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_pwm9_40169900_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_pwm9_40169900_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_pwm9_40169900_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40169900, status, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40169900, status, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40169900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40169900, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_status_LEN 1
#define DT_N_S_soc_S_pwm9_40169900_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_compatible {"renesas,ra-pwm"}
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_IDX_0 "renesas,ra-pwm"
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-pwm
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_IDX_0_STRING_TOKEN renesas_ra_pwm
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_PWM
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm9_40169900, compatible, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm9_40169900, compatible, 0)
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm9_40169900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm9_40169900, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm9_40169900_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_reg {1075222784, 256}
#define DT_N_S_soc_S_pwm9_40169900_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_reg_IDX_0 1075222784
#define DT_N_S_soc_S_pwm9_40169900_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_reg_IDX_1 256
#define DT_N_S_soc_S_pwm9_40169900_P_reg_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm9_40169900_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_wakeup_source 0
#define DT_N_S_soc_S_pwm9_40169900_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm9_40169900_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm9_40169900_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@4011a000
 *
 * Node identifier: DT_N_S_soc_S_spi_4011a000
 *
 * Binding (compatible = renesas,ra-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/renesas,ra-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_4011a000_PATH "/soc/spi@4011a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_4011a000_FULL_NAME "spi@4011a000"
#define DT_N_S_soc_S_spi_4011a000_FULL_NAME_UNQUOTED spi@4011a000
#define DT_N_S_soc_S_spi_4011a000_FULL_NAME_TOKEN spi_4011a000
#define DT_N_S_soc_S_spi_4011a000_FULL_NAME_UPPER_TOKEN SPI_4011A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_4011a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_4011a000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_4011a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_4011a000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_4011a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_4011a000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_4011a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_4011a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_spi_4011a000_HASH nkNC7BiriaQj0hIa3K7iDv7ii7yIGiLSH_QGyiL1qlw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_4011a000_ORD 98
#define DT_N_S_soc_S_spi_4011a000_ORD_STR_SORTABLE 00098

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_4011a000_REQUIRES_ORDS \
	3, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_4011a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_4011a000_EXISTS 1
#define DT_N_INST_1_renesas_ra_spi DT_N_S_soc_S_spi_4011a000
#define DT_N_NODELABEL_spi0        DT_N_S_soc_S_spi_4011a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_4011a000_REG_NUM 1
#define DT_N_S_soc_S_spi_4011a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_REG_IDX_0_VAL_ADDRESS 1074896896
#define DT_N_S_soc_S_spi_4011a000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_spi_4011a000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_4011a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_4011a000_IRQ_NUM 4
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_4011a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_spi_4011a000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_spi_4011a000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_spi_4011a000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_spi_4011a000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_spi_4011a000_COMPAT_MATCHES_renesas_ra_spi 1
#define DT_N_S_soc_S_spi_4011a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_spi_4011a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_COMPAT_MODEL_IDX_0 "ra-spi"
#define DT_N_S_soc_S_spi_4011a000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_4011a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_4011a000_P_channel 0
#define DT_N_S_soc_S_spi_4011a000_P_channel_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_reg {1074896896, 256}
#define DT_N_S_soc_S_spi_4011a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_reg_IDX_0 1074896896
#define DT_N_S_soc_S_spi_4011a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_reg_IDX_1 256
#define DT_N_S_soc_S_spi_4011a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_tx_dtc 0
#define DT_N_S_soc_S_spi_4011a000_P_tx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_rx_dtc 0
#define DT_N_S_soc_S_spi_4011a000_P_rx_dtc_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts {28, 1, 29, 1, 30, 1, 31, 1}
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 3)
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_4011a000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_spi_4011a000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_status "disabled"
#define DT_N_S_soc_S_spi_4011a000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_4011a000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_4011a000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_4011a000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_4011a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_4011a000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a000, status, 0)
#define DT_N_S_soc_S_spi_4011a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a000, status, 0)
#define DT_N_S_soc_S_spi_4011a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_status_LEN 1
#define DT_N_S_soc_S_spi_4011a000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_compatible {"renesas,ra-spi"}
#define DT_N_S_soc_S_spi_4011a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_compatible_IDX_0 "renesas,ra-spi"
#define DT_N_S_soc_S_spi_4011a000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-spi
#define DT_N_S_soc_S_spi_4011a000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_spi
#define DT_N_S_soc_S_spi_4011a000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SPI
#define DT_N_S_soc_S_spi_4011a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_4011a000, compatible, 0)
#define DT_N_S_soc_S_spi_4011a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_4011a000, compatible, 0)
#define DT_N_S_soc_S_spi_4011a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_4011a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_4011a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_4011a000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_4011a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_4011a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_4011a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_4011a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_4011a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/system@4001e000
 *
 * Node identifier: DT_N_S_soc_S_system_4001e000
 */

/* Node's full path: */
#define DT_N_S_soc_S_system_4001e000_PATH "/soc/system@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_system_4001e000_FULL_NAME "system@4001e000"
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UNQUOTED system@4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_TOKEN system_4001e000
#define DT_N_S_soc_S_system_4001e000_FULL_NAME_UPPER_TOKEN SYSTEM_4001E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_system_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_system_4001e000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_system_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL(fn) fn(system)
#define DT_N_S_soc_S_system_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(system, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_system_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_system_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_system_4001e000_HASH yrIuXdRpI_pMxN_KdVGT5xw822O_qLEGhOUyp8I72cc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_system_4001e000_ORD 99
#define DT_N_S_soc_S_system_4001e000_ORD_STR_SORTABLE 00099

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_system_4001e000_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_system_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_system_4001e000_EXISTS 1
#define DT_N_INST_0_renesas_ra_system DT_N_S_soc_S_system_4001e000
#define DT_N_NODELABEL_system         DT_N_S_soc_S_system_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_system_4001e000_REG_NUM 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704
#define DT_N_S_soc_S_system_4001e000_REG_IDX_0_VAL_SIZE 4096
#define DT_N_S_soc_S_system_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_system_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_system_4001e000_IRQ_NUM 0
#define DT_N_S_soc_S_system_4001e000_IRQ_LEVEL 0
#define DT_N_S_soc_S_system_4001e000_COMPAT_MATCHES_renesas_ra_system 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_COMPAT_MODEL_IDX_0 "ra-system"
#define DT_N_S_soc_S_system_4001e000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_system_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_system_4001e000_P_compatible {"renesas,ra-system"}
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0 "renesas,ra-system"
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_system
#define DT_N_S_soc_S_system_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SYSTEM
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, compatible, 0)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg {1073864704, 4096}
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_system_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_system_4001e000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_system_4001e000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_system_4001e000, status, 0)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_system_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_system_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_system_4001e000_P_status_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv8m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv8m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 100
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv8m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv8m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744, 16}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv8m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv8m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv8m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv8m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV8M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/trng
 *
 * Node identifier: DT_N_S_soc_S_trng
 *
 * Binding (compatible = renesas,ra-sce9-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/renesas,ra-sce9-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_PATH "/soc/trng"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_FULL_NAME "trng"
#define DT_N_S_soc_S_trng_FULL_NAME_UNQUOTED trng
#define DT_N_S_soc_S_trng_FULL_NAME_TOKEN trng
#define DT_N_S_soc_S_trng_FULL_NAME_UPPER_TOKEN TRNG

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_CHILD_IDX 73

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_trng_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_trng_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_CHILD_NUM 0
#define DT_N_S_soc_S_trng_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_trng_HASH aIyh5boBxmAjRI_VakXuMzTaDeNd2U9wISoY4g9SwPc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_ORD 101
#define DT_N_S_soc_S_trng_ORD_STR_SORTABLE 00101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_EXISTS 1
#define DT_N_INST_0_renesas_ra_sce9_rng DT_N_S_soc_S_trng
#define DT_N_NODELABEL_trng             DT_N_S_soc_S_trng

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_REG_NUM 0
#define DT_N_S_soc_S_trng_RANGES_NUM 0
#define DT_N_S_soc_S_trng_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_IRQ_NUM 0
#define DT_N_S_soc_S_trng_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_COMPAT_MATCHES_renesas_ra_sce9_rng 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_COMPAT_MODEL_IDX_0 "ra-sce9-rng"
#define DT_N_S_soc_S_trng_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_P_status "okay"
#define DT_N_S_soc_S_trng_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_trng_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, status, 0)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_status_LEN 1
#define DT_N_S_soc_S_trng_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible {"renesas,ra-sce9-rng"}
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_P_compatible_IDX_0 "renesas,ra-sce9-rng"
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sce9-rng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sce9_rng
#define DT_N_S_soc_S_trng_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCE9_RNG
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng, compatible, 0)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_trng_P_wakeup_source 0
#define DT_N_S_soc_S_trng_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8000
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8000
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8000_PATH "/soc/agt@400e8000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8000_FULL_NAME "agt@400e8000"
#define DT_N_S_soc_S_agt_400e8000_FULL_NAME_UNQUOTED agt@400e8000
#define DT_N_S_soc_S_agt_400e8000_FULL_NAME_TOKEN agt_400e8000
#define DT_N_S_soc_S_agt_400e8000_FULL_NAME_UPPER_TOKEN AGT_400E8000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8000_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8000_FOREACH_NODELABEL(fn) fn(agt0)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8000_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8000_S_counter)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000_S_counter)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8000_HASH vXj4CPdMUiJBStGDsGRnfZnIKw3SLWgGus0TFbr_Hys

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8000_ORD 102
#define DT_N_S_soc_S_agt_400e8000_ORD_STR_SORTABLE 00102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8000_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8000_SUPPORTS_ORDS \
	103,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8000_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt DT_N_S_soc_S_agt_400e8000
#define DT_N_NODELABEL_agt0        DT_N_S_soc_S_agt_400e8000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8000_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_REG_IDX_0_VAL_ADDRESS 1074692096
#define DT_N_S_soc_S_agt_400e8000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8000_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8000_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8000_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8000_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8000_P_reg {1074692096, 256}
#define DT_N_S_soc_S_agt_400e8000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_reg_IDX_0 1074692096
#define DT_N_S_soc_S_agt_400e8000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8000_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_channel 0
#define DT_N_S_soc_S_agt_400e8000_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8000_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8000_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8000_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8000, status, 0)
#define DT_N_S_soc_S_agt_400e8000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000, status, 0)
#define DT_N_S_soc_S_agt_400e8000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8000_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8000, compatible, 0)
#define DT_N_S_soc_S_agt_400e8000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000, compatible, 0)
#define DT_N_S_soc_S_agt_400e8000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8000/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8000_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_PATH "/soc/agt@400e8000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8000) identifier: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_PARENT DT_N_S_soc_S_agt_400e8000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_HASH qPh3KIG5_Vp2JUW3EzfGha6A9uxp0nBKJgsLS7s7M24

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_ORD 103
#define DT_N_S_soc_S_agt_400e8000_S_counter_ORD_STR_SORTABLE 00103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_REQUIRES_ORDS \
	102,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_EXISTS 1
#define DT_N_INST_0_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8000_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8100
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8100
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8100_PATH "/soc/agt@400e8100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8100_FULL_NAME "agt@400e8100"
#define DT_N_S_soc_S_agt_400e8100_FULL_NAME_UNQUOTED agt@400e8100
#define DT_N_S_soc_S_agt_400e8100_FULL_NAME_TOKEN agt_400e8100
#define DT_N_S_soc_S_agt_400e8100_FULL_NAME_UPPER_TOKEN AGT_400E8100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8100_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8100_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8100_FOREACH_NODELABEL(fn) fn(agt1)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt1, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8100_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8100_S_counter)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100_S_counter)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8100_HASH Uek5lusJ9gJ3um1zawXkAbZ9auNg_NUiDrHPVe8uPdA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8100_ORD 104
#define DT_N_S_soc_S_agt_400e8100_ORD_STR_SORTABLE 00104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8100_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8100_SUPPORTS_ORDS \
	105,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8100_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt DT_N_S_soc_S_agt_400e8100
#define DT_N_NODELABEL_agt1        DT_N_S_soc_S_agt_400e8100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8100_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_REG_IDX_0_VAL_ADDRESS 1074692352
#define DT_N_S_soc_S_agt_400e8100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8100_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8100_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8100_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8100_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8100_P_reg {1074692352, 256}
#define DT_N_S_soc_S_agt_400e8100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_reg_IDX_0 1074692352
#define DT_N_S_soc_S_agt_400e8100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8100_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_channel 1
#define DT_N_S_soc_S_agt_400e8100_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8100_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8100_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8100_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8100, status, 0)
#define DT_N_S_soc_S_agt_400e8100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100, status, 0)
#define DT_N_S_soc_S_agt_400e8100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8100_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8100, compatible, 0)
#define DT_N_S_soc_S_agt_400e8100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100, compatible, 0)
#define DT_N_S_soc_S_agt_400e8100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8100/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8100_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_PATH "/soc/agt@400e8100/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8100_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8100_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8100_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8100) identifier: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_PARENT DT_N_S_soc_S_agt_400e8100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8100) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8100_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_HASH _Mvhz5CGCNonF9czFqYQv1iSWjG0b5qPlXWen2wwF6g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_ORD 105
#define DT_N_S_soc_S_agt_400e8100_S_counter_ORD_STR_SORTABLE 00105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_REQUIRES_ORDS \
	104,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_EXISTS 1
#define DT_N_INST_1_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8100_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8100_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8100_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8100_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8100_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8100_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8100_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8200
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8200
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8200_PATH "/soc/agt@400e8200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8200_FULL_NAME "agt@400e8200"
#define DT_N_S_soc_S_agt_400e8200_FULL_NAME_UNQUOTED agt@400e8200
#define DT_N_S_soc_S_agt_400e8200_FULL_NAME_TOKEN agt_400e8200
#define DT_N_S_soc_S_agt_400e8200_FULL_NAME_UPPER_TOKEN AGT_400E8200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8200_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8200_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8200_FOREACH_NODELABEL(fn) fn(agt2)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt2, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8200_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8200_S_counter)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200_S_counter)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8200_HASH UyG0Rvrbcv6h5mFgs6lJNWiUZP6xC_e2p_ebn_cRyu0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8200_ORD 106
#define DT_N_S_soc_S_agt_400e8200_ORD_STR_SORTABLE 00106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8200_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8200_SUPPORTS_ORDS \
	107,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8200_EXISTS 1
#define DT_N_INST_2_renesas_ra_agt DT_N_S_soc_S_agt_400e8200
#define DT_N_NODELABEL_agt2        DT_N_S_soc_S_agt_400e8200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8200_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_REG_IDX_0_VAL_ADDRESS 1074692608
#define DT_N_S_soc_S_agt_400e8200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8200_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8200_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8200_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8200_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8200_P_reg {1074692608, 256}
#define DT_N_S_soc_S_agt_400e8200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_reg_IDX_0 1074692608
#define DT_N_S_soc_S_agt_400e8200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8200_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_channel 2
#define DT_N_S_soc_S_agt_400e8200_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8200, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8200_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8200_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8200_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8200, status, 0)
#define DT_N_S_soc_S_agt_400e8200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200, status, 0)
#define DT_N_S_soc_S_agt_400e8200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8200_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8200, compatible, 0)
#define DT_N_S_soc_S_agt_400e8200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200, compatible, 0)
#define DT_N_S_soc_S_agt_400e8200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8200/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8200_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_PATH "/soc/agt@400e8200/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8200_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8200_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8200_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8200) identifier: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_PARENT DT_N_S_soc_S_agt_400e8200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8200) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8200_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_HASH 1HRN0URqoahMkzu_AFCTtpJyE9gc_hhOfa5qCU4UQ_Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_ORD 107
#define DT_N_S_soc_S_agt_400e8200_S_counter_ORD_STR_SORTABLE 00107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_REQUIRES_ORDS \
	106,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_EXISTS 1
#define DT_N_INST_2_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8200_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8200_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8200_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8200_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8200_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8200_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8200_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8200_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8200_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8300
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8300
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8300_PATH "/soc/agt@400e8300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8300_FULL_NAME "agt@400e8300"
#define DT_N_S_soc_S_agt_400e8300_FULL_NAME_UNQUOTED agt@400e8300
#define DT_N_S_soc_S_agt_400e8300_FULL_NAME_TOKEN agt_400e8300
#define DT_N_S_soc_S_agt_400e8300_FULL_NAME_UPPER_TOKEN AGT_400E8300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8300_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8300_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8300_FOREACH_NODELABEL(fn) fn(agt3)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt3, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8300_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8300_S_counter)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300_S_counter)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8300_HASH 92xqt_nedchtd1JU035OjMZxOA2R2FCgKORrOayz__s

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8300_ORD 108
#define DT_N_S_soc_S_agt_400e8300_ORD_STR_SORTABLE 00108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8300_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8300_SUPPORTS_ORDS \
	109,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8300_EXISTS 1
#define DT_N_INST_3_renesas_ra_agt DT_N_S_soc_S_agt_400e8300
#define DT_N_NODELABEL_agt3        DT_N_S_soc_S_agt_400e8300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8300_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_REG_IDX_0_VAL_ADDRESS 1074692864
#define DT_N_S_soc_S_agt_400e8300_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8300_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8300_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8300_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8300_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8300_P_reg {1074692864, 256}
#define DT_N_S_soc_S_agt_400e8300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_reg_IDX_0 1074692864
#define DT_N_S_soc_S_agt_400e8300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8300_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_channel 3
#define DT_N_S_soc_S_agt_400e8300_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8300, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8300_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8300_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8300_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8300, status, 0)
#define DT_N_S_soc_S_agt_400e8300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300, status, 0)
#define DT_N_S_soc_S_agt_400e8300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8300_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8300, compatible, 0)
#define DT_N_S_soc_S_agt_400e8300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300, compatible, 0)
#define DT_N_S_soc_S_agt_400e8300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8300/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8300_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_PATH "/soc/agt@400e8300/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8300_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8300_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8300_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8300) identifier: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_PARENT DT_N_S_soc_S_agt_400e8300

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8300) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8300_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_HASH _E4zxSoezc46_96xKN67_5wZwXU1hZTuJyI73TGm98k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_ORD 109
#define DT_N_S_soc_S_agt_400e8300_S_counter_ORD_STR_SORTABLE 00109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_REQUIRES_ORDS \
	108,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_EXISTS 1
#define DT_N_INST_3_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8300_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8300_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8300_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8300_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8300_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8300_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8300_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8300_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8300_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8400
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8400
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8400_PATH "/soc/agt@400e8400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8400_FULL_NAME "agt@400e8400"
#define DT_N_S_soc_S_agt_400e8400_FULL_NAME_UNQUOTED agt@400e8400
#define DT_N_S_soc_S_agt_400e8400_FULL_NAME_TOKEN agt_400e8400
#define DT_N_S_soc_S_agt_400e8400_FULL_NAME_UPPER_TOKEN AGT_400E8400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8400_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8400_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8400_FOREACH_NODELABEL(fn) fn(agt4)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt4, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8400_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8400_S_counter)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400_S_counter)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8400_HASH SbNvfS7Eb4BHDdxTlG_hZ76EixLn8YbalytZpxxQELU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8400_ORD 110
#define DT_N_S_soc_S_agt_400e8400_ORD_STR_SORTABLE 00110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8400_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8400_SUPPORTS_ORDS \
	111,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8400_EXISTS 1
#define DT_N_INST_4_renesas_ra_agt DT_N_S_soc_S_agt_400e8400
#define DT_N_NODELABEL_agt4        DT_N_S_soc_S_agt_400e8400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8400_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_REG_IDX_0_VAL_ADDRESS 1074693120
#define DT_N_S_soc_S_agt_400e8400_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8400_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8400_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8400_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8400_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8400_P_reg {1074693120, 256}
#define DT_N_S_soc_S_agt_400e8400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_reg_IDX_0 1074693120
#define DT_N_S_soc_S_agt_400e8400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8400_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_channel 4
#define DT_N_S_soc_S_agt_400e8400_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8400, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8400_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8400_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8400_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8400, status, 0)
#define DT_N_S_soc_S_agt_400e8400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400, status, 0)
#define DT_N_S_soc_S_agt_400e8400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8400_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8400, compatible, 0)
#define DT_N_S_soc_S_agt_400e8400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400, compatible, 0)
#define DT_N_S_soc_S_agt_400e8400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8400/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8400_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_PATH "/soc/agt@400e8400/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8400_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8400_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8400_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8400) identifier: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_PARENT DT_N_S_soc_S_agt_400e8400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8400_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_HASH S2WtOIdAgaJwM72U7PtELbPynlMQTuU1ztPeQYvZBKc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_ORD 111
#define DT_N_S_soc_S_agt_400e8400_S_counter_ORD_STR_SORTABLE 00111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_REQUIRES_ORDS \
	110,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_EXISTS 1
#define DT_N_INST_4_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8400_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8400_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8400_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8400_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8400_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8400_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8400_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8400_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8400_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8500
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8500
 *
 * Binding (compatible = renesas,ra-agt):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-agt.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8500_PATH "/soc/agt@400e8500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8500_FULL_NAME "agt@400e8500"
#define DT_N_S_soc_S_agt_400e8500_FULL_NAME_UNQUOTED agt@400e8500
#define DT_N_S_soc_S_agt_400e8500_FULL_NAME_TOKEN agt_400e8500
#define DT_N_S_soc_S_agt_400e8500_FULL_NAME_UPPER_TOKEN AGT_400E8500

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_agt_400e8500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8500_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8500_NODELABEL_NUM 1
#define DT_N_S_soc_S_agt_400e8500_FOREACH_NODELABEL(fn) fn(agt5)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_NODELABEL_VARGS(fn, ...) fn(agt5, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8500_CHILD_NUM 1
#define DT_N_S_soc_S_agt_400e8500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_agt_400e8500_S_counter)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500_S_counter)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8500_HASH e9NLbDfbDGvKC6_ALeeg4suKfoQmcxncxXbEzruZDUY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8500_ORD 112
#define DT_N_S_soc_S_agt_400e8500_ORD_STR_SORTABLE 00112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8500_REQUIRES_ORDS \
	3,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8500_SUPPORTS_ORDS \
	113,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8500_EXISTS 1
#define DT_N_INST_5_renesas_ra_agt DT_N_S_soc_S_agt_400e8500
#define DT_N_NODELABEL_agt5        DT_N_S_soc_S_agt_400e8500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8500_REG_NUM 1
#define DT_N_S_soc_S_agt_400e8500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_REG_IDX_0_VAL_ADDRESS 1074693376
#define DT_N_S_soc_S_agt_400e8500_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_agt_400e8500_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8500_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8500_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8500_COMPAT_MATCHES_renesas_ra_agt 1
#define DT_N_S_soc_S_agt_400e8500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_COMPAT_MODEL_IDX_0 "ra-agt"
#define DT_N_S_soc_S_agt_400e8500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8500_P_reg {1074693376, 256}
#define DT_N_S_soc_S_agt_400e8500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_reg_IDX_0 1074693376
#define DT_N_S_soc_S_agt_400e8500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_reg_IDX_1 256
#define DT_N_S_soc_S_agt_400e8500_P_reg_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_channel 5
#define DT_N_S_soc_S_agt_400e8500_P_channel_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_STRING_UNQUOTED AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_STRING_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_STRING_UPPER_TOKEN AGT_CLOCK_LOCO
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_IDX_0 "AGT_CLOCK_LOCO"
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_IDX_0_ENUM_VAL_AGT_CLOCK_LOCO_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8500, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500, renesas_count_source, 0)
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500, renesas_count_source, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_LEN 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_count_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_prescaler 0
#define DT_N_S_soc_S_agt_400e8500_P_renesas_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_agt_400e8500_P_renesas_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_prescaler_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_prescaler_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_renesas_resolution 16
#define DT_N_S_soc_S_agt_400e8500_P_renesas_resolution_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8500_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8500, status, 0)
#define DT_N_S_soc_S_agt_400e8500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500, status, 0)
#define DT_N_S_soc_S_agt_400e8500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8500_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_compatible {"renesas,ra-agt"}
#define DT_N_S_soc_S_agt_400e8500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_compatible_IDX_0 "renesas,ra-agt"
#define DT_N_S_soc_S_agt_400e8500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt
#define DT_N_S_soc_S_agt_400e8500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt
#define DT_N_S_soc_S_agt_400e8500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT
#define DT_N_S_soc_S_agt_400e8500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8500, compatible, 0)
#define DT_N_S_soc_S_agt_400e8500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500, compatible, 0)
#define DT_N_S_soc_S_agt_400e8500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8500_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8500_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/agt@400e8500/counter
 *
 * Node identifier: DT_N_S_soc_S_agt_400e8500_S_counter
 *
 * Binding (compatible = renesas,ra-agt-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/renesas,ra-agt-counter.yml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_PATH "/soc/agt@400e8500/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_agt_400e8500_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_agt_400e8500_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_agt_400e8500_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/agt@400e8500) identifier: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_PARENT DT_N_S_soc_S_agt_400e8500

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_agt_400e8500) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_agt_400e8500_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_HASH H6WsalM2yz_0PcOCyIZayOn81TGYhmmo_6C9CzQfP3w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_ORD 113
#define DT_N_S_soc_S_agt_400e8500_S_counter_ORD_STR_SORTABLE 00113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_REQUIRES_ORDS \
	112,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_EXISTS 1
#define DT_N_INST_5_renesas_ra_agt_counter DT_N_S_soc_S_agt_400e8500_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_REG_NUM 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_agt_400e8500_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_COMPAT_MATCHES_renesas_ra_agt_counter 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_agt_400e8500_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_COMPAT_MODEL_IDX_0 "ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8500_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status "disabled"
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8500_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500_S_counter, status, 0)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible {"renesas,ra-agt-counter"}
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_IDX_0 "renesas,ra-agt-counter"
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-agt-counter
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_IDX_0_STRING_TOKEN renesas_ra_agt_counter
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_AGT_COUNTER
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_agt_400e8500_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_agt_400e8500_S_counter, compatible, 0)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_agt_400e8500_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_agt_400e8500_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000
 *
 * Binding (compatible = renesas,ra-flash-hp-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/renesas,ra-flash-hp-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_PATH "/soc/flash-controller@407e0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME "flash-controller@407e0000"
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_UNQUOTED flash-controller@407e0000
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_TOKEN flash_controller_407e0000
#define DT_N_S_soc_S_flash_controller_407e0000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_407E0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL(fn) fn(flash)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM 2
#define DT_N_S_soc_S_flash_controller_407e0000_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_HASH SYwUl_TTz6my38A7xZ8_TdOh3_ajeU7YtvE73vLiD9I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_ORD 114
#define DT_N_S_soc_S_flash_controller_407e0000_ORD_STR_SORTABLE 00114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_REQUIRES_ORDS \
	3, \
	13,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_SUPPORTS_ORDS \
	115, \
	120,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_EXISTS 1
#define DT_N_INST_0_renesas_ra_flash_hp_controller DT_N_S_soc_S_flash_controller_407e0000
#define DT_N_NODELABEL_flash                       DT_N_S_soc_S_flash_controller_407e0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_ADDRESS 1081999360
#define DT_N_S_soc_S_flash_controller_407e0000_REG_IDX_0_VAL_SIZE 65536
#define DT_N_S_soc_S_flash_controller_407e0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NUM 2
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_irq 50
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_LEVEL 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_irq DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_priority DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_frdyi_CONTROLLER DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_fiferr_VAL_irq DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_fiferr_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_fiferr_VAL_priority DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_fiferr_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_IRQ_NAME_fiferr_CONTROLLER DT_N_S_soc_S_flash_controller_407e0000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MATCHES_renesas_ra_flash_hp_controller 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_COMPAT_MODEL_IDX_0 "ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_407e0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_linear_end 69
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_linear_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_dual_low_end 37
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_dual_low_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_dual_high_end 107
#define DT_N_S_soc_S_flash_controller_407e0000_P_block_32kb_dual_high_end_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reserved_area_num 32
#define DT_N_S_soc_S_flash_controller_407e0000_P_reserved_area_num_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg {1081999360, 65536}
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_0 1081999360
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_407e0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible {"renesas,ra-flash-hp-controller"}
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0 "renesas,ra-flash-hp-controller"
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-flash-hp-controller
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_flash_hp_controller
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_FLASH_HP_CONTROLLER
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts {49, 1, 50, 1}
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_2 50
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names {"frdyi", "fiferr"}
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0 "frdyi"
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_UNQUOTED frdyi
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_TOKEN frdyi
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN FRDYI
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_1 "fiferr"
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_1_STRING_UNQUOTED fiferr
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_1_STRING_TOKEN fiferr
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN FIFERR
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 1)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_flash_controller_407e0000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_flash_controller_407e0000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
 *
 * Binding (compatible = renesas,ra-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PATH "/soc/flash-controller@407e0000/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/soc/flash-controller@407e0000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PARENT DT_N_S_soc_S_flash_controller_407e0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_HASH Xev3sPh6ICBHqCLUhjzpYEHGS6nQUjVmuII9lwnBPoM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD 115
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_ORD_STR_SORTABLE 00115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REQUIRES_ORDS \
	114,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_SUPPORTS_ORDS \
	116,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_EXISTS 1
#define DT_N_INST_0_renesas_ra_nv_flash DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_N_NODELABEL_flash0           DT_N_S_soc_S_flash_controller_407e0000_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_REG_IDX_0_VAL_SIZE 2097152
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MATCHES_renesas_ra_nv_flash 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_COMPAT_MODEL_IDX_0 "ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_renesas_programming_enable 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_renesas_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible {"renesas,ra-nv-flash"}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0 "renesas,ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_FLASH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg {0, 2097152}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_block_size 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_write_block_size 128
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PATH "/soc/flash-controller@407e0000/flash@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@407e0000/flash@0) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_NUM 3
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_HASH AJHBFkP9Cp_AhKXXDsJ5zI4TBnpVcLsBpC7DDoKDmcM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_ORD 116
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_ORD_STR_SORTABLE 00116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_REQUIRES_ORDS \
	115,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_SUPPORTS_ORDS \
	117, \
	118, \
	119,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PATH "/soc/flash-controller@407e0000/flash@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@407e0000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_NODELABEL_NUM 2
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(boot_partition) fn(mcuboot)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(boot_partition, __VA_ARGS__) fn(mcuboot, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_HASH b2u2nOMWdGgh1H_Dhpq0Y25ydIMCeLfb6YTLKyCClS8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_ORD 117
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	116,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0
#define DT_N_NODELABEL_mcuboot        DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED mcuboot
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0 "mcuboot"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg {0, 65536}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_PATH "/soc/flash-controller@407e0000/flash@0/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME "partition@10000"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UNQUOTED partition@10000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_TOKEN partition_10000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FULL_NAME_UPPER_TOKEN PARTITION_10000

/* Node parent (/soc/flash-controller@407e0000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL(fn) fn(code_partition)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_NODELABEL_VARGS(fn, ...) fn(code_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_HASH cGcYkqCuaETSBaKMmoRXpSNWDxRoKSW91sDvCbpTmZo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_ORD 118
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_ORD_STR_SORTABLE 00118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_REQUIRES_ORDS \
	116,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_code_partition DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 983040
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UNQUOTED image-0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0 "image-0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg {65536, 983040}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg_IDX_1 983040
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@0/partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_PATH "/soc/flash-controller@407e0000/flash@0/partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FULL_NAME "partition@100000"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FULL_NAME_UNQUOTED partition@100000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FULL_NAME_TOKEN partition_100000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FULL_NAME_UPPER_TOKEN PARTITION_100000

/* Node parent (/soc/flash-controller@407e0000/flash@0/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_NODELABEL(fn) fn(user_sketch)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_sketch, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_HASH baVdhRwRUzsotWVHcxT2hK9jeL4mg1KOvQ5mPpt5TNE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_ORD 119
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_ORD_STR_SORTABLE 00119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_REQUIRES_ORDS \
	116,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_user_sketch DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 1048576
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label "user_sketch"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_STRING_UNQUOTED user_sketch
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_STRING_TOKEN user_sketch
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_STRING_UPPER_TOKEN USER_SKETCH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_IDX_0 "user_sketch"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg {1048576, 1048576}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000
 *
 * Binding (compatible = renesas,ra-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/renesas,ra-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_PATH "/soc/flash-controller@407e0000/flash@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FULL_NAME "flash@8000000"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FULL_NAME_UNQUOTED flash@8000000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FULL_NAME_TOKEN flash_8000000
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FULL_NAME_UPPER_TOKEN FLASH_8000000

/* Node parent (/soc/flash-controller@407e0000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_407e0000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_NODELABEL(fn) fn(flash1)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_HASH ugU0TmJw3aSa9XBIX4nd3hbCDzIyTBhK1htUDbto9gQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_ORD 120
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_ORD_STR_SORTABLE 00120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_REQUIRES_ORDS \
	114,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_SUPPORTS_ORDS \
	121,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_EXISTS 1
#define DT_N_INST_1_renesas_ra_nv_flash DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000
#define DT_N_NODELABEL_flash1           DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_REG_IDX_0_VAL_SIZE 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_COMPAT_MATCHES_renesas_ra_nv_flash 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_COMPAT_MODEL_IDX_0 "ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_renesas_programming_enable 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_renesas_programming_enable_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible {"renesas,ra-nv-flash"}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_IDX_0 "renesas,ra-nv-flash"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-nv-flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_nv_flash
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_NV_FLASH
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg {134217728, 8192}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_erase_block_size 64
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_write_block_size 4
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_P_write_block_size_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@8000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_PATH "/soc/flash-controller@407e0000/flash@8000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FULL_NAME "partitions"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/soc/flash-controller@407e0000/flash@8000000) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_NODELABEL_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_HASH DntVV3a2hwgm7YS8LGIKWfr0eEV_XzznaOlm4QgTOZw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_ORD 121
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_ORD_STR_SORTABLE 00121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_REQUIRES_ORDS \
	120,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_SUPPORTS_ORDS \
	122,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_EXISTS 1
#define DT_N_INST_1_fixed_partitions DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@407e0000/flash@8000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@407e0000/flash@8000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/soc/flash-controller@407e0000/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_HASH ZyvmcG6pDn4I6A2swV467g_CoLKa_IKDKTBJPhcX1m4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_ORD 122
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_ORD_STR_SORTABLE 00122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	121,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label "storage"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UNQUOTED storage
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0 "storage"
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, label, 0)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg {0, 8192}
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1 8192
#define DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/adc0_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_PATH "/soc/pin-contrller@40080800/adc0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/adc0_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_HASH 6qIz4p5rZiG4rvrVS1m_krDcnX5Pl2faLKjZkjDt8Bs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_ORD 123
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_ORD_STR_SORTABLE 00123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_REQUIRES_ORDS \
	73,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels {8288, 8272, 8256, 8224, 8208, 8432, 8416, 8192}
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_0 8288
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_1 8272
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_2 8256
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_3 8224
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_4 8208
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_5 8432
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_6 8416
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_IDX_7 8192
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 6) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 7)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 7)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, psels, 7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_LEN 8
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_renesas_analog_enable 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/ether_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_PATH "/soc/pin-contrller@40080800/ether_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/ether_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_ether_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_HASH 5LSf7ox6WY2APgle7QTAVhz48YJX_5_TyhSt4Ajbebg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_ORD 124
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_ORD_STR_SORTABLE 00124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_REQUIRES_ORDS \
	76,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels {14306, 14258, 14164, 14180, 14087, 14103, 14119, 14135, 14151, 14167}
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_0 14306
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_1 14258
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_2 14164
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_3 14180
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_4 14087
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_5_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_5 14103
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_6_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_6 14119
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_7_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_7 14135
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_8_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_8 14151
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_9_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_IDX_9 14167
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 4) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 5) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 6) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 7) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 8) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 9)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 5) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 6) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 7) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 8) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 9)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 6, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, psels, 9, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_LEN 10
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/iic1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_PATH "/soc/pin-contrller@40080800/iic1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/iic1_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_HASH RhNedbV0PckwhS3cmIR1B8G9sfrvidAcRMo88mwpeAE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_ORD 125
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_ORD_STR_SORTABLE 00125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_REQUIRES_ORDS \
	33,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels {10181, 10165}
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_IDX_0 10181
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_IDX_1 10165
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength "medium"
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_STRING_UNQUOTED medium
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_STRING_TOKEN medium
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN MEDIUM
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_IDX_0 "medium"
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_medium_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm1_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_HASH Ew__f7fLpTeQ24p7_LOAKviaWuUi0IzYMY0wIF1D3b4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_ORD 126
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_ORD_STR_SORTABLE 00126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_REQUIRES_ORDS \
	89,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels {9041}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_IDX_0 9041
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm3_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_PATH "/soc/pin-contrller@40080800/pwm3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FULL_NAME "pwm3_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FULL_NAME_UNQUOTED pwm3_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FULL_NAME_TOKEN pwm3_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FULL_NAME_UPPER_TOKEN PWM3_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_NODELABEL(fn) fn(pwm3_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm3_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_HASH OpbGDNq42PKUNQhAGgTbOySo_Ve3s6_GJoz7kuPfK6I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_ORD 127
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_ORD_STR_SORTABLE 00127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_SUPPORTS_ORDS \
	128,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_EXISTS 1
#define DT_N_NODELABEL_pwm3_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm3_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm3_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm3_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_HASH AmdwcZG6HlhKhIT5cnqAIajG6tJzWKS0aPaFz1av_aA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_ORD 128
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_ORD_STR_SORTABLE 00128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_REQUIRES_ORDS \
	127,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels {9137}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_IDX_0 9137
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm4_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_PATH "/soc/pin-contrller@40080800/pwm4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FULL_NAME "pwm4_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FULL_NAME_UNQUOTED pwm4_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FULL_NAME_TOKEN pwm4_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FULL_NAME_UPPER_TOKEN PWM4_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_NODELABEL(fn) fn(pwm4_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm4_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_HASH vexKM8Db5b3jAPJxCU_dqTXf8_rHKj_wAtWc8JH_Jr8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_ORD 129
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_ORD_STR_SORTABLE 00129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_SUPPORTS_ORDS \
	130,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_EXISTS 1
#define DT_N_NODELABEL_pwm4_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm4_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm4_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm4_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_HASH Wtjgw5sHcXbcrJrUmFCoRApgkAGIRyLGCTPT_LQ14Ks

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_ORD 130
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_ORD_STR_SORTABLE 00130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_REQUIRES_ORDS \
	129,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels {9094}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_IDX_0 9094
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm6_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm6_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm6_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_HASH U2qCwG3sqbO4XMgfdf5Z3sHuOCqmTMFQNQyoohGao70

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_ORD 131
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_ORD_STR_SORTABLE 00131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_REQUIRES_ORDS \
	40,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels {8966, 8982}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_IDX_0 8966
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_IDX_1 8982
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm7_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_PATH "/soc/pin-contrller@40080800/pwm7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FULL_NAME "pwm7_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FULL_NAME_UNQUOTED pwm7_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FULL_NAME_TOKEN pwm7_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FULL_NAME_UPPER_TOKEN PWM7_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_NODELABEL(fn) fn(pwm7_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm7_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_HASH mk91WjzhTF0umGGR5CqMCyH1wmlGIlEYz3jqnLZktXY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_ORD 132
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_ORD_STR_SORTABLE 00132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_SUPPORTS_ORDS \
	133,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_EXISTS 1
#define DT_N_NODELABEL_pwm7_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm7_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm7_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm7_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_HASH Okx4V5QAXjC_ELlybDMnI13fHi_pEmJ_coXwoPDb0b8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_ORD 133
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_ORD_STR_SORTABLE 00133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_REQUIRES_ORDS \
	132,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels {9011}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_IDX_0 9011
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm8_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_PATH "/soc/pin-contrller@40080800/pwm8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FULL_NAME "pwm8_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FULL_NAME_UNQUOTED pwm8_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FULL_NAME_TOKEN pwm8_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FULL_NAME_UPPER_TOKEN PWM8_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_NODELABEL(fn) fn(pwm8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwm8_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_HASH EYSTxPsR6RIXNQuAPmW0EsOnazMR_uAmar3iWvv9RhI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_ORD 134
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_ORD_STR_SORTABLE 00134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_SUPPORTS_ORDS \
	135,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_EXISTS 1
#define DT_N_NODELABEL_pwm8_default DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/pwm8_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_PATH "/soc/pin-contrller@40080800/pwm8_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/pwm8_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_HASH EY0thZOgW0i3Neun1A2_IxcUUY2NIVsQQqIF4yFf5Kk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_ORD 135
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_ORD_STR_SORTABLE 00135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_REQUIRES_ORDS \
	134,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels {9057, 9046}
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_IDX_0 9057
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_IDX_1 9046
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, psels, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_LEN 2
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci5_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_PATH "/soc/pin-contrller@40080800/sci5_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FULL_NAME "sci5_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FULL_NAME_UNQUOTED sci5_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FULL_NAME_TOKEN sci5_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FULL_NAME_UPPER_TOKEN SCI5_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_NODELABEL(fn) fn(sci5_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci5_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_HASH BxlEmfhe9WuN4lo0yovozC_enwLXCNDoeCQV8p_B9Xg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_ORD 136
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_ORD_STR_SORTABLE 00136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_SUPPORTS_ORDS \
	137,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_EXISTS 1
#define DT_N_NODELABEL_sci5_default DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci5_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_PATH "/soc/pin-contrller@40080800/sci5_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/sci5_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_HASH 8nVDMLvJmH_y45_7FmDgmH52Ae4QT8YDQXSkRc1HLrE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_ORD 137
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_ORD_STR_SORTABLE 00137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_REQUIRES_ORDS \
	136,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels {9560, 9685, 9605, 9477}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_0 9560
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_1 9685
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_2 9605
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_IDX_3 9477
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci6_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_PATH "/soc/pin-contrller@40080800/sci6_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FULL_NAME "sci6_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FULL_NAME_UNQUOTED sci6_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FULL_NAME_TOKEN sci6_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FULL_NAME_UPPER_TOKEN SCI6_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_NODELABEL(fn) fn(sci6_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci6_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_HASH fDHl5IXA9J3g1quIzpR8tSqC8rHf9u6zBAKRbLOMkJ4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_ORD 138
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_ORD_STR_SORTABLE 00138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_SUPPORTS_ORDS \
	139,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_EXISTS 1
#define DT_N_NODELABEL_sci6_default DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci6_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_PATH "/soc/pin-contrller@40080800/sci6_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/sci6_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_HASH d242IA1q7l4LedKHSn1vCrIlur_PYpCIv_N2cskMpF8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_ORD 139
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_ORD_STR_SORTABLE 00139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_REQUIRES_ORDS \
	138,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels {9560, 9685, 9605, 9477}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_0 9560
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_1 9685
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_2 9605
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_IDX_3 9477
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci7_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_PATH "/soc/pin-contrller@40080800/sci7_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FULL_NAME "sci7_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FULL_NAME_UNQUOTED sci7_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FULL_NAME_TOKEN sci7_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FULL_NAME_UPPER_TOKEN SCI7_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_NODELABEL(fn) fn(sci7_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci7_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_HASH FZ51p4Hyli_sxvB1_cLM2QOY8v9VVH_Gw6WUIK_oGZA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_ORD 140
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_ORD_STR_SORTABLE 00140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_SUPPORTS_ORDS \
	141,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_EXISTS 1
#define DT_N_NODELABEL_sci7_default DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci7_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_PATH "/soc/pin-contrller@40080800/sci7_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/sci7_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_HASH p_8tgwHdAIO_NO1AB3eAV_Thnpjja9vrijloU0CrOes

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_ORD 141
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_ORD_STR_SORTABLE 00141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_REQUIRES_ORDS \
	140,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels {9686, 9702, 9654, 9540}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_0 9686
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_1 9702
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_2 9654
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_IDX_3 9540
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci8_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_PATH "/soc/pin-contrller@40080800/sci8_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FULL_NAME "sci8_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FULL_NAME_UNQUOTED sci8_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FULL_NAME_TOKEN sci8_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FULL_NAME_UPPER_TOKEN SCI8_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_NODELABEL(fn) fn(sci8_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci8_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_HASH QzF4_JAMDwxaMD8nE_tE9CiBcLNqTGR83nIVyS0YOrI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_ORD 142
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_ORD_STR_SORTABLE 00142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_SUPPORTS_ORDS \
	143, \
	165,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_EXISTS 1
#define DT_N_NODELABEL_sci8_default DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci8_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_PATH "/soc/pin-contrller@40080800/sci8_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/sci8_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_HASH JMfHfsYMtdRJ5NTs5k441S91JAGFpiC_Xs_o55BDmSI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_ORD 143
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_ORD_STR_SORTABLE 00143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_REQUIRES_ORDS \
	142,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels {9226, 9334, 9318, 9240}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_0 9226
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_1 9334
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_2 9318
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_IDX_3 9240
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/sci9_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_PATH "/soc/pin-contrller@40080800/sci9_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/sci9_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_HASH 36pwCIxpT5Sxqj2mWXunW3VeMdJHsBE5AskxhiZJYlg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_ORD 144
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_ORD_STR_SORTABLE 00144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_REQUIRES_ORDS \
	45,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels {9510, 9633, 9526, 9542}
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_0 9510
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_1 9633
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_2 9526
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_IDX_3 9542
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 3)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, psels, 3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_LEN 4
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/spi1_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_PATH "/soc/pin-contrller@40080800/spi1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/spi1_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_HASH ABW21gqsZY4YjoY1crFuhGnV5WnHxnV8vA1Bc5dgVbk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_ORD 145
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_ORD_STR_SORTABLE 00145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_REQUIRES_ORDS \
	42,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels {9729, 9745, 9761, 9777, 9793}
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_0 9729
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_1 9745
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_2_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_2 9761
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_3_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_3 9777
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_4_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_IDX_4 9793
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 0) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 1) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 2) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 3) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 4)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 4)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, psels, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_LEN 5
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_STRING_UNQUOTED low
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_STRING_TOKEN low
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN LOW
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_IDX_0 "low"
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_low_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pin-contrller@40080800/usbhs_default
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_PATH "/soc/pin-contrller@40080800/usbhs_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FULL_NAME "usbhs_default"
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FULL_NAME_UNQUOTED usbhs_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FULL_NAME_TOKEN usbhs_default
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FULL_NAME_UPPER_TOKEN USBHS_DEFAULT

/* Node parent (/soc/pin-contrller@40080800) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_PARENT DT_N_S_soc_S_pin_contrller_40080800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_NODELABEL(fn) fn(usbhs_default)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs_default, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_CHILD_NUM 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_HASH 6GPb1iuzjT1O1N7xVZscv7XtxX9_LRW1fc2wm8bf8zU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_ORD 146
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_ORD_STR_SORTABLE 00146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_REQUIRES_ORDS \
	32,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_SUPPORTS_ORDS \
	147, \
	170,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_EXISTS 1
#define DT_N_NODELABEL_usbhs_default DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-contrller@40080800/usbhs_default/group1
 *
 * Node identifier: DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_PATH "/soc/pin-contrller@40080800/usbhs_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/pin-contrller@40080800/usbhs_default) identifier: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_PARENT DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_HASH WMsDBrjZTfQK_P7qjVt2rl1Z0q2Yp2Cp1P85ZyqxEb0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_ORD 147
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_ORD_STR_SORTABLE 00147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_REQUIRES_ORDS \
	146,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_REG_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels {13339}
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_IDX_0 13339
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, psels, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, psels, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_psels_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength "high"
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_STRING_UNQUOTED high
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_STRING_TOKEN high
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_STRING_UPPER_TOKEN HIGH
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_IDX_0 "high"
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_IDX_0_ENUM_VAL_high_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_renesas_analog_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_renesas_analog_enable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_bias_disable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_input_enable 0
#define DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /soc/pwm6@40169600/pwmclock
 *
 * Node identifier: DT_N_S_soc_S_pwm6_40169600_S_pwmclock
 *
 * Binding (compatible = pwm-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/pwm-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_PATH "/soc/pwm6@40169600/pwmclock"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FULL_NAME "pwmclock"
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FULL_NAME_UNQUOTED pwmclock
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FULL_NAME_TOKEN pwmclock
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FULL_NAME_UPPER_TOKEN PWMCLOCK

/* Node parent (/soc/pwm6@40169600) identifier: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_PARENT DT_N_S_soc_S_pwm6_40169600

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_NODELABEL_NUM 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_NODELABEL(fn) fn(pwmclock)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_NODELABEL_VARGS(fn, ...) fn(pwmclock, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pwm6_40169600) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_CHILD_NUM 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_HASH y_U_wu4shXjG6C_xujSjrT9ZzeAGy8nZgVuEFpxINsM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_ORD 148
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_ORD_STR_SORTABLE 00148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_REQUIRES_ORDS \
	41,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_EXISTS 1
#define DT_N_INST_0_pwm_clock   DT_N_S_soc_S_pwm6_40169600_S_pwmclock
#define DT_N_NODELABEL_pwmclock DT_N_S_soc_S_pwm6_40169600_S_pwmclock

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_REG_NUM 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_RANGES_NUM 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_IRQ_NUM 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_IRQ_LEVEL 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_COMPAT_MATCHES_pwm_clock 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_PH DT_N_S_soc_S_pwm6_40169600
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_channel 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_period 40
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_period_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_flags 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, pwms, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, pwms, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, pwms, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, pwms, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwms_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_clock_frequency 25000000
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwm_on_delay 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_pwm_on_delay_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status "okay"
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, status, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, status, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_status_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible {"pwm-clock"}
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_IDX_0 "pwm-clock"
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_IDX_0_STRING_UNQUOTED pwm-clock
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_IDX_0_STRING_TOKEN pwm_clock
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_IDX_0_STRING_UPPER_TOKEN PWM_CLOCK
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, compatible, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, compatible, 0)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_LEN 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_wakeup_source 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pwm6_40169600_S_pwmclock_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40118000
 *
 * Node identifier: DT_N_S_soc_S_sci0_40118000
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40118000_PATH "/soc/sci0@40118000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40118000_FULL_NAME "sci0@40118000"
#define DT_N_S_soc_S_sci0_40118000_FULL_NAME_UNQUOTED sci0@40118000
#define DT_N_S_soc_S_sci0_40118000_FULL_NAME_TOKEN sci0_40118000
#define DT_N_S_soc_S_sci0_40118000_FULL_NAME_UPPER_TOKEN SCI0_40118000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci0_40118000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40118000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40118000_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci0_40118000_FOREACH_NODELABEL(fn) fn(sci0)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40118000_CHILD_NUM 1
#define DT_N_S_soc_S_sci0_40118000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40118000_HASH dNND_0_SDKx_uyVQWm_0Has0p_bj3h9apooCRbFjLDU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40118000_ORD 149
#define DT_N_S_soc_S_sci0_40118000_ORD_STR_SORTABLE 00149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40118000_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40118000_SUPPORTS_ORDS \
	150,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40118000_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci DT_N_S_soc_S_sci0_40118000
#define DT_N_NODELABEL_sci0        DT_N_S_soc_S_sci0_40118000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40118000_REG_NUM 1
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_VAL_ADDRESS 1074888704
#define DT_N_S_soc_S_sci0_40118000_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci0_40118000_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40118000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40118000_IRQ_NUM 4
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq 2
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq 3
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci0_40118000_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci0_40118000_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci0_40118000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40118000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40118000_P_reg {1074888704, 256}
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_0 1074888704
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci0_40118000_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_stop_bit 31
#define DT_N_S_soc_S_sci0_40118000_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_clocks_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status "disabled"
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40118000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40118000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, status, 0)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, status, 0)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci0_40118000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40118000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts {0, 1, 1, 1, 2, 1, 3, 1}
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_2 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_4 2
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_6 3
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci0_40118000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci0_40118000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40118000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40118000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci0@40118000/uart
 *
 * Node identifier: DT_N_S_soc_S_sci0_40118000_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PATH "/soc/sci0@40118000/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci0_40118000_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci0@40118000) identifier: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PARENT DT_N_S_soc_S_sci0_40118000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_HASH ph9zu8qI82WTwdzC_s0UW9Rc5CL__alQDhDlxQXuj8U

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_ORD 150
#define DT_N_S_soc_S_sci0_40118000_S_uart_ORD_STR_SORTABLE 00150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_REQUIRES_ORDS \
	149,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_EXISTS 1
#define DT_N_INST_2_renesas_ra_sci_uart DT_N_S_soc_S_sci0_40118000_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci0_40118000_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci0_40118000_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_channel 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart, parity, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci0_40118000_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci0_40118000_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40118100
 *
 * Node identifier: DT_N_S_soc_S_sci1_40118100
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40118100_PATH "/soc/sci1@40118100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40118100_FULL_NAME "sci1@40118100"
#define DT_N_S_soc_S_sci1_40118100_FULL_NAME_UNQUOTED sci1@40118100
#define DT_N_S_soc_S_sci1_40118100_FULL_NAME_TOKEN sci1_40118100
#define DT_N_S_soc_S_sci1_40118100_FULL_NAME_UPPER_TOKEN SCI1_40118100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci1_40118100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40118100_CHILD_IDX 57

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40118100_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci1_40118100_FOREACH_NODELABEL(fn) fn(sci1)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci1, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40118100_CHILD_NUM 1
#define DT_N_S_soc_S_sci1_40118100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40118100_HASH O6Ty_Q_X6PzSH1CU5xi0fQiery8QEowGrI3vb_zY_1o

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40118100_ORD 151
#define DT_N_S_soc_S_sci1_40118100_ORD_STR_SORTABLE 00151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40118100_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40118100_SUPPORTS_ORDS \
	152,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40118100_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci DT_N_S_soc_S_sci1_40118100
#define DT_N_NODELABEL_sci1        DT_N_S_soc_S_sci1_40118100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40118100_REG_NUM 1
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_VAL_ADDRESS 1074888960
#define DT_N_S_soc_S_sci1_40118100_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci1_40118100_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40118100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40118100_IRQ_NUM 4
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq 5
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq 6
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq 7
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci1_40118100_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci1_40118100_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci1_40118100_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40118100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40118100_P_reg {1074888960, 256}
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_0 1074888960
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci1_40118100_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_stop_bit 30
#define DT_N_S_soc_S_sci1_40118100_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_clocks_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status "disabled"
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40118100_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, status, 0)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, status, 0)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci1_40118100_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40118100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts {4, 1, 5, 1, 6, 1, 7, 1}
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_2 5
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_4 6
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_6 7
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci1_40118100, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci1_40118100_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40118100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40118100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci1@40118100/uart
 *
 * Node identifier: DT_N_S_soc_S_sci1_40118100_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PATH "/soc/sci1@40118100/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci1_40118100_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci1@40118100) identifier: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PARENT DT_N_S_soc_S_sci1_40118100

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci1_40118100) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_HASH j8oSuAeIEr4UowlhpP9qvLkfS99NhJOAJe7B4_7sA2I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_ORD 152
#define DT_N_S_soc_S_sci1_40118100_S_uart_ORD_STR_SORTABLE 00152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_REQUIRES_ORDS \
	151,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_EXISTS 1
#define DT_N_INST_3_renesas_ra_sci_uart DT_N_S_soc_S_sci1_40118100_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci1_40118100_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci1_40118100_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_channel 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart, parity, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci1_40118100_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci1_40118100_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40118200
 *
 * Node identifier: DT_N_S_soc_S_sci2_40118200
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40118200_PATH "/soc/sci2@40118200"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40118200_FULL_NAME "sci2@40118200"
#define DT_N_S_soc_S_sci2_40118200_FULL_NAME_UNQUOTED sci2@40118200
#define DT_N_S_soc_S_sci2_40118200_FULL_NAME_TOKEN sci2_40118200
#define DT_N_S_soc_S_sci2_40118200_FULL_NAME_UPPER_TOKEN SCI2_40118200

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci2_40118200_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40118200_CHILD_IDX 58

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40118200_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci2_40118200_FOREACH_NODELABEL(fn) fn(sci2)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci2, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40118200_CHILD_NUM 1
#define DT_N_S_soc_S_sci2_40118200_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40118200_HASH B_dsq350sCknRHfPVefRsGTjYpJRNEfxV259FuGuSm0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40118200_ORD 153
#define DT_N_S_soc_S_sci2_40118200_ORD_STR_SORTABLE 00153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40118200_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40118200_SUPPORTS_ORDS \
	154,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40118200_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci DT_N_S_soc_S_sci2_40118200
#define DT_N_NODELABEL_sci2        DT_N_S_soc_S_sci2_40118200

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40118200_REG_NUM 1
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_VAL_ADDRESS 1074889216
#define DT_N_S_soc_S_sci2_40118200_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci2_40118200_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40118200_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40118200_IRQ_NUM 4
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq 9
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq 10
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq 11
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci2_40118200_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci2_40118200_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci2_40118200_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40118200_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40118200_P_reg {1074889216, 256}
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_0 1074889216
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci2_40118200_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_stop_bit 29
#define DT_N_S_soc_S_sci2_40118200_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_clocks_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status "disabled"
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40118200_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, status, 0)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, status, 0)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci2_40118200_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40118200_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts {8, 1, 9, 1, 10, 1, 11, 1}
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_2 9
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_4 10
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_6 11
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci2_40118200, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci2_40118200_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40118200_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40118200_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci2@40118200/uart
 *
 * Node identifier: DT_N_S_soc_S_sci2_40118200_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PATH "/soc/sci2@40118200/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci2_40118200_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci2@40118200) identifier: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PARENT DT_N_S_soc_S_sci2_40118200

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci2_40118200) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_HASH nVU2GoqL3aQCzzDAQEizuJYGH5nT8Bit72Ab2QOaY7Q

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_ORD 154
#define DT_N_S_soc_S_sci2_40118200_S_uart_ORD_STR_SORTABLE 00154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_REQUIRES_ORDS \
	153,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_EXISTS 1
#define DT_N_INST_4_renesas_ra_sci_uart DT_N_S_soc_S_sci2_40118200_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci2_40118200_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci2_40118200_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_channel 2
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart, parity, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci2_40118200_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci2_40118200_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40118300
 *
 * Node identifier: DT_N_S_soc_S_sci3_40118300
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40118300_PATH "/soc/sci3@40118300"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40118300_FULL_NAME "sci3@40118300"
#define DT_N_S_soc_S_sci3_40118300_FULL_NAME_UNQUOTED sci3@40118300
#define DT_N_S_soc_S_sci3_40118300_FULL_NAME_TOKEN sci3_40118300
#define DT_N_S_soc_S_sci3_40118300_FULL_NAME_UPPER_TOKEN SCI3_40118300

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci3_40118300_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40118300_CHILD_IDX 59

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40118300_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci3_40118300_FOREACH_NODELABEL(fn) fn(sci3)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40118300_CHILD_NUM 1
#define DT_N_S_soc_S_sci3_40118300_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci3_40118300_HASH _M8shaSAhStCTtID_K0LCNEnt_rl46tmVLpSrFQFuBw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40118300_ORD 155
#define DT_N_S_soc_S_sci3_40118300_ORD_STR_SORTABLE 00155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40118300_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40118300_SUPPORTS_ORDS \
	156,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40118300_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci DT_N_S_soc_S_sci3_40118300
#define DT_N_NODELABEL_sci3        DT_N_S_soc_S_sci3_40118300

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40118300_REG_NUM 1
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_VAL_ADDRESS 1074889472
#define DT_N_S_soc_S_sci3_40118300_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci3_40118300_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40118300_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40118300_IRQ_NUM 4
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq 12
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq 13
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq 14
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq 15
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci3_40118300_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci3_40118300_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci3_40118300_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40118300_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40118300_P_reg {1074889472, 256}
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_0 1074889472
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci3_40118300_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_stop_bit 28
#define DT_N_S_soc_S_sci3_40118300_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_clocks_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status "disabled"
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40118300_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, status, 0)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, status, 0)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci3_40118300_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40118300_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts {12, 1, 13, 1, 14, 1, 15, 1}
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_0 12
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_2 13
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_4 14
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_6 15
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci3_40118300, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci3_40118300_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40118300_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40118300_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci3@40118300/uart
 *
 * Node identifier: DT_N_S_soc_S_sci3_40118300_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PATH "/soc/sci3@40118300/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci3_40118300_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci3@40118300) identifier: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PARENT DT_N_S_soc_S_sci3_40118300

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci3_40118300) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_HASH f4o57xYgKsjeJiqfzH_IYrMzD3imF6LTxHK5Cbdo4AI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_ORD 156
#define DT_N_S_soc_S_sci3_40118300_S_uart_ORD_STR_SORTABLE 00156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_REQUIRES_ORDS \
	155,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_EXISTS 1
#define DT_N_INST_5_renesas_ra_sci_uart DT_N_S_soc_S_sci3_40118300_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci3_40118300_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci3_40118300_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_channel 3
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart, parity, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart, parity, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci3_40118300_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci3_40118300_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40118400
 *
 * Node identifier: DT_N_S_soc_S_sci4_40118400
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40118400_PATH "/soc/sci4@40118400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40118400_FULL_NAME "sci4@40118400"
#define DT_N_S_soc_S_sci4_40118400_FULL_NAME_UNQUOTED sci4@40118400
#define DT_N_S_soc_S_sci4_40118400_FULL_NAME_TOKEN sci4_40118400
#define DT_N_S_soc_S_sci4_40118400_FULL_NAME_UPPER_TOKEN SCI4_40118400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci4_40118400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40118400_CHILD_IDX 60

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40118400_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci4_40118400_FOREACH_NODELABEL(fn) fn(sci4)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci4, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40118400_CHILD_NUM 1
#define DT_N_S_soc_S_sci4_40118400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci4_40118400_HASH osCnW2BF_0L8JhRvRmMWToXzLMqrXrbuB9av0GmLpmk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40118400_ORD 157
#define DT_N_S_soc_S_sci4_40118400_ORD_STR_SORTABLE 00157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40118400_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40118400_SUPPORTS_ORDS \
	158,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40118400_EXISTS 1
#define DT_N_INST_6_renesas_ra_sci DT_N_S_soc_S_sci4_40118400
#define DT_N_NODELABEL_sci4        DT_N_S_soc_S_sci4_40118400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40118400_REG_NUM 1
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_VAL_ADDRESS 1074889728
#define DT_N_S_soc_S_sci4_40118400_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci4_40118400_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40118400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40118400_IRQ_NUM 4
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq 17
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq 18
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq 19
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci4_40118400_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci4_40118400_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci4_40118400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40118400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40118400_P_reg {1074889728, 256}
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_0 1074889728
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci4_40118400_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_stop_bit 27
#define DT_N_S_soc_S_sci4_40118400_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_clocks_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status "disabled"
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40118400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, status, 0)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, status, 0)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci4_40118400_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40118400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts {16, 1, 17, 1, 18, 1, 19, 1}
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_2 17
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_4 18
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_6 19
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci4_40118400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci4_40118400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40118400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40118400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci4@40118400/uart
 *
 * Node identifier: DT_N_S_soc_S_sci4_40118400_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PATH "/soc/sci4@40118400/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci4_40118400_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci4@40118400) identifier: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PARENT DT_N_S_soc_S_sci4_40118400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci4_40118400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_HASH _B5ztMrg9KJT0Sxch6EWn5mp1FgutnqqzsZ80tmP5Fo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_ORD 158
#define DT_N_S_soc_S_sci4_40118400_S_uart_ORD_STR_SORTABLE 00158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_REQUIRES_ORDS \
	157,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_EXISTS 1
#define DT_N_INST_6_renesas_ra_sci_uart DT_N_S_soc_S_sci4_40118400_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci4_40118400_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci4_40118400_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_channel 4
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart, parity, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart, parity, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci4_40118400_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci4_40118400_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci5@40118500
 *
 * Node identifier: DT_N_S_soc_S_sci5_40118500
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci5_40118500_PATH "/soc/sci5@40118500"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci5_40118500_FULL_NAME "sci5@40118500"
#define DT_N_S_soc_S_sci5_40118500_FULL_NAME_UNQUOTED sci5@40118500
#define DT_N_S_soc_S_sci5_40118500_FULL_NAME_TOKEN sci5_40118500
#define DT_N_S_soc_S_sci5_40118500_FULL_NAME_UPPER_TOKEN SCI5_40118500

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci5_40118500_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci5_40118500_CHILD_IDX 61

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci5_40118500_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci5_40118500_FOREACH_NODELABEL(fn) fn(sci5)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci5, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci5_40118500_CHILD_NUM 1
#define DT_N_S_soc_S_sci5_40118500_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci5_40118500_HASH 8fLPgQcGWAn1VkuFte7fPeCa9cpStJh0Onh6ti9CBBM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci5_40118500_ORD 159
#define DT_N_S_soc_S_sci5_40118500_ORD_STR_SORTABLE 00159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci5_40118500_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci5_40118500_SUPPORTS_ORDS \
	160,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci5_40118500_EXISTS 1
#define DT_N_INST_7_renesas_ra_sci DT_N_S_soc_S_sci5_40118500
#define DT_N_NODELABEL_sci5        DT_N_S_soc_S_sci5_40118500

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci5_40118500_REG_NUM 1
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_VAL_ADDRESS 1074889984
#define DT_N_S_soc_S_sci5_40118500_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci5_40118500_RANGES_NUM 0
#define DT_N_S_soc_S_sci5_40118500_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci5_40118500_IRQ_NUM 4
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq 21
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq 22
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq 23
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci5_40118500_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci5_40118500_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci5_40118500_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci5_40118500_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci5_40118500_P_reg {1074889984, 256}
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_0 1074889984
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci5_40118500_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_stop_bit 26
#define DT_N_S_soc_S_sci5_40118500_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_clocks_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status "disabled"
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci5_40118500_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, status, 0)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, status, 0)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_status_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_status_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci5_40118500_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_compatible_LEN 1
#define DT_N_S_soc_S_sci5_40118500_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts {20, 1, 21, 1, 22, 1, 23, 1}
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_2 21
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_4 22
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_6 23
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci5_40118500, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci5_40118500_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_wakeup_source 0
#define DT_N_S_soc_S_sci5_40118500_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci5_40118500_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci5@40118500/uart
 *
 * Node identifier: DT_N_S_soc_S_sci5_40118500_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PATH "/soc/sci5@40118500/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci5_40118500_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci5@40118500) identifier: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PARENT DT_N_S_soc_S_sci5_40118500

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci5_40118500) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_HASH c92p5QVISEFjggHpStoISGvvOxsQk95jTp4L6l59AS0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_ORD 160
#define DT_N_S_soc_S_sci5_40118500_S_uart_ORD_STR_SORTABLE 00160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_REQUIRES_ORDS \
	159,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_EXISTS 1
#define DT_N_INST_7_renesas_ra_sci_uart DT_N_S_soc_S_sci5_40118500_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci5_40118500_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci5_40118500_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_channel 5
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart, parity, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart, parity, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci5_40118500_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci5_40118500_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci6@40118600
 *
 * Node identifier: DT_N_S_soc_S_sci6_40118600
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci6_40118600_PATH "/soc/sci6@40118600"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci6_40118600_FULL_NAME "sci6@40118600"
#define DT_N_S_soc_S_sci6_40118600_FULL_NAME_UNQUOTED sci6@40118600
#define DT_N_S_soc_S_sci6_40118600_FULL_NAME_TOKEN sci6_40118600
#define DT_N_S_soc_S_sci6_40118600_FULL_NAME_UPPER_TOKEN SCI6_40118600

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci6_40118600_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci6_40118600_CHILD_IDX 62

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci6_40118600_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci6_40118600_FOREACH_NODELABEL(fn) fn(sci6)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci6, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci6_40118600_CHILD_NUM 1
#define DT_N_S_soc_S_sci6_40118600_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci6_40118600_HASH WCKSTPSgIpxKGYU1iEztyujb0bzOBtJ1XEfaKaZSdss

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci6_40118600_ORD 161
#define DT_N_S_soc_S_sci6_40118600_ORD_STR_SORTABLE 00161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci6_40118600_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci6_40118600_SUPPORTS_ORDS \
	162,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci6_40118600_EXISTS 1
#define DT_N_INST_8_renesas_ra_sci DT_N_S_soc_S_sci6_40118600
#define DT_N_NODELABEL_sci6        DT_N_S_soc_S_sci6_40118600

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci6_40118600_REG_NUM 1
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_VAL_ADDRESS 1074890240
#define DT_N_S_soc_S_sci6_40118600_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci6_40118600_RANGES_NUM 0
#define DT_N_S_soc_S_sci6_40118600_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci6_40118600_IRQ_NUM 4
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci6_40118600_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci6_40118600_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci6_40118600_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci6_40118600_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci6_40118600_P_reg {1074890240, 256}
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_0 1074890240
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci6_40118600_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_stop_bit 25
#define DT_N_S_soc_S_sci6_40118600_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_clocks_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status "disabled"
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci6_40118600_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, status, 0)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, status, 0)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_status_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_status_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci6_40118600_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_compatible_LEN 1
#define DT_N_S_soc_S_sci6_40118600_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts {24, 1, 25, 1, 26, 1, 27, 1}
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci6_40118600, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci6_40118600_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_wakeup_source 0
#define DT_N_S_soc_S_sci6_40118600_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci6_40118600_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci6@40118600/uart
 *
 * Node identifier: DT_N_S_soc_S_sci6_40118600_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PATH "/soc/sci6@40118600/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci6_40118600_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci6@40118600) identifier: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PARENT DT_N_S_soc_S_sci6_40118600

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci6_40118600) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_HASH HN5jjLByyqcFJVXaOalY2caDZ5ED2ECcVgSPCQQkfr8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_ORD 162
#define DT_N_S_soc_S_sci6_40118600_S_uart_ORD_STR_SORTABLE 00162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_REQUIRES_ORDS \
	161,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_EXISTS 1
#define DT_N_INST_8_renesas_ra_sci_uart DT_N_S_soc_S_sci6_40118600_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci6_40118600_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci6_40118600_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_channel 6
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart, parity, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart, parity, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci6_40118600_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci6_40118600_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci7@40118700
 *
 * Node identifier: DT_N_S_soc_S_sci7_40118700
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci7_40118700_PATH "/soc/sci7@40118700"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci7_40118700_FULL_NAME "sci7@40118700"
#define DT_N_S_soc_S_sci7_40118700_FULL_NAME_UNQUOTED sci7@40118700
#define DT_N_S_soc_S_sci7_40118700_FULL_NAME_TOKEN sci7_40118700
#define DT_N_S_soc_S_sci7_40118700_FULL_NAME_UPPER_TOKEN SCI7_40118700

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci7_40118700_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci7_40118700_CHILD_IDX 63

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci7_40118700_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci7_40118700_FOREACH_NODELABEL(fn) fn(sci7)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci7, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci7_40118700_CHILD_NUM 1
#define DT_N_S_soc_S_sci7_40118700_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci7_40118700_HASH l7H0zryFpyvuO_LuisReFJA65J0nI1hkv1ElEvDX_F8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci7_40118700_ORD 163
#define DT_N_S_soc_S_sci7_40118700_ORD_STR_SORTABLE 00163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci7_40118700_REQUIRES_ORDS \
	3, \
	13, \
	44,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci7_40118700_SUPPORTS_ORDS \
	164,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci7_40118700_EXISTS 1
#define DT_N_INST_9_renesas_ra_sci DT_N_S_soc_S_sci7_40118700
#define DT_N_NODELABEL_sci7        DT_N_S_soc_S_sci7_40118700

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci7_40118700_REG_NUM 1
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_VAL_ADDRESS 1074890496
#define DT_N_S_soc_S_sci7_40118700_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci7_40118700_RANGES_NUM 0
#define DT_N_S_soc_S_sci7_40118700_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci7_40118700_IRQ_NUM 4
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci7_40118700_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci7_40118700_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci7_40118700_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci7_40118700_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci7_40118700_P_reg {1074890496, 256}
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_0 1074890496
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci7_40118700_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_stop_bit 24
#define DT_N_S_soc_S_sci7_40118700_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_clocks_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status "disabled"
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci7_40118700_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, status, 0)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, status, 0)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_status_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_status_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci7_40118700_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_compatible_LEN 1
#define DT_N_S_soc_S_sci7_40118700_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts {28, 1, 29, 1, 30, 1, 31, 1}
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci7_40118700, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci7_40118700_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_wakeup_source 0
#define DT_N_S_soc_S_sci7_40118700_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci7_40118700_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci7@40118700/uart
 *
 * Node identifier: DT_N_S_soc_S_sci7_40118700_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PATH "/soc/sci7@40118700/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci7_40118700_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci7@40118700) identifier: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PARENT DT_N_S_soc_S_sci7_40118700

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci7_40118700) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_HASH O467isaHHBG47fvBwT5rHO9nXXKZoedOiFpyZKQ4nHM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_ORD 164
#define DT_N_S_soc_S_sci7_40118700_S_uart_ORD_STR_SORTABLE 00164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_REQUIRES_ORDS \
	163,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_EXISTS 1
#define DT_N_INST_9_renesas_ra_sci_uart DT_N_S_soc_S_sci7_40118700_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci7_40118700_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci7_40118700_S_uart_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_channel 7
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart, parity, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart, parity, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status "disabled"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci7_40118700_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci7_40118700_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800
 *
 * Binding (compatible = renesas,ra-sci):
 *   $ZEPHYR_BASE/dts/bindings/misc/renesas,ra-sci.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_PATH "/soc/sci8@40118800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_FULL_NAME "sci8@40118800"
#define DT_N_S_soc_S_sci8_40118800_FULL_NAME_UNQUOTED sci8@40118800
#define DT_N_S_soc_S_sci8_40118800_FULL_NAME_TOKEN sci8_40118800
#define DT_N_S_soc_S_sci8_40118800_FULL_NAME_UPPER_TOKEN SCI8_40118800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sci8_40118800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_CHILD_IDX 64

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci8_40118800_FOREACH_NODELABEL(fn) fn(sci8)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_NODELABEL_VARGS(fn, ...) fn(sci8, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_CHILD_NUM 1
#define DT_N_S_soc_S_sci8_40118800_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci8_40118800_HASH 1et7NmXNs2ae1PIEd21Mmh7lzHGBjio45Sl5dxemRkg

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_ORD 165
#define DT_N_S_soc_S_sci8_40118800_ORD_STR_SORTABLE 00165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_REQUIRES_ORDS \
	3, \
	13, \
	44, \
	142,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_SUPPORTS_ORDS \
	166,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci DT_N_S_soc_S_sci8_40118800
#define DT_N_NODELABEL_sci8        DT_N_S_soc_S_sci8_40118800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_REG_NUM 1
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_VAL_ADDRESS 1074890752
#define DT_N_S_soc_S_sci8_40118800_REG_IDX_0_VAL_SIZE 256
#define DT_N_S_soc_S_sci8_40118800_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_IRQ_NUM 4
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq 32
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq 33
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq 34
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq 35
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_sci8_40118800_IRQ_LEVEL 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_rxi_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_txi_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_tei_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_irq DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_priority DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_IRQ_NAME_eri_CONTROLLER DT_N_S_soc_S_sci8_40118800_IRQ_IDX_3_CONTROLLER
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MATCHES_renesas_ra_sci 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_COMPAT_MODEL_IDX_0 "ra-sci"
#define DT_N_S_soc_S_sci8_40118800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_NUM 1
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_sci8_40118800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_P_reg {1074890752, 256}
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_0 1074890752
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_reg_IDX_1 256
#define DT_N_S_soc_S_sci8_40118800_P_reg_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_PH DT_N_S_clocks_S_pclkblock_40084000_S_pclka
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_mstp 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_mstp_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_stop_bit 23
#define DT_N_S_soc_S_sci8_40118800_P_clocks_IDX_0_VAL_stop_bit_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_clocks_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status "okay"
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci8_40118800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci8_40118800_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, status, 0)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, status, 0)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible {"renesas,ra-sci"}
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0 "renesas,ra-sci"
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci
#define DT_N_S_soc_S_sci8_40118800_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts {32, 1, 33, 1, 34, 1, 35, 1}
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_0 32
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_1 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_2 33
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_3 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_4 34
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_5 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_6 35
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_IDX_7 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names {"rxi", "txi", "tei", "eri"}
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0 "rxi"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_UNQUOTED rxi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_TOKEN rxi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN RXI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1 "txi"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_UNQUOTED txi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_TOKEN txi
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN TXI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2 "tei"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_UNQUOTED tei
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_TOKEN tei
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN TEI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3 "eri"
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_UNQUOTED eri
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_TOKEN eri
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_IDX_3_STRING_UPPER_TOKEN ERI
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_sci8_40118800, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_sci8_40118800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_0, 0)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_0, 0)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_names, 0)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_names, 0)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_sci8_40118800_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800/uart
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800_S_uart
 *
 * Binding (compatible = renesas,ra-sci-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/renesas,ra-sci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PATH "/soc/sci8@40118800/uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_FULL_NAME "uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_FULL_NAME_UNQUOTED uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_FULL_NAME_TOKEN uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_FULL_NAME_UPPER_TOKEN UART

/* Node parent (/soc/sci8@40118800) identifier: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PARENT DT_N_S_soc_S_sci8_40118800

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_NODELABEL(fn) fn(uart8)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart8, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_NUM 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_HASH q1dhfwPTfQsYT9Y0iRH5sY68wZ4DinT4KfSAFHbizQM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_ORD 166
#define DT_N_S_soc_S_sci8_40118800_S_uart_ORD_STR_SORTABLE 00166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_REQUIRES_ORDS \
	165,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_SUPPORTS_ORDS \
	167,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_EXISTS 1
#define DT_N_INST_1_renesas_ra_sci_uart DT_N_S_soc_S_sci8_40118800_S_uart
#define DT_N_NODELABEL_uart8            DT_N_S_soc_S_sci8_40118800_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_REG_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MATCHES_renesas_ra_sci_uart 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_COMPAT_MODEL_IDX_0 "ra-sci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_channel 8
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_channel_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_current_speed 921600
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_hw_flow_control 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity "none"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart, parity, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart, parity, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible {"renesas,ra-sci-uart"}
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0 "renesas,ra-sci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-sci-uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_TOKEN renesas_ra_sci_uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_SCI_UART
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800/uart/bt_hci_uart
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart
 *
 * Binding (compatible = zephyr,bt-hci-uart):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/zephyr,bt-hci-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_PATH "/soc/sci8@40118800/uart/bt_hci_uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FULL_NAME "bt_hci_uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FULL_NAME_UNQUOTED bt_hci_uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FULL_NAME_TOKEN bt_hci_uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FULL_NAME_UPPER_TOKEN BT_HCI_UART

/* Node parent (/soc/sci8@40118800/uart) identifier: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_PARENT DT_N_S_soc_S_sci8_40118800_S_uart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_NODELABEL(fn) fn(bt_hci_uart)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(bt_hci_uart, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_CHILD_NUM 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_HASH Y2gG7YQCe7v2ECyl5zgfL2DXXT_Pu9qYUpNjUGQntrk

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_ORD 167
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_ORD_STR_SORTABLE 00167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_REQUIRES_ORDS \
	166,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_SUPPORTS_ORDS \
	168,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_EXISTS 1
#define DT_N_INST_0_zephyr_bt_hci_uart DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart
#define DT_N_NODELABEL_bt_hci_uart     DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart

/* Bus info (controller: '/soc/sci8@40118800/uart', type: '['uart']') */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_BUS_uart 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_BUS DT_N_S_soc_S_sci8_40118800_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_REG_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_IRQ_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_COMPAT_MATCHES_zephyr_bt_hci_uart 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_COMPAT_MODEL_IDX_0 "bt-hci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name "H:4"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_STRING_UNQUOTED H:4
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_STRING_TOKEN H_4
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_STRING_UPPER_TOKEN H_4
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_IDX_0 "H:4"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_name, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_name, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_name, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_name_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus "uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_STRING_UNQUOTED uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_STRING_TOKEN uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_STRING_UPPER_TOKEN UART
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_IDX_0 "uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_IDX_0_ENUM_VAL_uart_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_bus, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_bus, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, bt_hci_bus, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_bus_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_vs_ext 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_bt_hci_vs_ext_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible {"zephyr,bt-hci-uart"}
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_IDX_0 "zephyr,bt-hci-uart"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_IDX_0_STRING_UNQUOTED zephyr,bt-hci-uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_IDX_0_STRING_TOKEN zephyr_bt_hci_uart
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_BT_HCI_UART
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/sci8@40118800/uart/bt_hci_uart/esp32
 *
 * Node identifier: DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32
 *
 * Binding (compatible = renesas,bt-hci-da1453x):
 *   $ZEPHYR_BASE/dts/bindings/bluetooth/renesas,bt-hci-da1453x.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_PATH "/soc/sci8@40118800/uart/bt_hci_uart/esp32"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FULL_NAME "esp32"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FULL_NAME_UNQUOTED esp32
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FULL_NAME_TOKEN esp32
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FULL_NAME_UPPER_TOKEN ESP32

/* Node parent (/soc/sci8@40118800/uart/bt_hci_uart) identifier: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_PARENT DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_NODELABEL_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_CHILD_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_HASH cxbjXEHv_8IyktnoMFrfLUzHJg0Tm9CArqvZW5W5OGs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_ORD 168
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_ORD_STR_SORTABLE 00168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_REQUIRES_ORDS \
	8, \
	167,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_EXISTS 1
#define DT_N_INST_0_renesas_bt_hci_da1453x DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32

/* Bus info (controller: '/soc/sci8@40118800/uart', type: '['uart']') */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_BUS_uart 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_BUS DT_N_S_soc_S_sci8_40118800_S_uart

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_REG_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_RANGES_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_IRQ_NUM 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_IRQ_LEVEL 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_COMPAT_MATCHES_renesas_bt_hci_da1453x 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_COMPAT_MODEL_IDX_0 "bt-hci-da1453x"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40080100
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_VAL_pin 4
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_VAL_flags 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, reset_gpios, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, reset_gpios, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_assert_duration_ms 100
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_reset_assert_duration_ms_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_boot_duration_ms 2000
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_boot_duration_ms_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, status, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_status_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible {"renesas,bt-hci-da1453x"}
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_IDX_0 "renesas,bt-hci-da1453x"
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_IDX_0_STRING_UNQUOTED renesas,bt-hci-da1453x
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_IDX_0_STRING_TOKEN renesas_bt_hci_da1453x
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_BT_HCI_DA1453X
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, compatible, 0)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_LEN 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_wakeup_source 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /usbhs-phy
 *
 * Node identifier: DT_N_S_usbhs_phy
 *
 * Binding (compatible = renesas,ra-usbphyc):
 *   $ZEPHYR_BASE/dts/bindings/phy/renesas,ra-usbphyc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_usbhs_phy_PATH "/usbhs-phy"

/* Node's name with unit-address: */
#define DT_N_S_usbhs_phy_FULL_NAME "usbhs-phy"
#define DT_N_S_usbhs_phy_FULL_NAME_UNQUOTED usbhs-phy
#define DT_N_S_usbhs_phy_FULL_NAME_TOKEN usbhs_phy
#define DT_N_S_usbhs_phy_FULL_NAME_UPPER_TOKEN USBHS_PHY

/* Node parent (/) identifier: */
#define DT_N_S_usbhs_phy_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_usbhs_phy_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_usbhs_phy_NODELABEL_NUM 1
#define DT_N_S_usbhs_phy_FOREACH_NODELABEL(fn) fn(usbhs_phy)
#define DT_N_S_usbhs_phy_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs_phy, __VA_ARGS__)
#define DT_N_S_usbhs_phy_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_usbhs_phy_CHILD_NUM 0
#define DT_N_S_usbhs_phy_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_usbhs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_usbhs_phy_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_usbhs_phy_HASH tBr_Rhfqwl2nHkEJgtS3RnwrqAPkihwS7SvGPFXkdbY

/* Node's dependency ordinal: */
#define DT_N_S_usbhs_phy_ORD 169
#define DT_N_S_usbhs_phy_ORD_STR_SORTABLE 00169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_usbhs_phy_REQUIRES_ORDS \
	0,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_usbhs_phy_SUPPORTS_ORDS \
	170,

/* Existence and alternate IDs: */
#define DT_N_S_usbhs_phy_EXISTS 1
#define DT_N_INST_0_renesas_ra_usbphyc DT_N_S_usbhs_phy
#define DT_N_NODELABEL_usbhs_phy       DT_N_S_usbhs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_usbhs_phy_REG_NUM 0
#define DT_N_S_usbhs_phy_RANGES_NUM 0
#define DT_N_S_usbhs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_usbhs_phy_IRQ_NUM 0
#define DT_N_S_usbhs_phy_IRQ_LEVEL 0
#define DT_N_S_usbhs_phy_COMPAT_MATCHES_renesas_ra_usbphyc 1
#define DT_N_S_usbhs_phy_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_usbhs_phy_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_COMPAT_MODEL_IDX_0 "ra-usbphyc"
#define DT_N_S_usbhs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_usbhs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_usbhs_phy_P_phys_clock_src "xtal"
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_UNQUOTED xtal
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_TOKEN xtal
#define DT_N_S_usbhs_phy_P_phys_clock_src_STRING_UPPER_TOKEN XTAL
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0 "xtal"
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_ENUM_IDX 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_IDX_0_ENUM_VAL_xtal_EXISTS 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM(fn) fn(DT_N_S_usbhs_phy, phys_clock_src, 0)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_usbhs_phy, phys_clock_src, 0)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_usbhs_phy, phys_clock_src, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_phys_clock_src_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_usbhs_phy, phys_clock_src, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_phys_clock_src_LEN 1
#define DT_N_S_usbhs_phy_P_phys_clock_src_EXISTS 1
#define DT_N_S_usbhs_phy_P_compatible {"renesas,ra-usbphyc"}
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_usbhs_phy_P_compatible_IDX_0 "renesas,ra-usbphyc"
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-usbphyc
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_TOKEN renesas_ra_usbphyc
#define DT_N_S_usbhs_phy_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_USBPHYC
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_usbhs_phy, compatible, 0)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_usbhs_phy, compatible, 0)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_usbhs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_usbhs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_usbhs_phy_P_compatible_LEN 1
#define DT_N_S_usbhs_phy_P_compatible_EXISTS 1
#define DT_N_S_usbhs_phy_P_zephyr_deferred_init 0
#define DT_N_S_usbhs_phy_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_usbhs_phy_P_wakeup_source 0
#define DT_N_S_usbhs_phy_P_wakeup_source_EXISTS 1
#define DT_N_S_usbhs_phy_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_usbhs_phy_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40111000
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40111000
 *
 * Binding (compatible = renesas,ra-usb):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-usb.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40111000_PATH "/soc/usbhs@40111000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40111000_FULL_NAME "usbhs@40111000"
#define DT_N_S_soc_S_usbhs_40111000_FULL_NAME_UNQUOTED usbhs@40111000
#define DT_N_S_soc_S_usbhs_40111000_FULL_NAME_TOKEN usbhs_40111000
#define DT_N_S_soc_S_usbhs_40111000_FULL_NAME_UPPER_TOKEN USBHS_40111000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usbhs_40111000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40111000_CHILD_IDX 66

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40111000_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_NODELABEL(fn) fn(usbhs)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_NODELABEL_VARGS(fn, ...) fn(usbhs, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40111000_CHILD_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40111000_HASH Sm0nA9xOXFSIlKCv_5MbXu_Us7rDb0EnDCUdQUtOJZI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40111000_ORD 170
#define DT_N_S_soc_S_usbhs_40111000_ORD_STR_SORTABLE 00170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40111000_REQUIRES_ORDS \
	3, \
	13, \
	146, \
	169,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40111000_SUPPORTS_ORDS \
	171,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40111000_EXISTS 1
#define DT_N_INST_0_renesas_ra_usb DT_N_S_soc_S_usbhs_40111000
#define DT_N_NODELABEL_usbhs       DT_N_S_soc_S_usbhs_40111000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40111000_REG_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_REG_IDX_0_VAL_ADDRESS 1074860032
#define DT_N_S_soc_S_usbhs_40111000_REG_IDX_0_VAL_SIZE 8192
#define DT_N_S_soc_S_usbhs_40111000_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NUM 3
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_irq 55
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_irq 56
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_priority 12
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_usbhs_40111000_IRQ_LEVEL 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_ir_VAL_irq DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_ir_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_ir_VAL_priority DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_ir_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_ir_CONTROLLER DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d0_VAL_irq DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d0_VAL_priority DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d0_CONTROLLER DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d1_VAL_irq DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d1_VAL_priority DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_IRQ_NAME_usbhs_d1_CONTROLLER DT_N_S_soc_S_usbhs_40111000_IRQ_IDX_2_CONTROLLER
#define DT_N_S_soc_S_usbhs_40111000_COMPAT_MATCHES_renesas_ra_usb 1
#define DT_N_S_soc_S_usbhs_40111000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbhs_40111000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_COMPAT_MODEL_IDX_0 "ra-usb"
#define DT_N_S_soc_S_usbhs_40111000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_usbhs_40111000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40111000_P_reg {1074860032, 8192}
#define DT_N_S_soc_S_usbhs_40111000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_reg_IDX_0 1074860032
#define DT_N_S_soc_S_usbhs_40111000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_reg_IDX_1 8192
#define DT_N_S_soc_S_usbhs_40111000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_phys DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40111000_P_phys_IDX_0 DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40111000_P_phys_IDX_0_PH DT_N_S_usbhs_phy
#define DT_N_S_soc_S_usbhs_40111000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_phys_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, phys, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_phys_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, phys, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_phys_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_phys_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, phys, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_phys_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_0, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_0, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_names, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_names, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_num_bidir_endpoints 10
#define DT_N_S_soc_S_usbhs_40111000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed "high-speed"
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_STRING_UNQUOTED high-speed
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_STRING_TOKEN high_speed
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_STRING_UPPER_TOKEN HIGH_SPEED
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_IDX_0 "high-speed"
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_IDX_0_ENUM_VAL_high_speed_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, maximum_speed, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, maximum_speed, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, maximum_speed, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_status "okay"
#define DT_N_S_soc_S_usbhs_40111000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbhs_40111000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbhs_40111000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbhs_40111000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbhs_40111000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbhs_40111000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_status_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_status_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_compatible {"renesas,ra-usb"}
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_IDX_0 "renesas,ra-usb"
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-usb
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_IDX_0_STRING_TOKEN renesas_ra_usb
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_USB
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts {54, 12, 55, 12, 56, 12}
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_1 12
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_2 55
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_3 12
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_4 56
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_IDX_5 12
#define DT_N_S_soc_S_usbhs_40111000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names {"usbhs-ir", "usbhs-d0", "usbhs-d1"}
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_0 "usbhs-ir"
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_0_STRING_UNQUOTED usbhs-ir
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_0_STRING_TOKEN usbhs_ir
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN USBHS_IR
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_1 "usbhs-d0"
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_1_STRING_UNQUOTED usbhs-d0
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_1_STRING_TOKEN usbhs_d0
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN USBHS_D0
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_2 "usbhs-d1"
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_2_STRING_UNQUOTED usbhs-d1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_2_STRING_TOKEN usbhs_d1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_IDX_2_STRING_UPPER_TOKEN USBHS_D1
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 2)
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 2)
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_usbhs_40111000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_usbhs_40111000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbhs_40111000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_wakeup_source 0
#define DT_N_S_soc_S_usbhs_40111000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbhs_40111000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40111000/udc
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40111000_S_udc
 *
 * Binding (compatible = renesas,ra-udc):
 *   $ZEPHYR_BASE/dts/bindings/usb/renesas/renesas,ra-udc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_PATH "/soc/usbhs@40111000/udc"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FULL_NAME "udc"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FULL_NAME_UNQUOTED udc
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FULL_NAME_TOKEN udc
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FULL_NAME_UPPER_TOKEN UDC

/* Node parent (/soc/usbhs@40111000) identifier: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_PARENT DT_N_S_soc_S_usbhs_40111000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_NODELABEL(fn) fn(zephyr_udc0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_NODELABEL_VARGS(fn, ...) fn(zephyr_udc0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_CHILD_NUM 2
#define DT_N_S_soc_S_usbhs_40111000_S_udc_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_HASH kZ_xFmRIrlBt2eCsXMuGdKnLk7hMtUK50vkiJeItaE0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_ORD 171
#define DT_N_S_soc_S_usbhs_40111000_S_udc_ORD_STR_SORTABLE 00171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_REQUIRES_ORDS \
	170,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_SUPPORTS_ORDS \
	172, \
	173,

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_EXISTS 1
#define DT_N_INST_0_renesas_ra_udc DT_N_S_soc_S_usbhs_40111000_S_udc
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_usbhs_40111000_S_udc

/* Bus info (controller: '/soc/usbhs@40111000', type: '['usb']') */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_BUS_usb 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_BUS DT_N_S_soc_S_usbhs_40111000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_REG_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_IRQ_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_IRQ_LEVEL 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_COMPAT_MATCHES_renesas_ra_udc 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_COMPAT_VENDOR_IDX_0 "Renesas Electronics Corporation"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_COMPAT_MODEL_IDX_0 "ra-udc"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible {"renesas,ra-udc"}
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_IDX_0 "renesas,ra-udc"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_IDX_0_STRING_UNQUOTED renesas,ra-udc
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_IDX_0_STRING_TOKEN renesas_ra_udc
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_IDX_0_STRING_UPPER_TOKEN RENESAS_RA_UDC
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status "okay"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_P_status_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40111000/udc/board_cdc_acm_uart
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart
 *
 * Binding (compatible = zephyr,cdc-acm-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/zephyr,cdc-acm-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_PATH "/soc/usbhs@40111000/udc/board_cdc_acm_uart"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FULL_NAME "board_cdc_acm_uart"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FULL_NAME_UNQUOTED board_cdc_acm_uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FULL_NAME_TOKEN board_cdc_acm_uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FULL_NAME_UPPER_TOKEN BOARD_CDC_ACM_UART

/* Node parent (/soc/usbhs@40111000/udc) identifier: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_PARENT DT_N_S_soc_S_usbhs_40111000_S_udc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_NODELABEL(fn) fn(board_cdc_acm_uart)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_NODELABEL_VARGS(fn, ...) fn(board_cdc_acm_uart, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_CHILD_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_HASH kicEZCtEIL_VHIKMfaruPagXOjL4T5e_9o_o9mu2QTU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_ORD 172
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_ORD_STR_SORTABLE 00172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_REQUIRES_ORDS \
	171,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_EXISTS 1
#define DT_N_INST_0_zephyr_cdc_acm_uart   DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart
#define DT_N_NODELABEL_board_cdc_acm_uart DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart

/* Bus info (controller: '/soc/usbhs@40111000', type: '['usb']') */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_BUS_usb 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_BUS DT_N_S_soc_S_usbhs_40111000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_REG_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_IRQ_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_IRQ_LEVEL 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_COMPAT_MATCHES_zephyr_cdc_acm_uart 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_COMPAT_MODEL_IDX_0 "cdc-acm-uart"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_tx_fifo_size 1024
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_rx_fifo_size 1024
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_hw_flow_control 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity "none"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, parity, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, parity, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_parity_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible {"zephyr,cdc-acm-uart"}
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_IDX_0 "zephyr,cdc-acm-uart"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_IDX_0_STRING_UNQUOTED zephyr,cdc-acm-uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_IDX_0_STRING_TOKEN zephyr_cdc_acm_uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_CDC_ACM_UART
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_wakeup_source 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/usbhs@40111000/udc/cdc_acm_uart0
 *
 * Node identifier: DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0
 *
 * Binding (compatible = zephyr,cdc-acm-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/zephyr,cdc-acm-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_PATH "/soc/usbhs@40111000/udc/cdc_acm_uart0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FULL_NAME "cdc_acm_uart0"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FULL_NAME_UNQUOTED cdc_acm_uart0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FULL_NAME_TOKEN cdc_acm_uart0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FULL_NAME_UPPER_TOKEN CDC_ACM_UART0

/* Node parent (/soc/usbhs@40111000/udc) identifier: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_PARENT DT_N_S_soc_S_usbhs_40111000_S_udc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_NODELABEL_NUM 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_NODELABEL(fn) fn(cdc_acm_uart0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cdc_acm_uart0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_CHILD_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_HASH UpifcY3P5QNxCUFjq27cEOyASl_tnM340KWahPD0dBE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_ORD 173
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_ORD_STR_SORTABLE 00173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_REQUIRES_ORDS \
	171,

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_EXISTS 1
#define DT_N_INST_1_zephyr_cdc_acm_uart DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0
#define DT_N_NODELABEL_cdc_acm_uart0    DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0

/* Bus info (controller: '/soc/usbhs@40111000', type: '['usb']') */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_BUS_usb 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_BUS DT_N_S_soc_S_usbhs_40111000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_REG_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_RANGES_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_IRQ_NUM 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_IRQ_LEVEL 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_COMPAT_MATCHES_zephyr_cdc_acm_uart 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_COMPAT_VENDOR_IDX_0 "Zephyr-specific binding"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_COMPAT_MODEL_IDX_0 "cdc-acm-uart"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_tx_fifo_size 1024
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_tx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_rx_fifo_size 1024
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_rx_fifo_size_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_hw_flow_control 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity "none"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, parity, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_parity_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status "okay"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, status, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_status_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible {"zephyr,cdc-acm-uart"}
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_IDX_0 "zephyr,cdc-acm-uart"
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UNQUOTED zephyr,cdc-acm-uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_TOKEN zephyr_cdc_acm_uart
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_CDC_ACM_UART
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, compatible, 0)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_LEN 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_wakeup_source 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_407e0000_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_sci9_40118900_S_uart
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_trng
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_bt_hci                  DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart
#define DT_CHOSEN_zephyr_bt_hci_EXISTS           1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1) fn(DT_N_S_soc_S_sci0_40118000) fn(DT_N_S_soc_S_sci0_40118000_S_uart) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_sci9_40118900_S_uart) fn(DT_N_S_soc_S_iic0_4009f000) fn(DT_N_S_soc_S_iic1_4009f100) fn(DT_N_S_soc_S_spi_4011a000) fn(DT_N_S_soc_S_spi_4011a100) fn(DT_N_S_soc_S_agt_400e8000) fn(DT_N_S_soc_S_agt_400e8000_S_counter) fn(DT_N_S_soc_S_agt_400e8100) fn(DT_N_S_soc_S_agt_400e8100_S_counter) fn(DT_N_S_soc_S_agt_400e8200) fn(DT_N_S_soc_S_agt_400e8200_S_counter) fn(DT_N_S_soc_S_agt_400e8300) fn(DT_N_S_soc_S_agt_400e8300_S_counter) fn(DT_N_S_soc_S_agt_400e8400) fn(DT_N_S_soc_S_agt_400e8400_S_counter) fn(DT_N_S_soc_S_agt_400e8500) fn(DT_N_S_soc_S_agt_400e8500_S_counter) fn(DT_N_S_soc_S_adc_40170000) fn(DT_N_S_soc_S_adc_40170200) fn(DT_N_S_soc_S_option_setting_ofs_100a100) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_option_setting_sas_100a134) fn(DT_N_S_soc_S_option_setting_s_100a200) fn(DT_N_S_soc_S_external_interrupt_40006000) fn(DT_N_S_soc_S_external_interrupt_40006001) fn(DT_N_S_soc_S_external_interrupt_40006002) fn(DT_N_S_soc_S_external_interrupt_40006003) fn(DT_N_S_soc_S_external_interrupt_40006004) fn(DT_N_S_soc_S_external_interrupt_40006005) fn(DT_N_S_soc_S_external_interrupt_40006006) fn(DT_N_S_soc_S_external_interrupt_40006007) fn(DT_N_S_soc_S_external_interrupt_40006008) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_external_interrupt_4000600b) fn(DT_N_S_soc_S_external_interrupt_4000600c) fn(DT_N_S_soc_S_external_interrupt_4000600d) fn(DT_N_S_soc_S_external_interrupt_4000600e) fn(DT_N_S_soc_S_external_interrupt_4000600f) fn(DT_N_S_soc_S_pwm1_40169100) fn(DT_N_S_soc_S_pwm2_40169200) fn(DT_N_S_soc_S_pwm4_40169400) fn(DT_N_S_soc_S_pwm5_40169500) fn(DT_N_S_soc_S_ethernet_40114100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci1_40118100) fn(DT_N_S_soc_S_sci1_40118100_S_uart) fn(DT_N_S_soc_S_sci2_40118200) fn(DT_N_S_soc_S_sci2_40118200_S_uart) fn(DT_N_S_soc_S_sci3_40118300) fn(DT_N_S_soc_S_sci3_40118300_S_uart) fn(DT_N_S_soc_S_sci4_40118400) fn(DT_N_S_soc_S_sci4_40118400_S_uart) fn(DT_N_S_soc_S_sci5_40118500) fn(DT_N_S_soc_S_sci5_40118500_S_uart) fn(DT_N_S_soc_S_sci6_40118600) fn(DT_N_S_soc_S_sci6_40118600_S_uart) fn(DT_N_S_soc_S_sci7_40118700) fn(DT_N_S_soc_S_sci7_40118700_S_uart) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_sci8_40118800_S_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32) fn(DT_N_S_soc_S_iic2_4009f200) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc_S_usbhs_40111000_S_udc) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0) fn(DT_N_S_soc_S_pwm0_40169000) fn(DT_N_S_soc_S_pwm3_40169300) fn(DT_N_S_soc_S_pwm6_40169600) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock) fn(DT_N_S_soc_S_pwm7_40169700) fn(DT_N_S_soc_S_pwm8_40169800) fn(DT_N_S_soc_S_pwm9_40169900) fn(DT_N_S_soc_S_trng) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pll2) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_download_esp32) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_system_4001e000) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_pin_contrller_40080800) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_sci9_40118900_S_uart) fn(DT_N_S_soc_S_iic1_4009f100) fn(DT_N_S_soc_S_spi_4011a100) fn(DT_N_S_soc_S_adc_40170000) fn(DT_N_S_soc_S_flash_controller_407e0000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a) fn(DT_N_S_soc_S_pwm1_40169100) fn(DT_N_S_soc_S_ethernet_40114100) fn(DT_N_S_soc_S_mdio) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160) fn(DT_N_S_soc_S_sci8_40118800) fn(DT_N_S_soc_S_sci8_40118800_S_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32) fn(DT_N_S_soc_S_usbhs_40111000) fn(DT_N_S_soc_S_usbhs_40111000_S_udc) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0) fn(DT_N_S_soc_S_pwm6_40169600) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock) fn(DT_N_S_soc_S_trng) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clock_main_osc) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco) fn(DT_N_S_clocks_S_clock_subclk) fn(DT_N_S_clocks_S_pll) fn(DT_N_S_clocks_S_pclkblock_40084000) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk) fn(DT_N_S_usbhs_phy) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led1) fn(DT_N_S_leds_S_led2) fn(DT_N_S_leds_S_led3) fn(DT_N_S_download_esp32) fn(DT_N_S_zephyr_user)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000, __VA_ARGS__) fn(DT_N_S_soc_S_sci0_40118000_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_iic0_4009f000, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8000, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8100, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8100_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8200, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8200_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8300, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8300_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8400, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8400_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8500, __VA_ARGS__) fn(DT_N_S_soc_S_agt_400e8500_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170200, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_ofs_100a100, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_sas_100a134, __VA_ARGS__) fn(DT_N_S_soc_S_option_setting_s_100a200, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006001, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006002, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006003, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006004, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006005, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006006, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006007, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006008, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600b, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600c, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600d, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600e, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600f, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm2_40169200, __VA_ARGS__) fn(DT_N_S_soc_S_pwm4_40169400, __VA_ARGS__) fn(DT_N_S_soc_S_pwm5_40169500, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100, __VA_ARGS__) fn(DT_N_S_soc_S_sci1_40118100_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200, __VA_ARGS__) fn(DT_N_S_soc_S_sci2_40118200_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300, __VA_ARGS__) fn(DT_N_S_soc_S_sci3_40118300_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400, __VA_ARGS__) fn(DT_N_S_soc_S_sci4_40118400_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500, __VA_ARGS__) fn(DT_N_S_soc_S_sci5_40118500_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600, __VA_ARGS__) fn(DT_N_S_soc_S_sci6_40118600_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700, __VA_ARGS__) fn(DT_N_S_soc_S_sci7_40118700_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__) fn(DT_N_S_soc_S_iic2_4009f200, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_pwm0_40169000, __VA_ARGS__) fn(DT_N_S_soc_S_pwm3_40169300, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__) fn(DT_N_S_soc_S_pwm7_40169700, __VA_ARGS__) fn(DT_N_S_soc_S_pwm8_40169800, __VA_ARGS__) fn(DT_N_S_soc_S_pwm9_40169900, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pll2, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_clkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_uclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_u60clk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_octaspiclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_canfdclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_cecclk, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_download_esp32, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci9_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci5_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci6_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_sci8_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_iic1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_spi1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_usbhs_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_adc0_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_ether_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm1_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm3_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm4_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm6_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm7_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default, __VA_ARGS__) fn(DT_N_S_soc_S_pin_contrller_40080800_S_pwm8_default_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__) fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__) fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__) fn(DT_N_S_soc_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__) fn(DT_N_S_soc_S_trng, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__) fn(DT_N_S_usbhs_phy, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led1, __VA_ARGS__) fn(DT_N_S_leds_S_led2, __VA_ARGS__) fn(DT_N_S_leds_S_led3, __VA_ARGS__) fn(DT_N_S_download_esp32, __VA_ARGS__) fn(DT_N_S_zephyr_user, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_user_sketch DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions_S_partition_100000
#define DT_COMPAT_fixed_partitions_LABEL_user_sketch_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_renesas_ra6m5 1
#define DT_COMPAT_HAS_OKAY_renesas_ra 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v8m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_systick 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_system 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_gpio_ioport 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pinctrl_pfs 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sci_uart 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_iic 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_spi 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_adc 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_flash_hp_controller 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_external_interrupt 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_pwm 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_ethernet 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_mdio 1
#define DT_COMPAT_HAS_OKAY_ethernet_phy 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_zephyr_bt_hci_uart 1
#define DT_COMPAT_HAS_OKAY_renesas_bt_hci_da1453x 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_usb 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_udc 1
#define DT_COMPAT_HAS_OKAY_zephyr_cdc_acm_uart 1
#define DT_COMPAT_HAS_OKAY_pwm_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_sce9_rng 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m33 1
#define DT_COMPAT_HAS_OKAY_arm_armv8m_mpu 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_external_clock 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_subclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pll 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk_block 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_pclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_cgc_busclk 1
#define DT_COMPAT_HAS_OKAY_renesas_ra_usbphyc 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_regulator_fixed 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_renesas_ra6m5_NUM_OKAY 1
#define DT_N_INST_renesas_ra_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v8m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_systick_NUM_OKAY 1
#define DT_N_INST_renesas_ra_system_NUM_OKAY 1
#define DT_N_INST_renesas_ra_gpio_ioport_NUM_OKAY 12
#define DT_N_INST_renesas_ra_pinctrl_pfs_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sci_NUM_OKAY 2
#define DT_N_INST_renesas_ra_sci_uart_NUM_OKAY 2
#define DT_N_INST_renesas_ra_iic_NUM_OKAY 1
#define DT_N_INST_renesas_ra_spi_NUM_OKAY 1
#define DT_N_INST_renesas_ra_adc_NUM_OKAY 1
#define DT_N_INST_renesas_ra_flash_hp_controller_NUM_OKAY 1
#define DT_N_INST_renesas_ra_nv_flash_NUM_OKAY 2
#define DT_N_INST_fixed_partitions_NUM_OKAY 2
#define DT_N_INST_renesas_ra_external_interrupt_NUM_OKAY 2
#define DT_N_INST_renesas_ra_pwm_NUM_OKAY 2
#define DT_N_INST_renesas_ra_ethernet_NUM_OKAY 1
#define DT_N_INST_renesas_ra_mdio_NUM_OKAY 1
#define DT_N_INST_ethernet_phy_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_zephyr_bt_hci_uart_NUM_OKAY 1
#define DT_N_INST_renesas_bt_hci_da1453x_NUM_OKAY 1
#define DT_N_INST_renesas_ra_usb_NUM_OKAY 1
#define DT_N_INST_renesas_ra_udc_NUM_OKAY 1
#define DT_N_INST_zephyr_cdc_acm_uart_NUM_OKAY 2
#define DT_N_INST_pwm_clock_NUM_OKAY 1
#define DT_N_INST_renesas_ra_sce9_rng_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m33_NUM_OKAY 1
#define DT_N_INST_arm_armv8m_mpu_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_external_clock_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 3
#define DT_N_INST_renesas_ra_cgc_subclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pll_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_block_NUM_OKAY 1
#define DT_N_INST_renesas_ra_cgc_pclk_NUM_OKAY 7
#define DT_N_INST_renesas_ra_cgc_busclk_NUM_OKAY 1
#define DT_N_INST_renesas_ra_usbphyc_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_regulator_fixed_NUM_OKAY 1
#define DT_FOREACH_OKAY_renesas_ra6m5(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra6m5(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra6m5(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra6m5(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_renesas_ra(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v8m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v8m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v8m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v8m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_system(fn) fn(DT_N_S_soc_S_system_4001e000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_system(fn, ...) fn(DT_N_S_soc_S_system_4001e000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_system(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_system(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_gpio_ioport(fn) fn(DT_N_S_soc_S_gpio_40080000) fn(DT_N_S_soc_S_gpio_40080020) fn(DT_N_S_soc_S_gpio_40080040) fn(DT_N_S_soc_S_gpio_40080060) fn(DT_N_S_soc_S_gpio_40080080) fn(DT_N_S_soc_S_gpio_400800a0) fn(DT_N_S_soc_S_gpio_400800c0) fn(DT_N_S_soc_S_gpio_400800e0) fn(DT_N_S_soc_S_gpio_40080100) fn(DT_N_S_soc_S_gpio_40080120) fn(DT_N_S_soc_S_gpio_40080140) fn(DT_N_S_soc_S_gpio_40080160)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(DT_N_S_soc_S_gpio_40080000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080020, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080040, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080060, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080080, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800a0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800c0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_400800e0, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080100, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080120, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080140, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40080160, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_gpio_ioport(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10) fn(11)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_gpio_ioport(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__) fn(11, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pinctrl_pfs(fn) fn(DT_N_S_soc_S_pin_contrller_40080800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(DT_N_S_soc_S_pin_contrller_40080800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pinctrl_pfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pinctrl_pfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci(fn) fn(DT_N_S_soc_S_sci9_40118900) fn(DT_N_S_soc_S_sci8_40118800)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci(fn, ...) fn(DT_N_S_soc_S_sci9_40118900, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sci_uart(fn) fn(DT_N_S_soc_S_sci9_40118900_S_uart) fn(DT_N_S_soc_S_sci8_40118800_S_uart)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sci_uart(fn, ...) fn(DT_N_S_soc_S_sci9_40118900_S_uart, __VA_ARGS__) fn(DT_N_S_soc_S_sci8_40118800_S_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sci_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sci_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_iic(fn) fn(DT_N_S_soc_S_iic1_4009f100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_iic(fn, ...) fn(DT_N_S_soc_S_iic1_4009f100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_iic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_iic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_spi(fn) fn(DT_N_S_soc_S_spi_4011a100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_spi(fn, ...) fn(DT_N_S_soc_S_spi_4011a100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_adc(fn) fn(DT_N_S_soc_S_adc_40170000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_adc(fn, ...) fn(DT_N_S_soc_S_adc_40170000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_flash_hp_controller(fn) fn(DT_N_S_soc_S_flash_controller_407e0000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_flash_hp_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_flash_hp_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_nv_flash(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_nv_flash(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_0_S_partitions, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_407e0000_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_external_interrupt(fn) fn(DT_N_S_soc_S_external_interrupt_40006009) fn(DT_N_S_soc_S_external_interrupt_4000600a)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_external_interrupt(fn, ...) fn(DT_N_S_soc_S_external_interrupt_40006009, __VA_ARGS__) fn(DT_N_S_soc_S_external_interrupt_4000600a, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_external_interrupt(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_external_interrupt(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_pwm(fn) fn(DT_N_S_soc_S_pwm1_40169100) fn(DT_N_S_soc_S_pwm6_40169600)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_pwm(fn, ...) fn(DT_N_S_soc_S_pwm1_40169100, __VA_ARGS__) fn(DT_N_S_soc_S_pwm6_40169600, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_pwm(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_pwm(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_ethernet(fn) fn(DT_N_S_soc_S_ethernet_40114100)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_ethernet(fn, ...) fn(DT_N_S_soc_S_ethernet_40114100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_ethernet(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_ethernet(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_mdio(fn) fn(DT_N_S_soc_S_mdio)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_mdio(fn, ...) fn(DT_N_S_soc_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_ethernet_phy(fn) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0)
#define DT_FOREACH_OKAY_VARGS_ethernet_phy(fn, ...) fn(DT_N_S_soc_S_mdio_S_ethernet_phy_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_ethernet_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_ethernet_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_bt_hci_uart(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart)
#define DT_FOREACH_OKAY_VARGS_zephyr_bt_hci_uart(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_bt_hci_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_bt_hci_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_bt_hci_da1453x(fn) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32)
#define DT_FOREACH_OKAY_VARGS_renesas_bt_hci_da1453x(fn, ...) fn(DT_N_S_soc_S_sci8_40118800_S_uart_S_bt_hci_uart_S_esp32, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_bt_hci_da1453x(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_bt_hci_da1453x(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_usb(fn) fn(DT_N_S_soc_S_usbhs_40111000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_usb(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_usb(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_usb(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_udc(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_udc(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_udc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_udc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_cdc_acm_uart(fn) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0)
#define DT_FOREACH_OKAY_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_board_cdc_acm_uart, __VA_ARGS__) fn(DT_N_S_soc_S_usbhs_40111000_S_udc_S_cdc_acm_uart0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_cdc_acm_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_cdc_acm_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_pwm_clock(fn) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock)
#define DT_FOREACH_OKAY_VARGS_pwm_clock(fn, ...) fn(DT_N_S_soc_S_pwm6_40169600_S_pwmclock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_pwm_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_pwm_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_sce9_rng(fn) fn(DT_N_S_soc_S_trng)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_sce9_rng(fn, ...) fn(DT_N_S_soc_S_trng, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_sce9_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_sce9_rng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m33(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m33(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m33(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m33(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv8m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv8m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv8m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv8m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_external_clock(fn) fn(DT_N_S_clocks_S_clock_main_osc)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(DT_N_S_clocks_S_clock_main_osc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_external_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_external_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clock_hoco) fn(DT_N_S_clocks_S_clock_moco) fn(DT_N_S_clocks_S_clock_loco)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clock_hoco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_moco, __VA_ARGS__) fn(DT_N_S_clocks_S_clock_loco, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_subclk(fn) fn(DT_N_S_clocks_S_clock_subclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(DT_N_S_clocks_S_clock_subclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_subclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_subclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pll(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pll(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pll(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pll(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk_block(fn) fn(DT_N_S_clocks_S_pclkblock_40084000)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk_block(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk_block(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_pclk(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_iclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclka, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkb, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkc, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_pclkd, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk, __VA_ARGS__) fn(DT_N_S_clocks_S_pclkblock_40084000_S_fclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_pclk(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_pclk(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_cgc_busclk(fn) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(DT_N_S_clocks_S_pclkblock_40084000_S_bclk_S_bclkout, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_cgc_busclk(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_cgc_busclk(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_renesas_ra_usbphyc(fn) fn(DT_N_S_usbhs_phy)
#define DT_FOREACH_OKAY_VARGS_renesas_ra_usbphyc(fn, ...) fn(DT_N_S_usbhs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_renesas_ra_usbphyc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_renesas_ra_usbphyc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_regulator_fixed(fn) fn(DT_N_S_download_esp32)
#define DT_FOREACH_OKAY_VARGS_regulator_fixed(fn, ...) fn(DT_N_S_download_esp32, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_regulator_fixed(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_regulator_fixed(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_ethernet_phy_BUS_mdio 1
#define DT_COMPAT_zephyr_bt_hci_uart_BUS_uart 1
#define DT_COMPAT_renesas_bt_hci_da1453x_BUS_uart 1
#define DT_COMPAT_renesas_ra_udc_BUS_usb 1
#define DT_COMPAT_zephyr_cdc_acm_uart_BUS_usb 1
