Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 18 16:11:28 2021
| Host         : DESKTOP-NDOLUA7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Division_wrapper_control_sets_placed.rpt
| Design       : Division_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             737 |          218 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            6 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                        Enable Signal                                       |                                       Set/Reset Signal                                      | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                            | Division_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/Q[0]            |                1 |              1 |
|  clk_IBUF_BUFG | Division_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in |                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG | Division_i/floating_point_0/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in |                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                            | Division_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[1] |                2 |              6 |
|  clk_IBUF_BUFG |                                                                                            | Division_i/floating_point_0/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/state_op[5] |                3 |              6 |
| ~reset_IBUF    |                                                                                            |                                                                                             |                8 |             15 |
|  clk_IBUF_BUFG |                                                                                            |                                                                                             |              210 |            755 |
+----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+----------------+


