{"sha": "7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Nzk0NWIyNzZiMmMyNTc4Y2E3M2UxZmYyNjk4ZmVmOGY2Y2RlMGE0MQ==", "commit": {"author": {"name": "John David Anglin", "email": "dave.anglin@nrc-cnrc.gc.ca", "date": "2004-04-16T17:03:00Z"}, "committer": {"name": "John David Anglin", "email": "danglin@gcc.gnu.org", "date": "2004-04-16T17:03:00Z"}, "message": "pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of SAR register.\n\n\t* pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of\n\tSAR register.  Fix comment.\n\t(ADDITIONAL_REGISTER_NAMES): Correct register number of SAR register\n\t(%cr11).\n\nFrom-SVN: r80756", "tree": {"sha": "e51b23381a798bffdd3d2f54a80b6b3b288df07b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e51b23381a798bffdd3d2f54a80b6b3b288df07b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7945b276b2c2578ca73e1ff2698fef8f6cde0a41/comments", "author": null, "committer": null, "parents": [{"sha": "41067a2f4bd064e5cb1e7a2434a70d236cf93067", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/41067a2f4bd064e5cb1e7a2434a70d236cf93067", "html_url": "https://github.com/Rust-GCC/gccrs/commit/41067a2f4bd064e5cb1e7a2434a70d236cf93067"}], "stats": {"total": 15, "additions": 9, "deletions": 6}, "files": [{"sha": "c4e2a72da672d1973c4d95db76070dffa9f52adb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7945b276b2c2578ca73e1ff2698fef8f6cde0a41/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7945b276b2c2578ca73e1ff2698fef8f6cde0a41/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "patch": "@@ -1,5 +1,10 @@\n 2004-04-16  John David Anglin  <dave.anglin@nrc-cnrc.gc.ca>\n \n+\t* pa64-regs.h (DBX_REGISTER_NUMBER): Simplify and correct mapping of\n+\tSAR register.  Fix comment.\n+\t(ADDITIONAL_REGISTER_NAMES): Correct register number of SAR register\n+\t(%cr11).\n+\n \t* pa64-hpux.h (LIB_SPEC): Fix library specification used with GNU ld.\n \n 2004-04-16  Nick Clifton  <nickc@redhat.com>"}, {"sha": "d2f4ace79be4ef1f462054024028cc440a9ce213", "filename": "gcc/config/pa/pa64-regs.h", "status": "modified", "additions": 4, "deletions": 6, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/7945b276b2c2578ca73e1ff2698fef8f6cde0a41/gcc%2Fconfig%2Fpa%2Fpa64-regs.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/7945b276b2c2578ca73e1ff2698fef8f6cde0a41/gcc%2Fconfig%2Fpa%2Fpa64-regs.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa64-regs.h?ref=7945b276b2c2578ca73e1ff2698fef8f6cde0a41", "patch": "@@ -169,13 +169,11 @@ Boston, MA 02111-1307, USA.  */\n \n    Registers 0  - 31 remain unchanged.\n \n-   Registers 32 - 60 are mapped to 72, 74, 76 ...\n-\n-   Register 88 is mapped to 32.  */\n+   Registers 32 - 59 are mapped to 72, 74, 76 ...\n \n+   Register 60 is mapped to 32.  */\n #define DBX_REGISTER_NUMBER(REGNO) \\\n-  ((REGNO) <= 31 ? (REGNO) :\t\t\t\t\t\t\\\n-   ((REGNO) > 31 && (REGNO) <= 60 ? (REGNO - 32) * 2 + 72 : 32))\n+  ((REGNO) <= 31 ? (REGNO) : ((REGNO) < 60 ? (REGNO - 32) * 2 + 72 : 32))\n \n /* We must not use the DBX register numbers for the DWARF 2 CFA column\n    numbers because that maps to numbers beyond FIRST_PSEUDO_REGISTER.\n@@ -292,7 +290,7 @@ enum reg_class { NO_REGS, R1_REGS, GENERAL_REGS, FPUPPER_REGS, FP_REGS,\n  \"%fr28\", \"%fr29\",  \"%fr30\", \"%fr31\", \"SAR\"}\n \n #define ADDITIONAL_REGISTER_NAMES \\\n- {{\"%cr11\",88}}\n+ {{\"%cr11\",60}}\n \n #define FP_SAVED_REG_LAST 49\n #define FP_SAVED_REG_FIRST 40"}]}