###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.188.128)
#  Generated on:      Fri Oct  6 01:31:13 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin alu/\ALU_OUT_reg[8] /CK 
Endpoint:   alu/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.416
- Arrival Time                  1.639
= Slack Time                    7.777
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.777 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.496 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.376 | 
     | alu/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX1M | 1.124 | 0.040 |   1.639 |    9.416 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.777 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.777 | 
     | alu/\ALU_OUT_reg[8] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -7.777 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin alu/\ALU_OUT_reg[2] /CK 
Endpoint:   alu/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.416
- Arrival Time                  1.636
= Slack Time                    7.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.780 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |    8.499 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.379 | 
     | alu/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.124 | 0.037 |   1.636 |    9.416 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.780 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.780 | 
     | alu/\ALU_OUT_reg[2] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -7.780 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin alu/\ALU_OUT_reg[6] /CK 
Endpoint:   alu/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.783 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.502 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.382 | 
     | alu/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.783 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.783 | 
     | alu/\ALU_OUT_reg[6] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.783 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin alu/\ALU_OUT_reg[7] /CK 
Endpoint:   alu/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.783 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.502 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.382 | 
     | alu/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.783 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.783 | 
     | alu/\ALU_OUT_reg[7] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.783 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin alu/\ALU_OUT_reg[13] /CK 
Endpoint:   alu/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.783 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.502 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.382 | 
     | alu/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.783 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.783 | 
     | alu/\ALU_OUT_reg[13] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.783 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin alu/\ALU_OUT_reg[14] /CK 
Endpoint:   alu/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.784 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.502 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.383 | 
     | alu/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.784 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.784 | 
     | alu/\ALU_OUT_reg[14] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin alu/\ALU_OUT_reg[15] /CK 
Endpoint:   alu/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.784 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |    8.502 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.383 | 
     | alu/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.784 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.784 | 
     | alu/\ALU_OUT_reg[15] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin alu/\ALU_OUT_reg[11] /CK 
Endpoint:   alu/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.784 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.503 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.383 | 
     | alu/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.784 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.784 | 
     | alu/\ALU_OUT_reg[11] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin alu/\ALU_OUT_reg[12] /CK 
Endpoint:   alu/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.784 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.503 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.383 | 
     | alu/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.784 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.784 | 
     | alu/\ALU_OUT_reg[12] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin alu/\ALU_OUT_reg[10] /CK 
Endpoint:   alu/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.640
= Slack Time                    7.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.784 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.503 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.383 | 
     | alu/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.124 | 0.041 |   1.640 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0           | ECK ^       |           | 0.050 |       |   0.000 |   -7.784 | 
     | clkGate              | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.784 | 
     | alu/\ALU_OUT_reg[10] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.784 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin alu/\ALU_OUT_reg[9] /CK 
Endpoint:   alu/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.639
= Slack Time                    7.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.785 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.503 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.384 | 
     | alu/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.124 | 0.040 |   1.639 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.785 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.785 | 
     | alu/\ALU_OUT_reg[9] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.785 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin alu/\ALU_OUT_reg[1] /CK 
Endpoint:   alu/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.384
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.416
- Arrival Time                  1.631
= Slack Time                    7.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.785 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.503 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.384 | 
     | alu/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.124 | 0.032 |   1.631 |    9.416 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.785 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.785 | 
     | alu/\ALU_OUT_reg[1] | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -7.785 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin alu/\ALU_OUT_reg[5] /CK 
Endpoint:   alu/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.638
= Slack Time                    7.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.786 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.504 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.385 | 
     | alu/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.124 | 0.039 |   1.638 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.786 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.786 | 
     | alu/\ALU_OUT_reg[5] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.786 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin alu/\ALU_OUT_reg[4] /CK 
Endpoint:   alu/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.637
= Slack Time                    7.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.786 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.505 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.385 | 
     | alu/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.124 | 0.038 |   1.637 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.786 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.786 | 
     | alu/\ALU_OUT_reg[4] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.786 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin alu/\ALU_OUT_reg[3] /CK 
Endpoint:   alu/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.637
= Slack Time                    7.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.787 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.505 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.386 | 
     | alu/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.124 | 0.038 |   1.637 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |           |       |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |           | 0.050 |       |   0.000 |   -7.787 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.787 | 
     | alu/\ALU_OUT_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.787 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin alu/OUT_VALID_reg/CK 
Endpoint:   alu/OUT_VALID_reg/RN (^) checked with  leading edge of 'GATED_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.424
- Arrival Time                  1.635
= Slack Time                    7.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |           | 0.000 |       |   0.000 |    7.789 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.719 |    8.508 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |    9.388 | 
     | alu/OUT_VALID_reg      | RN ^       | SDFFRQX2M | 1.124 | 0.036 |   1.635 |    9.424 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     | clkGate/u0        | ECK ^       |           | 0.050 |       |   0.000 |   -7.789 | 
     | clkGate           | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -7.789 | 
     | alu/OUT_VALID_reg | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -7.789 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin alu/\ALU_OUT_reg[0] /CK 
Endpoint:   alu/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'GATED_
CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.745
- Arrival Time                  1.633
= Slack Time                    8.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_rst ^ |            | 0.000 |       |   0.000 |    8.112 | 
     | rst1mux/U1             | B ^ -> Y ^ | CLKMX2X6M  | 0.994 | 0.718 |   0.719 |    8.830 | 
     | FE_OFC0_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M  | 1.124 | 0.881 |   1.599 |    9.711 | 
     | alu/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 1.124 | 0.034 |   1.633 |    9.745 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                     |             |            |       |       |  Time   |   Time   | 
     |---------------------+-------------+------------+-------+-------+---------+----------| 
     | clkGate/u0          | ECK ^       |            | 0.050 |       |   0.000 |   -8.112 | 
     | clkGate             | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -8.112 | 
     | alu/\ALU_OUT_reg[0] | CK ^        | SDFFRHQX1M | 0.050 | 0.000 |   0.000 |   -8.112 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.320
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  0.235
= Slack Time                    9.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |    9.245 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.234 |   0.234 |    9.479 | 
     | u2/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.255 | 0.000 |   0.235 |    9.480 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | REF_CLK ^  |           | 0.050 |       |   0.000 |   -9.245 | 
     | refmux/U1       | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -9.245 | 
     | u2/SYNC_RST_reg | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |   -9.245 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.313
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.487
- Arrival Time                  0.235
= Slack Time                    9.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |    9.253 | 
     | rstmux/U1       | A ^ -> Y ^ | MX2X2M    | 0.255 | 0.234 |   0.234 |    9.487 | 
     | u2/internal_reg | RN ^       | SDFFRQX2M | 0.255 | 0.000 |   0.235 |    9.487 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | REF_CLK ^  |           | 0.050 |       |   0.000 |   -9.253 | 
     | refmux/U1       | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |   -9.253 | 
     | u2/internal_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -9.253 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin pulse_en/internal_reg/CK 
Endpoint:   pulse_en/internal_reg/SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.534
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.266
- Arrival Time                 20.124
= Slack Time                   79.142
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.118
     = Beginpoint Arrival Time           20.118
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |         |           |       |       |  Time   |   Time   | 
     |-----------------------+---------+-----------+-------+-------+---------+----------| 
     |                       | SI[0] v |           | 0.202 |       |  20.118 |   99.260 | 
     | pulse_en/internal_reg | SI v    | SDFFRQX2M | 0.202 | 0.006 |  20.124 |   99.266 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.142 | 
     | txmux/U1              | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -79.142 | 
     | pulse_en/internal_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -79.142 | 
     +-------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin fifo/fifo_rd/\bin_cnt_reg[2] /CK 
Endpoint:   fifo/fifo_rd/\bin_cnt_reg[2] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.278
- Arrival Time                 20.086
= Slack Time                   79.192
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.083
     = Beginpoint Arrival Time           20.083
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.140 |       |  20.083 |   99.275 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | SI v    | SDFFRQX2M | 0.140 | 0.003 |  20.086 |   99.278 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.192 | 
     | txmux/U1                     | B ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |  -79.192 | 
     | fifo/fifo_rd/\bin_cnt_reg[2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -79.192 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[3]                    (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.518
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.282
- Arrival Time                 20.073
= Slack Time                   79.209
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.071
     = Beginpoint Arrival Time           20.071
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[3] v |           | 0.123 |       |  20.071 |   99.280 | 
     | FSM/\address__reg[0] | SI v    | SDFFRQX2M | 0.123 | 0.002 |  20.073 |   99.282 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.209 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -79.209 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -79.209 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /SI (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.516
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.284
- Arrival Time                 20.062
= Slack Time                   79.222
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.061
     = Beginpoint Arrival Time           20.061
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.110 |       |  20.061 |   99.283 | 
     | RegFile/\mem_reg[9][0] | SI v    | SDFFRQX2M | 0.110 | 0.001 |  20.062 |   99.284 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.222 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -79.222 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -79.222 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\mem_reg[0][0] /CK 
Endpoint:   RegFile/\mem_reg[0][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.554
= Slack Time                   96.864
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.864 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.583 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.463 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.320 | 
     | RegFile/\mem_reg[0][0]         | RN ^       | SDFFRQX2M | 1.206 | 0.098 |   2.554 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.864 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.864 | 
     | RegFile/\mem_reg[0][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.864 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\mem_reg[15][7] /CK 
Endpoint:   RegFile/\mem_reg[15][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.554
= Slack Time                   96.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.865 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.583 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.464 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.321 | 
     | RegFile/\mem_reg[15][7]        | RN ^       | SDFFRQX2M | 1.205 | 0.098 |   2.554 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.865 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.865 | 
     | RegFile/\mem_reg[15][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\mem_reg[13][0] /CK 
Endpoint:   RegFile/\mem_reg[13][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.553
= Slack Time                   96.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.865 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.584 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.464 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.321 | 
     | RegFile/\mem_reg[13][0]        | RN ^       | SDFFRQX2M | 1.205 | 0.098 |   2.553 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.865 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.865 | 
     | RegFile/\mem_reg[13][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\mem_reg[12][7] /CK 
Endpoint:   RegFile/\mem_reg[12][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.553
= Slack Time                   96.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.865 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.584 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.464 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.321 | 
     | RegFile/\mem_reg[12][7]        | RN ^       | SDFFRQX2M | 1.205 | 0.098 |   2.553 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.865 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.865 | 
     | RegFile/\mem_reg[12][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.865 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\mem_reg[14][7] /CK 
Endpoint:   RegFile/\mem_reg[14][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.553
= Slack Time                   96.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.866 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.584 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.465 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.322 | 
     | RegFile/\mem_reg[14][7]        | RN ^       | SDFFRQX2M | 1.205 | 0.097 |   2.553 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.866 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.866 | 
     | RegFile/\mem_reg[14][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.866 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\mem_reg[14][6] /CK 
Endpoint:   RegFile/\mem_reg[14][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.551
= Slack Time                   96.867
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.867 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.586 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.466 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.323 | 
     | RegFile/\mem_reg[14][6]        | RN ^       | SDFFRQX2M | 1.204 | 0.096 |   2.551 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.867 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.867 | 
     | RegFile/\mem_reg[14][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.867 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\mem_reg[13][7] /CK 
Endpoint:   RegFile/\mem_reg[13][7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.551
= Slack Time                   96.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.868 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.586 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.467 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.324 | 
     | RegFile/\mem_reg[13][7]        | RN ^       | SDFFRQX2M | 1.204 | 0.095 |   2.551 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.868 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.868 | 
     | RegFile/\mem_reg[13][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\mem_reg[15][0] /CK 
Endpoint:   RegFile/\mem_reg[15][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.551
= Slack Time                   96.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.868 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.586 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.467 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.324 | 
     | RegFile/\mem_reg[15][0]        | RN ^       | SDFFRQX2M | 1.203 | 0.095 |   2.551 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.868 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.868 | 
     | RegFile/\mem_reg[15][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\mem_reg[15][1] /CK 
Endpoint:   RegFile/\mem_reg[15][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.551
= Slack Time                   96.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.868 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.587 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.467 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.324 | 
     | RegFile/\mem_reg[15][1]        | RN ^       | SDFFRQX2M | 1.203 | 0.095 |   2.551 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.868 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.868 | 
     | RegFile/\mem_reg[15][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\mem_reg[13][1] /CK 
Endpoint:   RegFile/\mem_reg[13][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.551
= Slack Time                   96.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.868 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.587 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.467 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.324 | 
     | RegFile/\mem_reg[13][1]        | RN ^       | SDFFRQX2M | 1.203 | 0.095 |   2.551 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.868 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.868 | 
     | RegFile/\mem_reg[13][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\mem_reg[14][1] /CK 
Endpoint:   RegFile/\mem_reg[14][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.550
= Slack Time                   96.868
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.868 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.587 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.467 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.324 | 
     | RegFile/\mem_reg[14][1]        | RN ^       | SDFFRQX2M | 1.203 | 0.095 |   2.550 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.868 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.868 | 
     | RegFile/\mem_reg[14][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.868 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\mem_reg[12][6] /CK 
Endpoint:   RegFile/\mem_reg[12][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.550
= Slack Time                   96.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.869 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.587 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.468 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.325 | 
     | RegFile/\mem_reg[12][6]        | RN ^       | SDFFRQX2M | 1.203 | 0.094 |   2.550 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.869 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.869 | 
     | RegFile/\mem_reg[12][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.869 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\mem_reg[15][6] /CK 
Endpoint:   RegFile/\mem_reg[15][6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.550
= Slack Time                   96.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.869 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.587 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.468 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.325 | 
     | RegFile/\mem_reg[15][6]        | RN ^       | SDFFRQX2M | 1.203 | 0.094 |   2.550 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.869 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.869 | 
     | RegFile/\mem_reg[15][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.869 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\mem_reg[12][5] /CK 
Endpoint:   RegFile/\mem_reg[12][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.550
= Slack Time                   96.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.869 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.588 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.468 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.325 | 
     | RegFile/\mem_reg[12][5]        | RN ^       | SDFFRQX2M | 1.203 | 0.094 |   2.550 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.869 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.869 | 
     | RegFile/\mem_reg[12][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.869 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\mem_reg[14][5] /CK 
Endpoint:   RegFile/\mem_reg[14][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.548
= Slack Time                   96.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.871 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.589 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.470 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.327 | 
     | RegFile/\mem_reg[14][5]        | RN ^       | SDFFRQX2M | 1.202 | 0.092 |   2.548 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.871 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.871 | 
     | RegFile/\mem_reg[14][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.871 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\mem_reg[14][4] /CK 
Endpoint:   RegFile/\mem_reg[14][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.547
= Slack Time                   96.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.872 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.591 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.471 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.328 | 
     | RegFile/\mem_reg[14][4]        | RN ^       | SDFFRQX2M | 1.201 | 0.091 |   2.547 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.872 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.872 | 
     | RegFile/\mem_reg[14][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.872 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\mem_reg[15][5] /CK 
Endpoint:   RegFile/\mem_reg[15][5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.547
= Slack Time                   96.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.872 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.591 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.471 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.328 | 
     | RegFile/\mem_reg[15][5]        | RN ^       | SDFFRQX2M | 1.201 | 0.091 |   2.547 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.872 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.872 | 
     | RegFile/\mem_reg[15][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.872 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\mem_reg[0][1] /CK 
Endpoint:   RegFile/\mem_reg[0][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.546
= Slack Time                   96.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.873 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.591 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.472 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.329 | 
     | RegFile/\mem_reg[0][1]         | RN ^       | SDFFRQX2M | 1.200 | 0.090 |   2.546 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.873 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.873 | 
     | RegFile/\mem_reg[0][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.873 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\mem_reg[8][3] /CK 
Endpoint:   RegFile/\mem_reg[8][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.546
= Slack Time                   96.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.873 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.472 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.329 | 
     | RegFile/\mem_reg[8][3]         | RN ^       | SDFFRQX2M | 1.200 | 0.090 |   2.546 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.873 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.873 | 
     | RegFile/\mem_reg[8][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.873 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.546
= Slack Time                   96.873
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.873 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.472 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.329 | 
     | RegFile/\mem_reg[9][4]         | RN ^       | SDFFRQX2M | 1.200 | 0.090 |   2.546 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.873 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.873 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.873 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\mem_reg[9][3] /CK 
Endpoint:   RegFile/\mem_reg[9][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.546
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.873 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.329 | 
     | RegFile/\mem_reg[9][3]         | RN ^       | SDFFRQX2M | 1.200 | 0.090 |   2.546 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[9][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\mem_reg[8][2] /CK 
Endpoint:   RegFile/\mem_reg[8][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[8][2]         | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[8][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\mem_reg[15][4] /CK 
Endpoint:   RegFile/\mem_reg[15][4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[15][4]        | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[15][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\mem_reg[9][2] /CK 
Endpoint:   RegFile/\mem_reg[9][2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[9][2]         | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[9][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\mem_reg[9][1] /CK 
Endpoint:   RegFile/\mem_reg[9][1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.592 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[9][1]         | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[9][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\mem_reg[9][0] /CK 
Endpoint:   RegFile/\mem_reg[9][0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.593 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[9][0]         | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[9][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\mem_reg[12][3] /CK 
Endpoint:   RegFile/\mem_reg[12][3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.419
- Arrival Time                  2.545
= Slack Time                   96.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.874 | 
     | rst1mux/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.994 | 0.718 |   0.718 |   97.593 | 
     | FE_OFC0_rst_from_sync1         | A ^ -> Y ^ | CLKBUFX8M | 1.124 | 0.881 |   1.599 |   98.473 | 
     | RegFile/FE_OFC1_rst_from_sync1 | A ^ -> Y ^ | CLKBUFX8M | 1.141 | 0.857 |   2.456 |   99.330 | 
     | RegFile/\mem_reg[12][3]        | RN ^       | SDFFRQX2M | 1.199 | 0.089 |   2.545 |   99.419 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.050 |       |   0.000 |  -96.874 | 
     | refmux/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -96.874 | 
     | RegFile/\mem_reg[12][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -96.874 | 
     +---------------------------------------------------------------------------------------+ 

