// generated by newgenasym  Tue Sep 30 11:14:51 2014


module asyncdelays (clk, \ddgt* , delay_val, dgth, dgtl, gtrigh, gtrigl, le_dgt);
    input clk;
    output \ddgt* ;
    input delay_val;
    output dgth;
    output dgtl;
    input gtrigh;
    input gtrigl;
    input le_dgt;


    initial
        begin
        end

endmodule
