#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 11 18:50:26 2024
# Process ID: 4924
# Current directory: C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/impl_1
# Command line: vivado.exe -log guitar_effects_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source guitar_effects_design_wrapper.tcl -notrace
# Log file: C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/impl_1/guitar_effects_design_wrapper.vdi
# Journal file: C:/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.runs/impl_1\vivado.jou
# Running On: WFXB07B250A366D, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16881 MB
#-----------------------------------------------------------
source guitar_effects_design_wrapper.tcl -notrace
Command: open_checkpoint guitar_effects_design_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1617.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.754 ; gain = 31.516
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2065.754 ; gain = 31.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2065.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2066.770 ; gain = 448.953
INFO: [Memdata 28-167] Found XPM memory block guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <guitar_effects_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <guitar_effects_design_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force guitar_effects_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__12 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__16 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__8 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__8/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__6 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__6 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__2 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__0 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__2 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__4 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__5 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__7 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__8 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__9 input guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__10 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__11 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__15 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__19 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__2 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__6 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__3 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__4 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__7 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6 output guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout output guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout output guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout output guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__2 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__3 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/dout_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__10 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__11 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__15 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__19 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__2 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__6 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_170s_53ns_170_2_1_U1/tmp_product__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_35ns_25ns_60_1_1_U9/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__3 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_42ns_33ns_75_1_1_U8/dout__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_44s_93_1_1_U7/dout__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__7 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U3/dout__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U4/dout__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_49ns_49ns_98_1_1_U5/dout__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_56ns_52s_108_2_1_U6/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__2 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/dout_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/grp_sin_or_cos_double_s_fu_774/mul_64s_63ns_126_2_1_U10/tmp_product__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_16s_48_1_1_U51/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U42/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout__0 multiplier stage guitar_effects_design_i/guitar_effects_0/inst/mul_32s_8s_40_1_1_U44/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dadd_64ns_64ns_64_5_full_dsp_1_U38/guitar_effects_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/dmul_64ns_64ns_64_5_max_dsp_1_U39/guitar_effects_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: guitar_effects_design_i/guitar_effects_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U34/guitar_effects_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (guitar_effects_design_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: guitar_effects_design_i/guitar_effects_0/inst/fadd_32ns_32ns_32_4_full_dsp_1_U33/guitar_effects_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 216 Warnings, 26 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./guitar_effects_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 216 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2699.313 ; gain = 614.703
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 18:51:27 2024...
