# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/Alok/sample_generator_v1_0/085ecca4/hdl/sample_generator_v1_0_M_AXIS.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/Alok/sample_generator_v1_0/085ecca4/hdl/sample_generator_v1_0.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../project_2.srcs/sim_1/new/sample_generator_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
