Analysis & Synthesis report for vectadd
Fri Nov 25 15:26:07 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vectoradd_accelerator|ACC_Control:ctrl0|state
 11. State Machine - |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated
 19. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated
 20. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated
 22. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated
 27. Source assignments for vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 28. Source assignments for vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 29. Source assignments for vectadd:u0|altera_reset_controller:rst_controller
 30. Source assignments for vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for vectadd:u0|vectadd_cmd_xbar_demux:cmd_xbar_demux
 33. Source assignments for vectadd:u0|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001
 34. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux
 35. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_001
 36. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_002
 37. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003
 38. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_004
 39. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_005
 40. Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_006
 41. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a
 42. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b
 44. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 46. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram
 47. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 48. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 52. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy
 53. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0
 54. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo
 56. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo
 57. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 59. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 60. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 61. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 62. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 63. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator
 64. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator
 65. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator
 66. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent
 67. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent
 68. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 69. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent
 72. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent
 75. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 78. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent
 81. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent
 84. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent
 87. Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router_001|vectadd_id_router_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router_002|vectadd_id_router_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_004|vectadd_id_router_003_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_005|vectadd_id_router_003_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_006|vectadd_id_router_003_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller
 99. Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
100. Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller_001
101. Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
103. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
104. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: ACC_Control:ctrl0|counter:curLength
113. Parameter Settings for User Entity Instance: register:vectorLength
114. Parameter Settings for User Entity Instance: register:Addr_A
115. Parameter Settings for User Entity Instance: register:Addr_B
116. Parameter Settings for User Entity Instance: register:Addr_S
117. Parameter Settings for User Entity Instance: register:A
118. Parameter Settings for User Entity Instance: register:B
119. Parameter Settings for User Entity Instance: register:S
120. Parameter Settings for User Entity Instance: mux4:addrmux
121. altsyncram Parameter Settings by Entity Instance
122. scfifo Parameter Settings by Entity Instance
123. Port Connectivity Checks: "mux4:addrmux"
124. Port Connectivity Checks: "ACC_Control:ctrl0|counter:curLength"
125. Port Connectivity Checks: "ACC_Control:ctrl0"
126. Port Connectivity Checks: "vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
127. Port Connectivity Checks: "vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
128. Port Connectivity Checks: "vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "vectadd:u0|altera_reset_controller:rst_controller_001"
130. Port Connectivity Checks: "vectadd:u0|altera_reset_controller:rst_controller"
131. Port Connectivity Checks: "vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode"
132. Port Connectivity Checks: "vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode"
133. Port Connectivity Checks: "vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode"
134. Port Connectivity Checks: "vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode"
135. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent"
137. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
138. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent"
139. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
140. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent"
141. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
142. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
143. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
144. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent"
145. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
146. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
147. Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
148. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
149. Port Connectivity Checks: "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
150. Port Connectivity Checks: "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
151. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator"
152. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator"
153. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator"
154. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
155. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
156. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
157. Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
158. Port Connectivity Checks: "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
159. Port Connectivity Checks: "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
160. Port Connectivity Checks: "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic"
161. Port Connectivity Checks: "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0"
162. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy"
163. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
164. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
165. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib"
166. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
167. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
168. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace"
169. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk"
170. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk"
171. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug"
172. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci"
173. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench"
174. Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0"
175. Port Connectivity Checks: "vectadd:u0"
176. Port Connectivity Checks: "HexDriver:Hex3"
177. Elapsed Time Per Partition
178. Analysis & Synthesis Messages
179. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 25 15:26:07 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; vectadd                                          ;
; Top-level Entity Name              ; vectoradd_accelerator                            ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 2,187                                            ;
;     Total combinational functions  ; 1,870                                            ;
;     Dedicated logic registers      ; 1,170                                            ;
; Total registers                    ; 1170                                             ;
; Total pins                         ; 32                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 411,264                                          ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                     ; Setting               ; Default Value      ;
+----------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                     ; EP2C35F672C6          ;                    ;
; Top-level entity name                                                      ; vectoradd_accelerator ; vectadd            ;
; Family name                                                                ; Cyclone II            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                    ; On                 ;
; Enable compact report table                                                ; Off                   ; Off                ;
; Restructure Multiplexers                                                   ; Auto                  ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                   ; Off                ;
; Preserve fewer node names                                                  ; On                    ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                   ; Off                ;
; Verilog Version                                                            ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                  ; Auto               ;
; Safe State Machine                                                         ; Off                   ; Off                ;
; Extract Verilog State Machines                                             ; On                    ; On                 ;
; Extract VHDL State Machines                                                ; On                    ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                    ; On                 ;
; Parallel Synthesis                                                         ; On                    ; On                 ;
; DSP Block Balancing                                                        ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                         ; On                    ; On                 ;
; Power-Up Don't Care                                                        ; On                    ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                   ; Off                ;
; Remove Duplicate Registers                                                 ; On                    ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                        ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                   ; Off                ;
; Optimization Technique                                                     ; Balanced              ; Balanced           ;
; Carry Chain Length                                                         ; 70                    ; 70                 ;
; Auto Carry Chains                                                          ; On                    ; On                 ;
; Auto Open-Drain Pins                                                       ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                   ; Off                ;
; Auto ROM Replacement                                                       ; On                    ; On                 ;
; Auto RAM Replacement                                                       ; On                    ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                    ; On                 ;
; Strict RAM Replacement                                                     ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                          ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                   ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                      ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                   ; Off                ;
; Report Parameter Settings                                                  ; On                    ; On                 ;
; Report Source Assignments                                                  ; On                    ; On                 ;
; Report Connectivity Checks                                                 ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                   ; Off                ;
; Synchronization Register Chain Length                                      ; 2                     ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation    ; Normal compilation ;
; HDL message level                                                          ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                   ; 100                ;
; Clock MUX Protection                                                       ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                   ; Off                ;
; Block Design Naming                                                        ; Auto                  ; Auto               ;
; SDC constraint protection                                                  ; Off                   ; Off                ;
; Synthesis Effort                                                           ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                    ; On                 ;
; Synthesis Seed                                                             ; 1                     ; 1                  ;
+----------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; HexDriver.sv                                                                  ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/HexDriver.sv                                                                  ;         ;
; mux4.sv                                                                       ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/mux4.sv                                                                       ;         ;
; vectadd/synthesis/vectadd.v                                                   ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v                                                   ; vectadd ;
; vectadd/synthesis/submodules/vectadd_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_irq_mapper.sv                            ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_arbitrator.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv                      ; vectadd ;
; vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv                      ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv                      ; vectadd ;
; vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv                          ; vectadd ;
; vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv                    ; vectadd ;
; vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv                        ; vectadd ;
; vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv                          ; vectadd ;
; vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv                    ; vectadd ;
; vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv                        ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv                        ; vectadd ;
; vectadd/synthesis/submodules/altera_reset_controller.v                        ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v                        ; vectadd ;
; vectadd/synthesis/submodules/altera_reset_synchronizer.v                      ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v                      ; vectadd ;
; vectadd/synthesis/submodules/vectadd_id_router_003.sv                         ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv                         ; vectadd ;
; vectadd/synthesis/submodules/vectadd_id_router.sv                             ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv                             ; vectadd ;
; vectadd/synthesis/submodules/vectadd_addr_router_001.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv                       ; vectadd ;
; vectadd/synthesis/submodules/vectadd_addr_router.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv                           ; vectadd ;
; vectadd/synthesis/submodules/altera_avalon_sc_fifo.v                          ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_avalon_sc_fifo.v                          ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_slave_agent.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_agent.sv                     ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv              ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv              ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_master_agent.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_agent.sv                    ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_slave_translator.sv                ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_translator.sv                ; vectadd ;
; vectadd/synthesis/submodules/altera_merlin_master_translator.sv               ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_translator.sv               ; vectadd ;
; vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v                           ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v                           ; vectadd ;
; vectadd/synthesis/submodules/vectadd_to_sw_sig.v                              ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_sw_sig.v                              ; vectadd ;
; vectadd/synthesis/submodules/vectadd_to_hw_sig.v                              ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_sig.v                              ; vectadd ;
; vectadd/synthesis/submodules/vectadd_to_hw_data.v                             ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_data.v                             ; vectadd ;
; vectadd/synthesis/submodules/vectadd_jtag_uart_0.v                            ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v                            ; vectadd ;
; vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v                       ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v                       ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v                           ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v                           ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v  ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v     ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v            ; vectadd ;
; vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v                ; yes             ; User Verilog HDL File        ; E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v                ; vectadd ;
; register.sv                                                                   ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/register.sv                                                                   ;         ;
; vectoradd_accelerator.sv                                                      ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv                                                      ;         ;
; io_control.sv                                                                 ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/io_control.sv                                                                 ;         ;
; counter.sv                                                                    ; yes             ; User SystemVerilog HDL File  ; E:/UIUC/Senior/Resrarch/vectadd/counter.sv                                                                    ;         ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; aglobal130.inc                                                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                              ;         ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_brg1.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_brg1.tdf                                                        ;         ;
; db/altsyncram_crg1.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_crg1.tdf                                                        ;         ;
; altera_std_synchronizer.v                                                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                   ;         ;
; db/altsyncram_f881.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_f881.tdf                                                        ;         ;
; sld_virtual_jtag_basic.v                                                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                    ;         ;
; db/altsyncram_5e32.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf                                                        ;         ;
; db/decode_4oa.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/decode_4oa.tdf                                                             ;         ;
; db/mux_1kb.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/mux_1kb.tdf                                                                ;         ;
; scfifo.tdf                                                                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                  ;         ;
; a_regfifo.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                               ;         ;
; a_dpfifo.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                ;         ;
; a_i2fifo.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                ;         ;
; a_fffifo.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                ;         ;
; a_f2fifo.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                ;         ;
; db/scfifo_1n21.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/scfifo_1n21.tdf                                                            ;         ;
; db/a_dpfifo_8t21.tdf                                                          ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf                                                          ;         ;
; db/a_fefifo_7cf.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/a_fefifo_7cf.tdf                                                           ;         ;
; db/cntr_rj7.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/cntr_rj7.tdf                                                               ;         ;
; db/dpram_5h21.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/dpram_5h21.tdf                                                             ;         ;
; db/altsyncram_9tl1.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_9tl1.tdf                                                        ;         ;
; db/cntr_fjb.tdf                                                               ; yes             ; Auto-Generated Megafunction  ; E:/UIUC/Senior/Resrarch/vectadd/db/cntr_fjb.tdf                                                               ;         ;
; alt_jtag_atlantic.v                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                         ;         ;
; sld_hub.vhd                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                 ;         ;
; sld_jtag_hub.vhd                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                            ;         ;
; sld_rom_sr.vhd                                                                ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                              ;         ;
+-------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,187  ;
;                                             ;        ;
; Total combinational functions               ; 1870   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 888    ;
;     -- 3 input functions                    ; 658    ;
;     -- <=2 input functions                  ; 324    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1658   ;
;     -- arithmetic mode                      ; 212    ;
;                                             ;        ;
; Total registers                             ; 1170   ;
;     -- Dedicated logic registers            ; 1170   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 32     ;
; Total memory bits                           ; 411264 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 1227   ;
; Total fan-out                               ; 14941  ;
; Average fan-out                             ; 4.50   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vectoradd_accelerator                                                                                           ; 1870 (1)          ; 1170 (0)     ; 411264      ; 0            ; 0       ; 0         ; 32   ; 0            ; |vectoradd_accelerator                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ACC_Control:ctrl0|                                                                                           ; 75 (58)           ; 33 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|ACC_Control:ctrl0                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |counter:curLength|                                                                                        ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|ACC_Control:ctrl0|counter:curLength                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |HexDriver:Hex0|                                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|HexDriver:Hex0                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |HexDriver:Hex1|                                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|HexDriver:Hex1                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |HexDriver:Hex2|                                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|HexDriver:Hex2                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |mux4:addrmux|                                                                                                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|mux4:addrmux                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |register:Addr_A|                                                                                             ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:Addr_A                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |register:Addr_B|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:Addr_B                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |register:A|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:A                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |register:B|                                                                                                  ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:B                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |register:S|                                                                                                  ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:S                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |register:vectorLength|                                                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|register:vectorLength                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                            ; 162 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                             ; 161 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                               ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                             ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                               ; work         ;
;    |vectadd:u0|                                                                                                  ; 1558 (0)          ; 898 (0)      ; 411264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0                                                                                                                                                                                                                                                                                                                                                            ; vectadd      ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; vectadd      ;
;       |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                    ; vectadd      ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                               ; vectadd      ;
;       |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                        ; vectadd      ;
;       |altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; vectadd      ;
;       |altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; vectadd      ;
;       |altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; vectadd      ;
;       |altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                             ; vectadd      ;
;       |altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                      ; vectadd      ;
;       |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                      ; 14 (14)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                        ; vectadd      ;
;       |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                               ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                 ; vectadd      ;
;       |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                         ; vectadd      ;
;       |altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                    ; vectadd      ;
;       |altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                             ; vectadd      ;
;       |altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                           ; vectadd      ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                  ; 10 (10)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                    ; vectadd      ;
;       |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                 ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                   ; vectadd      ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                              ; vectadd      ;
;       |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                     ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                       ; vectadd      ;
;       |altera_merlin_slave_translator:to_hw_data_s1_translator|                                                  ; 7 (7)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator                                                                                                                                                                                                                                                                                                    ; vectadd      ;
;       |altera_merlin_slave_translator:to_hw_sig_s1_translator|                                                   ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator                                                                                                                                                                                                                                                                                                     ; vectadd      ;
;       |altera_merlin_slave_translator:to_sw_sig_s1_translator|                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator                                                                                                                                                                                                                                                                                                     ; vectadd      ;
;       |altera_reset_controller:rst_controller_001|                                                               ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                 ; vectadd      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                      ; vectadd      ;
;       |altera_reset_controller:rst_controller|                                                                   ; 1 (1)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                     ; vectadd      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                          ; vectadd      ;
;       |vectadd_addr_router:addr_router|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router:addr_router                                                                                                                                                                                                                                                                                                                            ; vectadd      ;
;       |vectadd_addr_router_001:addr_router_001|                                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                    ; vectadd      ;
;       |vectadd_cmd_xbar_demux:cmd_xbar_demux|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                      ; vectadd      ;
;       |vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                              ; vectadd      ;
;       |vectadd_cmd_xbar_mux:cmd_xbar_mux_001|                                                                    ; 60 (55)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                      ; vectadd      ;
;          |altera_merlin_arbitrator:arb|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; vectadd      ;
;       |vectadd_cmd_xbar_mux:cmd_xbar_mux_002|                                                                    ; 14 (9)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                                      ; vectadd      ;
;          |altera_merlin_arbitrator:arb|                                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; vectadd      ;
;       |vectadd_cmd_xbar_mux:cmd_xbar_mux|                                                                        ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                          ; vectadd      ;
;          |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; vectadd      ;
;       |vectadd_jtag_uart_0:jtag_uart_0|                                                                          ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                            ; vectadd      ;
;          |alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|                                               ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                    ; work         ;
;          |vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                              ; vectadd      ;
;             |scfifo:rfifo|                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;          |vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                              ; vectadd      ;
;             |scfifo:wfifo|                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;       |vectadd_nios2_qsys_0:nios2_qsys_0|                                                                        ; 956 (666)         ; 575 (305)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                          ; vectadd      ;
;          |vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|                                     ; 290 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                        ; vectadd      ;
;             |vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                      ; vectadd      ;
;                |sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy|                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy                                                                                    ; work         ;
;                |vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; vectadd      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck                                                            ; vectadd      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                        ; vectadd      ;
;             |vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break                                                                                                                                                                          ; vectadd      ;
;             |vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|                      ; 10 (9)            ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                          ; vectadd      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; work         ;
;             |vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|                            ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                ; vectadd      ;
;                |vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram                                                                                                   ; vectadd      ;
;                   |altsyncram:the_altsyncram|                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_f881:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated                                          ; work         ;
;          |vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                         ; vectadd      ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_brg1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated                                                                                                                                                                                ; work         ;
;          |vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                         ; vectadd      ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_crg1:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated                                                                                                                                                                                ; work         ;
;          |vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench|                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench                                                                                                                                                                                                                                                      ; vectadd      ;
;       |vectadd_onchip_memory2_0:onchip_memory2_0|                                                                ; 73 (0)            ; 2 (0)        ; 400000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                  ; vectadd      ;
;          |altsyncram:the_altsyncram|                                                                             ; 73 (0)            ; 2 (0)        ; 400000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_5e32:auto_generated|                                                                     ; 73 (0)            ; 2 (2)        ; 400000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;                |decode_4oa:decode2|                                                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|decode_4oa:decode2                                                                                                                                                                                                                                      ; work         ;
;                |decode_4oa:decode_a|                                                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|decode_4oa:decode_a                                                                                                                                                                                                                                     ; work         ;
;                |mux_1kb:mux4|                                                                                    ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|mux_1kb:mux4                                                                                                                                                                                                                                            ; work         ;
;       |vectadd_rsp_xbar_demux:rsp_xbar_demux_001|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                  ; vectadd      ;
;       |vectadd_rsp_xbar_demux:rsp_xbar_demux|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                      ; vectadd      ;
;       |vectadd_rsp_xbar_mux:rsp_xbar_mux|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                          ; vectadd      ;
;       |vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                  ; vectadd      ;
;       |vectadd_to_hw_data:to_hw_data|                                                                            ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_to_hw_data:to_hw_data                                                                                                                                                                                                                                                                                                                              ; vectadd      ;
;       |vectadd_to_hw_sig:to_hw_sig|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_to_hw_sig:to_hw_sig                                                                                                                                                                                                                                                                                                                                ; vectadd      ;
;       |vectadd_to_sw_sig:to_sw_sig|                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |vectoradd_accelerator|vectadd:u0|vectadd_to_sw_sig:to_sw_sig                                                                                                                                                                                                                                                                                                                                ; vectadd      ;
+------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                             ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                             ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; vectadd_nios2_qsys_0_ociram_default_contents.mif ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; vectadd_nios2_qsys_0_rf_ram_a.mif                ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; vectadd_nios2_qsys_0_rf_ram_b.mif                ;
; vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; True Dual Port   ; 12500        ; 32           ; 12500        ; 32           ; 400000 ; vectadd_onchip_memory2_0.hex                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type ; Entity Instance                                                                                                                                                                    ; IP Include File                      ;
+--------+---------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+
; Altera ; Qsys                            ; 13.0sp1     ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0                                                                                                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router:addr_router                                                                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router_001:addr_router_001                                                                                                          ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_demux:cmd_xbar_demux                                                                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux                                                                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                               ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                               ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router                                                                                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router_001                                                                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router_001|vectadd_id_router_default_decode:the_default_decode                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router_002                                                                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router:id_router_002|vectadd_id_router_default_decode:the_default_decode                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_003                                                                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_004                                                                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_004|vectadd_id_router_003_default_decode:the_default_decode                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_005                                                                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_005|vectadd_id_router_003_default_decode:the_default_decode                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_006                                                                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_id_router_003:id_router_006|vectadd_id_router_003_default_decode:the_default_decode                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_irq_mapper               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_irq_mapper:irq_mapper                                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0                                                                                                                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                          ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0                                                                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent                                                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                       ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                         ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                               ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1.99.2 ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0                                                                                                        ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent                                                          ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                     ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux                                                                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                        ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                        ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_004                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_005                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_006                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux                                                                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                        ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller                                                                                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller_001                                                                                                       ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_sysid_qsys_0:sysid_qsys_0                                                                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                             ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent                                                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor     ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                              ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_to_hw_data:to_hw_data                                                                                                                    ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator                                                                                          ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent                                                                ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_to_hw_sig:to_hw_sig                                                                                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator                                                                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent                                                                 ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                            ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|vectadd_to_sw_sig:to_sw_sig                                                                                                                      ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator                                                                                           ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent                                                                 ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; vectadd/synthesis/../../vectadd.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A          ; |vectoradd_accelerator|vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                            ; vectadd/synthesis/../../vectadd.qsys ;
+--------+---------------------------------+-------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vectoradd_accelerator|ACC_Control:ctrl0|state                                                                                                                                                                                                                                                       ;
+-------------------+-----------------+---------------+-------------+-----------+---------------+--------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+-------------+------------+----------------+
; Name              ; state.SEND_DONE ; state.WRITE_S ; state.ADDER ; state.STB ; state.STA_RDB ; state.READ_A ; state.ACK_ADDR_S ; state.READ_ADDR_S ; state.ACK_ADDR_B ; state.READ_ADDR_B ; state.ACK_ADDR_A ; state.READ_ADDR_A ; state.ACK_LENGTH ; state.READ_LENGTH ; state.RESET ; state.IDLE ; state.ACK_DONE ;
+-------------------+-----------------+---------------+-------------+-----------+---------------+--------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+-------------+------------+----------------+
; state.IDLE        ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 0          ; 0              ;
; state.RESET       ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1           ; 1          ; 0              ;
; state.READ_LENGTH ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0           ; 1          ; 0              ;
; state.ACK_LENGTH  ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0           ; 1          ; 0              ;
; state.READ_ADDR_A ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.ACK_ADDR_A  ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.READ_ADDR_B ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.ACK_ADDR_B  ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.READ_ADDR_S ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.ACK_ADDR_S  ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.READ_A      ; 0               ; 0             ; 0           ; 0         ; 0             ; 1            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.STA_RDB     ; 0               ; 0             ; 0           ; 0         ; 1             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.STB         ; 0               ; 0             ; 0           ; 1         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.ADDER       ; 0               ; 0             ; 1           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.WRITE_S     ; 0               ; 1             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.SEND_DONE   ; 1               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 0              ;
; state.ACK_DONE    ; 0               ; 0             ; 0           ; 0         ; 0             ; 0            ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0           ; 1          ; 1              ;
+-------------------+-----------------+---------------+-------------+-----------+---------------+--------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+-------------------+-------------+------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1..3,5,7,8,11,14,19,22..26,29,31]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[2..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|address_reg_b[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; register:Addr_S|data[0..13]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                               ; Merged with vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                     ;
; vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                     ; Merged with vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                            ; Merged with vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                        ;
; vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ;
; vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                            ; Merged with vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ;
; vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ;
; vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                         ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                         ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                        ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                        ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                        ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ;
; vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,4,6,9,10,12,13,15..18,20,21,27,28]                                                                                                                                                                                  ; Merged with vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                   ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                            ; Merged with vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                           ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                            ; Merged with vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                          ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                           ; Merged with vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                          ; Merged with vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                          ;
; vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ; Merged with vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Merged with vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ;
; vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ; Merged with vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                    ; Merged with vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ;
; vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ; Merged with vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                         ; Merged with vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ;
; vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                          ; Merged with vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                         ; Merged with vectadd:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                      ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; register:Addr_B|data[0,1]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~2                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~3                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~4                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~5                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~7                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~8                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~9                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~10                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~11                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~12                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~13                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~14                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~15                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~16                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~17                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~18                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~19                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~20                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~21                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~22                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~23                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~24                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~25                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~26                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~27                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~28                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~29                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~30                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~31                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~32                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; ACC_Control:ctrl0|state~33                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                            ;
; register:Addr_A|data[8..13]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; register:Addr_B|data[8..13]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 481                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                         ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                              ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                         ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                        ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                           ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ; vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                          ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[23]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[22]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[21]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[20]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[19]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[18]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[17]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[16]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[15]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[14]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[13]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[12]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[11]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[10]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[9]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[8]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[7]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[6]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[5]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[4]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[3]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[2]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[31]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                               ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[30]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[29]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[28]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[27]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[26]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[25]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_to_sw_sig:to_sw_sig|readdata[24]                                                                                                                                                                                                                                                                 ; Stuck at GND              ; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                        ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                       ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                  ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                           ; Stuck at GND              ; vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1170  ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 167   ;
; Number of registers using Asynchronous Clear ; 669   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 591   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                             ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ; 94      ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                   ; 11      ;
; vectadd:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                  ; 488     ;
; vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; 1       ;
; vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                 ; 17      ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                         ; 2       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                           ; 7       ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                     ; 5       ;
; vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|waitrequest_reset_override                                                                                                                  ; 7       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                   ; 8       ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                              ; 2       ;
; vectadd:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                         ; 2       ;
; vectadd:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                              ; 39      ;
; vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; 1       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                             ; 2       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                             ; 2       ;
; vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                 ; 2       ;
; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                       ; 3       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                      ; 1       ;
; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                      ; 1       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                      ; 1       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; 1       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; 1       ;
; vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                  ; 3       ;
; Total number of inverted registers = 28                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_src2[0]                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_src1[30]                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|readdata[2]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[6]                                                                                                                                                                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|D_iw[10]                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |vectoradd_accelerator|ACC_Control:ctrl0|counter:curLength|data[8]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                                                                                                                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_src2[18]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|d_writedata[26]                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32] ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                                                                                                                                              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[30]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vectoradd_accelerator|vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|E_logic_result[29]                                                                                                                                                                                                                                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[23]                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vectoradd_accelerator|vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[0]                                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |vectoradd_accelerator|vectadd:u0|vectadd_addr_router_001:addr_router_001|src_channel[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |vectoradd_accelerator|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for vectadd:u0|altera_reset_controller:rst_controller  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                  ;
+-----------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                  ;
+-----------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------+
; Assignment      ; Value ; From ; To                                         ;
+-----------------+-------+------+--------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                      ;
+-----------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_006 ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                  ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; vectadd_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                        ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                                 ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                                ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                            ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                     ;
; INIT_FILE                          ; vectadd_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_brg1                   ; Untyped                                                                                                                     ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                  ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; vectadd_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                ;
+----------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                        ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                         ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                              ;
; WIDTHAD_A                          ; 5                                 ; Signed Integer                                                                                                              ;
; NUMWORDS_A                         ; 32                                ; Signed Integer                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                              ;
; WIDTHAD_B                          ; 5                                 ; Signed Integer                                                                                                              ;
; NUMWORDS_B                         ; 32                                ; Signed Integer                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                            ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                            ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                     ;
; INIT_FILE                          ; vectadd_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Signed Integer                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_crg1                   ; Untyped                                                                                                                     ;
+------------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram ;
+----------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                            ; Type                                                                                                                                                                                                                                         ;
+----------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; vectadd_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                       ;
+----------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                                                                                                                                                                                                                               ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                                      ; Untyped                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                                               ; Signed Integer                                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 8                                                ; Signed Integer                                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 256                                              ; Signed Integer                                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                                                ; Untyped                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                                                ; Signed Integer                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; vectadd_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Signed Integer                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_f881                                  ; Untyped                                                                                                                                                                                                                                            ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; vectadd_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT              ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 14                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 12500                        ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_B                          ; 14                           ; Signed Integer                                          ;
; NUMWORDS_B                         ; 12500                        ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 4                            ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; vectadd_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 12500                        ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5e32              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                               ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                      ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router_001|vectadd_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router:id_router_002|vectadd_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_004|vectadd_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_005|vectadd_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_id_router_003:id_router_006|vectadd_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                      ;
+-------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                    ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                            ;
+-------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+---------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                          ;
+-------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                        ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                ;
+-------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                          ;
; SCHEME         ; round-robin ; String                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                              ;
; SCHEME         ; round-robin ; String                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                              ;
; SCHEME         ; round-robin ; String                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                               ;
; SCHEME         ; no-arb ; String                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ACC_Control:ctrl0|counter:curLength ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; width          ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:vectorLength ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Addr_A ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 14    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Addr_B ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 14    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Addr_S ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 14    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:A ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:B ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:S ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; width          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:addrmux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 8     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 12500                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 12500                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux4:addrmux"                                                                                                                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (8 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (8 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c       ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (8 bits) it drives.  The 6 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d       ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d[7..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; f       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (14 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACC_Control:ctrl0|counter:curLength"                                                                                                                                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACC_Control:ctrl0"                                                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrmux_sel       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; cur_length[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+--------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                          ;
+------------+--------+----------+--------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+------------+--------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_reset_controller:rst_controller" ;
+------------+-------+----------+-----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                       ;
+------------+-------+----------+-----------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                  ;
+------------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode"           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_sw_sig_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_hw_sig_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                   ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:to_hw_data_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                     ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                 ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_sw_sig_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                         ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_hw_sig_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                   ;
+--------------------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                         ;
+--------------------------+--------+----------+-------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                    ;
+--------------------------+--------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                          ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                          ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                       ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                               ;
+--------------------------+--------+----------+-------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                          ;
+--------------------------+--------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                          ;
+--------------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                     ;
+--------------------------+--------+----------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                      ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                       ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                       ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                       ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                       ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                       ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                             ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                       ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                       ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                       ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                       ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                       ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                       ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                             ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                       ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                       ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                             ;
+--------------------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                 ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                            ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+---------------------------------------+
; Port         ; Type   ; Severity ; Details                               ;
+--------------+--------+----------+---------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                ;
+--------------+--------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "vectadd:u0"                           ;
+--------------------------------+-------+----------+--------------+
; Port                           ; Type  ; Severity ; Details      ;
+--------------------------------+-------+----------+--------------+
; onchip_memory2_0_s2_clken      ; Input ; Info     ; Stuck at VCC ;
; onchip_memory2_0_s2_byteenable ; Input ; Info     ; Stuck at VCC ;
+--------------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:Hex3"                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In0       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; In0[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Nov 25 15:25:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vectadd -c vectadd
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/vectadd.v
    Info (12023): Found entity 1: vectadd
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_irq_mapper.sv
    Info (12023): Found entity 1: vectadd_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: vectadd_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv
    Info (12023): Found entity 1: vectadd_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: vectadd_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv
    Info (12023): Found entity 1: vectadd_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv
    Info (12023): Found entity 1: vectadd_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: vectadd_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv
    Info (12023): Found entity 1: vectadd_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router_003.sv
    Info (12023): Found entity 1: vectadd_id_router_003_default_decode
    Info (12023): Found entity 2: vectadd_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router.sv
    Info (12023): Found entity 1: vectadd_id_router_default_decode
    Info (12023): Found entity 2: vectadd_id_router
Info (12021): Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router_001.sv
    Info (12023): Found entity 1: vectadd_addr_router_001_default_decode
    Info (12023): Found entity 2: vectadd_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router.sv
    Info (12023): Found entity 1: vectadd_addr_router_default_decode
    Info (12023): Found entity 2: vectadd_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v
    Info (12023): Found entity 1: vectadd_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_sw_sig.v
    Info (12023): Found entity 1: vectadd_to_sw_sig
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_sig.v
    Info (12023): Found entity 1: vectadd_to_hw_sig
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_data.v
    Info (12023): Found entity 1: vectadd_to_hw_data
Info (12021): Found 5 design units, including 5 entities, in source file vectadd/synthesis/submodules/vectadd_jtag_uart_0.v
    Info (12023): Found entity 1: vectadd_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: vectadd_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: vectadd_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: vectadd_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: vectadd_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v
    Info (12023): Found entity 1: vectadd_onchip_memory2_0
Info (12021): Found 21 design units, including 21 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: vectadd_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: vectadd_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: vectadd_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: vectadd_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: vectadd_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: vectadd_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: vectadd_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: vectadd_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: vectadd_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: vectadd_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: vectadd_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: vectadd_nios2_qsys_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: vectadd_nios2_qsys_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: vectadd_nios2_qsys_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: vectadd_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: vectadd_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: vectadd_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: vectadd_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: vectadd_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: vectadd_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: vectadd_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file vectoradd_accelerator.sv
    Info (12023): Found entity 1: vectoradd_accelerator
Info (12021): Found 1 design units, including 1 entities, in source file io_control.sv
    Info (12023): Found entity 1: ACC_Control
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter
Warning (10037): Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1567): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1569): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1725): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(2553): conditional expression evaluates to a constant
Info (12127): Elaborating entity "vectoradd_accelerator" for the top level hierarchy
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:Hex0"
Info (12128): Elaborating entity "vectadd" for hierarchy "vectadd:u0"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_test_bench" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_register_bank_a_module" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "vectadd_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf
    Info (12023): Found entity 1: altsyncram_brg1
Info (12128): Elaborating entity "altsyncram_brg1" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_brg1:auto_generated"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_register_bank_b_module" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "vectadd_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf
    Info (12023): Found entity 1: altsyncram_crg1
Info (12128): Elaborating entity "altsyncram_crg1" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_crg1:auto_generated"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_debug" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_ocimem" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "vectadd_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f881.tdf
    Info (12023): Found entity 1: altsyncram_f881
Info (12128): Elaborating entity "altsyncram_f881" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_f881:auto_generated"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_avalon_reg" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_break" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_itrace" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_fifo" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_compute_tm_count" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_nios2_oci_compute_tm_count:vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_fifowp_inc" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_fifocount_inc" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_nios2_oci_fifocount_inc:vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_oci_test_bench" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo|vectadd_nios2_qsys_0_oci_test_bench:the_vectadd_nios2_qsys_0_oci_test_bench"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_pib" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_nios2_oci_im" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "vectadd_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "vectadd:u0|vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "vectadd_onchip_memory2_0" for hierarchy "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "vectadd_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "12500"
    Info (12134): Parameter "numwords_a" = "12500"
    Info (12134): Parameter "numwords_b" = "12500"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5e32.tdf
    Info (12023): Found entity 1: altsyncram_5e32
Info (12128): Elaborating entity "altsyncram_5e32" for hierarchy "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|decode_4oa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf
    Info (12023): Found entity 1: mux_1kb
Info (12128): Elaborating entity "mux_1kb" for hierarchy "vectadd:u0|vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5e32:auto_generated|mux_1kb:mux4"
Info (12128): Elaborating entity "vectadd_jtag_uart_0" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "vectadd_jtag_uart_0_scfifo_w" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "vectadd_jtag_uart_0_scfifo_r" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "vectadd:u0|vectadd_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "vectadd_to_hw_data" for hierarchy "vectadd:u0|vectadd_to_hw_data:to_hw_data"
Info (12128): Elaborating entity "vectadd_to_hw_sig" for hierarchy "vectadd:u0|vectadd_to_hw_sig:to_hw_sig"
Info (12128): Elaborating entity "vectadd_to_sw_sig" for hierarchy "vectadd:u0|vectadd_to_sw_sig:to_sw_sig"
Info (12128): Elaborating entity "vectadd_sysid_qsys_0" for hierarchy "vectadd:u0|vectadd_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "vectadd:u0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vectadd:u0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vectadd:u0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vectadd:u0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vectadd:u0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "vectadd:u0|altera_merlin_slave_translator:to_hw_data_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "vectadd:u0|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "vectadd:u0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "vectadd:u0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "vectadd_addr_router" for hierarchy "vectadd:u0|vectadd_addr_router:addr_router"
Info (12128): Elaborating entity "vectadd_addr_router_default_decode" for hierarchy "vectadd:u0|vectadd_addr_router:addr_router|vectadd_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "vectadd_addr_router_001" for hierarchy "vectadd:u0|vectadd_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "vectadd_addr_router_001_default_decode" for hierarchy "vectadd:u0|vectadd_addr_router_001:addr_router_001|vectadd_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "vectadd_id_router" for hierarchy "vectadd:u0|vectadd_id_router:id_router"
Info (12128): Elaborating entity "vectadd_id_router_default_decode" for hierarchy "vectadd:u0|vectadd_id_router:id_router|vectadd_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "vectadd_id_router_003" for hierarchy "vectadd:u0|vectadd_id_router_003:id_router_003"
Info (12128): Elaborating entity "vectadd_id_router_003_default_decode" for hierarchy "vectadd:u0|vectadd_id_router_003:id_router_003|vectadd_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vectadd:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vectadd:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vectadd:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "vectadd_cmd_xbar_demux" for hierarchy "vectadd:u0|vectadd_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "vectadd_cmd_xbar_demux_001" for hierarchy "vectadd:u0|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "vectadd_cmd_xbar_mux" for hierarchy "vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vectadd:u0|vectadd_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "vectadd_rsp_xbar_demux" for hierarchy "vectadd:u0|vectadd_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "vectadd_rsp_xbar_demux_003" for hierarchy "vectadd:u0|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "vectadd_rsp_xbar_mux" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "vectadd_rsp_xbar_mux_001" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "vectadd:u0|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "vectadd_irq_mapper" for hierarchy "vectadd:u0|vectadd_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "ACC_Control" for hierarchy "ACC_Control:ctrl0"
Warning (10230): Verilog HDL assignment warning at io_control.sv(56): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at io_control.sv(122): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at io_control.sv(128): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at io_control.sv(134): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at io_control.sv(145): truncated value with size 2 to match size of target (1)
Info (12128): Elaborating entity "counter" for hierarchy "ACC_Control:ctrl0|counter:curLength"
Info (12128): Elaborating entity "register" for hierarchy "register:vectorLength"
Info (12128): Elaborating entity "register" for hierarchy "register:Addr_A"
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:addrmux"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[8]" is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[8]" is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[8]" is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[8]" is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mem_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "mem_address[8]" is missing source, defaulting to GND
    Warning (12110): Net "addrmux_sel[1]" is missing source, defaulting to GND
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 2527 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 2250 logic cells
    Info (21064): Implemented 240 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 630 megabytes
    Info: Processing ended: Fri Nov 25 15:26:07 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg.


