
RFTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000245c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002568  08002568  00003568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800259c  0800259c  00004018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800259c  0800259c  00004018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800259c  0800259c  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800259c  0800259c  0000359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025a0  080025a0  000035a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080025a4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000018  080025bc  00004018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  080025bc  000040b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000587d  00000000  00000000  00004041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014c2  00000000  00000000  000098be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000680  00000000  00000000  0000ad80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004d4  00000000  00000000  0000b400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001602d  00000000  00000000  0000b8d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006bed  00000000  00000000  00021901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007df69  00000000  00000000  000284ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a6457  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018e0  00000000  00000000  000a649c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000a7d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002550 	.word	0x08002550

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002550 	.word	0x08002550

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fd4a 	bl	8000be8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f83c 	bl	80001d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 f8ac 	bl	80002b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 800015c:	f000 f874 	bl	8000248 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  	nrfTx.CE_port = GPIOB;
 8000160:	4b16      	ldr	r3, [pc, #88]	@ (80001bc <main+0x70>)
 8000162:	4a17      	ldr	r2, [pc, #92]	@ (80001c0 <main+0x74>)
 8000164:	609a      	str	r2, [r3, #8]
    nrfTx.CE_pin = GPIO_PIN_10;//DISPARA LA TRANSMISION
 8000166:	4b15      	ldr	r3, [pc, #84]	@ (80001bc <main+0x70>)
 8000168:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800016c:	819a      	strh	r2, [r3, #12]
    nrfTx.CSN_port = GPIOB;
 800016e:	4b13      	ldr	r3, [pc, #76]	@ (80001bc <main+0x70>)
 8000170:	4a13      	ldr	r2, [pc, #76]	@ (80001c0 <main+0x74>)
 8000172:	601a      	str	r2, [r3, #0]
    nrfTx.CSN_pin = GPIO_PIN_12;//HABILITA LA COMUNICACION POR SPI
 8000174:	4b11      	ldr	r3, [pc, #68]	@ (80001bc <main+0x70>)
 8000176:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800017a:	809a      	strh	r2, [r3, #4]
    nrfTx.IRQ_port=GPIOB;
 800017c:	4b0f      	ldr	r3, [pc, #60]	@ (80001bc <main+0x70>)
 800017e:	4a10      	ldr	r2, [pc, #64]	@ (80001c0 <main+0x74>)
 8000180:	611a      	str	r2, [r3, #16]
    nrfTx.IRQ_pin = GPIO_PIN_11;//DETECTA SI SE RECIBIO ALGUN DATO
 8000182:	4b0e      	ldr	r3, [pc, #56]	@ (80001bc <main+0x70>)
 8000184:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000188:	829a      	strh	r2, [r3, #20]
    nrfTx.hSPIx = &hspi1;
 800018a:	4b0c      	ldr	r3, [pc, #48]	@ (80001bc <main+0x70>)
 800018c:	4a0d      	ldr	r2, [pc, #52]	@ (80001c4 <main+0x78>)
 800018e:	619a      	str	r2, [r3, #24]
  	NRF24_Init(&nrfTx);
 8000190:	480a      	ldr	r0, [pc, #40]	@ (80001bc <main+0x70>)
 8000192:	f000 f8e1 	bl	8000358 <NRF24_Init>
  	NRF24_Set_Mode(&nrfTx, TX_MODE);
 8000196:	2102      	movs	r1, #2
 8000198:	4808      	ldr	r0, [pc, #32]	@ (80001bc <main+0x70>)
 800019a:	f000 f9d1 	bl	8000540 <NRF24_Set_Mode>
  	NRF24_Set_TxAddress(&nrfTx,txAddr);
 800019e:	490a      	ldr	r1, [pc, #40]	@ (80001c8 <main+0x7c>)
 80001a0:	4806      	ldr	r0, [pc, #24]	@ (80001bc <main+0x70>)
 80001a2:	f000 fa1f 	bl	80005e4 <NRF24_Set_TxAddress>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  NRF24_Transmit(&nrfTx, tx_data, SIZE_TX_BUF);
 80001a6:	2201      	movs	r2, #1
 80001a8:	4908      	ldr	r1, [pc, #32]	@ (80001cc <main+0x80>)
 80001aa:	4804      	ldr	r0, [pc, #16]	@ (80001bc <main+0x70>)
 80001ac:	f000 fa2f 	bl	800060e <NRF24_Transmit>
	  HAL_Delay(100);  // Wait 100ms between transmissions
 80001b0:	2064      	movs	r0, #100	@ 0x64
 80001b2:	f000 fd7b 	bl	8000cac <HAL_Delay>
	  NRF24_Transmit(&nrfTx, tx_data, SIZE_TX_BUF);
 80001b6:	bf00      	nop
 80001b8:	e7f5      	b.n	80001a6 <main+0x5a>
 80001ba:	bf00      	nop
 80001bc:	2000008c 	.word	0x2000008c
 80001c0:	40010c00 	.word	0x40010c00
 80001c4:	20000034 	.word	0x20000034
 80001c8:	20000004 	.word	0x20000004
 80001cc:	20000000 	.word	0x20000000

080001d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	b090      	sub	sp, #64	@ 0x40
 80001d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	2228      	movs	r2, #40	@ 0x28
 80001dc:	2100      	movs	r1, #0
 80001de:	4618      	mov	r0, r3
 80001e0:	f002 f989 	bl	80024f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e4:	1d3b      	adds	r3, r7, #4
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
 80001ea:	605a      	str	r2, [r3, #4]
 80001ec:	609a      	str	r2, [r3, #8]
 80001ee:	60da      	str	r2, [r3, #12]
 80001f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f2:	2302      	movs	r3, #2
 80001f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f6:	2301      	movs	r3, #1
 80001f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001fa:	2310      	movs	r3, #16
 80001fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001fe:	2300      	movs	r3, #0
 8000200:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000202:	f107 0318 	add.w	r3, r7, #24
 8000206:	4618      	mov	r0, r3
 8000208:	f000 fff4 	bl	80011f4 <HAL_RCC_OscConfig>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d001      	beq.n	8000216 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000212:	f000 f89b 	bl	800034c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000216:	230f      	movs	r3, #15
 8000218:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800021e:	2300      	movs	r3, #0
 8000220:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000226:	2300      	movs	r3, #0
 8000228:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f001 fa62 	bl	80016f8 <HAL_RCC_ClockConfig>
 8000234:	4603      	mov	r3, r0
 8000236:	2b00      	cmp	r3, #0
 8000238:	d001      	beq.n	800023e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800023a:	f000 f887 	bl	800034c <Error_Handler>
  }
}
 800023e:	bf00      	nop
 8000240:	3740      	adds	r7, #64	@ 0x40
 8000242:	46bd      	mov	sp, r7
 8000244:	bd80      	pop	{r7, pc}
	...

08000248 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800024c:	4b17      	ldr	r3, [pc, #92]	@ (80002ac <MX_SPI1_Init+0x64>)
 800024e:	4a18      	ldr	r2, [pc, #96]	@ (80002b0 <MX_SPI1_Init+0x68>)
 8000250:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000252:	4b16      	ldr	r3, [pc, #88]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000254:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000258:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800025a:	4b14      	ldr	r3, [pc, #80]	@ (80002ac <MX_SPI1_Init+0x64>)
 800025c:	2200      	movs	r2, #0
 800025e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000260:	4b12      	ldr	r3, [pc, #72]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000262:	2200      	movs	r2, #0
 8000264:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000266:	4b11      	ldr	r3, [pc, #68]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000268:	2200      	movs	r2, #0
 800026a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800026c:	4b0f      	ldr	r3, [pc, #60]	@ (80002ac <MX_SPI1_Init+0x64>)
 800026e:	2200      	movs	r2, #0
 8000270:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000272:	4b0e      	ldr	r3, [pc, #56]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000274:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000278:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800027a:	4b0c      	ldr	r3, [pc, #48]	@ (80002ac <MX_SPI1_Init+0x64>)
 800027c:	2200      	movs	r2, #0
 800027e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000280:	4b0a      	ldr	r3, [pc, #40]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000282:	2200      	movs	r2, #0
 8000284:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000286:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000288:	2200      	movs	r2, #0
 800028a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800028c:	4b07      	ldr	r3, [pc, #28]	@ (80002ac <MX_SPI1_Init+0x64>)
 800028e:	2200      	movs	r2, #0
 8000290:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000292:	4b06      	ldr	r3, [pc, #24]	@ (80002ac <MX_SPI1_Init+0x64>)
 8000294:	220a      	movs	r2, #10
 8000296:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000298:	4804      	ldr	r0, [pc, #16]	@ (80002ac <MX_SPI1_Init+0x64>)
 800029a:	f001 fb89 	bl	80019b0 <HAL_SPI_Init>
 800029e:	4603      	mov	r3, r0
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d001      	beq.n	80002a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80002a4:	f000 f852 	bl	800034c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	20000034 	.word	0x20000034
 80002b0:	40013000 	.word	0x40013000

080002b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b086      	sub	sp, #24
 80002b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ba:	f107 0308 	add.w	r3, r7, #8
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002ca:	699b      	ldr	r3, [r3, #24]
 80002cc:	4a1d      	ldr	r2, [pc, #116]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002ce:	f043 0304 	orr.w	r3, r3, #4
 80002d2:	6193      	str	r3, [r2, #24]
 80002d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002d6:	699b      	ldr	r3, [r3, #24]
 80002d8:	f003 0304 	and.w	r3, r3, #4
 80002dc:	607b      	str	r3, [r7, #4]
 80002de:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e0:	4b18      	ldr	r3, [pc, #96]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002e2:	699b      	ldr	r3, [r3, #24]
 80002e4:	4a17      	ldr	r2, [pc, #92]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002e6:	f043 0308 	orr.w	r3, r3, #8
 80002ea:	6193      	str	r3, [r2, #24]
 80002ec:	4b15      	ldr	r3, [pc, #84]	@ (8000344 <MX_GPIO_Init+0x90>)
 80002ee:	699b      	ldr	r3, [r3, #24]
 80002f0:	f003 0308 	and.w	r3, r3, #8
 80002f4:	603b      	str	r3, [r7, #0]
 80002f6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_12, GPIO_PIN_RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 80002fe:	4812      	ldr	r0, [pc, #72]	@ (8000348 <MX_GPIO_Init+0x94>)
 8000300:	f000 ff60 	bl	80011c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000304:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000308:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800030a:	2301      	movs	r3, #1
 800030c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	2300      	movs	r3, #0
 8000310:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000312:	2302      	movs	r3, #2
 8000314:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000316:	f107 0308 	add.w	r3, r7, #8
 800031a:	4619      	mov	r1, r3
 800031c:	480a      	ldr	r0, [pc, #40]	@ (8000348 <MX_GPIO_Init+0x94>)
 800031e:	f000 fdcd 	bl	8000ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000322:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000326:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000328:	2300      	movs	r3, #0
 800032a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032c:	2300      	movs	r3, #0
 800032e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000330:	f107 0308 	add.w	r3, r7, #8
 8000334:	4619      	mov	r1, r3
 8000336:	4804      	ldr	r0, [pc, #16]	@ (8000348 <MX_GPIO_Init+0x94>)
 8000338:	f000 fdc0 	bl	8000ebc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800033c:	bf00      	nop
 800033e:	3718      	adds	r7, #24
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	40021000 	.word	0x40021000
 8000348:	40010c00 	.word	0x40010c00

0800034c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000350:	b672      	cpsid	i
}
 8000352:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000354:	bf00      	nop
 8000356:	e7fd      	b.n	8000354 <Error_Handler+0x8>

08000358 <NRF24_Init>:
static void NRF24_Read_Buffer(nrf24 *node, uint8_t reg, uint8_t *data, uint16_t len);
static void NRF24_Send_Cmd(nrf24 *node, uint8_t cmd);
static void NRF24_Reset(nrf24 *node, uint8_t reg);

void NRF24_Init(nrf24 *node)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
	NRF24_CE_Disable(node);
 8000360:	6878      	ldr	r0, [r7, #4]
 8000362:	f000 f9c7 	bl	80006f4 <NRF24_CE_Disable>
	NRF24_Write_Reg(node, CONFIG, 0);
 8000366:	2200      	movs	r2, #0
 8000368:	2100      	movs	r1, #0
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f000 f9f2 	bl	8000754 <NRF24_Write_Reg>
	node->crc = NO_CRC;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	2200      	movs	r2, #0
 8000374:	77da      	strb	r2, [r3, #31]
	NRF24_Write_Reg(node, EN_AA, 0x00);
 8000376:	2200      	movs	r2, #0
 8000378:	2101      	movs	r1, #1
 800037a:	6878      	ldr	r0, [r7, #4]
 800037c:	f000 f9ea 	bl	8000754 <NRF24_Write_Reg>
	NRF24_Write_Reg(node, EN_RXADDR, 0x00);
 8000380:	2200      	movs	r2, #0
 8000382:	2102      	movs	r1, #2
 8000384:	6878      	ldr	r0, [r7, #4]
 8000386:	f000 f9e5 	bl	8000754 <NRF24_Write_Reg>
	NRF24_Write_Reg(node, SETUP_AW, 0x03);
 800038a:	2203      	movs	r2, #3
 800038c:	2103      	movs	r1, #3
 800038e:	6878      	ldr	r0, [r7, #4]
 8000390:	f000 f9e0 	bl	8000754 <NRF24_Write_Reg>
	NRF24_Write_Reg(node, SETUP_RETR, 0);
 8000394:	2200      	movs	r2, #0
 8000396:	2104      	movs	r1, #4
 8000398:	6878      	ldr	r0, [r7, #4]
 800039a:	f000 f9db 	bl	8000754 <NRF24_Write_Reg>
	NRF24_Set_DataRate(node, _250KBS);
 800039e:	2100      	movs	r1, #0
 80003a0:	6878      	ldr	r0, [r7, #4]
 80003a2:	f000 f813 	bl	80003cc <NRF24_Set_DataRate>
	NRF24_Set_PALevel(node, HIGH);
 80003a6:	2103      	movs	r1, #3
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f000 f85b 	bl	8000464 <NRF24_Set_PALevel>
	NRF24_Set_Channel(node, DEFAULT_CHANNEL);
 80003ae:	2164      	movs	r1, #100	@ 0x64
 80003b0:	6878      	ldr	r0, [r7, #4]
 80003b2:	f000 f8af 	bl	8000514 <NRF24_Set_Channel>
	NRF24_Set_Mode(node, STANDBY);
 80003b6:	2101      	movs	r1, #1
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f000 f8c1 	bl	8000540 <NRF24_Set_Mode>
	NRF24_CE_Enable(node);
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f000 f988 	bl	80006d4 <NRF24_CE_Enable>
}
 80003c4:	bf00      	nop
 80003c6:	3708      	adds	r7, #8
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <NRF24_Set_DataRate>:

void NRF24_Set_DataRate(nrf24 *node, dat_rate _bitRate)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
 80003d4:	460b      	mov	r3, r1
 80003d6:	70fb      	strb	r3, [r7, #3]
	NRF24_CE_Disable(node);
 80003d8:	6878      	ldr	r0, [r7, #4]
 80003da:	f000 f98b 	bl	80006f4 <NRF24_CE_Disable>
	uint8_t config = NRF24_Read_Reg(node, RF_SETUP);
 80003de:	2106      	movs	r1, #6
 80003e0:	6878      	ldr	r0, [r7, #4]
 80003e2:	f000 fa1e 	bl	8000822 <NRF24_Read_Reg>
 80003e6:	4603      	mov	r3, r0
 80003e8:	73fb      	strb	r3, [r7, #15]

	switch (_bitRate)
 80003ea:	78fb      	ldrb	r3, [r7, #3]
 80003ec:	2b02      	cmp	r3, #2
 80003ee:	d01e      	beq.n	800042e <NRF24_Set_DataRate+0x62>
 80003f0:	2b02      	cmp	r3, #2
 80003f2:	dc28      	bgt.n	8000446 <NRF24_Set_DataRate+0x7a>
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d002      	beq.n	80003fe <NRF24_Set_DataRate+0x32>
 80003f8:	2b01      	cmp	r3, #1
 80003fa:	d00c      	beq.n	8000416 <NRF24_Set_DataRate+0x4a>
			config |= (1 << 3);
			node->bitRate = _2MBS;
			break;

		default:
			break;
 80003fc:	e023      	b.n	8000446 <NRF24_Set_DataRate+0x7a>
			config |= (1 << 5);
 80003fe:	7bfb      	ldrb	r3, [r7, #15]
 8000400:	f043 0320 	orr.w	r3, r3, #32
 8000404:	73fb      	strb	r3, [r7, #15]
			config &=~(1 << 3);
 8000406:	7bfb      	ldrb	r3, [r7, #15]
 8000408:	f023 0308 	bic.w	r3, r3, #8
 800040c:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _250KBS;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	2200      	movs	r2, #0
 8000412:	775a      	strb	r2, [r3, #29]
			break;
 8000414:	e018      	b.n	8000448 <NRF24_Set_DataRate+0x7c>
			config &=~(1 << 5);
 8000416:	7bfb      	ldrb	r3, [r7, #15]
 8000418:	f023 0320 	bic.w	r3, r3, #32
 800041c:	73fb      	strb	r3, [r7, #15]
			config &=~(1 << 3);
 800041e:	7bfb      	ldrb	r3, [r7, #15]
 8000420:	f023 0308 	bic.w	r3, r3, #8
 8000424:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _1MBS;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2201      	movs	r2, #1
 800042a:	775a      	strb	r2, [r3, #29]
			break;
 800042c:	e00c      	b.n	8000448 <NRF24_Set_DataRate+0x7c>
			config &=~(1 << 5);
 800042e:	7bfb      	ldrb	r3, [r7, #15]
 8000430:	f023 0320 	bic.w	r3, r3, #32
 8000434:	73fb      	strb	r3, [r7, #15]
			config |= (1 << 3);
 8000436:	7bfb      	ldrb	r3, [r7, #15]
 8000438:	f043 0308 	orr.w	r3, r3, #8
 800043c:	73fb      	strb	r3, [r7, #15]
			node->bitRate = _2MBS;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2202      	movs	r2, #2
 8000442:	775a      	strb	r2, [r3, #29]
			break;
 8000444:	e000      	b.n	8000448 <NRF24_Set_DataRate+0x7c>
			break;
 8000446:	bf00      	nop
	}
	NRF24_Write_Reg(node, RF_SETUP, config);
 8000448:	7bfb      	ldrb	r3, [r7, #15]
 800044a:	461a      	mov	r2, r3
 800044c:	2106      	movs	r1, #6
 800044e:	6878      	ldr	r0, [r7, #4]
 8000450:	f000 f980 	bl	8000754 <NRF24_Write_Reg>
	NRF24_CE_Enable(node);
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f000 f93d 	bl	80006d4 <NRF24_CE_Enable>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
	...

08000464 <NRF24_Set_PALevel>:

void NRF24_Set_PALevel(nrf24 *node, p_level pwr)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	460b      	mov	r3, r1
 800046e:	70fb      	strb	r3, [r7, #3]
	NRF24_CE_Disable(node);
 8000470:	6878      	ldr	r0, [r7, #4]
 8000472:	f000 f93f 	bl	80006f4 <NRF24_CE_Disable>
	uint8_t config = NRF24_Read_Reg(node, RF_SETUP);
 8000476:	2106      	movs	r1, #6
 8000478:	6878      	ldr	r0, [r7, #4]
 800047a:	f000 f9d2 	bl	8000822 <NRF24_Read_Reg>
 800047e:	4603      	mov	r3, r0
 8000480:	73fb      	strb	r3, [r7, #15]

	switch (pwr) {
 8000482:	78fb      	ldrb	r3, [r7, #3]
 8000484:	2b03      	cmp	r3, #3
 8000486:	d837      	bhi.n	80004f8 <NRF24_Set_PALevel+0x94>
 8000488:	a201      	add	r2, pc, #4	@ (adr r2, 8000490 <NRF24_Set_PALevel+0x2c>)
 800048a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800048e:	bf00      	nop
 8000490:	080004a1 	.word	0x080004a1
 8000494:	080004b9 	.word	0x080004b9
 8000498:	080004d1 	.word	0x080004d1
 800049c:	080004e9 	.word	0x080004e9
		case VERY_LOW:
			config &=~(1 << 2);
 80004a0:	7bfb      	ldrb	r3, [r7, #15]
 80004a2:	f023 0304 	bic.w	r3, r3, #4
 80004a6:	73fb      	strb	r3, [r7, #15]
			config &=~(1 << 1);
 80004a8:	7bfb      	ldrb	r3, [r7, #15]
 80004aa:	f023 0302 	bic.w	r3, r3, #2
 80004ae:	73fb      	strb	r3, [r7, #15]
			node->pa = VERY_LOW;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	2200      	movs	r2, #0
 80004b4:	771a      	strb	r2, [r3, #28]
			break;
 80004b6:	e020      	b.n	80004fa <NRF24_Set_PALevel+0x96>

		case LOW:
			config &=~(1 << 2);
 80004b8:	7bfb      	ldrb	r3, [r7, #15]
 80004ba:	f023 0304 	bic.w	r3, r3, #4
 80004be:	73fb      	strb	r3, [r7, #15]
			config |= (1 << 1);
 80004c0:	7bfb      	ldrb	r3, [r7, #15]
 80004c2:	f043 0302 	orr.w	r3, r3, #2
 80004c6:	73fb      	strb	r3, [r7, #15]
			node->pa = LOW;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2201      	movs	r2, #1
 80004cc:	771a      	strb	r2, [r3, #28]
			break;
 80004ce:	e014      	b.n	80004fa <NRF24_Set_PALevel+0x96>

		case MID:
			config |= (1 << 2);
 80004d0:	7bfb      	ldrb	r3, [r7, #15]
 80004d2:	f043 0304 	orr.w	r3, r3, #4
 80004d6:	73fb      	strb	r3, [r7, #15]
			config &=~(1 << 1);
 80004d8:	7bfb      	ldrb	r3, [r7, #15]
 80004da:	f023 0302 	bic.w	r3, r3, #2
 80004de:	73fb      	strb	r3, [r7, #15]
			node->pa = MID;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	2202      	movs	r2, #2
 80004e4:	771a      	strb	r2, [r3, #28]
			break;
 80004e6:	e008      	b.n	80004fa <NRF24_Set_PALevel+0x96>

		case HIGH:
			config |= (1 << 2) | (1 << 1);
 80004e8:	7bfb      	ldrb	r3, [r7, #15]
 80004ea:	f043 0306 	orr.w	r3, r3, #6
 80004ee:	73fb      	strb	r3, [r7, #15]
			node->pa = HIGH;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2203      	movs	r2, #3
 80004f4:	771a      	strb	r2, [r3, #28]
			break;
 80004f6:	e000      	b.n	80004fa <NRF24_Set_PALevel+0x96>

		default:
			break;
 80004f8:	bf00      	nop
	}
	NRF24_Write_Reg(node, RF_SETUP, config);
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	461a      	mov	r2, r3
 80004fe:	2106      	movs	r1, #6
 8000500:	6878      	ldr	r0, [r7, #4]
 8000502:	f000 f927 	bl	8000754 <NRF24_Write_Reg>
	NRF24_CE_Enable(node);
 8000506:	6878      	ldr	r0, [r7, #4]
 8000508:	f000 f8e4 	bl	80006d4 <NRF24_CE_Enable>
}
 800050c:	bf00      	nop
 800050e:	3710      	adds	r7, #16
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <NRF24_Set_Channel>:

void NRF24_Set_Channel(nrf24 *node, uint8_t channel)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	460b      	mov	r3, r1
 800051e:	70fb      	strb	r3, [r7, #3]
	NRF24_CE_Disable(node);
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f000 f8e7 	bl	80006f4 <NRF24_CE_Disable>
	NRF24_Write_Reg(node, RF_CH, channel);
 8000526:	78fb      	ldrb	r3, [r7, #3]
 8000528:	461a      	mov	r2, r3
 800052a:	2105      	movs	r1, #5
 800052c:	6878      	ldr	r0, [r7, #4]
 800052e:	f000 f911 	bl	8000754 <NRF24_Write_Reg>
	NRF24_CE_Enable(node);
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	f000 f8ce 	bl	80006d4 <NRF24_CE_Enable>
}
 8000538:	bf00      	nop
 800053a:	3708      	adds	r7, #8
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}

08000540 <NRF24_Set_Mode>:

void NRF24_Set_Mode(nrf24 *node, mode_nrf _mode)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	460b      	mov	r3, r1
 800054a:	70fb      	strb	r3, [r7, #3]
	uint8_t config = NRF24_Read_Reg(node, CONFIG);
 800054c:	2100      	movs	r1, #0
 800054e:	6878      	ldr	r0, [r7, #4]
 8000550:	f000 f967 	bl	8000822 <NRF24_Read_Reg>
 8000554:	4603      	mov	r3, r0
 8000556:	73fb      	strb	r3, [r7, #15]

	switch (_mode)
 8000558:	78fb      	ldrb	r3, [r7, #3]
 800055a:	2b03      	cmp	r3, #3
 800055c:	d837      	bhi.n	80005ce <NRF24_Set_Mode+0x8e>
 800055e:	a201      	add	r2, pc, #4	@ (adr r2, 8000564 <NRF24_Set_Mode+0x24>)
 8000560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000564:	08000575 	.word	0x08000575
 8000568:	08000585 	.word	0x08000585
 800056c:	0800059b 	.word	0x0800059b
 8000570:	080005b9 	.word	0x080005b9
	{
		case PWR_DOWN:
			config &=~(1 << 1);
 8000574:	7bfb      	ldrb	r3, [r7, #15]
 8000576:	f023 0302 	bic.w	r3, r3, #2
 800057a:	73fb      	strb	r3, [r7, #15]
			node->mode = PWR_DOWN;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2200      	movs	r2, #0
 8000580:	779a      	strb	r2, [r3, #30]
			break;
 8000582:	e025      	b.n	80005d0 <NRF24_Set_Mode+0x90>

		case STANDBY:
			NRF24_CE_Disable(node);
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f000 f8b5 	bl	80006f4 <NRF24_CE_Disable>
			config |= (1 << 1);
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	f043 0302 	orr.w	r3, r3, #2
 8000590:	73fb      	strb	r3, [r7, #15]
			node->mode = STANDBY;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2201      	movs	r2, #1
 8000596:	779a      	strb	r2, [r3, #30]
			break;
 8000598:	e01a      	b.n	80005d0 <NRF24_Set_Mode+0x90>

		case TX_MODE:
			NRF24_CE_Enable(node);
 800059a:	6878      	ldr	r0, [r7, #4]
 800059c:	f000 f89a 	bl	80006d4 <NRF24_CE_Enable>
			config |= (1 << 1);
 80005a0:	7bfb      	ldrb	r3, [r7, #15]
 80005a2:	f043 0302 	orr.w	r3, r3, #2
 80005a6:	73fb      	strb	r3, [r7, #15]
			config &=~(1 << 0);
 80005a8:	7bfb      	ldrb	r3, [r7, #15]
 80005aa:	f023 0301 	bic.w	r3, r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
			node->mode = TX_MODE;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	2202      	movs	r2, #2
 80005b4:	779a      	strb	r2, [r3, #30]
			break;
 80005b6:	e00b      	b.n	80005d0 <NRF24_Set_Mode+0x90>

		case RX_MODE:
			NRF24_CE_Enable(node);
 80005b8:	6878      	ldr	r0, [r7, #4]
 80005ba:	f000 f88b 	bl	80006d4 <NRF24_CE_Enable>
			config |= (1 << 1) | (1 << 0);
 80005be:	7bfb      	ldrb	r3, [r7, #15]
 80005c0:	f043 0303 	orr.w	r3, r3, #3
 80005c4:	73fb      	strb	r3, [r7, #15]
			node->mode = RX_MODE;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2203      	movs	r2, #3
 80005ca:	779a      	strb	r2, [r3, #30]
			break;
 80005cc:	e000      	b.n	80005d0 <NRF24_Set_Mode+0x90>

		default:
			break;
 80005ce:	bf00      	nop
	}
	NRF24_Write_Reg(node, CONFIG, config);
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	461a      	mov	r2, r3
 80005d4:	2100      	movs	r1, #0
 80005d6:	6878      	ldr	r0, [r7, #4]
 80005d8:	f000 f8bc 	bl	8000754 <NRF24_Write_Reg>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <NRF24_Set_TxAddress>:
	NRF24_Write_Reg(node, CONFIG, config);
	NRF24_CE_Enable(node);
}

void NRF24_Set_TxAddress(nrf24 *node, uint8_t *Address)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
	NRF24_CE_Disable(node);
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f000 f880 	bl	80006f4 <NRF24_CE_Disable>
	NRF24_Write_Buffer(node, TX_ADDR, Address, 5);
 80005f4:	2305      	movs	r3, #5
 80005f6:	683a      	ldr	r2, [r7, #0]
 80005f8:	2110      	movs	r1, #16
 80005fa:	6878      	ldr	r0, [r7, #4]
 80005fc:	f000 f8d5 	bl	80007aa <NRF24_Write_Buffer>
	NRF24_CE_Enable(node);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f000 f867 	bl	80006d4 <NRF24_CE_Enable>
}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <NRF24_Transmit>:

uint8_t NRF24_Transmit(nrf24 *node, uint8_t *data, uint8_t len)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	b088      	sub	sp, #32
 8000612:	af00      	add	r7, sp, #0
 8000614:	60f8      	str	r0, [r7, #12]
 8000616:	60b9      	str	r1, [r7, #8]
 8000618:	4613      	mov	r3, r2
 800061a:	71fb      	strb	r3, [r7, #7]
	uint8_t cmdtosend = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	75bb      	strb	r3, [r7, #22]

	NRF24_CSN_Enable(node);
 8000620:	68f8      	ldr	r0, [r7, #12]
 8000622:	f000 f877 	bl	8000714 <NRF24_CSN_Enable>
	cmdtosend = W_TX_PAYLOAD;
 8000626:	23a0      	movs	r3, #160	@ 0xa0
 8000628:	75bb      	strb	r3, [r7, #22]
	HAL_SPI_Transmit(node->hSPIx, &cmdtosend, 1, NRF_TX_TIMEOUT);
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	6998      	ldr	r0, [r3, #24]
 800062e:	f107 0116 	add.w	r1, r7, #22
 8000632:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000636:	2201      	movs	r2, #1
 8000638:	f001 fa3e 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 800063c:	bf00      	nop
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	699b      	ldr	r3, [r3, #24]
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fe3e 	bl	80022c4 <HAL_SPI_GetState>
 8000648:	4603      	mov	r3, r0
 800064a:	2b01      	cmp	r3, #1
 800064c:	d1f7      	bne.n	800063e <NRF24_Transmit+0x30>

	if(len < 33) HAL_SPI_Transmit(node->hSPIx, data, len, NRF_TX_TIMEOUT);
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b20      	cmp	r3, #32
 8000652:	d808      	bhi.n	8000666 <NRF24_Transmit+0x58>
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	6998      	ldr	r0, [r3, #24]
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	b29a      	uxth	r2, r3
 800065c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000660:	68b9      	ldr	r1, [r7, #8]
 8000662:	f001 fa29 	bl	8001ab8 <HAL_SPI_Transmit>
	NRF24_CSN_Disable(node);
 8000666:	68f8      	ldr	r0, [r7, #12]
 8000668:	f000 f864 	bl	8000734 <NRF24_CSN_Disable>

	uint8_t timeout = 0;
 800066c:	2300      	movs	r3, #0
 800066e:	77fb      	strb	r3, [r7, #31]
	while(timeout++ < 10)
 8000670:	e026      	b.n	80006c0 <NRF24_Transmit+0xb2>
	{
		for(int i=0; i<200; ++i)
 8000672:	2300      	movs	r3, #0
 8000674:	61bb      	str	r3, [r7, #24]
 8000676:	e003      	b.n	8000680 <NRF24_Transmit+0x72>
		{
			__ASM("NOP");
 8000678:	bf00      	nop
		for(int i=0; i<200; ++i)
 800067a:	69bb      	ldr	r3, [r7, #24]
 800067c:	3301      	adds	r3, #1
 800067e:	61bb      	str	r3, [r7, #24]
 8000680:	69bb      	ldr	r3, [r7, #24]
 8000682:	2bc7      	cmp	r3, #199	@ 0xc7
 8000684:	ddf8      	ble.n	8000678 <NRF24_Transmit+0x6a>
		}
		uint8_t fifostatus = NRF24_Read_Reg(node, FIFO_STATUS);
 8000686:	2117      	movs	r1, #23
 8000688:	68f8      	ldr	r0, [r7, #12]
 800068a:	f000 f8ca 	bl	8000822 <NRF24_Read_Reg>
 800068e:	4603      	mov	r3, r0
 8000690:	75fb      	strb	r3, [r7, #23]

		if ((fifostatus & (1 << 4)) && (!(fifostatus & (1 << 3))))
 8000692:	7dfb      	ldrb	r3, [r7, #23]
 8000694:	f003 0310 	and.w	r3, r3, #16
 8000698:	2b00      	cmp	r3, #0
 800069a:	d011      	beq.n	80006c0 <NRF24_Transmit+0xb2>
 800069c:	7dfb      	ldrb	r3, [r7, #23]
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d10c      	bne.n	80006c0 <NRF24_Transmit+0xb2>
		{
			cmdtosend = FLUSH_TX;
 80006a6:	23e1      	movs	r3, #225	@ 0xe1
 80006a8:	75bb      	strb	r3, [r7, #22]
			NRF24_Send_Cmd(node, cmdtosend);
 80006aa:	7dbb      	ldrb	r3, [r7, #22]
 80006ac:	4619      	mov	r1, r3
 80006ae:	68f8      	ldr	r0, [r7, #12]
 80006b0:	f000 f8e4 	bl	800087c <NRF24_Send_Cmd>
			NRF24_Reset(node, FIFO_STATUS);
 80006b4:	2117      	movs	r1, #23
 80006b6:	68f8      	ldr	r0, [r7, #12]
 80006b8:	f000 f902 	bl	80008c0 <NRF24_Reset>
			return (1);
 80006bc:	2301      	movs	r3, #1
 80006be:	e005      	b.n	80006cc <NRF24_Transmit+0xbe>
	while(timeout++ < 10)
 80006c0:	7ffb      	ldrb	r3, [r7, #31]
 80006c2:	1c5a      	adds	r2, r3, #1
 80006c4:	77fa      	strb	r2, [r7, #31]
 80006c6:	2b09      	cmp	r3, #9
 80006c8:	d9d3      	bls.n	8000672 <NRF24_Transmit+0x64>
		}
	}
	return (0);
 80006ca:	2300      	movs	r3, #0
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3720      	adds	r7, #32
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <NRF24_CE_Enable>:
	for (int i = 29; i < 38; i++)
		*(data + i) = NRF24_Read_Reg(node, i - 12);
}

static void NRF24_CE_Enable(nrf24 *node)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CE_port, node->CE_pin, GPIO_PIN_SET);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	6898      	ldr	r0, [r3, #8]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	899b      	ldrh	r3, [r3, #12]
 80006e4:	2201      	movs	r2, #1
 80006e6:	4619      	mov	r1, r3
 80006e8:	f000 fd6c 	bl	80011c4 <HAL_GPIO_WritePin>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}

080006f4 <NRF24_CE_Disable>:

static void NRF24_CE_Disable(nrf24 *node)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CE_port, node->CE_pin, GPIO_PIN_RESET);
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	6898      	ldr	r0, [r3, #8]
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	899b      	ldrh	r3, [r3, #12]
 8000704:	2200      	movs	r2, #0
 8000706:	4619      	mov	r1, r3
 8000708:	f000 fd5c 	bl	80011c4 <HAL_GPIO_WritePin>
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <NRF24_CSN_Enable>:

static void NRF24_CSN_Enable(nrf24 *node)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CSN_port, node->CSN_pin, GPIO_PIN_RESET);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	6818      	ldr	r0, [r3, #0]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	889b      	ldrh	r3, [r3, #4]
 8000724:	2200      	movs	r2, #0
 8000726:	4619      	mov	r1, r3
 8000728:	f000 fd4c 	bl	80011c4 <HAL_GPIO_WritePin>
}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <NRF24_CSN_Disable>:

static void NRF24_CSN_Disable(nrf24 *node)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(node->CSN_port, node->CSN_pin, GPIO_PIN_SET);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6818      	ldr	r0, [r3, #0]
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	889b      	ldrh	r3, [r3, #4]
 8000744:	2201      	movs	r2, #1
 8000746:	4619      	mov	r1, r3
 8000748:	f000 fd3c 	bl	80011c4 <HAL_GPIO_WritePin>
}
 800074c:	bf00      	nop
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}

08000754 <NRF24_Write_Reg>:

static void NRF24_Write_Reg(nrf24 *node, uint8_t reg, uint8_t data)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
 800075c:	460b      	mov	r3, r1
 800075e:	70fb      	strb	r3, [r7, #3]
 8000760:	4613      	mov	r3, r2
 8000762:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];
	buf[0] = (reg | 1 << 5);
 8000764:	78fb      	ldrb	r3, [r7, #3]
 8000766:	f043 0320 	orr.w	r3, r3, #32
 800076a:	b2db      	uxtb	r3, r3
 800076c:	733b      	strb	r3, [r7, #12]
	buf[1] = data;
 800076e:	78bb      	ldrb	r3, [r7, #2]
 8000770:	737b      	strb	r3, [r7, #13]
	NRF24_CSN_Enable(node);
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ffce 	bl	8000714 <NRF24_CSN_Enable>
	HAL_SPI_Transmit(node->hSPIx, buf, 2, NRF_TX_TIMEOUT);
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6998      	ldr	r0, [r3, #24]
 800077c:	f107 010c 	add.w	r1, r7, #12
 8000780:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000784:	2202      	movs	r2, #2
 8000786:	f001 f997 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 800078a:	bf00      	nop
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	699b      	ldr	r3, [r3, #24]
 8000790:	4618      	mov	r0, r3
 8000792:	f001 fd97 	bl	80022c4 <HAL_SPI_GetState>
 8000796:	4603      	mov	r3, r0
 8000798:	2b01      	cmp	r3, #1
 800079a:	d1f7      	bne.n	800078c <NRF24_Write_Reg+0x38>
	NRF24_CSN_Disable(node);
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ffc9 	bl	8000734 <NRF24_CSN_Disable>
}
 80007a2:	bf00      	nop
 80007a4:	3710      	adds	r7, #16
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <NRF24_Write_Buffer>:

static void NRF24_Write_Buffer(nrf24 *node, uint8_t reg, uint8_t *data, uint16_t len)
{
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b086      	sub	sp, #24
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	60f8      	str	r0, [r7, #12]
 80007b2:	607a      	str	r2, [r7, #4]
 80007b4:	461a      	mov	r2, r3
 80007b6:	460b      	mov	r3, r1
 80007b8:	72fb      	strb	r3, [r7, #11]
 80007ba:	4613      	mov	r3, r2
 80007bc:	813b      	strh	r3, [r7, #8]
	uint8_t buf[2];
	buf[0] = (reg | 1 << 5);
 80007be:	7afb      	ldrb	r3, [r7, #11]
 80007c0:	f043 0320 	orr.w	r3, r3, #32
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	753b      	strb	r3, [r7, #20]
	NRF24_CSN_Enable(node);
 80007c8:	68f8      	ldr	r0, [r7, #12]
 80007ca:	f7ff ffa3 	bl	8000714 <NRF24_CSN_Enable>
	HAL_SPI_Transmit(node->hSPIx, buf, 1, NRF_TX_TIMEOUT);
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	6998      	ldr	r0, [r3, #24]
 80007d2:	f107 0114 	add.w	r1, r7, #20
 80007d6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80007da:	2201      	movs	r2, #1
 80007dc:	f001 f96c 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 80007e0:	bf00      	nop
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	699b      	ldr	r3, [r3, #24]
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 fd6c 	bl	80022c4 <HAL_SPI_GetState>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d1f7      	bne.n	80007e2 <NRF24_Write_Buffer+0x38>
	HAL_SPI_Transmit(node->hSPIx, data, len, NRF_TX_TIMEOUT);
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	6998      	ldr	r0, [r3, #24]
 80007f6:	893a      	ldrh	r2, [r7, #8]
 80007f8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80007fc:	6879      	ldr	r1, [r7, #4]
 80007fe:	f001 f95b 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000802:	bf00      	nop
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fd5b 	bl	80022c4 <HAL_SPI_GetState>
 800080e:	4603      	mov	r3, r0
 8000810:	2b01      	cmp	r3, #1
 8000812:	d1f7      	bne.n	8000804 <NRF24_Write_Buffer+0x5a>
	NRF24_CSN_Disable(node);
 8000814:	68f8      	ldr	r0, [r7, #12]
 8000816:	f7ff ff8d 	bl	8000734 <NRF24_CSN_Disable>
}
 800081a:	bf00      	nop
 800081c:	3718      	adds	r7, #24
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <NRF24_Read_Reg>:

static uint8_t NRF24_Read_Reg(nrf24 *node, uint8_t reg)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	b084      	sub	sp, #16
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
 800082a:	460b      	mov	r3, r1
 800082c:	70fb      	strb	r3, [r7, #3]
	uint8_t data = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	73fb      	strb	r3, [r7, #15]
	NRF24_CSN_Enable(node);
 8000832:	6878      	ldr	r0, [r7, #4]
 8000834:	f7ff ff6e 	bl	8000714 <NRF24_CSN_Enable>
	HAL_SPI_Transmit(node->hSPIx, &reg, 1, NRF_TX_TIMEOUT);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	6998      	ldr	r0, [r3, #24]
 800083c:	1cf9      	adds	r1, r7, #3
 800083e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000842:	2201      	movs	r2, #1
 8000844:	f001 f938 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 8000848:	bf00      	nop
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	699b      	ldr	r3, [r3, #24]
 800084e:	4618      	mov	r0, r3
 8000850:	f001 fd38 	bl	80022c4 <HAL_SPI_GetState>
 8000854:	4603      	mov	r3, r0
 8000856:	2b01      	cmp	r3, #1
 8000858:	d1f7      	bne.n	800084a <NRF24_Read_Reg+0x28>
	HAL_SPI_Receive(node->hSPIx, &data, 1, NRF_RX_TIMEOUT);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6998      	ldr	r0, [r3, #24]
 800085e:	f107 010f 	add.w	r1, r7, #15
 8000862:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000866:	2201      	movs	r2, #1
 8000868:	f001 fa6a 	bl	8001d40 <HAL_SPI_Receive>
	NRF24_CSN_Disable(node);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff61 	bl	8000734 <NRF24_CSN_Disable>
	return data;
 8000872:	7bfb      	ldrb	r3, [r7, #15]
}
 8000874:	4618      	mov	r0, r3
 8000876:	3710      	adds	r7, #16
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <NRF24_Send_Cmd>:
	HAL_SPI_Receive(node->hSPIx, data, len, NRF_RX_TIMEOUT);
	NRF24_CSN_Disable(node);
}

static void NRF24_Send_Cmd(nrf24 *node, uint8_t cmd)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
 8000884:	460b      	mov	r3, r1
 8000886:	70fb      	strb	r3, [r7, #3]
	NRF24_CSN_Enable(node);
 8000888:	6878      	ldr	r0, [r7, #4]
 800088a:	f7ff ff43 	bl	8000714 <NRF24_CSN_Enable>
	HAL_SPI_Transmit(node->hSPIx, &cmd, 1, NRF_TX_TIMEOUT);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6998      	ldr	r0, [r3, #24]
 8000892:	1cf9      	adds	r1, r7, #3
 8000894:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000898:	2201      	movs	r2, #1
 800089a:	f001 f90d 	bl	8001ab8 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(node->hSPIx) != HAL_SPI_STATE_READY);
 800089e:	bf00      	nop
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f001 fd0d 	bl	80022c4 <HAL_SPI_GetState>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d1f7      	bne.n	80008a0 <NRF24_Send_Cmd+0x24>
	NRF24_CSN_Disable(node);
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff3f 	bl	8000734 <NRF24_CSN_Disable>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <NRF24_Reset>:

static void NRF24_Reset(nrf24 *node, uint8_t reg)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b088      	sub	sp, #32
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
 80008c8:	460b      	mov	r3, r1
 80008ca:	70fb      	strb	r3, [r7, #3]
	if(reg == STATUS)
 80008cc:	78fb      	ldrb	r3, [r7, #3]
 80008ce:	2b07      	cmp	r3, #7
 80008d0:	d105      	bne.n	80008de <NRF24_Reset+0x1e>
	{
		NRF24_Write_Reg(node, STATUS, 0x00);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2107      	movs	r1, #7
 80008d6:	6878      	ldr	r0, [r7, #4]
 80008d8:	f7ff ff3c 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P5, 0);
		NRF24_Write_Reg(node, FIFO_STATUS, 0x11);
		NRF24_Write_Reg(node, DYNPD, 0);
		NRF24_Write_Reg(node, FEATURE, 0);
	}
}
 80008dc:	e0a8      	b.n	8000a30 <NRF24_Reset+0x170>
	else if(reg == FIFO_STATUS)
 80008de:	78fb      	ldrb	r3, [r7, #3]
 80008e0:	2b17      	cmp	r3, #23
 80008e2:	d105      	bne.n	80008f0 <NRF24_Reset+0x30>
		NRF24_Write_Reg(node, FIFO_STATUS, 0x11);
 80008e4:	2211      	movs	r2, #17
 80008e6:	2117      	movs	r1, #23
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff ff33 	bl	8000754 <NRF24_Write_Reg>
}
 80008ee:	e09f      	b.n	8000a30 <NRF24_Reset+0x170>
		NRF24_Write_Reg(node, CONFIG, 0x08);
 80008f0:	2208      	movs	r2, #8
 80008f2:	2100      	movs	r1, #0
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff ff2d 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, EN_AA, 0x3F);
 80008fa:	223f      	movs	r2, #63	@ 0x3f
 80008fc:	2101      	movs	r1, #1
 80008fe:	6878      	ldr	r0, [r7, #4]
 8000900:	f7ff ff28 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, EN_RXADDR, 0x03);
 8000904:	2203      	movs	r2, #3
 8000906:	2102      	movs	r1, #2
 8000908:	6878      	ldr	r0, [r7, #4]
 800090a:	f7ff ff23 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, SETUP_AW, 0x03);
 800090e:	2203      	movs	r2, #3
 8000910:	2103      	movs	r1, #3
 8000912:	6878      	ldr	r0, [r7, #4]
 8000914:	f7ff ff1e 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, SETUP_RETR, 0x03);
 8000918:	2203      	movs	r2, #3
 800091a:	2104      	movs	r1, #4
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f7ff ff19 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RF_CH, 0x02);
 8000922:	2202      	movs	r2, #2
 8000924:	2105      	movs	r1, #5
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ff14 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RF_SETUP, 0x0E);
 800092c:	220e      	movs	r2, #14
 800092e:	2106      	movs	r1, #6
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff ff0f 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, STATUS, 0x00);
 8000936:	2200      	movs	r2, #0
 8000938:	2107      	movs	r1, #7
 800093a:	6878      	ldr	r0, [r7, #4]
 800093c:	f7ff ff0a 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, OBSERVE_TX, 0x00);
 8000940:	2200      	movs	r2, #0
 8000942:	2108      	movs	r1, #8
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f7ff ff05 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RPD, 0x00);
 800094a:	2200      	movs	r2, #0
 800094c:	2109      	movs	r1, #9
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f7ff ff00 	bl	8000754 <NRF24_Write_Reg>
		uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000954:	4a38      	ldr	r2, [pc, #224]	@ (8000a38 <NRF24_Reset+0x178>)
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800095e:	6018      	str	r0, [r3, #0]
 8000960:	3304      	adds	r3, #4
 8000962:	7019      	strb	r1, [r3, #0]
		NRF24_Write_Buffer(node, RX_ADDR_P0, rx_addr_p0_def, 5);
 8000964:	f107 0218 	add.w	r2, r7, #24
 8000968:	2305      	movs	r3, #5
 800096a:	210a      	movs	r1, #10
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff ff1c 	bl	80007aa <NRF24_Write_Buffer>
		uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8000972:	4a32      	ldr	r2, [pc, #200]	@ (8000a3c <NRF24_Reset+0x17c>)
 8000974:	f107 0310 	add.w	r3, r7, #16
 8000978:	e892 0003 	ldmia.w	r2, {r0, r1}
 800097c:	6018      	str	r0, [r3, #0]
 800097e:	3304      	adds	r3, #4
 8000980:	7019      	strb	r1, [r3, #0]
		NRF24_Write_Buffer(node, RX_ADDR_P1, rx_addr_p1_def, 5);
 8000982:	f107 0210 	add.w	r2, r7, #16
 8000986:	2305      	movs	r3, #5
 8000988:	210b      	movs	r1, #11
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff ff0d 	bl	80007aa <NRF24_Write_Buffer>
		NRF24_Write_Reg(node, RX_ADDR_P2, 0xC3);
 8000990:	22c3      	movs	r2, #195	@ 0xc3
 8000992:	210c      	movs	r1, #12
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff fedd 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_ADDR_P3, 0xC4);
 800099a:	22c4      	movs	r2, #196	@ 0xc4
 800099c:	210d      	movs	r1, #13
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff fed8 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_ADDR_P4, 0xC5);
 80009a4:	22c5      	movs	r2, #197	@ 0xc5
 80009a6:	210e      	movs	r1, #14
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fed3 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_ADDR_P5, 0xC6);
 80009ae:	22c6      	movs	r2, #198	@ 0xc6
 80009b0:	210f      	movs	r1, #15
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f7ff fece 	bl	8000754 <NRF24_Write_Reg>
		uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 80009b8:	4a1f      	ldr	r2, [pc, #124]	@ (8000a38 <NRF24_Reset+0x178>)
 80009ba:	f107 0308 	add.w	r3, r7, #8
 80009be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009c2:	6018      	str	r0, [r3, #0]
 80009c4:	3304      	adds	r3, #4
 80009c6:	7019      	strb	r1, [r3, #0]
		NRF24_Write_Buffer(node, TX_ADDR, tx_addr_def, 5);
 80009c8:	f107 0208 	add.w	r2, r7, #8
 80009cc:	2305      	movs	r3, #5
 80009ce:	2110      	movs	r1, #16
 80009d0:	6878      	ldr	r0, [r7, #4]
 80009d2:	f7ff feea 	bl	80007aa <NRF24_Write_Buffer>
		NRF24_Write_Reg(node, RX_PW_P0, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2111      	movs	r1, #17
 80009da:	6878      	ldr	r0, [r7, #4]
 80009dc:	f7ff feba 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P1, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2112      	movs	r1, #18
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff feb5 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P2, 0);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2113      	movs	r1, #19
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff feb0 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P3, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2114      	movs	r1, #20
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f7ff feab 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P4, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2115      	movs	r1, #21
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff fea6 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, RX_PW_P5, 0);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	2116      	movs	r1, #22
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fea1 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, FIFO_STATUS, 0x11);
 8000a12:	2211      	movs	r2, #17
 8000a14:	2117      	movs	r1, #23
 8000a16:	6878      	ldr	r0, [r7, #4]
 8000a18:	f7ff fe9c 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, DYNPD, 0);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	211c      	movs	r1, #28
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff fe97 	bl	8000754 <NRF24_Write_Reg>
		NRF24_Write_Reg(node, FEATURE, 0);
 8000a26:	2200      	movs	r2, #0
 8000a28:	211d      	movs	r1, #29
 8000a2a:	6878      	ldr	r0, [r7, #4]
 8000a2c:	f7ff fe92 	bl	8000754 <NRF24_Write_Reg>
}
 8000a30:	bf00      	nop
 8000a32:	3720      	adds	r7, #32
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	08002568 	.word	0x08002568
 8000a3c:	08002570 	.word	0x08002570

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a46:	4b15      	ldr	r3, [pc, #84]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	4a14      	ldr	r2, [pc, #80]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	6193      	str	r3, [r2, #24]
 8000a52:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a60:	69db      	ldr	r3, [r3, #28]
 8000a62:	4a0e      	ldr	r2, [pc, #56]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a68:	61d3      	str	r3, [r2, #28]
 8000a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <HAL_MspInit+0x5c>)
 8000a6c:	69db      	ldr	r3, [r3, #28]
 8000a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a76:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa0 <HAL_MspInit+0x60>)
 8000a78:	685b      	ldr	r3, [r3, #4]
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <HAL_MspInit+0x60>)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3714      	adds	r7, #20
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr
 8000a9c:	40021000 	.word	0x40021000
 8000aa0:	40010000 	.word	0x40010000

08000aa4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 0310 	add.w	r3, r7, #16
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4a1b      	ldr	r2, [pc, #108]	@ (8000b2c <HAL_SPI_MspInit+0x88>)
 8000ac0:	4293      	cmp	r3, r2
 8000ac2:	d12f      	bne.n	8000b24 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	4a19      	ldr	r2, [pc, #100]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000aca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ace:	6193      	str	r3, [r2, #24]
 8000ad0:	4b17      	ldr	r3, [pc, #92]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ad8:	60fb      	str	r3, [r7, #12]
 8000ada:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	4a13      	ldr	r2, [pc, #76]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000ae2:	f043 0304 	orr.w	r3, r3, #4
 8000ae6:	6193      	str	r3, [r2, #24]
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <HAL_SPI_MspInit+0x8c>)
 8000aea:	699b      	ldr	r3, [r3, #24]
 8000aec:	f003 0304 	and.w	r3, r3, #4
 8000af0:	60bb      	str	r3, [r7, #8]
 8000af2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000af4:	23a0      	movs	r3, #160	@ 0xa0
 8000af6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000afc:	2303      	movs	r3, #3
 8000afe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	4619      	mov	r1, r3
 8000b06:	480b      	ldr	r0, [pc, #44]	@ (8000b34 <HAL_SPI_MspInit+0x90>)
 8000b08:	f000 f9d8 	bl	8000ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b0c:	2340      	movs	r3, #64	@ 0x40
 8000b0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b10:	2300      	movs	r3, #0
 8000b12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	f107 0310 	add.w	r3, r7, #16
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <HAL_SPI_MspInit+0x90>)
 8000b20:	f000 f9cc 	bl	8000ebc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000b24:	bf00      	nop
 8000b26:	3720      	adds	r7, #32
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40013000 	.word	0x40013000
 8000b30:	40021000 	.word	0x40021000
 8000b34:	40010800 	.word	0x40010800

08000b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <NMI_Handler+0x4>

08000b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <HardFault_Handler+0x4>

08000b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <MemManage_Handler+0x4>

08000b50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <BusFault_Handler+0x4>

08000b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <UsageFault_Handler+0x4>

08000b60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bc80      	pop	{r7}
 8000b6a:	4770      	bx	lr

08000b6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bc80      	pop	{r7}
 8000b76:	4770      	bx	lr

08000b78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr

08000b84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b88:	f000 f874 	bl	8000c74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr

08000b9c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b9c:	f7ff fff8 	bl	8000b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba0:	480b      	ldr	r0, [pc, #44]	@ (8000bd0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ba2:	490c      	ldr	r1, [pc, #48]	@ (8000bd4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ba4:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba8:	e002      	b.n	8000bb0 <LoopCopyDataInit>

08000baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bae:	3304      	adds	r3, #4

08000bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb4:	d3f9      	bcc.n	8000baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb6:	4a09      	ldr	r2, [pc, #36]	@ (8000bdc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000bb8:	4c09      	ldr	r4, [pc, #36]	@ (8000be0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bbc:	e001      	b.n	8000bc2 <LoopFillZerobss>

08000bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc0:	3204      	adds	r2, #4

08000bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc4:	d3fb      	bcc.n	8000bbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc6:	f001 fc9f 	bl	8002508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bca:	f7ff fabf 	bl	800014c <main>
  bx lr
 8000bce:	4770      	bx	lr
  ldr r0, =_sdata
 8000bd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bd4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000bd8:	080025a4 	.word	0x080025a4
  ldr r2, =_sbss
 8000bdc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000be0:	200000b0 	.word	0x200000b0

08000be4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000be4:	e7fe      	b.n	8000be4 <ADC1_2_IRQHandler>
	...

08000be8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bec:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <HAL_Init+0x28>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a07      	ldr	r2, [pc, #28]	@ (8000c10 <HAL_Init+0x28>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf8:	2003      	movs	r0, #3
 8000bfa:	f000 f92b 	bl	8000e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bfe:	200f      	movs	r0, #15
 8000c00:	f000 f808 	bl	8000c14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c04:	f7ff ff1c 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40022000 	.word	0x40022000

08000c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c1c:	4b12      	ldr	r3, [pc, #72]	@ (8000c68 <HAL_InitTick+0x54>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <HAL_InitTick+0x58>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	4619      	mov	r1, r3
 8000c26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 f935 	bl	8000ea2 <HAL_SYSTICK_Config>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e00e      	b.n	8000c60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	2b0f      	cmp	r3, #15
 8000c46:	d80a      	bhi.n	8000c5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	6879      	ldr	r1, [r7, #4]
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c50:	f000 f90b 	bl	8000e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c54:	4a06      	ldr	r2, [pc, #24]	@ (8000c70 <HAL_InitTick+0x5c>)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e000      	b.n	8000c60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	2000000c 	.word	0x2000000c
 8000c6c:	20000014 	.word	0x20000014
 8000c70:	20000010 	.word	0x20000010

08000c74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c78:	4b05      	ldr	r3, [pc, #20]	@ (8000c90 <HAL_IncTick+0x1c>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	461a      	mov	r2, r3
 8000c7e:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <HAL_IncTick+0x20>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4413      	add	r3, r2
 8000c84:	4a03      	ldr	r2, [pc, #12]	@ (8000c94 <HAL_IncTick+0x20>)
 8000c86:	6013      	str	r3, [r2, #0]
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	20000014 	.word	0x20000014
 8000c94:	200000ac 	.word	0x200000ac

08000c98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c9c:	4b02      	ldr	r3, [pc, #8]	@ (8000ca8 <HAL_GetTick+0x10>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bc80      	pop	{r7}
 8000ca6:	4770      	bx	lr
 8000ca8:	200000ac 	.word	0x200000ac

08000cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cb4:	f7ff fff0 	bl	8000c98 <HAL_GetTick>
 8000cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cc4:	d005      	beq.n	8000cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000cf0 <HAL_Delay+0x44>)
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4413      	add	r3, r2
 8000cd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cd2:	bf00      	nop
 8000cd4:	f7ff ffe0 	bl	8000c98 <HAL_GetTick>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	d8f7      	bhi.n	8000cd4 <HAL_Delay+0x28>
  {
  }
}
 8000ce4:	bf00      	nop
 8000ce6:	bf00      	nop
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	20000014 	.word	0x20000014

08000cf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f003 0307 	and.w	r3, r3, #7
 8000d02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d04:	4b0c      	ldr	r3, [pc, #48]	@ (8000d38 <__NVIC_SetPriorityGrouping+0x44>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d10:	4013      	ands	r3, r2
 8000d12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d26:	4a04      	ldr	r2, [pc, #16]	@ (8000d38 <__NVIC_SetPriorityGrouping+0x44>)
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	60d3      	str	r3, [r2, #12]
}
 8000d2c:	bf00      	nop
 8000d2e:	3714      	adds	r7, #20
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bc80      	pop	{r7}
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d40:	4b04      	ldr	r3, [pc, #16]	@ (8000d54 <__NVIC_GetPriorityGrouping+0x18>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	0a1b      	lsrs	r3, r3, #8
 8000d46:	f003 0307 	and.w	r3, r3, #7
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	db0a      	blt.n	8000d82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b2da      	uxtb	r2, r3
 8000d70:	490c      	ldr	r1, [pc, #48]	@ (8000da4 <__NVIC_SetPriority+0x4c>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	0112      	lsls	r2, r2, #4
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	440b      	add	r3, r1
 8000d7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d80:	e00a      	b.n	8000d98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	b2da      	uxtb	r2, r3
 8000d86:	4908      	ldr	r1, [pc, #32]	@ (8000da8 <__NVIC_SetPriority+0x50>)
 8000d88:	79fb      	ldrb	r3, [r7, #7]
 8000d8a:	f003 030f 	and.w	r3, r3, #15
 8000d8e:	3b04      	subs	r3, #4
 8000d90:	0112      	lsls	r2, r2, #4
 8000d92:	b2d2      	uxtb	r2, r2
 8000d94:	440b      	add	r3, r1
 8000d96:	761a      	strb	r2, [r3, #24]
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bc80      	pop	{r7}
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	e000e100 	.word	0xe000e100
 8000da8:	e000ed00 	.word	0xe000ed00

08000dac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b089      	sub	sp, #36	@ 0x24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	f1c3 0307 	rsb	r3, r3, #7
 8000dc6:	2b04      	cmp	r3, #4
 8000dc8:	bf28      	it	cs
 8000dca:	2304      	movcs	r3, #4
 8000dcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	2b06      	cmp	r3, #6
 8000dd4:	d902      	bls.n	8000ddc <NVIC_EncodePriority+0x30>
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	3b03      	subs	r3, #3
 8000dda:	e000      	b.n	8000dde <NVIC_EncodePriority+0x32>
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43da      	mvns	r2, r3
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	401a      	ands	r2, r3
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000df4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	43d9      	mvns	r1, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e04:	4313      	orrs	r3, r2
         );
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3724      	adds	r7, #36	@ 0x24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr

08000e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e20:	d301      	bcc.n	8000e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e22:	2301      	movs	r3, #1
 8000e24:	e00f      	b.n	8000e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e26:	4a0a      	ldr	r2, [pc, #40]	@ (8000e50 <SysTick_Config+0x40>)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2e:	210f      	movs	r1, #15
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e34:	f7ff ff90 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e38:	4b05      	ldr	r3, [pc, #20]	@ (8000e50 <SysTick_Config+0x40>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3e:	4b04      	ldr	r3, [pc, #16]	@ (8000e50 <SysTick_Config+0x40>)
 8000e40:	2207      	movs	r2, #7
 8000e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	e000e010 	.word	0xe000e010

08000e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f7ff ff49 	bl	8000cf4 <__NVIC_SetPriorityGrouping>
}
 8000e62:	bf00      	nop
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b086      	sub	sp, #24
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	4603      	mov	r3, r0
 8000e72:	60b9      	str	r1, [r7, #8]
 8000e74:	607a      	str	r2, [r7, #4]
 8000e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e7c:	f7ff ff5e 	bl	8000d3c <__NVIC_GetPriorityGrouping>
 8000e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e82:	687a      	ldr	r2, [r7, #4]
 8000e84:	68b9      	ldr	r1, [r7, #8]
 8000e86:	6978      	ldr	r0, [r7, #20]
 8000e88:	f7ff ff90 	bl	8000dac <NVIC_EncodePriority>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e92:	4611      	mov	r1, r2
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff ff5f 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9a:	bf00      	nop
 8000e9c:	3718      	adds	r7, #24
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}

08000ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b082      	sub	sp, #8
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f7ff ffb0 	bl	8000e10 <SysTick_Config>
 8000eb0:	4603      	mov	r3, r0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
	...

08000ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b08b      	sub	sp, #44	@ 0x2c
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ece:	e169      	b.n	80011a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	69fa      	ldr	r2, [r7, #28]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	f040 8158 	bne.w	800119e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	4a9a      	ldr	r2, [pc, #616]	@ (800115c <HAL_GPIO_Init+0x2a0>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d05e      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
 8000ef8:	4a98      	ldr	r2, [pc, #608]	@ (800115c <HAL_GPIO_Init+0x2a0>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d875      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000efe:	4a98      	ldr	r2, [pc, #608]	@ (8001160 <HAL_GPIO_Init+0x2a4>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d058      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
 8000f04:	4a96      	ldr	r2, [pc, #600]	@ (8001160 <HAL_GPIO_Init+0x2a4>)
 8000f06:	4293      	cmp	r3, r2
 8000f08:	d86f      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000f0a:	4a96      	ldr	r2, [pc, #600]	@ (8001164 <HAL_GPIO_Init+0x2a8>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d052      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
 8000f10:	4a94      	ldr	r2, [pc, #592]	@ (8001164 <HAL_GPIO_Init+0x2a8>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d869      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000f16:	4a94      	ldr	r2, [pc, #592]	@ (8001168 <HAL_GPIO_Init+0x2ac>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d04c      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
 8000f1c:	4a92      	ldr	r2, [pc, #584]	@ (8001168 <HAL_GPIO_Init+0x2ac>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d863      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000f22:	4a92      	ldr	r2, [pc, #584]	@ (800116c <HAL_GPIO_Init+0x2b0>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d046      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
 8000f28:	4a90      	ldr	r2, [pc, #576]	@ (800116c <HAL_GPIO_Init+0x2b0>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d85d      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000f2e:	2b12      	cmp	r3, #18
 8000f30:	d82a      	bhi.n	8000f88 <HAL_GPIO_Init+0xcc>
 8000f32:	2b12      	cmp	r3, #18
 8000f34:	d859      	bhi.n	8000fea <HAL_GPIO_Init+0x12e>
 8000f36:	a201      	add	r2, pc, #4	@ (adr r2, 8000f3c <HAL_GPIO_Init+0x80>)
 8000f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3c:	08000fb7 	.word	0x08000fb7
 8000f40:	08000f91 	.word	0x08000f91
 8000f44:	08000fa3 	.word	0x08000fa3
 8000f48:	08000fe5 	.word	0x08000fe5
 8000f4c:	08000feb 	.word	0x08000feb
 8000f50:	08000feb 	.word	0x08000feb
 8000f54:	08000feb 	.word	0x08000feb
 8000f58:	08000feb 	.word	0x08000feb
 8000f5c:	08000feb 	.word	0x08000feb
 8000f60:	08000feb 	.word	0x08000feb
 8000f64:	08000feb 	.word	0x08000feb
 8000f68:	08000feb 	.word	0x08000feb
 8000f6c:	08000feb 	.word	0x08000feb
 8000f70:	08000feb 	.word	0x08000feb
 8000f74:	08000feb 	.word	0x08000feb
 8000f78:	08000feb 	.word	0x08000feb
 8000f7c:	08000feb 	.word	0x08000feb
 8000f80:	08000f99 	.word	0x08000f99
 8000f84:	08000fad 	.word	0x08000fad
 8000f88:	4a79      	ldr	r2, [pc, #484]	@ (8001170 <HAL_GPIO_Init+0x2b4>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d013      	beq.n	8000fb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f8e:	e02c      	b.n	8000fea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	623b      	str	r3, [r7, #32]
          break;
 8000f96:	e029      	b.n	8000fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	623b      	str	r3, [r7, #32]
          break;
 8000fa0:	e024      	b.n	8000fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	623b      	str	r3, [r7, #32]
          break;
 8000faa:	e01f      	b.n	8000fec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	330c      	adds	r3, #12
 8000fb2:	623b      	str	r3, [r7, #32]
          break;
 8000fb4:	e01a      	b.n	8000fec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d102      	bne.n	8000fc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000fbe:	2304      	movs	r3, #4
 8000fc0:	623b      	str	r3, [r7, #32]
          break;
 8000fc2:	e013      	b.n	8000fec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d105      	bne.n	8000fd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fcc:	2308      	movs	r3, #8
 8000fce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69fa      	ldr	r2, [r7, #28]
 8000fd4:	611a      	str	r2, [r3, #16]
          break;
 8000fd6:	e009      	b.n	8000fec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000fd8:	2308      	movs	r3, #8
 8000fda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	69fa      	ldr	r2, [r7, #28]
 8000fe0:	615a      	str	r2, [r3, #20]
          break;
 8000fe2:	e003      	b.n	8000fec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	623b      	str	r3, [r7, #32]
          break;
 8000fe8:	e000      	b.n	8000fec <HAL_GPIO_Init+0x130>
          break;
 8000fea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2bff      	cmp	r3, #255	@ 0xff
 8000ff0:	d801      	bhi.n	8000ff6 <HAL_GPIO_Init+0x13a>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	e001      	b.n	8000ffa <HAL_GPIO_Init+0x13e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	3304      	adds	r3, #4
 8000ffa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	2bff      	cmp	r3, #255	@ 0xff
 8001000:	d802      	bhi.n	8001008 <HAL_GPIO_Init+0x14c>
 8001002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	e002      	b.n	800100e <HAL_GPIO_Init+0x152>
 8001008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100a:	3b08      	subs	r3, #8
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	210f      	movs	r1, #15
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	fa01 f303 	lsl.w	r3, r1, r3
 800101c:	43db      	mvns	r3, r3
 800101e:	401a      	ands	r2, r3
 8001020:	6a39      	ldr	r1, [r7, #32]
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	fa01 f303 	lsl.w	r3, r1, r3
 8001028:	431a      	orrs	r2, r3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 80b1 	beq.w	800119e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800103c:	4b4d      	ldr	r3, [pc, #308]	@ (8001174 <HAL_GPIO_Init+0x2b8>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a4c      	ldr	r2, [pc, #304]	@ (8001174 <HAL_GPIO_Init+0x2b8>)
 8001042:	f043 0301 	orr.w	r3, r3, #1
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b4a      	ldr	r3, [pc, #296]	@ (8001174 <HAL_GPIO_Init+0x2b8>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0301 	and.w	r3, r3, #1
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001054:	4a48      	ldr	r2, [pc, #288]	@ (8001178 <HAL_GPIO_Init+0x2bc>)
 8001056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001058:	089b      	lsrs	r3, r3, #2
 800105a:	3302      	adds	r3, #2
 800105c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001060:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001064:	f003 0303 	and.w	r3, r3, #3
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	220f      	movs	r2, #15
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	43db      	mvns	r3, r3
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	4013      	ands	r3, r2
 8001076:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	4a40      	ldr	r2, [pc, #256]	@ (800117c <HAL_GPIO_Init+0x2c0>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d013      	beq.n	80010a8 <HAL_GPIO_Init+0x1ec>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	4a3f      	ldr	r2, [pc, #252]	@ (8001180 <HAL_GPIO_Init+0x2c4>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d00d      	beq.n	80010a4 <HAL_GPIO_Init+0x1e8>
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a3e      	ldr	r2, [pc, #248]	@ (8001184 <HAL_GPIO_Init+0x2c8>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d007      	beq.n	80010a0 <HAL_GPIO_Init+0x1e4>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a3d      	ldr	r2, [pc, #244]	@ (8001188 <HAL_GPIO_Init+0x2cc>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d101      	bne.n	800109c <HAL_GPIO_Init+0x1e0>
 8001098:	2303      	movs	r3, #3
 800109a:	e006      	b.n	80010aa <HAL_GPIO_Init+0x1ee>
 800109c:	2304      	movs	r3, #4
 800109e:	e004      	b.n	80010aa <HAL_GPIO_Init+0x1ee>
 80010a0:	2302      	movs	r3, #2
 80010a2:	e002      	b.n	80010aa <HAL_GPIO_Init+0x1ee>
 80010a4:	2301      	movs	r3, #1
 80010a6:	e000      	b.n	80010aa <HAL_GPIO_Init+0x1ee>
 80010a8:	2300      	movs	r3, #0
 80010aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010ac:	f002 0203 	and.w	r2, r2, #3
 80010b0:	0092      	lsls	r2, r2, #2
 80010b2:	4093      	lsls	r3, r2
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80010ba:	492f      	ldr	r1, [pc, #188]	@ (8001178 <HAL_GPIO_Init+0x2bc>)
 80010bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010be:	089b      	lsrs	r3, r3, #2
 80010c0:	3302      	adds	r3, #2
 80010c2:	68fa      	ldr	r2, [r7, #12]
 80010c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d006      	beq.n	80010e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010d4:	4b2d      	ldr	r3, [pc, #180]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	492c      	ldr	r1, [pc, #176]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 80010da:	69bb      	ldr	r3, [r7, #24]
 80010dc:	4313      	orrs	r3, r2
 80010de:	608b      	str	r3, [r1, #8]
 80010e0:	e006      	b.n	80010f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010e2:	4b2a      	ldr	r3, [pc, #168]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 80010e4:	689a      	ldr	r2, [r3, #8]
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	4928      	ldr	r1, [pc, #160]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 80010ec:	4013      	ands	r3, r2
 80010ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d006      	beq.n	800110a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010fc:	4b23      	ldr	r3, [pc, #140]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 80010fe:	68da      	ldr	r2, [r3, #12]
 8001100:	4922      	ldr	r1, [pc, #136]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	60cb      	str	r3, [r1, #12]
 8001108:	e006      	b.n	8001118 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800110a:	4b20      	ldr	r3, [pc, #128]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	43db      	mvns	r3, r3
 8001112:	491e      	ldr	r1, [pc, #120]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 8001114:	4013      	ands	r3, r2
 8001116:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d006      	beq.n	8001132 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001124:	4b19      	ldr	r3, [pc, #100]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	4918      	ldr	r1, [pc, #96]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	4313      	orrs	r3, r2
 800112e:	604b      	str	r3, [r1, #4]
 8001130:	e006      	b.n	8001140 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001132:	4b16      	ldr	r3, [pc, #88]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	69bb      	ldr	r3, [r7, #24]
 8001138:	43db      	mvns	r3, r3
 800113a:	4914      	ldr	r1, [pc, #80]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 800113c:	4013      	ands	r3, r2
 800113e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d021      	beq.n	8001190 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800114c:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	490e      	ldr	r1, [pc, #56]	@ (800118c <HAL_GPIO_Init+0x2d0>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
 8001158:	e021      	b.n	800119e <HAL_GPIO_Init+0x2e2>
 800115a:	bf00      	nop
 800115c:	10320000 	.word	0x10320000
 8001160:	10310000 	.word	0x10310000
 8001164:	10220000 	.word	0x10220000
 8001168:	10210000 	.word	0x10210000
 800116c:	10120000 	.word	0x10120000
 8001170:	10110000 	.word	0x10110000
 8001174:	40021000 	.word	0x40021000
 8001178:	40010000 	.word	0x40010000
 800117c:	40010800 	.word	0x40010800
 8001180:	40010c00 	.word	0x40010c00
 8001184:	40011000 	.word	0x40011000
 8001188:	40011400 	.word	0x40011400
 800118c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001190:	4b0b      	ldr	r3, [pc, #44]	@ (80011c0 <HAL_GPIO_Init+0x304>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	43db      	mvns	r3, r3
 8001198:	4909      	ldr	r1, [pc, #36]	@ (80011c0 <HAL_GPIO_Init+0x304>)
 800119a:	4013      	ands	r3, r2
 800119c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a0:	3301      	adds	r3, #1
 80011a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	fa22 f303 	lsr.w	r3, r2, r3
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f47f ae8e 	bne.w	8000ed0 <HAL_GPIO_Init+0x14>
  }
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	372c      	adds	r7, #44	@ 0x2c
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	40010400 	.word	0x40010400

080011c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
 80011cc:	460b      	mov	r3, r1
 80011ce:	807b      	strh	r3, [r7, #2]
 80011d0:	4613      	mov	r3, r2
 80011d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80011d4:	787b      	ldrb	r3, [r7, #1]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011da:	887a      	ldrh	r2, [r7, #2]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80011e0:	e003      	b.n	80011ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80011e2:	887b      	ldrh	r3, [r7, #2]
 80011e4:	041a      	lsls	r2, r3, #16
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	611a      	str	r2, [r3, #16]
}
 80011ea:	bf00      	nop
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr

080011f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e272      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 8087 	beq.w	8001322 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001214:	4b92      	ldr	r3, [pc, #584]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	2b04      	cmp	r3, #4
 800121e:	d00c      	beq.n	800123a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001220:	4b8f      	ldr	r3, [pc, #572]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f003 030c 	and.w	r3, r3, #12
 8001228:	2b08      	cmp	r3, #8
 800122a:	d112      	bne.n	8001252 <HAL_RCC_OscConfig+0x5e>
 800122c:	4b8c      	ldr	r3, [pc, #560]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001238:	d10b      	bne.n	8001252 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123a:	4b89      	ldr	r3, [pc, #548]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d06c      	beq.n	8001320 <HAL_RCC_OscConfig+0x12c>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d168      	bne.n	8001320 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e24c      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800125a:	d106      	bne.n	800126a <HAL_RCC_OscConfig+0x76>
 800125c:	4b80      	ldr	r3, [pc, #512]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a7f      	ldr	r2, [pc, #508]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001262:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001266:	6013      	str	r3, [r2, #0]
 8001268:	e02e      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d10c      	bne.n	800128c <HAL_RCC_OscConfig+0x98>
 8001272:	4b7b      	ldr	r3, [pc, #492]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a7a      	ldr	r2, [pc, #488]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001278:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	4b78      	ldr	r3, [pc, #480]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a77      	ldr	r2, [pc, #476]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001284:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001288:	6013      	str	r3, [r2, #0]
 800128a:	e01d      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001294:	d10c      	bne.n	80012b0 <HAL_RCC_OscConfig+0xbc>
 8001296:	4b72      	ldr	r3, [pc, #456]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a71      	ldr	r2, [pc, #452]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800129c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a6e      	ldr	r2, [pc, #440]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e00b      	b.n	80012c8 <HAL_RCC_OscConfig+0xd4>
 80012b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012ba:	6013      	str	r3, [r2, #0]
 80012bc:	4b68      	ldr	r3, [pc, #416]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a67      	ldr	r2, [pc, #412]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d013      	beq.n	80012f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012d0:	f7ff fce2 	bl	8000c98 <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d8:	f7ff fcde 	bl	8000c98 <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b64      	cmp	r3, #100	@ 0x64
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e200      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d0f0      	beq.n	80012d8 <HAL_RCC_OscConfig+0xe4>
 80012f6:	e014      	b.n	8001322 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f8:	f7ff fcce 	bl	8000c98 <HAL_GetTick>
 80012fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012fe:	e008      	b.n	8001312 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001300:	f7ff fcca 	bl	8000c98 <HAL_GetTick>
 8001304:	4602      	mov	r2, r0
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	2b64      	cmp	r3, #100	@ 0x64
 800130c:	d901      	bls.n	8001312 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800130e:	2303      	movs	r3, #3
 8001310:	e1ec      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001312:	4b53      	ldr	r3, [pc, #332]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f0      	bne.n	8001300 <HAL_RCC_OscConfig+0x10c>
 800131e:	e000      	b.n	8001322 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001320:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0302 	and.w	r3, r3, #2
 800132a:	2b00      	cmp	r3, #0
 800132c:	d063      	beq.n	80013f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800132e:	4b4c      	ldr	r3, [pc, #304]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 030c 	and.w	r3, r3, #12
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00b      	beq.n	8001352 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800133a:	4b49      	ldr	r3, [pc, #292]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f003 030c 	and.w	r3, r3, #12
 8001342:	2b08      	cmp	r3, #8
 8001344:	d11c      	bne.n	8001380 <HAL_RCC_OscConfig+0x18c>
 8001346:	4b46      	ldr	r3, [pc, #280]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d116      	bne.n	8001380 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001352:	4b43      	ldr	r3, [pc, #268]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d005      	beq.n	800136a <HAL_RCC_OscConfig+0x176>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d001      	beq.n	800136a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e1c0      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136a:	4b3d      	ldr	r3, [pc, #244]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4939      	ldr	r1, [pc, #228]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800137a:	4313      	orrs	r3, r2
 800137c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800137e:	e03a      	b.n	80013f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d020      	beq.n	80013ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001388:	4b36      	ldr	r3, [pc, #216]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138e:	f7ff fc83 	bl	8000c98 <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001396:	f7ff fc7f 	bl	8000c98 <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e1a1      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4927      	ldr	r1, [pc, #156]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	600b      	str	r3, [r1, #0]
 80013c8:	e015      	b.n	80013f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ca:	4b26      	ldr	r3, [pc, #152]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fc62 	bl	8000c98 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013d8:	f7ff fc5e 	bl	8000c98 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e180      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d1f0      	bne.n	80013d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0308 	and.w	r3, r3, #8
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d03a      	beq.n	8001478 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d019      	beq.n	800143e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800140a:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <HAL_RCC_OscConfig+0x274>)
 800140c:	2201      	movs	r2, #1
 800140e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001410:	f7ff fc42 	bl	8000c98 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001418:	f7ff fc3e 	bl	8000c98 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e160      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142a:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <HAL_RCC_OscConfig+0x26c>)
 800142c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d0f0      	beq.n	8001418 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001436:	2001      	movs	r0, #1
 8001438:	f000 fa9c 	bl	8001974 <RCC_Delay>
 800143c:	e01c      	b.n	8001478 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800143e:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <HAL_RCC_OscConfig+0x274>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001444:	f7ff fc28 	bl	8000c98 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800144a:	e00f      	b.n	800146c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800144c:	f7ff fc24 	bl	8000c98 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d908      	bls.n	800146c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e146      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	42420000 	.word	0x42420000
 8001468:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800146c:	4b92      	ldr	r3, [pc, #584]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800146e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d1e9      	bne.n	800144c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0304 	and.w	r3, r3, #4
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 80a6 	beq.w	80015d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800148a:	4b8b      	ldr	r3, [pc, #556]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800148c:	69db      	ldr	r3, [r3, #28]
 800148e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d10d      	bne.n	80014b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4b88      	ldr	r3, [pc, #544]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a87      	ldr	r2, [pc, #540]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	61d3      	str	r3, [r2, #28]
 80014a2:	4b85      	ldr	r3, [pc, #532]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ae:	2301      	movs	r3, #1
 80014b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014b2:	4b82      	ldr	r3, [pc, #520]	@ (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d118      	bne.n	80014f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014be:	4b7f      	ldr	r3, [pc, #508]	@ (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	4a7e      	ldr	r2, [pc, #504]	@ (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fbe5 	bl	8000c98 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d2:	f7ff fbe1 	bl	8000c98 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b64      	cmp	r3, #100	@ 0x64
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e103      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	4b75      	ldr	r3, [pc, #468]	@ (80016bc <HAL_RCC_OscConfig+0x4c8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d0f0      	beq.n	80014d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d106      	bne.n	8001506 <HAL_RCC_OscConfig+0x312>
 80014f8:	4b6f      	ldr	r3, [pc, #444]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014fa:	6a1b      	ldr	r3, [r3, #32]
 80014fc:	4a6e      	ldr	r2, [pc, #440]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6213      	str	r3, [r2, #32]
 8001504:	e02d      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d10c      	bne.n	8001528 <HAL_RCC_OscConfig+0x334>
 800150e:	4b6a      	ldr	r3, [pc, #424]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001510:	6a1b      	ldr	r3, [r3, #32]
 8001512:	4a69      	ldr	r2, [pc, #420]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001514:	f023 0301 	bic.w	r3, r3, #1
 8001518:	6213      	str	r3, [r2, #32]
 800151a:	4b67      	ldr	r3, [pc, #412]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	4a66      	ldr	r2, [pc, #408]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001520:	f023 0304 	bic.w	r3, r3, #4
 8001524:	6213      	str	r3, [r2, #32]
 8001526:	e01c      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	2b05      	cmp	r3, #5
 800152e:	d10c      	bne.n	800154a <HAL_RCC_OscConfig+0x356>
 8001530:	4b61      	ldr	r3, [pc, #388]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001532:	6a1b      	ldr	r3, [r3, #32]
 8001534:	4a60      	ldr	r2, [pc, #384]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001536:	f043 0304 	orr.w	r3, r3, #4
 800153a:	6213      	str	r3, [r2, #32]
 800153c:	4b5e      	ldr	r3, [pc, #376]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	4a5d      	ldr	r2, [pc, #372]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6213      	str	r3, [r2, #32]
 8001548:	e00b      	b.n	8001562 <HAL_RCC_OscConfig+0x36e>
 800154a:	4b5b      	ldr	r3, [pc, #364]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800154c:	6a1b      	ldr	r3, [r3, #32]
 800154e:	4a5a      	ldr	r2, [pc, #360]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001550:	f023 0301 	bic.w	r3, r3, #1
 8001554:	6213      	str	r3, [r2, #32]
 8001556:	4b58      	ldr	r3, [pc, #352]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001558:	6a1b      	ldr	r3, [r3, #32]
 800155a:	4a57      	ldr	r2, [pc, #348]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800155c:	f023 0304 	bic.w	r3, r3, #4
 8001560:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d015      	beq.n	8001596 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800156a:	f7ff fb95 	bl	8000c98 <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001570:	e00a      	b.n	8001588 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7ff fb91 	bl	8000c98 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001580:	4293      	cmp	r3, r2
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e0b1      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001588:	4b4b      	ldr	r3, [pc, #300]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800158a:	6a1b      	ldr	r3, [r3, #32]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0ee      	beq.n	8001572 <HAL_RCC_OscConfig+0x37e>
 8001594:	e014      	b.n	80015c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001596:	f7ff fb7f 	bl	8000c98 <HAL_GetTick>
 800159a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800159c:	e00a      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800159e:	f7ff fb7b 	bl	8000c98 <HAL_GetTick>
 80015a2:	4602      	mov	r2, r0
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e09b      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	4b40      	ldr	r3, [pc, #256]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1ee      	bne.n	800159e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80015c0:	7dfb      	ldrb	r3, [r7, #23]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d105      	bne.n	80015d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015c6:	4b3c      	ldr	r3, [pc, #240]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a3b      	ldr	r2, [pc, #236]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f000 8087 	beq.w	80016ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015dc:	4b36      	ldr	r3, [pc, #216]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f003 030c 	and.w	r3, r3, #12
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d061      	beq.n	80016ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69db      	ldr	r3, [r3, #28]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d146      	bne.n	800167e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f0:	4b33      	ldr	r3, [pc, #204]	@ (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f6:	f7ff fb4f 	bl	8000c98 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015fe:	f7ff fb4b 	bl	8000c98 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e06d      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001610:	4b29      	ldr	r3, [pc, #164]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1f0      	bne.n	80015fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001624:	d108      	bne.n	8001638 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001626:	4b24      	ldr	r3, [pc, #144]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	4921      	ldr	r1, [pc, #132]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a19      	ldr	r1, [r3, #32]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	430b      	orrs	r3, r1
 800164a:	491b      	ldr	r1, [pc, #108]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001656:	f7ff fb1f 	bl	8000c98 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165e:	f7ff fb1b 	bl	8000c98 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e03d      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001670:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCC_OscConfig+0x46a>
 800167c:	e035      	b.n	80016ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <HAL_RCC_OscConfig+0x4cc>)
 8001680:	2200      	movs	r2, #0
 8001682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001684:	f7ff fb08 	bl	8000c98 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800168c:	f7ff fb04 	bl	8000c98 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e026      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800169e:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d1f0      	bne.n	800168c <HAL_RCC_OscConfig+0x498>
 80016aa:	e01e      	b.n	80016ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d107      	bne.n	80016c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e019      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
 80016b8:	40021000 	.word	0x40021000
 80016bc:	40007000 	.word	0x40007000
 80016c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80016c4:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <HAL_RCC_OscConfig+0x500>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d106      	bne.n	80016e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d001      	beq.n	80016ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000

080016f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d101      	bne.n	800170c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e0d0      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800170c:	4b6a      	ldr	r3, [pc, #424]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	429a      	cmp	r2, r3
 8001718:	d910      	bls.n	800173c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171a:	4b67      	ldr	r3, [pc, #412]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f023 0207 	bic.w	r2, r3, #7
 8001722:	4965      	ldr	r1, [pc, #404]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	4313      	orrs	r3, r2
 8001728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800172a:	4b63      	ldr	r3, [pc, #396]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0307 	and.w	r3, r3, #7
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d001      	beq.n	800173c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e0b8      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d020      	beq.n	800178a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d005      	beq.n	8001760 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001754:	4b59      	ldr	r3, [pc, #356]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	4a58      	ldr	r2, [pc, #352]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800175a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800175e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0308 	and.w	r3, r3, #8
 8001768:	2b00      	cmp	r3, #0
 800176a:	d005      	beq.n	8001778 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800176c:	4b53      	ldr	r3, [pc, #332]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	4a52      	ldr	r2, [pc, #328]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001772:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001776:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001778:	4b50      	ldr	r3, [pc, #320]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	494d      	ldr	r1, [pc, #308]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001786:	4313      	orrs	r3, r2
 8001788:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b00      	cmp	r3, #0
 8001794:	d040      	beq.n	8001818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179e:	4b47      	ldr	r3, [pc, #284]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d115      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e07f      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d107      	bne.n	80017c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017b6:	4b41      	ldr	r3, [pc, #260]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d109      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e073      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c6:	4b3d      	ldr	r3, [pc, #244]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d101      	bne.n	80017d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e06b      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017d6:	4b39      	ldr	r3, [pc, #228]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f023 0203 	bic.w	r2, r3, #3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	4936      	ldr	r1, [pc, #216]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017e8:	f7ff fa56 	bl	8000c98 <HAL_GetTick>
 80017ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ee:	e00a      	b.n	8001806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f0:	f7ff fa52 	bl	8000c98 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017fe:	4293      	cmp	r3, r2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e053      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001806:	4b2d      	ldr	r3, [pc, #180]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f003 020c 	and.w	r2, r3, #12
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	429a      	cmp	r2, r3
 8001816:	d1eb      	bne.n	80017f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001818:	4b27      	ldr	r3, [pc, #156]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 0307 	and.w	r3, r3, #7
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d210      	bcs.n	8001848 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001826:	4b24      	ldr	r3, [pc, #144]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f023 0207 	bic.w	r2, r3, #7
 800182e:	4922      	ldr	r1, [pc, #136]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	4313      	orrs	r3, r2
 8001834:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001836:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e032      	b.n	80018ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	d008      	beq.n	8001866 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001854:	4b19      	ldr	r3, [pc, #100]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	4916      	ldr	r1, [pc, #88]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001862:	4313      	orrs	r3, r2
 8001864:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d009      	beq.n	8001886 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001872:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	490e      	ldr	r1, [pc, #56]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 8001882:	4313      	orrs	r3, r2
 8001884:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001886:	f000 f821 	bl	80018cc <HAL_RCC_GetSysClockFreq>
 800188a:	4602      	mov	r2, r0
 800188c:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <HAL_RCC_ClockConfig+0x1c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 030f 	and.w	r3, r3, #15
 8001896:	490a      	ldr	r1, [pc, #40]	@ (80018c0 <HAL_RCC_ClockConfig+0x1c8>)
 8001898:	5ccb      	ldrb	r3, [r1, r3]
 800189a:	fa22 f303 	lsr.w	r3, r2, r3
 800189e:	4a09      	ldr	r2, [pc, #36]	@ (80018c4 <HAL_RCC_ClockConfig+0x1cc>)
 80018a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80018a2:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <HAL_RCC_ClockConfig+0x1d0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff f9b4 	bl	8000c14 <HAL_InitTick>

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40022000 	.word	0x40022000
 80018bc:	40021000 	.word	0x40021000
 80018c0:	08002578 	.word	0x08002578
 80018c4:	2000000c 	.word	0x2000000c
 80018c8:	20000010 	.word	0x20000010

080018cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b087      	sub	sp, #28
 80018d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	2300      	movs	r3, #0
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80018e2:	2300      	movs	r3, #0
 80018e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80018e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001960 <HAL_RCC_GetSysClockFreq+0x94>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d002      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x30>
 80018f6:	2b08      	cmp	r3, #8
 80018f8:	d003      	beq.n	8001902 <HAL_RCC_GetSysClockFreq+0x36>
 80018fa:	e027      	b.n	800194c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018fc:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 80018fe:	613b      	str	r3, [r7, #16]
      break;
 8001900:	e027      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	0c9b      	lsrs	r3, r3, #18
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	4a17      	ldr	r2, [pc, #92]	@ (8001968 <HAL_RCC_GetSysClockFreq+0x9c>)
 800190c:	5cd3      	ldrb	r3, [r2, r3]
 800190e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d010      	beq.n	800193c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800191a:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <HAL_RCC_GetSysClockFreq+0x94>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	0c5b      	lsrs	r3, r3, #17
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	4a11      	ldr	r2, [pc, #68]	@ (800196c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a0d      	ldr	r2, [pc, #52]	@ (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 800192e:	fb03 f202 	mul.w	r2, r3, r2
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	fbb2 f3f3 	udiv	r3, r2, r3
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	e004      	b.n	8001946 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a0c      	ldr	r2, [pc, #48]	@ (8001970 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001940:	fb02 f303 	mul.w	r3, r2, r3
 8001944:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	613b      	str	r3, [r7, #16]
      break;
 800194a:	e002      	b.n	8001952 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800194c:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <HAL_RCC_GetSysClockFreq+0x98>)
 800194e:	613b      	str	r3, [r7, #16]
      break;
 8001950:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001952:	693b      	ldr	r3, [r7, #16]
}
 8001954:	4618      	mov	r0, r3
 8001956:	371c      	adds	r7, #28
 8001958:	46bd      	mov	sp, r7
 800195a:	bc80      	pop	{r7}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	007a1200 	.word	0x007a1200
 8001968:	08002588 	.word	0x08002588
 800196c:	08002598 	.word	0x08002598
 8001970:	003d0900 	.word	0x003d0900

08001974 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800197c:	4b0a      	ldr	r3, [pc, #40]	@ (80019a8 <RCC_Delay+0x34>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a0a      	ldr	r2, [pc, #40]	@ (80019ac <RCC_Delay+0x38>)
 8001982:	fba2 2303 	umull	r2, r3, r2, r3
 8001986:	0a5b      	lsrs	r3, r3, #9
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001990:	bf00      	nop
  }
  while (Delay --);
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	1e5a      	subs	r2, r3, #1
 8001996:	60fa      	str	r2, [r7, #12]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1f9      	bne.n	8001990 <RCC_Delay+0x1c>
}
 800199c:	bf00      	nop
 800199e:	bf00      	nop
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	2000000c 	.word	0x2000000c
 80019ac:	10624dd3 	.word	0x10624dd3

080019b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d101      	bne.n	80019c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e076      	b.n	8001ab0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d108      	bne.n	80019dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80019d2:	d009      	beq.n	80019e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	61da      	str	r2, [r3, #28]
 80019da:	e005      	b.n	80019e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d106      	bne.n	8001a08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2200      	movs	r2, #0
 80019fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff f84e 	bl	8000aa4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8001a30:	431a      	orrs	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a3a:	431a      	orrs	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	431a      	orrs	r2, r3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a62:	431a      	orrs	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a6c:	ea42 0103 	orr.w	r1, r2, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	430a      	orrs	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	699b      	ldr	r3, [r3, #24]
 8001a84:	0c1a      	lsrs	r2, r3, #16
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f002 0204 	and.w	r2, r2, #4
 8001a8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69da      	ldr	r2, [r3, #28]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ac8:	f7ff f8e6 	bl	8000c98 <HAL_GetTick>
 8001acc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001ace:	88fb      	ldrh	r3, [r7, #6]
 8001ad0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d001      	beq.n	8001ae2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	e12a      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d002      	beq.n	8001aee <HAL_SPI_Transmit+0x36>
 8001ae8:	88fb      	ldrh	r3, [r7, #6]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e122      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d101      	bne.n	8001b00 <HAL_SPI_Transmit+0x48>
 8001afc:	2302      	movs	r3, #2
 8001afe:	e11b      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	88fa      	ldrh	r2, [r7, #6]
 8001b20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	88fa      	ldrh	r2, [r7, #6]
 8001b26:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	2200      	movs	r2, #0
 8001b32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b4e:	d10f      	bne.n	8001b70 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b7a:	2b40      	cmp	r3, #64	@ 0x40
 8001b7c:	d007      	beq.n	8001b8e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b96:	d152      	bne.n	8001c3e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_SPI_Transmit+0xee>
 8001ba0:	8b7b      	ldrh	r3, [r7, #26]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d145      	bne.n	8001c32 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001baa:	881a      	ldrh	r2, [r3, #0]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	1c9a      	adds	r2, r3, #2
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001bca:	e032      	b.n	8001c32 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d112      	bne.n	8001c00 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	881a      	ldrh	r2, [r3, #0]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	1c9a      	adds	r2, r3, #2
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001bfe:	e018      	b.n	8001c32 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001c00:	f7ff f84a 	bl	8000c98 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d803      	bhi.n	8001c18 <HAL_SPI_Transmit+0x160>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c16:	d102      	bne.n	8001c1e <HAL_SPI_Transmit+0x166>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d109      	bne.n	8001c32 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e082      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c36:	b29b      	uxth	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d1c7      	bne.n	8001bcc <HAL_SPI_Transmit+0x114>
 8001c3c:	e053      	b.n	8001ce6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d002      	beq.n	8001c4c <HAL_SPI_Transmit+0x194>
 8001c46:	8b7b      	ldrh	r3, [r7, #26]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d147      	bne.n	8001cdc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	330c      	adds	r3, #12
 8001c56:	7812      	ldrb	r2, [r2, #0]
 8001c58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	b29a      	uxth	r2, r3
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001c72:	e033      	b.n	8001cdc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d113      	bne.n	8001caa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	330c      	adds	r3, #12
 8001c8c:	7812      	ldrb	r2, [r2, #0]
 8001c8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c94:	1c5a      	adds	r2, r3, #1
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001ca8:	e018      	b.n	8001cdc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001caa:	f7fe fff5 	bl	8000c98 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d803      	bhi.n	8001cc2 <HAL_SPI_Transmit+0x20a>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cc0:	d102      	bne.n	8001cc8 <HAL_SPI_Transmit+0x210>
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d109      	bne.n	8001cdc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e02d      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1c6      	bne.n	8001c74 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	6839      	ldr	r1, [r7, #0]
 8001cea:	68f8      	ldr	r0, [r7, #12]
 8001cec:	f000 fbd2 	bl	8002494 <SPI_EndRxTxTransaction>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d002      	beq.n	8001cfc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d10a      	bne.n	8001d1a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e000      	b.n	8001d38 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8001d36:	2300      	movs	r3, #0
  }
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3720      	adds	r7, #32
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b088      	sub	sp, #32
 8001d44:	af02      	add	r7, sp, #8
 8001d46:	60f8      	str	r0, [r7, #12]
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d001      	beq.n	8001d60 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e104      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001d68:	d112      	bne.n	8001d90 <HAL_SPI_Receive+0x50>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10e      	bne.n	8001d90 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2204      	movs	r2, #4
 8001d76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001d7a:	88fa      	ldrh	r2, [r7, #6]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	4613      	mov	r3, r2
 8001d82:	68ba      	ldr	r2, [r7, #8]
 8001d84:	68b9      	ldr	r1, [r7, #8]
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 f8f3 	bl	8001f72 <HAL_SPI_TransmitReceive>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	e0ec      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d90:	f7fe ff82 	bl	8000c98 <HAL_GetTick>
 8001d94:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d002      	beq.n	8001da2 <HAL_SPI_Receive+0x62>
 8001d9c:	88fb      	ldrh	r3, [r7, #6]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e0e1      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d101      	bne.n	8001db4 <HAL_SPI_Receive+0x74>
 8001db0:	2302      	movs	r3, #2
 8001db2:	e0da      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2201      	movs	r2, #1
 8001db8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2204      	movs	r2, #4
 8001dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	68ba      	ldr	r2, [r7, #8]
 8001dce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	88fa      	ldrh	r2, [r7, #6]
 8001dd4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	88fa      	ldrh	r2, [r7, #6]
 8001dda:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2200      	movs	r2, #0
 8001dec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2200      	movs	r2, #0
 8001df2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e02:	d10f      	bne.n	8001e24 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e12:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001e22:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e2e:	2b40      	cmp	r3, #64	@ 0x40
 8001e30:	d007      	beq.n	8001e42 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001e40:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d170      	bne.n	8001f2c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001e4a:	e035      	b.n	8001eb8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f003 0301 	and.w	r3, r3, #1
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d115      	bne.n	8001e86 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f103 020c 	add.w	r2, r3, #12
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e66:	7812      	ldrb	r2, [r2, #0]
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001e84:	e018      	b.n	8001eb8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001e86:	f7fe ff07 	bl	8000c98 <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d803      	bhi.n	8001e9e <HAL_SPI_Receive+0x15e>
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e9c:	d102      	bne.n	8001ea4 <HAL_SPI_Receive+0x164>
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d109      	bne.n	8001eb8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e058      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1c4      	bne.n	8001e4c <HAL_SPI_Receive+0x10c>
 8001ec2:	e038      	b.n	8001f36 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d113      	bne.n	8001efa <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001edc:	b292      	uxth	r2, r2
 8001ede:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee4:	1c9a      	adds	r2, r3, #2
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001ef8:	e018      	b.n	8001f2c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001efa:	f7fe fecd 	bl	8000c98 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d803      	bhi.n	8001f12 <HAL_SPI_Receive+0x1d2>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f10:	d102      	bne.n	8001f18 <HAL_SPI_Receive+0x1d8>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d109      	bne.n	8001f2c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e01e      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1c6      	bne.n	8001ec4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f36:	697a      	ldr	r2, [r7, #20]
 8001f38:	6839      	ldr	r1, [r7, #0]
 8001f3a:	68f8      	ldr	r0, [r7, #12]
 8001f3c:	f000 fa58 	bl	80023f0 <SPI_EndRxTransaction>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d002      	beq.n	8001f4c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e000      	b.n	8001f6a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8001f68:	2300      	movs	r3, #0
  }
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3718      	adds	r7, #24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	b08a      	sub	sp, #40	@ 0x28
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	60f8      	str	r0, [r7, #12]
 8001f7a:	60b9      	str	r1, [r7, #8]
 8001f7c:	607a      	str	r2, [r7, #4]
 8001f7e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001f80:	2301      	movs	r3, #1
 8001f82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001f84:	f7fe fe88 	bl	8000c98 <HAL_GetTick>
 8001f88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001f90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001f98:	887b      	ldrh	r3, [r7, #2]
 8001f9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001f9c:	7ffb      	ldrb	r3, [r7, #31]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d00c      	beq.n	8001fbc <HAL_SPI_TransmitReceive+0x4a>
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001fa8:	d106      	bne.n	8001fb8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <HAL_SPI_TransmitReceive+0x46>
 8001fb2:	7ffb      	ldrb	r3, [r7, #31]
 8001fb4:	2b04      	cmp	r3, #4
 8001fb6:	d001      	beq.n	8001fbc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8001fb8:	2302      	movs	r3, #2
 8001fba:	e17f      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d005      	beq.n	8001fce <HAL_SPI_TransmitReceive+0x5c>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d002      	beq.n	8001fce <HAL_SPI_TransmitReceive+0x5c>
 8001fc8:	887b      	ldrh	r3, [r7, #2]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e174      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d101      	bne.n	8001fe0 <HAL_SPI_TransmitReceive+0x6e>
 8001fdc:	2302      	movs	r3, #2
 8001fde:	e16d      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b04      	cmp	r3, #4
 8001ff2:	d003      	beq.n	8001ffc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	2205      	movs	r2, #5
 8001ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2200      	movs	r2, #0
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	687a      	ldr	r2, [r7, #4]
 8002006:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	68ba      	ldr	r2, [r7, #8]
 8002018:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	887a      	ldrh	r2, [r7, #2]
 800201e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	887a      	ldrh	r2, [r7, #2]
 8002024:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2200      	movs	r2, #0
 8002030:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800203c:	2b40      	cmp	r3, #64	@ 0x40
 800203e:	d007      	beq.n	8002050 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800204e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002058:	d17e      	bne.n	8002158 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <HAL_SPI_TransmitReceive+0xf6>
 8002062:	8afb      	ldrh	r3, [r7, #22]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d16c      	bne.n	8002142 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206c:	881a      	ldrh	r2, [r3, #0]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002078:	1c9a      	adds	r2, r3, #2
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002082:	b29b      	uxth	r3, r3
 8002084:	3b01      	subs	r3, #1
 8002086:	b29a      	uxth	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800208c:	e059      	b.n	8002142 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b02      	cmp	r3, #2
 800209a:	d11b      	bne.n	80020d4 <HAL_SPI_TransmitReceive+0x162>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d016      	beq.n	80020d4 <HAL_SPI_TransmitReceive+0x162>
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d113      	bne.n	80020d4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b0:	881a      	ldrh	r2, [r3, #0]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020bc:	1c9a      	adds	r2, r3, #2
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	3b01      	subs	r3, #1
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d119      	bne.n	8002116 <HAL_SPI_TransmitReceive+0x1a4>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d014      	beq.n	8002116 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68da      	ldr	r2, [r3, #12]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f6:	b292      	uxth	r2, r2
 80020f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020fe:	1c9a      	adds	r2, r3, #2
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002108:	b29b      	uxth	r3, r3
 800210a:	3b01      	subs	r3, #1
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002112:	2301      	movs	r3, #1
 8002114:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002116:	f7fe fdbf 	bl	8000c98 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	6a3b      	ldr	r3, [r7, #32]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002122:	429a      	cmp	r2, r3
 8002124:	d80d      	bhi.n	8002142 <HAL_SPI_TransmitReceive+0x1d0>
 8002126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002128:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800212c:	d009      	beq.n	8002142 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e0bc      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002146:	b29b      	uxth	r3, r3
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1a0      	bne.n	800208e <HAL_SPI_TransmitReceive+0x11c>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002150:	b29b      	uxth	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d19b      	bne.n	800208e <HAL_SPI_TransmitReceive+0x11c>
 8002156:	e082      	b.n	800225e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d002      	beq.n	8002166 <HAL_SPI_TransmitReceive+0x1f4>
 8002160:	8afb      	ldrh	r3, [r7, #22]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d171      	bne.n	800224a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	330c      	adds	r3, #12
 8002170:	7812      	ldrb	r2, [r2, #0]
 8002172:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002182:	b29b      	uxth	r3, r3
 8002184:	3b01      	subs	r3, #1
 8002186:	b29a      	uxth	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800218c:	e05d      	b.n	800224a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b02      	cmp	r3, #2
 800219a:	d11c      	bne.n	80021d6 <HAL_SPI_TransmitReceive+0x264>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d017      	beq.n	80021d6 <HAL_SPI_TransmitReceive+0x264>
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d114      	bne.n	80021d6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	330c      	adds	r3, #12
 80021b6:	7812      	ldrb	r2, [r2, #0]
 80021b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	3b01      	subs	r3, #1
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	f003 0301 	and.w	r3, r3, #1
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d119      	bne.n	8002218 <HAL_SPI_TransmitReceive+0x2a6>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d014      	beq.n	8002218 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68da      	ldr	r2, [r3, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002200:	1c5a      	adds	r2, r3, #1
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800220a:	b29b      	uxth	r3, r3
 800220c:	3b01      	subs	r3, #1
 800220e:	b29a      	uxth	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002214:	2301      	movs	r3, #1
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002218:	f7fe fd3e 	bl	8000c98 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	6a3b      	ldr	r3, [r7, #32]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002224:	429a      	cmp	r2, r3
 8002226:	d803      	bhi.n	8002230 <HAL_SPI_TransmitReceive+0x2be>
 8002228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800222e:	d102      	bne.n	8002236 <HAL_SPI_TransmitReceive+0x2c4>
 8002230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002232:	2b00      	cmp	r3, #0
 8002234:	d109      	bne.n	800224a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e038      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800224e:	b29b      	uxth	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	d19c      	bne.n	800218e <HAL_SPI_TransmitReceive+0x21c>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002258:	b29b      	uxth	r3, r3
 800225a:	2b00      	cmp	r3, #0
 800225c:	d197      	bne.n	800218e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800225e:	6a3a      	ldr	r2, [r7, #32]
 8002260:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 f916 	bl	8002494 <SPI_EndRxTxTransaction>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d008      	beq.n	8002280 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2220      	movs	r2, #32
 8002272:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2200      	movs	r2, #0
 8002278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e01d      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d10a      	bne.n	800229e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	613b      	str	r3, [r7, #16]
 800229c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e000      	b.n	80022bc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80022ba:	2300      	movs	r3, #0
  }
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3728      	adds	r7, #40	@ 0x28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022d2:	b2db      	uxtb	r3, r3
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	bc80      	pop	{r7}
 80022dc:	4770      	bx	lr
	...

080022e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b088      	sub	sp, #32
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	60b9      	str	r1, [r7, #8]
 80022ea:	603b      	str	r3, [r7, #0]
 80022ec:	4613      	mov	r3, r2
 80022ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80022f0:	f7fe fcd2 	bl	8000c98 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	4413      	add	r3, r2
 80022fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002300:	f7fe fcca 	bl	8000c98 <HAL_GetTick>
 8002304:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002306:	4b39      	ldr	r3, [pc, #228]	@ (80023ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	015b      	lsls	r3, r3, #5
 800230c:	0d1b      	lsrs	r3, r3, #20
 800230e:	69fa      	ldr	r2, [r7, #28]
 8002310:	fb02 f303 	mul.w	r3, r2, r3
 8002314:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002316:	e054      	b.n	80023c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800231e:	d050      	beq.n	80023c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002320:	f7fe fcba 	bl	8000c98 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	429a      	cmp	r2, r3
 800232e:	d902      	bls.n	8002336 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d13d      	bne.n	80023b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685a      	ldr	r2, [r3, #4]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002344:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800234e:	d111      	bne.n	8002374 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002358:	d004      	beq.n	8002364 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002362:	d107      	bne.n	8002374 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002372:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800237c:	d10f      	bne.n	800239e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800239c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e017      	b.n	80023e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	3b01      	subs	r3, #1
 80023c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4013      	ands	r3, r2
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	bf0c      	ite	eq
 80023d2:	2301      	moveq	r3, #1
 80023d4:	2300      	movne	r3, #0
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	461a      	mov	r2, r3
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d19b      	bne.n	8002318 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3720      	adds	r7, #32
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	2000000c 	.word	0x2000000c

080023f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b086      	sub	sp, #24
 80023f4:	af02      	add	r7, sp, #8
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002404:	d111      	bne.n	800242a <SPI_EndRxTransaction+0x3a>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800240e:	d004      	beq.n	800241a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002418:	d107      	bne.n	800242a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002428:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002432:	d117      	bne.n	8002464 <SPI_EndRxTransaction+0x74>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800243c:	d112      	bne.n	8002464 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	2200      	movs	r2, #0
 8002446:	2101      	movs	r1, #1
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f7ff ff49 	bl	80022e0 <SPI_WaitFlagStateUntilTimeout>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d01a      	beq.n	800248a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002458:	f043 0220 	orr.w	r2, r3, #32
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e013      	b.n	800248c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	9300      	str	r3, [sp, #0]
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2200      	movs	r2, #0
 800246c:	2180      	movs	r1, #128	@ 0x80
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f7ff ff36 	bl	80022e0 <SPI_WaitFlagStateUntilTimeout>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800247e:	f043 0220 	orr.w	r2, r3, #32
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e000      	b.n	800248c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af02      	add	r7, sp, #8
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	2201      	movs	r2, #1
 80024a8:	2102      	movs	r1, #2
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f7ff ff18 	bl	80022e0 <SPI_WaitFlagStateUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d007      	beq.n	80024c6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ba:	f043 0220 	orr.w	r2, r3, #32
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80024c2:	2303      	movs	r3, #3
 80024c4:	e013      	b.n	80024ee <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2200      	movs	r2, #0
 80024ce:	2180      	movs	r1, #128	@ 0x80
 80024d0:	68f8      	ldr	r0, [r7, #12]
 80024d2:	f7ff ff05 	bl	80022e0 <SPI_WaitFlagStateUntilTimeout>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d007      	beq.n	80024ec <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024e0:	f043 0220 	orr.w	r2, r3, #32
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e000      	b.n	80024ee <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <memset>:
 80024f6:	4603      	mov	r3, r0
 80024f8:	4402      	add	r2, r0
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d100      	bne.n	8002500 <memset+0xa>
 80024fe:	4770      	bx	lr
 8002500:	f803 1b01 	strb.w	r1, [r3], #1
 8002504:	e7f9      	b.n	80024fa <memset+0x4>
	...

08002508 <__libc_init_array>:
 8002508:	b570      	push	{r4, r5, r6, lr}
 800250a:	2600      	movs	r6, #0
 800250c:	4d0c      	ldr	r5, [pc, #48]	@ (8002540 <__libc_init_array+0x38>)
 800250e:	4c0d      	ldr	r4, [pc, #52]	@ (8002544 <__libc_init_array+0x3c>)
 8002510:	1b64      	subs	r4, r4, r5
 8002512:	10a4      	asrs	r4, r4, #2
 8002514:	42a6      	cmp	r6, r4
 8002516:	d109      	bne.n	800252c <__libc_init_array+0x24>
 8002518:	f000 f81a 	bl	8002550 <_init>
 800251c:	2600      	movs	r6, #0
 800251e:	4d0a      	ldr	r5, [pc, #40]	@ (8002548 <__libc_init_array+0x40>)
 8002520:	4c0a      	ldr	r4, [pc, #40]	@ (800254c <__libc_init_array+0x44>)
 8002522:	1b64      	subs	r4, r4, r5
 8002524:	10a4      	asrs	r4, r4, #2
 8002526:	42a6      	cmp	r6, r4
 8002528:	d105      	bne.n	8002536 <__libc_init_array+0x2e>
 800252a:	bd70      	pop	{r4, r5, r6, pc}
 800252c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002530:	4798      	blx	r3
 8002532:	3601      	adds	r6, #1
 8002534:	e7ee      	b.n	8002514 <__libc_init_array+0xc>
 8002536:	f855 3b04 	ldr.w	r3, [r5], #4
 800253a:	4798      	blx	r3
 800253c:	3601      	adds	r6, #1
 800253e:	e7f2      	b.n	8002526 <__libc_init_array+0x1e>
 8002540:	0800259c 	.word	0x0800259c
 8002544:	0800259c 	.word	0x0800259c
 8002548:	0800259c 	.word	0x0800259c
 800254c:	080025a0 	.word	0x080025a0

08002550 <_init>:
 8002550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002552:	bf00      	nop
 8002554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002556:	bc08      	pop	{r3}
 8002558:	469e      	mov	lr, r3
 800255a:	4770      	bx	lr

0800255c <_fini>:
 800255c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255e:	bf00      	nop
 8002560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002562:	bc08      	pop	{r3}
 8002564:	469e      	mov	lr, r3
 8002566:	4770      	bx	lr
