#
# Vivado (TM) v2015.2 (64-bit)
#
# vivado.tcl: Tcl script for re-creating project 'kc705_loopback'
#
# Generated by Vivado on Fri Oct 30 15:30:45 CET 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (vivado.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/verilog/glip_cypressfx3_toplevel.v"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/measure_count.v"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/lcd.v"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/kc705_loopback_clock.v"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/kc705_loopback.v"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/kc705.xdc"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/demo/kc705_loopback/kc705_debug.xdc"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/boards/kc705/fx3.xdc"
#    "/home/wallento/dev/glip/src/backend_cypressfx3/logic/boards/kc705/fx3_32.xdc"
#
#*****************************************************************************************

# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/kc705_loopback_16"]"

# Create project
create_project kc705_loopback ./kc705_loopback_16

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [get_projects kc705_loopback]
set_property "board_part" "xilinx.com:kc705:part0:1.2" $obj
set_property "default_lib" "xil_defaultlib" $obj
set_property "simulator_language" "Mixed" $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 "[file normalize "$origin_dir/../../verilog/glip_cypressfx3_toplevel.sv"]"\
 "[file normalize "$origin_dir/measure_count.v"]"\
 "[file normalize "$origin_dir/lcd.v"]"\
 "[file normalize "$origin_dir/kc705_loopback_clock.v"]"\
 "[file normalize "$origin_dir/kc705_loopback.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/scaler/verilog/glip_downscale.sv"]"\
 "[file normalize "$origin_dir/../../../../common/logic/scaler/verilog/glip_upscale.sv"]"\
 "[file normalize "$origin_dir/../../../../common/logic/fifo/verilog/fifo_sync_fwft.sv"]"\
 "[file normalize "$origin_dir/../../../../common/logic/fifo/verilog/fifo_sync_standard.sv"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_wrptr_full.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_sync_wr2rd.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_sync_rd2wr.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_rdptr_empty.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_fifo_mem.v"]"\
 "[file normalize "$origin_dir/../../../../common/logic/cdc/verilog/cdc_fifo.v"]"\
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property "generic" "WIDTH=16" $obj
set_property "top" "kc705_loopback" $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/kc705.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/kc705.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/kc705_debug.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/kc705_debug.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../../boards/kc705/fx3.xdc"]"
set file_added [add_files -norecurse -fileset $obj $file]
set file "$origin_dir/../../boards/kc705/fx3.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property "file_type" "XDC" $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property "runtime" "" $obj
set_property "top" "kc705_loopback" $obj
set_property "xelab.nosort" "1" $obj
set_property "xelab.rangecheck" "1" $obj
set_property "xelab.unifast" "" $obj
set_property "xsim.elaborate.rangecheck" "1" $obj
set_property "xsim.simulate.runtime" "" $obj

# Do not flatten design
set obj [get_runs synth_1]
set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj

puts "INFO: Project created:kc705_loopback"
