{
  "family": "QN908XC",
  "architecture": "arm-cortex-m4f",
  "vendor": "nxp.com",
  "mcus": {
    "QN908XC": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "RST_SW_SET": {
              "offset": "0x00",
              "size": 32,
              "description": "block software reset set register"
            },
            "RST_SW_CLR": {
              "offset": "0x04",
              "size": 32,
              "description": "block software reset clear register"
            },
            "CLK_DIS": {
              "offset": "0x08",
              "size": 32,
              "description": "clock disable register"
            },
            "CLK_EN": {
              "offset": "0x0C",
              "size": 32,
              "description": "clock enable register"
            },
            "CLK_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "system clock source and divider register"
            },
            "SYS_MODE_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "system mode and address remap register"
            },
            "SYS_STAT": {
              "offset": "0x80",
              "size": 32,
              "description": "system status register"
            },
            "SYS_TICK": {
              "offset": "0x100",
              "size": 32,
              "description": "systick timer control register"
            },
            "SRAM_CTRL": {
              "offset": "0x104",
              "size": 32,
              "description": "Exchange memory base address register"
            },
            "CHIP_ID": {
              "offset": "0x108",
              "size": 32,
              "description": "chip id register"
            },
            "ANA_CTRL0": {
              "offset": "0x110",
              "size": 32,
              "description": "crystal and PA register"
            },
            "XTAL_CTRL": {
              "offset": "0x180",
              "size": 32,
              "description": "crystal control register"
            },
            "BUCK": {
              "offset": "0x184",
              "size": 32,
              "description": "buck control register"
            },
            "FC_FRG": {
              "offset": "0x200",
              "size": 32,
              "description": "flexcomm 0 and 1 clock divider register"
            },
            "PIO_PULL_CFG0": {
              "offset": "0x800",
              "size": 32,
              "description": "pad pull control register 0"
            },
            "PIO_PULL_CFG1": {
              "offset": "0x804",
              "size": 32,
              "description": "pad pull control register 1"
            },
            "PIO_PULL_CFG2": {
              "offset": "0x808",
              "size": 32,
              "description": "pad pull control register 2"
            },
            "IO_CAP": {
              "offset": "0x80C",
              "size": 32,
              "description": "io status capture register"
            },
            "PIO_DRV_CFG0": {
              "offset": "0x810",
              "size": 32,
              "description": "pad drive strength register 0"
            },
            "PIO_DRV_CFG1": {
              "offset": "0x814",
              "size": 32,
              "description": "pad drive strength register 1"
            },
            "PIO_DRV_CFG2": {
              "offset": "0x818",
              "size": 32,
              "description": "pad drive extra register"
            },
            "PIO_CFG_MISC": {
              "offset": "0x81C",
              "size": 32,
              "description": "pin misc control register"
            },
            "PIO_WAKEUP_LVL0": {
              "offset": "0x820",
              "size": 32,
              "description": "pin wakeup polarity register 0"
            },
            "PIO_WAKEUP_LVL1": {
              "offset": "0x824",
              "size": 32,
              "description": "pin wakeup polarity register 1"
            },
            "PIO_IE_CFG0": {
              "offset": "0x828",
              "size": 32,
              "description": "pad input enable register 0"
            },
            "PIO_IE_CFG1": {
              "offset": "0x82C",
              "size": 32,
              "description": "pad input enable register 1"
            },
            "PIO_FUNC_CFG0": {
              "offset": "0x830",
              "size": 32,
              "description": "pin mux control register 0"
            },
            "PIO_FUNC_CFG1": {
              "offset": "0x834",
              "size": 32,
              "description": "pin mux control register 1"
            },
            "PIO_FUNC_CFG2": {
              "offset": "0x838",
              "size": 32,
              "description": "pin mux control register 2"
            },
            "PIO_FUNC_CFG3": {
              "offset": "0x83C",
              "size": 32,
              "description": "pin mux control register 3"
            },
            "PIO_WAKEUP_EN0": {
              "offset": "0x840",
              "size": 32,
              "description": "pin function selection in power down mode register 0"
            },
            "PIO_WAKEUP_EN1": {
              "offset": "0x844",
              "size": 32,
              "description": "pin function selection in power down mode register 1"
            },
            "PIO_CAP_OE0": {
              "offset": "0x848",
              "size": 32,
              "description": "pin output enable status register 0 while captured by writing 1 to IO_CAP"
            },
            "PIO_CAP_OE1": {
              "offset": "0x84C",
              "size": 32,
              "description": "pin output enable status register 1 while captured by writing 1 to IO_CAP"
            },
            "PIO_CAP_OUT0": {
              "offset": "0x850",
              "size": 32,
              "description": "pin output status register 0 while captured by writing 1 to IO_CAP"
            },
            "PIO_CAP_OUT1": {
              "offset": "0x854",
              "size": 32,
              "description": "pin output status register 0 while captured by writing 1 to IO_CAP"
            },
            "RST_CAUSE_SRC": {
              "offset": "0x858",
              "size": 32,
              "description": "reset source status register"
            },
            "PMU_CTRL0": {
              "offset": "0x85C",
              "size": 32,
              "description": "power management uinit control register 0"
            },
            "PMU_CTRL1": {
              "offset": "0x860",
              "size": 32,
              "description": "power management uinit control register 1"
            },
            "ANA_EN": {
              "offset": "0x864",
              "size": 32,
              "description": "analog setting register"
            },
            "XTAL32K_CTRL": {
              "offset": "0x868",
              "size": 32,
              "description": "crystal 32K control register"
            },
            "USB_CFG": {
              "offset": "0x86C",
              "size": 32,
              "description": "USB configuration register"
            },
            "PMU_CTRL2": {
              "offset": "0x880",
              "size": 32,
              "description": "power management uinit control register 2"
            },
            "ANA_CTRL1": {
              "offset": "0x884",
              "size": 32,
              "description": "IVREF and DVREG setting register"
            },
            "MISC": {
              "offset": "0x890",
              "size": 32,
              "description": "MISC register"
            }
          },
          "bits": {
            "RST_SW_SET": {
              "SET_FC0_RST": {
                "bit": 0,
                "description": "Write 1 to set FLEXCOMM0 reset"
              },
              "SET_FC1_RST": {
                "bit": 1,
                "description": "Write 1 to set FLEXCOMM1 reset"
              },
              "SET_FC2_RST": {
                "bit": 2,
                "description": "Write 1 to set FLEXCOMM2 reset"
              },
              "SET_FC3_RST": {
                "bit": 3,
                "description": "Write 1 to set FLEXCOMM3 reset"
              },
              "SET_TIM0_RST": {
                "bit": 4,
                "description": "Write 1 to set CTIMER0 reset"
              },
              "SET_TIM1_RST": {
                "bit": 5,
                "description": "Write 1 to set CTIMER1 reset"
              },
              "SET_TIM2_RST": {
                "bit": 6,
                "description": "Write 1 to set CTIMER2 reset"
              },
              "SET_TIM3_RST": {
                "bit": 7,
                "description": "Write 1 to set CTIMER3 reset"
              },
              "SET_SCT_RST": {
                "bit": 8,
                "description": "Write 1 to set SCT reset"
              },
              "SET_WDT_RST": {
                "bit": 9,
                "description": "Write 1 to set Watch Dog reset"
              },
              "SET_USB_RST": {
                "bit": 10,
                "description": "Write 1 to set USB reset"
              },
              "SET_GPIO_RST": {
                "bit": 11,
                "description": "Write 1 to set GPIO reset"
              },
              "SET_RTC_RST": {
                "bit": 12,
                "description": "Write 1 to set RTC reset"
              },
              "SET_ADC_RST": {
                "bit": 13,
                "description": "Write 1 to set ADC interface reset"
              },
              "SET_DAC_RST": {
                "bit": 14,
                "description": "Write 1 to set DAC interface reset"
              },
              "SET_CS_RST": {
                "bit": 15,
                "description": "Write 1 to set Cap sensor interface reset"
              },
              "SET_FSP_RST": {
                "bit": 16,
                "description": "Write 1 to set FSP reset"
              },
              "SET_DMA_RST": {
                "bit": 17,
                "description": "Write 1 to set DMA reset"
              },
              "SET_QDEC0_RST": {
                "bit": 19,
                "description": "Write 1 to set QDEC 0 reset"
              },
              "SET_QDEC1_RST": {
                "bit": 20,
                "description": "Write 1 to set QDEC 1 reset"
              },
              "SET_SPIFI_RST": {
                "bit": 22,
                "description": "Write 1 to set SPIFI reset"
              },
              "SET_CPU_RST": {
                "bit": 26,
                "description": "Write 1 to set CPU reset"
              },
              "SET_BLE_RST": {
                "bit": 27,
                "description": "Write 1 to set BLE reset"
              },
              "SET_FLASH_RST": {
                "bit": 28,
                "description": "Write 1 to set flash controller reset"
              },
              "SET_DP_RST": {
                "bit": 29,
                "description": "Write 1 to set DataPath reset"
              },
              "SET_REG_RST": {
                "bit": 30,
                "description": "Write 1 to reset retention register"
              },
              "SET_REBOOT": {
                "bit": 31,
                "description": "Write 1 to Reboot entire system"
              }
            },
            "RST_SW_CLR": {
              "CLR_FC0_RST": {
                "bit": 0,
                "description": "Write 1 to clear FLEXCOMM0 reset"
              },
              "CLR_FC1_RST": {
                "bit": 1,
                "description": "Write 1 to clear FLEXCOMM1 reset"
              },
              "CLR_FC2_RST": {
                "bit": 2,
                "description": "Write 1 to clear FLEXCOMM2 reset"
              },
              "CLR_FC3_RST": {
                "bit": 3,
                "description": "Write 1 to clear FLEXCOMM3 reset"
              },
              "CLR_TIM0_RST": {
                "bit": 4,
                "description": "Write 1 to clear CTIMER0 reset"
              },
              "CLR_TIM1_RST": {
                "bit": 5,
                "description": "Write 1 to clear CTIMER1 reset"
              },
              "CLR_TIM2_RST": {
                "bit": 6,
                "description": "Write 1 to clear CTIMER2 reset"
              },
              "CLR_TIM3_RST": {
                "bit": 7,
                "description": "Write 1 to clear CTIMER3 reset"
              },
              "CLR_SCT_RST": {
                "bit": 8,
                "description": "Write 1 to clear SCT reset"
              },
              "CLR_WDT_RST": {
                "bit": 9,
                "description": "Write 1 to clear Watch Dog reset"
              },
              "CLR_USB_RST": {
                "bit": 10,
                "description": "Write 1 to clear USB reset"
              },
              "CLR_GPIO_RST": {
                "bit": 11,
                "description": "Write 1 to clear GPIO reset"
              },
              "CLR_RTC_RST": {
                "bit": 12,
                "description": "Write 1 to clear RTC reset"
              },
              "CLR_ADC_RST": {
                "bit": 13,
                "description": "Write 1 to clear ADC interface reset"
              },
              "CLR_DAC_RST": {
                "bit": 14,
                "description": "Write 1 to clear DAC interface reset"
              },
              "CLR_CS_RST": {
                "bit": 15,
                "description": "Write 1 to clear cap sensor interface reset"
              },
              "CLR_FSP_RST": {
                "bit": 16,
                "description": "Write 1 to clear FSP reset"
              },
              "CLR_DMA_RST": {
                "bit": 17,
                "description": "Write 1 to clear DMA reset"
              },
              "CLR_QDEC0_RST": {
                "bit": 19,
                "description": "Write 1 to clear QDEC 0 reset"
              },
              "CLR_QDEC1_RST": {
                "bit": 20,
                "description": "Write 1 to clear QDEC 1 reset"
              },
              "CLR_SPIFI_RST": {
                "bit": 22,
                "description": "Write 1 to clear SPIFI reset"
              },
              "CLR_CPU_RST": {
                "bit": 26,
                "description": "Write 1 to clear CPU reset"
              },
              "CLR_BLE_RST": {
                "bit": 27,
                "description": "Write 1 to clear BLE reset"
              },
              "CLR_FLASH_RST": {
                "bit": 28,
                "description": "Write 1 to clear flash controller reset"
              },
              "CLR_DP_RST": {
                "bit": 29,
                "description": "Write 1 to clear DataPath reset"
              },
              "CLR_REG_RST": {
                "bit": 30,
                "description": "Write 1 to clear retention register reset"
              }
            },
            "CLK_DIS": {
              "CLK_FC0_DIS": {
                "bit": 0,
                "description": "Write 1 to disable FLEXCOMM0 clock"
              },
              "CLK_FC1_DIS": {
                "bit": 1,
                "description": "Write 1 to disable FLEXCOMM1 clock"
              },
              "CLK_FC2_DIS": {
                "bit": 2,
                "description": "Write 1 to disable FLEXCOMM2 clock"
              },
              "CLK_FC3_DIS": {
                "bit": 3,
                "description": "Write 1 to disable FLEXCOMM3 clock"
              },
              "CLK_TIM0_DIS": {
                "bit": 4,
                "description": "Write 1 to disable CTIMER0 clock"
              },
              "CLK_TIM1_DIS": {
                "bit": 5,
                "description": "Write 1 to disable CTIMER1 clock"
              },
              "CLK_TIM2_DIS": {
                "bit": 6,
                "description": "Write 1 to disable CTIMER2 clock"
              },
              "CLK_TIM3_DIS": {
                "bit": 7,
                "description": "Write 1 to disable CTIMER3 clock"
              },
              "CLK_SCT_DIS": {
                "bit": 8,
                "description": "Write 1 to disable SCT clock"
              },
              "CLK_WDT_DIS": {
                "bit": 9,
                "description": "Write 1 to disable Watch Dog clock"
              },
              "CLK_USB_DIS": {
                "bit": 10,
                "description": "Write 1 to disable USB clock;"
              },
              "CLK_GPIO_DIS": {
                "bit": 11,
                "description": "Write 1 to disable GPIO clock"
              },
              "CLK_BIV_DIS": {
                "bit": 12,
                "description": "Write 1 to disable BIV APB clock include RTC BiV register."
              },
              "CLK_ADC_DIS": {
                "bit": 13,
                "description": "Write 1 to disable ADC clock;"
              },
              "CLK_DAC_DIS": {
                "bit": 14,
                "description": "Write 1 to disable DAC clock;"
              },
              "CLK_CS_DIS": {
                "bit": 15,
                "description": "Write 1 to disable Cap sensor clock;"
              },
              "CLK_FSP_DIS": {
                "bit": 16,
                "description": "Write 1 to disable FSP clock;"
              },
              "CLK_DMA_DIS": {
                "bit": 17,
                "description": "Write 1 to disable DMA clock"
              },
              "CLK_QDEC0_DIS": {
                "bit": 19,
                "description": "Write 1 to disable QDEC0 clock;"
              },
              "CLK_QDEC1_DIS": {
                "bit": 20,
                "description": "Write 1 to disable QDEC1 clock;"
              },
              "CLK_DP_DIS": {
                "bit": 21,
                "description": "Write 1 to disable Data Path 16/8MHz clock;"
              },
              "CLK_SPIFI_DIS": {
                "bit": 22,
                "description": "Write 1 to disable SPIFI clock;"
              },
              "CLK_CAL_DIS": {
                "bit": 25,
                "description": "Write 1 to disable Calibration clock;"
              },
              "CLK_BLE_DIS": {
                "bit": 27,
                "description": "Write 1 to disable BLE clock"
              },
              "PCLK_DIS": {
                "bit": 30,
                "description": "Write 1 to disable PCLK of some logic;"
              },
              "FCLK_DIS": {
                "bit": 31,
                "description": "Write 1 to disable CPU FCLK;"
              }
            },
            "CLK_EN": {
              "CLK_FC0_EN": {
                "bit": 0,
                "description": "Write 1 to enable FLEXCOMM0 clock"
              },
              "CLK_FC1_EN": {
                "bit": 1,
                "description": "Write 1 to enable FLEXCOMM1 clock"
              },
              "CLK_FC2_EN": {
                "bit": 2,
                "description": "Write 1 to enable FLEXCOMM2 clock"
              },
              "CLK_FC3_EN": {
                "bit": 3,
                "description": "Write 1 to enable FLEXCOMM3 clock"
              },
              "CLK_TIM0_EN": {
                "bit": 4,
                "description": "Write 1 to enable CTIMER0 clock"
              },
              "CLK_TIM1_EN": {
                "bit": 5,
                "description": "Write 1 to enable CTIMER1 clock"
              },
              "CLK_TIM2_EN": {
                "bit": 6,
                "description": "Write 1 to enable CTIMER2 clock"
              },
              "CLK_TIM3_EN": {
                "bit": 7,
                "description": "Write 1 to enable CTIMER3 clock"
              },
              "CLK_SCT_EN": {
                "bit": 8,
                "description": "Write 1 to enable SCT clock"
              },
              "CLK_WDT_EN": {
                "bit": 9,
                "description": "Write 1 to enable Watch Dog clock"
              },
              "CLK_USB_EN": {
                "bit": 10,
                "description": "Write 1 to enable USB clock;"
              },
              "CLK_GPIO_EN": {
                "bit": 11,
                "description": "Write 1 to enable GPIO clock"
              },
              "CLK_BIV_EN": {
                "bit": 12,
                "description": "Write 1 to enable BIV APB clock include RTC BiV register."
              },
              "CLK_ADC_EN": {
                "bit": 13,
                "description": "Write 1 to enable ADC clock;"
              },
              "CLK_DAC_EN": {
                "bit": 14,
                "description": "Write 1 to enable DAC clock;"
              },
              "CLK_CS_EN": {
                "bit": 15,
                "description": "Write 1 to enable Cap sensor clock;"
              },
              "CLK_FSP_EN": {
                "bit": 16,
                "description": "Write 1 to enable FSP clock;"
              },
              "CLK_DMA_EN": {
                "bit": 17,
                "description": "Write 1 to enable DMA clock"
              },
              "CLK_QDEC0_EN": {
                "bit": 19,
                "description": "Write 1 to enable QDEC0 clock;"
              },
              "CLK_QDEC1_EN": {
                "bit": 20,
                "description": "Write 1 to enable QDEC1 clock;"
              },
              "CLK_DP_EN": {
                "bit": 21,
                "description": "Write 1 to enable Data Path 16/8MHz clock;"
              },
              "CLK_SPIFI_EN": {
                "bit": 22,
                "description": "Write 1 to enable SPIFI clock;"
              },
              "CLK_CAL_EN": {
                "bit": 25,
                "description": "Write 1 to enable Calibration clock;"
              },
              "CLK_BLE_EN": {
                "bit": 27,
                "description": "Write 1 to enable BLE clock"
              }
            },
            "CLK_CTRL": {
              "APB_DIV": {
                "bit": 0,
                "description": "APB_CLK = AHB_CLK/(APB_DIV+1)",
                "width": 4
              },
              "AHB_DIV": {
                "bit": 4,
                "description": "AHB_CLK = SYS_CLK / (AHB_DIV+1);Note Before enable BLE clock (CLK_BLE_EN =1) It is mandatory to set AHB_CLK = 32 or 16 or 8 MHz.",
                "width": 13
              },
              "CLK_BLE_SEL": {
                "bit": 17,
                "description": "BLE frequency indicator"
              },
              "CLK_WDT_SEL": {
                "bit": 18,
                "description": "Select Watch Dog clock"
              },
              "CLK_XTAL_SEL": {
                "bit": 19,
                "description": "Crytal clock selection"
              },
              "CLK_OSC32M_DIV": {
                "bit": 20,
                "description": "digital OSC clock input selection"
              },
              "CLK_32K_SEL": {
                "bit": 21,
                "description": "32K clock source selection"
              },
              "CLK_XTAL_OE": {
                "bit": 22,
                "description": "system clock output enable"
              },
              "CLK_32K_OE": {
                "bit": 23,
                "description": "32K clock output enable"
              },
              "XTAL_OUT_DIV": {
                "bit": 24,
                "description": "high frequency xtal clock output divider",
                "width": 4
              },
              "CGBYPASS": {
                "bit": 28,
                "description": "If it is 0, it can save CPU power in active mode"
              },
              "SYS_CLK_SEL": {
                "bit": 30,
                "description": "Select SYS_CLK source",
                "width": 2
              }
            },
            "SYS_MODE_CTRL": {
              "REMAP": {
                "bit": 0,
                "description": "software remap system address",
                "width": 2
              },
              "LOCKUP_EN": {
                "bit": 2,
                "description": "lock up enable"
              },
              "XTAL_RDY": {
                "bit": 25,
                "description": "16/32 MHz xtal ready readout"
              },
              "XTAL32K_RDY": {
                "bit": 26,
                "description": "32KHz xtal ready readout"
              },
              "PLL48M_RDY": {
                "bit": 27,
                "description": "48MHz PLL ready readout"
              },
              "OSC32M_RDY": {
                "bit": 28,
                "description": "32MHz oscillator ready readout"
              },
              "BG_RDY": {
                "bit": 29,
                "description": "BG ready readout"
              },
              "BOOT_MODE": {
                "bit": 31,
                "description": "boot mode pin status"
              }
            },
            "SYS_STAT": {
              "FREQ_WORD": {
                "bit": 0,
                "description": "BLE Frequency word;",
                "width": 8
              },
              "BLE_FREQ_HOP": {
                "bit": 8,
                "description": "BLE frequency word change flag;"
              },
              "EVENT_IN_PROCESS": {
                "bit": 9,
                "description": "BLE event indicator"
              },
              "RX_EN": {
                "bit": 10,
                "description": "when 1, system is in RX state"
              },
              "TX_EN": {
                "bit": 11,
                "description": "when 1, system is in TX state"
              },
              "OSC_EN": {
                "bit": 12,
                "description": "BLE osc_en output;"
              },
              "RADIO_EN": {
                "bit": 13,
                "description": "BLE radio_en output;"
              },
              "CLK_STATUS": {
                "bit": 14,
                "description": "BLE status"
              }
            },
            "SYS_TICK": {
              "TENMS": {
                "bit": 0,
                "description": "system tick timer calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 24,
                "description": "whether THE TENMS value will generate a precise 10 millisencod time or an approximation"
              },
              "NOREF": {
                "bit": 25,
                "description": "whether an external reference clock is available"
              },
              "EN_STCLKEN": {
                "bit": 31,
                "description": "1 is enable STCLKEN;"
              }
            },
            "SRAM_CTRL": {
              "EM_BASE_ADDR": {
                "bit": 0,
                "description": "Exchange memory base address in system memory. Default value is 9K word.",
                "width": 15
              }
            },
            "CHIP_ID": {
              "CID0": {
                "bit": 0,
                "description": "CHIP ID for manufacture fab",
                "width": 3
              },
              "CID1": {
                "bit": 3,
                "description": "CHIP ID for product family",
                "width": 3
              },
              "CID2": {
                "bit": 6,
                "description": "CHIP ID for minor revision",
                "width": 2
              },
              "CID3": {
                "bit": 8,
                "description": "CHIP ID for product ID",
                "width": 6
              },
              "CID4": {
                "bit": 14,
                "description": "CHIP ID for major revision",
                "width": 2
              },
              "MEM_OPTION": {
                "bit": 26,
                "description": "memory bond indicator"
              },
              "ADC_OPTION": {
                "bit": 27,
                "description": "adc bond indicator"
              },
              "FLASH_OPTION": {
                "bit": 28,
                "description": "flash bond indicator"
              },
              "FPU_OPTION": {
                "bit": 29,
                "description": "fpu bond indicator"
              },
              "USB_OPTION": {
                "bit": 30,
                "description": "usb bond indicator"
              },
              "FSP_OPTION": {
                "bit": 31,
                "description": "fsp bond indicator"
              }
            },
            "ANA_CTRL0": {
              "PA_POWER": {
                "bit": 0,
                "description": "PA power control (all of below is minus data)",
                "width": 8
              },
              "XTAL_AMP": {
                "bit": 20,
                "description": "crystal amplitude set register",
                "width": 2
              },
              "XTAL_LOAD_CAP": {
                "bit": 22,
                "description": "Register controlled load cap of the XTAL in normal modeLOAD_CAP=5pF+0.35pF*CSEL+5pF*XADD_C",
                "width": 6
              },
              "XTAL_EXTRA_CAP": {
                "bit": 28,
                "description": "Add extra 16/32 MHz xtal load cap"
              },
              "XTAL_MODE": {
                "bit": 30,
                "description": "Injection mode of the XTAL",
                "width": 2
              }
            },
            "XTAL_CTRL": {
              "XTAL_XCUR_BOOST_REG": {
                "bit": 5,
                "description": "1 to increase 16/32 MHz xtal current"
              },
              "XTAL_BPXDLY": {
                "bit": 6,
                "description": "Bypass the power up delay in the XTAL core."
              },
              "XTAL_BP_HYSRES_REG": {
                "bit": 7,
                "description": "1 to bypass the degeneration resistor in order to reduce the hysteresis voltage"
              },
              "XTAL_XSMT_EN_REG": {
                "bit": 8,
                "description": "1 to use hysteresis buffer"
              },
              "XTAL_XRDY_REG": {
                "bit": 9,
                "description": "1 to set xtal ready signal by register"
              },
              "XTAL_XOUT_DIS_REG": {
                "bit": 10,
                "description": "1 not to send 16/32 MHz xtal clk out"
              },
              "DIV_DIFF_CLK_DIG_DIS": {
                "bit": 11,
                "description": "disable differential clock of digital"
              },
              "XTAL_SU_CB_REG": {
                "bit": 16,
                "description": "Register controlled load cap of the XTAL_B in speed up modeCB=2pF+0.35pF*SU_CB+5pF*XADD_C",
                "width": 6
              },
              "XTAL_SU_CA_REG": {
                "bit": 24,
                "description": "Register controlled load cap of the XTAL_A in speed up modeCA=2pF+0.35pF*SU_CA+5pF*XADD_C",
                "width": 6
              },
              "XTAL_INV": {
                "bit": 30,
                "description": "Inverse crystal clock"
              },
              "XTAL_DIV": {
                "bit": 31,
                "description": "Divide crystal clock when external crystal is 32M this bit should be configured into 1 otherwise 0."
              }
            },
            "BUCK": {
              "BUCK_DRIVER_PART_EN": {
                "bit": 0,
                "description": "1 to short external inductor"
              },
              "BUCK_IND_USE_EN": {
                "bit": 1,
                "description": "1 to turn on buck output stage gradually"
              },
              "BUCK_ISEL": {
                "bit": 8,
                "description": "buck current bias control",
                "width": 2
              },
              "BUCK_VREF_SEL": {
                "bit": 10,
                "description": "buck current setting",
                "width": 2
              },
              "BUCK_VBG_SEL": {
                "bit": 12,
                "description": "buck reference setting",
                "width": 2
              },
              "BUCK_TMOS": {
                "bit": 16,
                "description": "buck constant on time control",
                "width": 5
              },
              "BUCK_IC": {
                "bit": 21,
                "description": "frequency compensation versus BVDD variation"
              }
            },
            "FC_FRG": {
              "FRG_DIV0": {
                "bit": 0,
                "description": "flexcomm0 clock generator, Denominator of the fractional divider. DIV is equal to the programmed value +1. Always set to 0xFF to use with the fractional baud rate generator.",
                "width": 8
              },
              "FRG_MULT0": {
                "bit": 8,
                "description": "flexcomm0 clock generator, Numerator of the fractional divider. MULT is equal to the programmed value",
                "width": 8
              },
              "FRG_DIV1": {
                "bit": 16,
                "description": "flexcomm1 clock generator, Denominator of the fractional divider. DIV is equal to the programmed value +1. Always set to 0xFF to use with the fractional baud rate generator.",
                "width": 8
              },
              "FRG_MULT1": {
                "bit": 24,
                "description": "flexcomm1 clock generator, Numerator of the fractional divider. MULT is equal to the programmed value",
                "width": 8
              }
            },
            "PIO_PULL_CFG0": {
              "PA00_PULL": {
                "bit": 0,
                "description": "PA00 pull control register",
                "width": 2
              },
              "PA01_PULL": {
                "bit": 2,
                "description": "PA01 pull control register",
                "width": 2
              },
              "PA02_PULL": {
                "bit": 4,
                "description": "PA02 pull control register",
                "width": 2
              },
              "PA03_PULL": {
                "bit": 6,
                "description": "PA03 pull control register",
                "width": 2
              },
              "PA04_PULL": {
                "bit": 8,
                "description": "PA04 pull control register",
                "width": 2
              },
              "PA05_PULL": {
                "bit": 10,
                "description": "PA05 pull control register",
                "width": 2
              },
              "PA06_PULL": {
                "bit": 12,
                "description": "PA06 pull control register",
                "width": 2
              },
              "PA07_PULL": {
                "bit": 14,
                "description": "PA07 pull control register",
                "width": 2
              },
              "PA08_PULL": {
                "bit": 16,
                "description": "PA08 pull control register",
                "width": 2
              },
              "PA09_PULL": {
                "bit": 18,
                "description": "PA09 pull control register",
                "width": 2
              },
              "PA10_PULL": {
                "bit": 20,
                "description": "PA10 pull control register",
                "width": 2
              },
              "PA11_PULL": {
                "bit": 22,
                "description": "PA11 pull control register",
                "width": 2
              },
              "PA12_PULL": {
                "bit": 24,
                "description": "PA12 pull control register",
                "width": 2
              },
              "PA13_PULL": {
                "bit": 26,
                "description": "PA13 pull control register",
                "width": 2
              },
              "PA14_PULL": {
                "bit": 28,
                "description": "PA14 pull control register",
                "width": 2
              },
              "PA15_PULL": {
                "bit": 30,
                "description": "PA15 pull control register",
                "width": 2
              }
            },
            "PIO_PULL_CFG1": {
              "PA16_PULL": {
                "bit": 0,
                "description": "PA16 pull control register",
                "width": 2
              },
              "PA17_PULL": {
                "bit": 2,
                "description": "PA17 pull control register",
                "width": 2
              },
              "PA18_PULL": {
                "bit": 4,
                "description": "PA18 pull control register",
                "width": 2
              },
              "PA19_PULL": {
                "bit": 6,
                "description": "PA19 pull control register",
                "width": 2
              },
              "PA20_PULL": {
                "bit": 8,
                "description": "PA20 pull control register",
                "width": 2
              },
              "PA21_PULL": {
                "bit": 10,
                "description": "PA21 pull control register",
                "width": 2
              },
              "PA22_PULL": {
                "bit": 12,
                "description": "PA22 pull control register",
                "width": 2
              },
              "PA23_PULL": {
                "bit": 14,
                "description": "PA23 pull control register",
                "width": 2
              },
              "PA24_PULL": {
                "bit": 16,
                "description": "PA24 pull control register",
                "width": 2
              },
              "PA25_PULL": {
                "bit": 18,
                "description": "PA25 pull control register",
                "width": 2
              },
              "PA26_PULL": {
                "bit": 20,
                "description": "PA26 pull control register",
                "width": 2
              },
              "PA27_PULL": {
                "bit": 22,
                "description": "PA27 pull control register",
                "width": 2
              },
              "PA28_PULL": {
                "bit": 24,
                "description": "PA28 pull control register",
                "width": 2
              },
              "PA29_PULL": {
                "bit": 26,
                "description": "PA29 pull control register",
                "width": 2
              },
              "PA30_PULL": {
                "bit": 28,
                "description": "PA30 pull control register",
                "width": 2
              },
              "PA31_PULL": {
                "bit": 30,
                "description": "PA31 pull control register",
                "width": 2
              }
            },
            "PIO_PULL_CFG2": {
              "PB00_PULL": {
                "bit": 0,
                "description": "PB00 pull control register",
                "width": 2
              },
              "PB01_PULL": {
                "bit": 2,
                "description": "PB01 pull control register",
                "width": 2
              },
              "PB02_PULL": {
                "bit": 4,
                "description": "PB02 pull control register",
                "width": 2
              }
            },
            "IO_CAP": {
              "PIN_RETENTION": {
                "bit": 0,
                "description": "Write 1 to capture pad output and output enable and the status will be saved in PIN_SLP_OEN0 PIN_SLP_OEN1 PIN_SLP_OUT0 and PIN_SLP_OUT1."
              }
            },
            "PIO_DRV_CFG0": {
              "PA00_DRV": {
                "bit": 0,
                "description": "PA00 drive strength register"
              },
              "PA01_DRV": {
                "bit": 1,
                "description": "PA01 drive strength register"
              },
              "PA02_DRV": {
                "bit": 2,
                "description": "PA02 drive strength register"
              },
              "PA03_DRV": {
                "bit": 3,
                "description": "PA03 drive strength register"
              },
              "PA04_DRV": {
                "bit": 4,
                "description": "PA04 drive strength register"
              },
              "PA05_DRV": {
                "bit": 5,
                "description": "PA05 drive strength register"
              },
              "PA06_DRV": {
                "bit": 6,
                "description": "PA06 drive strength register"
              },
              "PA07_DRV": {
                "bit": 7,
                "description": "PA07 drive strength register"
              },
              "PA08_DRV": {
                "bit": 8,
                "description": "PA08 drive strength register"
              },
              "PA09_DRV": {
                "bit": 9,
                "description": "PA09 drive strength register"
              },
              "PA10_DRV": {
                "bit": 10,
                "description": "PA10 drive strength register"
              },
              "PA11_DRV": {
                "bit": 11,
                "description": "PA11 drive strength register"
              },
              "PA12_DRV": {
                "bit": 12,
                "description": "PA12 drive strength register"
              },
              "PA13_DRV": {
                "bit": 13,
                "description": "PA13 drive strength register"
              },
              "PA14_DRV": {
                "bit": 14,
                "description": "PA14 drive strength register"
              },
              "PA15_DRV": {
                "bit": 15,
                "description": "PA15 drive strength register"
              },
              "PA16_DRV": {
                "bit": 16,
                "description": "PA16 drive strength register"
              },
              "PA17_DRV": {
                "bit": 17,
                "description": "PA17 drive strength register"
              },
              "PA18_DRV": {
                "bit": 18,
                "description": "PA18 drive strength register"
              },
              "PA19_DRV": {
                "bit": 19,
                "description": "PA19 drive strength register"
              },
              "PA20_DRV": {
                "bit": 20,
                "description": "PA20 drive strength register"
              },
              "PA21_DRV": {
                "bit": 21,
                "description": "PA21 drive strength register"
              },
              "PA22_DRV": {
                "bit": 22,
                "description": "PA22 drive strength register"
              },
              "PA23_DRV": {
                "bit": 23,
                "description": "PA23 drive strength register"
              },
              "PA24_DRV": {
                "bit": 24,
                "description": "PA24 drive strength register"
              },
              "PA25_DRV": {
                "bit": 25,
                "description": "PA25 drive strength register"
              },
              "PA26_DRV": {
                "bit": 26,
                "description": "PA26 drive strength register"
              },
              "PA27_DRV": {
                "bit": 27,
                "description": "PA27 drive strength register"
              },
              "PA28_DRV": {
                "bit": 28,
                "description": "PA28 drive strength register"
              },
              "PA29_DRV": {
                "bit": 29,
                "description": "PA29 drive strength register"
              },
              "PA30_DRV": {
                "bit": 30,
                "description": "PA30 drive strength register"
              },
              "PA31_DRV": {
                "bit": 31,
                "description": "PA31 drive strength register"
              }
            },
            "PIO_DRV_CFG1": {
              "PB00_DRV": {
                "bit": 0,
                "description": "PB00 drive strengh register"
              },
              "PB01_DRV": {
                "bit": 1,
                "description": "PB01 drive strengh register"
              },
              "PB02_DRV": {
                "bit": 2,
                "description": "PB02 drive strengh register"
              }
            },
            "PIO_DRV_CFG2": {
              "PA06_DRV_EXTRA": {
                "bit": 6,
                "description": "Write 1 to enable extra driven on PA06"
              },
              "PA11_DRV_EXTRA": {
                "bit": 11,
                "description": "Write 1 to enable extra driven on PA11"
              },
              "PA19_DRV_EXTRA": {
                "bit": 19,
                "description": "Write 1 to enable extra driven on PA19"
              },
              "PA26_DRV_EXTRA": {
                "bit": 26,
                "description": "Write 1 to enable extra driven on PA26"
              },
              "PA27_DRV_EXTRA": {
                "bit": 27,
                "description": "Write 1 to enable extra driven on PA27"
              }
            },
            "PIO_CFG_MISC": {
              "PB00_AE": {
                "bit": 0,
                "description": "Enable PB00 analog function"
              },
              "PB01_AE": {
                "bit": 1,
                "description": "Enable PB01 analog function"
              },
              "PSYNC": {
                "bit": 15,
                "description": "when 1, bypass first stage of synchronization of DMA pin trigger"
              },
              "PB02_MODE": {
                "bit": 16,
                "description": "chip mode pin function select"
              },
              "TRX_EN_INV": {
                "bit": 18,
                "description": "inverse TX_EN &amp; RX_EN pin mux output polarity"
              },
              "RFE_INV": {
                "bit": 19,
                "description": "Inverse RFE polarity"
              }
            },
            "PIO_WAKEUP_LVL0": {
              "PA00_WAKEUP_LVL": {
                "bit": 0,
                "description": "Control the wake up polarity of PA00 in sleep mode. 0: high level wakeup, 1: low level wakeup"
              },
              "PA01_WAKEUP_LVL": {
                "bit": 1,
                "description": "Control the wake up polarity of PA01 in sleep mode."
              },
              "PA02_WAKEUP_LVL": {
                "bit": 2,
                "description": "Control the wake up polarity of PA02 in sleep mode."
              },
              "PA03_WAKEUP_LVL": {
                "bit": 3,
                "description": "Control the wake up polarity of PA03 in sleep mode."
              },
              "PA04_WAKEUP_LVL": {
                "bit": 4,
                "description": "Control the wake up polarity of PA04 in sleep mode."
              },
              "PA05_WAKEUP_LVL": {
                "bit": 5,
                "description": "Control the wake up polarity of PA05 in sleep mode."
              },
              "PA06_WAKEUP_LVL": {
                "bit": 6,
                "description": "Control the wake up polarity of PA06 in sleep mode."
              },
              "PA07_WAKEUP_LVL": {
                "bit": 7,
                "description": "Control the wake up polarity of PA07 in sleep mode."
              },
              "PA08_WAKEUP_LVL": {
                "bit": 8,
                "description": "Control the wake up polarity of PA08 in sleep mode."
              },
              "PA09_WAKEUP_LVL": {
                "bit": 9,
                "description": "Control the wake up polarity of PA09 in sleep mode."
              },
              "PA10_WAKEUP_LVL": {
                "bit": 10,
                "description": "Control the wake up polarity of PA10 in sleep mode."
              },
              "PA11_WAKEUP_LVL": {
                "bit": 11,
                "description": "Control the wake up polarity of PA11 in sleep mode."
              },
              "PA12_WAKEUP_LVL": {
                "bit": 12,
                "description": "Control the wake up polarity of PA12 in sleep mode."
              },
              "PA13_WAKEUP_LVL": {
                "bit": 13,
                "description": "Control the wake up polarity of PA13 in sleep mode."
              },
              "PA14_WAKEUP_LVL": {
                "bit": 14,
                "description": "Control the wake up polarity of PA14 in sleep mode."
              },
              "PA15_WAKEUP_LVL": {
                "bit": 15,
                "description": "Control the wake up polarity of PA15 in sleep mode."
              },
              "PA16_WAKEUP_LVL": {
                "bit": 16,
                "description": "Control the wake up polarity of PA16 in sleep mode."
              },
              "PA17_WAKEUP_LVL": {
                "bit": 17,
                "description": "Control the wake up polarity of PA17 in sleep mode."
              },
              "PA18_WAKEUP_LVL": {
                "bit": 18,
                "description": "Control the wake up polarity of PA18 in sleep mode."
              },
              "PA19_WAKEUP_LVL": {
                "bit": 19,
                "description": "Control the wake up polarity of PA19 in sleep mode."
              },
              "PA20_WAKEUP_LVL": {
                "bit": 20,
                "description": "Control the wake up polarity of PA20 in sleep mode."
              },
              "PA21_WAKEUP_LVL": {
                "bit": 21,
                "description": "Control the wake up polarity of PA21 in sleep mode."
              },
              "PA22_WAKEUP_LVL": {
                "bit": 22,
                "description": "Control the wake up polarity of PA22 in sleep mode."
              },
              "PA23_WAKEUP_LVL": {
                "bit": 23,
                "description": "Control the wake up polarity of PA23 in sleep mode."
              },
              "PA24_WAKEUP_LVL": {
                "bit": 24,
                "description": "Control the wake up polarity of PA24 in sleep mode."
              },
              "PA25_WAKEUP_LVL": {
                "bit": 25,
                "description": "Control the wake up polarity of PA25 in sleep mode."
              },
              "PA26_WAKEUP_LVL": {
                "bit": 26,
                "description": "Control the wake up polarity of PA26 in sleep mode."
              },
              "PA27_WAKEUP_LVL": {
                "bit": 27,
                "description": "Control the wake up polarity of PA27 in sleep mode."
              },
              "PA28_WAKEUP_LVL": {
                "bit": 28,
                "description": "Control the wake up polarity of PA28 in sleep mode."
              },
              "PA29_WAKEUP_LVL": {
                "bit": 29,
                "description": "Control the wake up polarity of PA29 in sleep mode."
              },
              "PA30_WAKEUP_LVL": {
                "bit": 30,
                "description": "Control the wake up polarity of PA30 in sleep mode."
              },
              "PA31_WAKEUP_LVL": {
                "bit": 31,
                "description": "Control the wake up polarity of PA31 in sleep mode."
              }
            },
            "PIO_WAKEUP_LVL1": {
              "PB00_WAKEUP_LVL": {
                "bit": 0,
                "description": "Control the wake up polarity of PB01 in sleep mode."
              },
              "PB01_WAKEUP_LVL": {
                "bit": 1,
                "description": "Control the wake up polarity of PB02 in sleep mode."
              },
              "PB02_WAKEUP_LVL": {
                "bit": 2,
                "description": "Control the wake up polarity of PB03 in sleep mode."
              }
            },
            "PIO_IE_CFG0": {
              "PA00_IE": {
                "bit": 0,
                "description": "PA00 digital input enable"
              },
              "PA01_IE": {
                "bit": 1,
                "description": "PA01 digital input enable"
              },
              "PA02_IE": {
                "bit": 2,
                "description": "PA02 digital input enable"
              },
              "PA03_IE": {
                "bit": 3,
                "description": "PA03 digital input enable"
              },
              "PA04_IE": {
                "bit": 4,
                "description": "PA04 digital input enable"
              },
              "PA05_IE": {
                "bit": 5,
                "description": "PA05 digital input enable"
              },
              "PA06_IE": {
                "bit": 6,
                "description": "PA06 digital input enable"
              },
              "PA07_IE": {
                "bit": 7,
                "description": "PA07 digital input enable"
              },
              "PA08_IE": {
                "bit": 8,
                "description": "PA08 digital input enable"
              },
              "PA09_IE": {
                "bit": 9,
                "description": "PA09 digital input enable"
              },
              "PA10_IE": {
                "bit": 10,
                "description": "PA10 digital input enable"
              },
              "PA11_IE": {
                "bit": 11,
                "description": "PA11 digital input enable"
              },
              "PA12_IE": {
                "bit": 12,
                "description": "PA12 digital input enable"
              },
              "PA13_IE": {
                "bit": 13,
                "description": "PA13 digital input enable"
              },
              "PA14_IE": {
                "bit": 14,
                "description": "PA14 digital input enable"
              },
              "PA15_IE": {
                "bit": 15,
                "description": "PA15 digital input enable"
              },
              "PA16_IE": {
                "bit": 16,
                "description": "PA16 digital input enable"
              },
              "PA17_IE": {
                "bit": 17,
                "description": "PA17 digital input enable"
              },
              "PA18_IE": {
                "bit": 18,
                "description": "PA18 digital input enable"
              },
              "PA19_IE": {
                "bit": 19,
                "description": "PA19 digital input enable"
              },
              "PA20_IE": {
                "bit": 20,
                "description": "PA20 digital input enable"
              },
              "PA21_IE": {
                "bit": 21,
                "description": "PA21 digital input enable"
              },
              "PA22_IE": {
                "bit": 22,
                "description": "PA22 digital input enable"
              },
              "PA23_IE": {
                "bit": 23,
                "description": "PA23 digital input enable"
              },
              "PA24_IE": {
                "bit": 24,
                "description": "PA24 digital input enable"
              },
              "PA25_IE": {
                "bit": 25,
                "description": "PA25 digital input enable"
              },
              "PA26_IE": {
                "bit": 26,
                "description": "PA26 digital input enable"
              },
              "PA27_IE": {
                "bit": 27,
                "description": "PA27 digital input enable"
              },
              "PA28_IE": {
                "bit": 28,
                "description": "PA28 digital input enable"
              },
              "PA29_IE": {
                "bit": 29,
                "description": "PA29 digital input enable"
              },
              "PA30_IE": {
                "bit": 30,
                "description": "PA30 digital input enable"
              },
              "PA31_IE": {
                "bit": 31,
                "description": "PA31 digital input enable"
              }
            },
            "PIO_IE_CFG1": {
              "PB00_IE": {
                "bit": 0,
                "description": "PB00 digital input enable"
              },
              "PB01_IE": {
                "bit": 1,
                "description": "PB01 digital input enable"
              },
              "BOOT_MODE_IE": {
                "bit": 2,
                "description": "PB02 input enable"
              }
            },
            "PIO_FUNC_CFG0": {
              "PA00_FUNC": {
                "bit": 0,
                "description": "PA00 function control register",
                "width": 3
              },
              "PA01_FUNC": {
                "bit": 4,
                "description": "PA01 function control register",
                "width": 3
              },
              "PA02_FUNC": {
                "bit": 8,
                "description": "PA02 function control register",
                "width": 3
              },
              "PA03_FUNC": {
                "bit": 12,
                "description": "PA03 function control register",
                "width": 3
              },
              "PA04_FUNC": {
                "bit": 16,
                "description": "PA04 function control register",
                "width": 3
              },
              "PA05_FUNC": {
                "bit": 20,
                "description": "PA05 function control register",
                "width": 3
              },
              "PA06_FUNC": {
                "bit": 24,
                "description": "PA06 function control register",
                "width": 3
              },
              "PA07_FUNC": {
                "bit": 28,
                "description": "PA07 function control register",
                "width": 3
              }
            },
            "PIO_FUNC_CFG1": {
              "PA08_FUNC": {
                "bit": 0,
                "description": "PA08 function control register",
                "width": 3
              },
              "PA09_FUNC": {
                "bit": 4,
                "description": "PA09 function control register",
                "width": 3
              },
              "PA10_FUNC": {
                "bit": 8,
                "description": "PA10 function control register",
                "width": 3
              },
              "PA11_FUNC": {
                "bit": 12,
                "description": "PA11 function control register",
                "width": 3
              },
              "PA12_FUNC": {
                "bit": 16,
                "description": "PA12 function control register",
                "width": 3
              },
              "PA13_FUNC": {
                "bit": 20,
                "description": "PA13 function control register",
                "width": 3
              },
              "PA14_FUNC": {
                "bit": 24,
                "description": "PA14 function control register",
                "width": 3
              },
              "PA15_FUNC": {
                "bit": 28,
                "description": "PA15 function control register",
                "width": 3
              }
            },
            "PIO_FUNC_CFG2": {
              "PA16_FUNC": {
                "bit": 0,
                "description": "PA16 function control register",
                "width": 3
              },
              "PA17_FUNC": {
                "bit": 4,
                "description": "PA17 function control register",
                "width": 3
              },
              "PA18_FUNC": {
                "bit": 8,
                "description": "PA18 function control register",
                "width": 3
              },
              "PA19_FUNC": {
                "bit": 12,
                "description": "PA19 function control register",
                "width": 3
              },
              "PA20_FUNC": {
                "bit": 16,
                "description": "PA20 function control register",
                "width": 3
              },
              "PA21_FUNC": {
                "bit": 20,
                "description": "PA21 function control register",
                "width": 3
              },
              "PA22_FUNC": {
                "bit": 24,
                "description": "PA22 function control register",
                "width": 3
              },
              "PA23_FUNC": {
                "bit": 28,
                "description": "PA23 function control register",
                "width": 3
              }
            },
            "PIO_FUNC_CFG3": {
              "PA24_FUNC": {
                "bit": 0,
                "description": "PA24 function control register",
                "width": 3
              },
              "PA25_FUNC": {
                "bit": 4,
                "description": "PA25 function control register",
                "width": 3
              },
              "PA26_FUNC": {
                "bit": 8,
                "description": "PA26 function control register",
                "width": 3
              },
              "PA27_FUNC": {
                "bit": 12,
                "description": "PA27 function control register",
                "width": 3
              },
              "PA28_FUNC": {
                "bit": 16,
                "description": "PA28 function control register",
                "width": 3
              },
              "PA29_FUNC": {
                "bit": 20,
                "description": "PA29 function control register",
                "width": 3
              },
              "PA30_FUNC": {
                "bit": 24,
                "description": "PA30 function control register",
                "width": 3
              },
              "PA31_FUNC": {
                "bit": 28,
                "description": "PA31 function control register",
                "width": 3
              }
            },
            "PIO_WAKEUP_EN0": {
              "PA00_WAKEUP_EN": {
                "bit": 0,
                "description": "Control GPIOA[31-0] as Wakeup source."
              },
              "PA01_WAKEUP_EN": {
                "bit": 1,
                "description": "no description available"
              },
              "PA02_WAKEUP_EN": {
                "bit": 2,
                "description": "no description available"
              },
              "PA03_WAKEUP_EN": {
                "bit": 3,
                "description": "no description available"
              },
              "PA04_WAKEUP_EN": {
                "bit": 4,
                "description": "no description available"
              },
              "PA05_WAKEUP_EN": {
                "bit": 5,
                "description": "no description available"
              },
              "PA06_WAKEUP_EN": {
                "bit": 6,
                "description": "no description available"
              },
              "PA07_WAKEUP_EN": {
                "bit": 7,
                "description": "no description available"
              },
              "PA08_WAKEUP_EN": {
                "bit": 8,
                "description": "no description available"
              },
              "PA09_WAKEUP_EN": {
                "bit": 9,
                "description": "no description available"
              },
              "PA10_WAKEUP_EN": {
                "bit": 10,
                "description": "no description available"
              },
              "PA11_WAKEUP_EN": {
                "bit": 11,
                "description": "no description available"
              },
              "PA12_WAKEUP_EN": {
                "bit": 12,
                "description": "no description available"
              },
              "PA13_WAKEUP_EN": {
                "bit": 13,
                "description": "no description available"
              },
              "PA14_WAKEUP_EN": {
                "bit": 14,
                "description": "no description available"
              },
              "PA15_WAKEUP_EN": {
                "bit": 15,
                "description": "no description available"
              },
              "PA16_WAKEUP_EN": {
                "bit": 16,
                "description": "no description available"
              },
              "PA17_WAKEUP_EN": {
                "bit": 17,
                "description": "no description available"
              },
              "PA18_WAKEUP_EN": {
                "bit": 18,
                "description": "no description available"
              },
              "PA19_WAKEUP_EN": {
                "bit": 19,
                "description": "no description available"
              },
              "PA20_WAKEUP_EN": {
                "bit": 20,
                "description": "no description available"
              },
              "PA21_WAKEUP_EN": {
                "bit": 21,
                "description": "no description available"
              },
              "PA22_WAKEUP_EN": {
                "bit": 22,
                "description": "no description available"
              },
              "PA23_WAKEUP_EN": {
                "bit": 23,
                "description": "no description available"
              },
              "PA24_WAKEUP_EN": {
                "bit": 24,
                "description": "no description available"
              },
              "PA25_WAKEUP_EN": {
                "bit": 25,
                "description": "no description available"
              },
              "PA26_WAKEUP_EN": {
                "bit": 26,
                "description": "no description available"
              },
              "PA27_WAKEUP_EN": {
                "bit": 27,
                "description": "no description available"
              },
              "PA28_WAKEUP_EN": {
                "bit": 28,
                "description": "no description available"
              },
              "PA29_WAKEUP_EN": {
                "bit": 29,
                "description": "no description available"
              },
              "PA30_WAKEUP_EN": {
                "bit": 30,
                "description": "no description available"
              },
              "PA31_WAKEUP_EN": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "PIO_WAKEUP_EN1": {
              "PB00_WAKEUP_EN": {
                "bit": 0,
                "description": "Control GPIOB as Wakeup source."
              },
              "PB01_WAKEUP_EN": {
                "bit": 1,
                "description": "no description available"
              },
              "PB02_WAKEUP_EN": {
                "bit": 2,
                "description": "no description available"
              },
              "PA04_32K_OE": {
                "bit": 4,
                "description": "32K clock output enable. When this bit is set to 1 PA04 will output 32k clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA05_XTAL_OE": {
                "bit": 5,
                "description": "XTAL clock output enable. When this bit is set to 1 PA05 will output XTAL clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA10_32K_OE": {
                "bit": 10,
                "description": "32K clock output enable. When this bit is set to 1 PA10 (GPIO10) will output 32k clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA11_XTAL_OE": {
                "bit": 11,
                "description": "XTAL clock output enable. When this bit is set to 1 PA11 will output XTAL clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA18_32K_OE": {
                "bit": 18,
                "description": "32K clock output enable. When this bit is set to 1 PA18 will output 32k clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA19_XTAL_OE": {
                "bit": 19,
                "description": "XTAL clock output enable. When this bit is set to 1 PA19 will output XTAL clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA24_32K_OE": {
                "bit": 24,
                "description": "32K clock output enable. When this bit is set to 1 PA24 will output 32k clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PA25_XTAL_OE": {
                "bit": 25,
                "description": "XTAL clock output enable. When this bit is set to 1 PA25 will output XTAL clock. At this time PIN_CTRL register is not effective to control this IO's function."
              },
              "PDM_IO_SEL": {
                "bit": 31,
                "description": "pin status selection in power down mode"
              }
            },
            "PIO_CAP_OE0": {
              "PA00_CAP_OE": {
                "bit": 0,
                "description": "PA00 output enable status captured by writing 1 to IO_CAP"
              },
              "PA01_CAP_OE": {
                "bit": 1,
                "description": "PA01 output enable status captured by writing 1 to IO_CAP"
              },
              "PA02_CAP_OE": {
                "bit": 2,
                "description": "PA02 output enable status captured by writing 1 to IO_CAP"
              },
              "PA03_CAP_OE": {
                "bit": 3,
                "description": "PA03 output enable status captured by writing 1 to IO_CAP"
              },
              "PA04_CAP_OE": {
                "bit": 4,
                "description": "PA04 output enable status captured by writing 1 to IO_CAP"
              },
              "PA05_CAP_OE": {
                "bit": 5,
                "description": "PA05 output enable status captured by writing 1 to IO_CAP"
              },
              "PA06_CAP_OE": {
                "bit": 6,
                "description": "PA06 output enable status captured by writing 1 to IO_CAP"
              },
              "PA07_CAP_OE": {
                "bit": 7,
                "description": "PA07 output enable status captured by writing 1 to IO_CAP"
              },
              "PA08_CAP_OE": {
                "bit": 8,
                "description": "PA08 output enable status captured by writing 1 to IO_CAP"
              },
              "PA09_CAP_OE": {
                "bit": 9,
                "description": "PA09 output enable status captured by writing 1 to IO_CAP"
              },
              "PA10_CAP_OE": {
                "bit": 10,
                "description": "PA10 output enable status captured by writing 1 to IO_CAP"
              },
              "PA11_CAP_OE": {
                "bit": 11,
                "description": "PA11 output enable status captured by writing 1 to IO_CAP"
              },
              "PA12_CAP_OE": {
                "bit": 12,
                "description": "PA12 output enable status captured by writing 1 to IO_CAP"
              },
              "PA13_CAP_OE": {
                "bit": 13,
                "description": "PA13 output enable status captured by writing 1 to IO_CAP"
              },
              "PA14_CAP_OE": {
                "bit": 14,
                "description": "PA14 output enable status captured by writing 1 to IO_CAP"
              },
              "PA15_CAP_OE": {
                "bit": 15,
                "description": "PA15 output enable status captured by writing 1 to IO_CAP"
              },
              "PA16_CAP_OE": {
                "bit": 16,
                "description": "PA16 output enable status captured by writing 1 to IO_CAP"
              },
              "PA17_CAP_OE": {
                "bit": 17,
                "description": "PA17 output enable status captured by writing 1 to IO_CAP"
              },
              "PA18_CAP_OE": {
                "bit": 18,
                "description": "PA18 output enable status captured by writing 1 to IO_CAP"
              },
              "PA19_CAP_OE": {
                "bit": 19,
                "description": "PA19 output enable status captured by writing 1 to IO_CAP"
              },
              "PA20_CAP_OE": {
                "bit": 20,
                "description": "PA20 output enable status captured by writing 1 to IO_CAP"
              },
              "PA21_CAP_OE": {
                "bit": 21,
                "description": "PA21 output enable status captured by writing 1 to IO_CAP"
              },
              "PA22_CAP_OE": {
                "bit": 22,
                "description": "PA22 output enable status captured by writing 1 to IO_CAP"
              },
              "PA23_CAP_OE": {
                "bit": 23,
                "description": "PA23 output enable status captured by writing 1 to IO_CAP"
              },
              "PA24_CAP_OE": {
                "bit": 24,
                "description": "PA24 output enable status captured by writing 1 to IO_CAP"
              },
              "PA25_CAP_OE": {
                "bit": 25,
                "description": "PA25 output enable status captured by writing 1 to IO_CAP"
              },
              "PA26_CAP_OE": {
                "bit": 26,
                "description": "PA26 output enable status captured by writing 1 to IO_CAP"
              },
              "PA27_CAP_OE": {
                "bit": 27,
                "description": "PA27 output enable status captured by writing 1 to IO_CAP"
              },
              "PA28_CAP_OE": {
                "bit": 28,
                "description": "PA28 output enable status captured by writing 1 to IO_CAP"
              },
              "PA29_CAP_OE": {
                "bit": 29,
                "description": "PA29 output enable status captured by writing 1 to IO_CAP"
              },
              "PA30_CAP_OE": {
                "bit": 30,
                "description": "PA30 output enable status captured by writing 1 to IO_CAP"
              },
              "PA31_CAP_OE": {
                "bit": 31,
                "description": "PA31 output enable status captured by writing 1 to IO_CAP"
              }
            },
            "PIO_CAP_OE1": {
              "PB00_CAP_OE": {
                "bit": 0,
                "description": "PB00 output enable status captured by writing 1 to IO_CAP"
              },
              "PB01_CAP_OE": {
                "bit": 1,
                "description": "PB01 output enable status captured by writing 1 to IO_CAP"
              },
              "PB02_CAP_OE": {
                "bit": 2,
                "description": "PB02 output enable status captured by writing 1 to IO_CAP"
              }
            },
            "PIO_CAP_OUT0": {
              "PA00_CAP_OUT": {
                "bit": 0,
                "description": "PA00 output status captured by writing 1 to IO_CAP"
              },
              "PA01_CAP_OUT": {
                "bit": 1,
                "description": "PA01 output status captured by writing 1 to IO_CAP"
              },
              "PA02_CAP_OUT": {
                "bit": 2,
                "description": "PA02 output status captured by writing 1 to IO_CAP"
              },
              "PA03_CAP_OUT": {
                "bit": 3,
                "description": "PA03 output status captured by writing 1 to IO_CAP"
              },
              "PA04_CAP_OUT": {
                "bit": 4,
                "description": "PA04 output status captured by writing 1 to IO_CAP"
              },
              "PA05_CAP_OUT": {
                "bit": 5,
                "description": "PA05 output status captured by writing 1 to IO_CAP"
              },
              "PA06_CAP_OUT": {
                "bit": 6,
                "description": "PA06 output status captured by writing 1 to IO_CAP"
              },
              "PA07_CAP_OUT": {
                "bit": 7,
                "description": "PA07 output status captured by writing 1 to IO_CAP"
              },
              "PA08_CAP_OUT": {
                "bit": 8,
                "description": "PA08 output status captured by writing 1 to IO_CAP"
              },
              "PA09_CAP_OUT": {
                "bit": 9,
                "description": "PA09 output status captured by writing 1 to IO_CAP"
              },
              "PA10_CAP_OUT": {
                "bit": 10,
                "description": "PA10 output status captured by writing 1 to IO_CAP"
              },
              "PA11_CAP_OUT": {
                "bit": 11,
                "description": "PA11 output status captured by writing 1 to IO_CAP"
              },
              "PA12_CAP_OUT": {
                "bit": 12,
                "description": "PA12 output status captured by writing 1 to IO_CAP"
              },
              "PA13_CAP_OUT": {
                "bit": 13,
                "description": "PA13 output status captured by writing 1 to IO_CAP"
              },
              "PA14_CAP_OUT": {
                "bit": 14,
                "description": "PA14 output status captured by writing 1 to IO_CAP"
              },
              "PA15_CAP_OUT": {
                "bit": 15,
                "description": "PA15 output status captured by writing 1 to IO_CAP"
              },
              "PA16_CAP_OUT": {
                "bit": 16,
                "description": "PA16 output status captured by writing 1 to IO_CAP"
              },
              "PA17_CAP_OUT": {
                "bit": 17,
                "description": "PA17 output status captured by writing 1 to IO_CAP"
              },
              "PA18_CAP_OUT": {
                "bit": 18,
                "description": "PA18 output status captured by writing 1 to IO_CAP"
              },
              "PA19_CAP_OUT": {
                "bit": 19,
                "description": "PA19 output status captured by writing 1 to IO_CAP"
              },
              "PA20_CAP_OUT": {
                "bit": 20,
                "description": "PA20 output status captured by writing 1 to IO_CAP"
              },
              "PA21_CAP_OUT": {
                "bit": 21,
                "description": "PA21 output status captured by writing 1 to IO_CAP"
              },
              "PA22_CAP_OUT": {
                "bit": 22,
                "description": "PA22 output status captured by writing 1 to IO_CAP"
              },
              "PA23_CAP_OUT": {
                "bit": 23,
                "description": "PA23 output status captured by writing 1 to IO_CAP"
              },
              "PA24_CAP_OUT": {
                "bit": 24,
                "description": "PA24 output status captured by writing 1 to IO_CAP"
              },
              "PA25_CAP_OUT": {
                "bit": 25,
                "description": "PA25 output status captured by writing 1 to IO_CAP"
              },
              "PA26_CAP_OUT": {
                "bit": 26,
                "description": "PA26 output status captured by writing 1 to IO_CAP"
              },
              "PA27_CAP_OUT": {
                "bit": 27,
                "description": "PA27 output status captured by writing 1 to IO_CAP"
              },
              "PA28_CAP_OUT": {
                "bit": 28,
                "description": "PA28 output status captured by writing 1 to IO_CAP"
              },
              "PA29_CAP_OUT": {
                "bit": 29,
                "description": "PA29 output status captured by writing 1 to IO_CAP"
              },
              "PA30_CAP_OUT": {
                "bit": 30,
                "description": "PA30 output status captured by writing 1 to IO_CAP"
              },
              "PA31_CAP_OUT": {
                "bit": 31,
                "description": "PA31 output status captured by writing 1 to IO_CAP"
              }
            },
            "PIO_CAP_OUT1": {
              "PB00_CAP_OUT": {
                "bit": 0,
                "description": "PB00 output status while captured by writing 1 to IO_CAP"
              },
              "PB01_CAP_OUT": {
                "bit": 1,
                "description": "PB01 output status while captured by writing 1 to IO_CAP"
              },
              "PB02_CAP_OUT": {
                "bit": 2,
                "description": "PB02 output status while captured by writing 1 to IO_CAP"
              }
            },
            "RST_CAUSE_SRC": {
              "RESET_CAUSE": {
                "bit": 0,
                "description": "reset source indicator. xxxxxxxx1b = Power-on Reset; xxxxxxx1xb = Brown-Down Reset; xxxxxx1xxb = External pin Reset; xxxxx1xxxb = Watch Dog Reset; xxxx1xxxxb = Lock Up Reset; xxx1xxxxxb = Reboot Reset; xx1000000b = CPU system Reset requirement; x10000000b = Wake Up reset 10000000b = CPU software Reset;",
                "width": 9
              },
              "RST_CAUSE_CLR": {
                "bit": 31,
                "description": "Write '1' clear RESET_CAUSE bits;"
              }
            },
            "PMU_CTRL0": {
              "MEM0_DIS": {
                "bit": 0,
                "description": "power down sram memory block 0"
              },
              "MEM1_DIS": {
                "bit": 1,
                "description": "power down sram memory block 1"
              },
              "MEM2_DIS": {
                "bit": 2,
                "description": "power down sram memory block 2"
              },
              "MEM3_DIS": {
                "bit": 3,
                "description": "power down sram memory block 3"
              },
              "MEM4_DIS": {
                "bit": 4,
                "description": "power down sram memory block 4"
              },
              "MEM5_DIS": {
                "bit": 5,
                "description": "power down sram memory block 5"
              },
              "MEM6_DIS": {
                "bit": 6,
                "description": "power down sram memory block 6"
              },
              "MEM7_DIS": {
                "bit": 7,
                "description": "power down sram memory block 7"
              },
              "MEM8_DIS": {
                "bit": 8,
                "description": "power down sram memory block 8"
              },
              "MEM9_DIS": {
                "bit": 9,
                "description": "power down sram memory block 9"
              },
              "BLE_DIS": {
                "bit": 16,
                "description": "power down BLE"
              },
              "FIR_DIS": {
                "bit": 17,
                "description": "power down FIR buffer"
              },
              "FSP_DIS": {
                "bit": 18,
                "description": "power down FSP"
              },
              "MCU_MODE": {
                "bit": 20,
                "description": "power control of BG, V2I, VREG_A, VREG_D"
              },
              "OSC_INT_EN": {
                "bit": 26,
                "description": "1 to enable OSC_EN as interrupt and wakeup source"
              },
              "RTC_SEC_WAKEUP_EN": {
                "bit": 27,
                "description": "1 to enable RTC interrupt as wakeup source"
              },
              "WAKEUP_EN": {
                "bit": 28,
                "description": "1 to enable sleep wake up source"
              },
              "PMU_EN": {
                "bit": 29,
                "description": "1 to enable chip power down mode"
              },
              "RETENTION_EN": {
                "bit": 30,
                "description": "1 to enable all CPU registers to be retentioned in sleep mode"
              },
              "BOND_EN": {
                "bit": 31,
                "description": "1 to enable FSP_BOND_EN bond option"
              }
            },
            "PMU_CTRL1": {
              "RCO32K_DIS": {
                "bit": 0,
                "description": "1 to switch off 32K RCO power"
              },
              "XTAL32K_DIS": {
                "bit": 1,
                "description": "1 to switch off 32K XTAL power"
              },
              "XTAL_DIS": {
                "bit": 2,
                "description": "1 to switch off XTAL of digital power"
              },
              "OSC32M_DIS": {
                "bit": 3,
                "description": "1 to switch off 32M OSC power"
              },
              "USBPLL_DIS": {
                "bit": 4,
                "description": "1 to switch off USB 48M PLL power"
              },
              "ADC_BUF_DIS": {
                "bit": 5,
                "description": "1 to switch off buffer in SD ADC"
              },
              "ADC_BG_DIS": {
                "bit": 6,
                "description": "1 to switch off bandgap in SD ADC"
              },
              "ADC_DIS": {
                "bit": 7,
                "description": "1 to switch off SD ADC"
              },
              "ADC_VCM_DIS": {
                "bit": 8,
                "description": "1 to switch off VCM DRV in SD ADC"
              },
              "ADC_VREF_DIS": {
                "bit": 9,
                "description": "1 to switch off VREF DRV in SD ADC"
              },
              "DAC_DIS": {
                "bit": 10,
                "description": "1 to switch off DAC"
              },
              "CAP_SEN_DIS": {
                "bit": 11,
                "description": "1 to switch off CAP_SEN"
              },
              "BUCK_CTRL": {
                "bit": 16,
                "description": "BUCK power control, 0x00 to power on, and 0x0F to power down",
                "width": 4
              },
              "RCO32K_PDM_DIS": {
                "bit": 30,
                "description": "In sleep mode this bit ORs with DIS_RCO_32K to control the RCO 32K power"
              },
              "XTAL32K_PDM_DIS": {
                "bit": 31,
                "description": "In sleep mode this bit ORs with DIS_XTAL32K to control the XTAL32 power"
              }
            },
            "ANA_EN": {
              "BOD_AMP_EN": {
                "bit": 0,
                "description": "Enable the AMP of browned out detector"
              },
              "BOD_EN": {
                "bit": 1,
                "description": "Enable browned out detector"
              },
              "BAT_MON_EN": {
                "bit": 2,
                "description": "Enable battery monitor"
              },
              "ACMP0_EN": {
                "bit": 3,
                "description": "Enable comparator 0"
              },
              "ACMP1_EN": {
                "bit": 4,
                "description": "Enable comparator 1"
              },
              "BOR_AMP_EN": {
                "bit": 5,
                "description": "Enable the AMP of browned reset detector"
              },
              "BOR_EN": {
                "bit": 6,
                "description": "Enable browned reset detector"
              },
              "ACMP0_REF": {
                "bit": 8,
                "description": "acmp0 reference voltage selection, vref0=Acmp_vref*ACMP0_REF/16",
                "width": 4
              },
              "ACMP1_REF": {
                "bit": 12,
                "description": "acmp1 reference voltage selection, vref1=Acmp_vref*ACMP1_REF/16",
                "width": 4
              },
              "ACMP0_HYST_EN": {
                "bit": 16,
                "description": "Hysteresis enable of ACMP0 when 1"
              },
              "ACMP1_HYST_EN": {
                "bit": 17,
                "description": "Hysteresis enable of ACMP1 when 1"
              },
              "ACMP_VREF_SEL": {
                "bit": 18,
                "description": "Acmp_vref selection"
              },
              "BOD_THR": {
                "bit": 19,
                "description": "Browned-out detector threshold voltages, when VDD is lower than this voltage, BOD_OUT interrupt happens. And the detector has a hysteresis.",
                "width": 2
              },
              "BOR_THR": {
                "bit": 21,
                "description": "Browned-out reset threshold voltages",
                "width": 2
              },
              "ACMP0_OUT": {
                "bit": 24,
                "description": "Comparator 0 output."
              },
              "ACMP1_OUT": {
                "bit": 25,
                "description": "Comparator 1 output."
              },
              "ACMP0_EDGE_SEL": {
                "bit": 26,
                "description": "ACMP0 interrupt edge selection",
                "width": 2
              },
              "ACMP1_EDGE_SEL": {
                "bit": 28,
                "description": "ACMP1 interrupt edge selection",
                "width": 2
              },
              "ACMP0_INTEN": {
                "bit": 30,
                "description": "1 to enable ACMP0 interrupt"
              },
              "ACMP1_INTEN": {
                "bit": 31,
                "description": "1 to enable ACMP1 interrupt"
              }
            },
            "XTAL32K_CTRL": {
              "XTAL32K_ICTRL": {
                "bit": 0,
                "description": "Xtal 32 gm cell current bias Y",
                "width": 6
              },
              "XTAL32K_INJ": {
                "bit": 6,
                "description": "Xtal 32KHz clk injection mode1xb = external sine wave clock",
                "width": 2
              },
              "XTAL32K_LOAD_CAP": {
                "bit": 8,
                "description": "load cap selection of xtal32",
                "width": 6
              },
              "XTAL32K_EXTRA_CAP": {
                "bit": 14,
                "description": "add extra xtal32 load cap"
              }
            },
            "USB_CFG": {
              "DPPUEN_B_PHY_POL": {
                "bit": 0,
                "description": "drive high to inverse the polarity of the connection"
              },
              "DPPUEN_B_PHY_SEL": {
                "bit": 1,
                "description": "The control source selection for pull-up resistor"
              },
              "USB_VBUS": {
                "bit": 3,
                "description": "USB connection voltage selection"
              },
              "USB_PHYSTDBY": {
                "bit": 4,
                "description": "1 to enable USB_PHY in standby mode"
              },
              "USB_PHYSTDBY_WEN": {
                "bit": 5,
                "description": "1 to enable USB_PHYSTDBY control by register"
              }
            },
            "PMU_CTRL2": {
              "BG_PDM_DIS": {
                "bit": 0,
                "description": "1 to power down bandcap in power down mode"
              },
              "V2I_PDM_DIS": {
                "bit": 1,
                "description": "1 to power down V2I in power down mode"
              },
              "VREG_A_PDM_DIS": {
                "bit": 2,
                "description": "1 to power down VREG_A in power down mode"
              },
              "VREG_D_PDM_DIS": {
                "bit": 3,
                "description": "1 to power down VREG_D in power down mode"
              },
              "XTAL_PDM_DIS": {
                "bit": 4,
                "description": "1 to power down XTAL in power down mode"
              },
              "OSC32M_PDM_DIS": {
                "bit": 5,
                "description": "1 to power down OSC32M in power down mode"
              },
              "RFAGC_ON": {
                "bit": 6,
                "description": "1 to enable RFAGC"
              },
              "RX_EN_SEL": {
                "bit": 7,
                "description": "RX_EN width selection"
              },
              "BG_DIS": {
                "bit": 8,
                "description": "1 to switch off bandcap power"
              },
              "V2I_DIS": {
                "bit": 9,
                "description": "1 to switch off V2I power"
              },
              "VREG_A_DIS": {
                "bit": 10,
                "description": "1 to switch off VREG_A power"
              },
              "VREG_D_DIS": {
                "bit": 11,
                "description": "1 to switch off VREG_D power"
              },
              "LO_DIS": {
                "bit": 12,
                "description": "1 to switch off LO power"
              },
              "VCO_DIS": {
                "bit": 13,
                "description": "1 to switch off VCO power"
              },
              "PA_PK_DIS": {
                "bit": 14,
                "description": "1 to switch off PA peek detector power"
              },
              "PA_DIS": {
                "bit": 15,
                "description": "1 to switch off PA power"
              },
              "LNA_DIS": {
                "bit": 16,
                "description": "1 to switch off LNA power"
              },
              "MIXER_DIS": {
                "bit": 17,
                "description": "1 to switch off MIXER power"
              },
              "PKDET_DIS": {
                "bit": 18,
                "description": "1 to switch off RRF and PPF peek detector power"
              },
              "PPF_DIS": {
                "bit": 19,
                "description": "1 to switch off PPF power"
              },
              "SAR_DIS": {
                "bit": 20,
                "description": "1 to switch off SAR ADC power"
              },
              "RC_CAL_DIS": {
                "bit": 21,
                "description": "1 to switch off RCCAL power"
              },
              "FLSH_DIS": {
                "bit": 29,
                "description": "1 to switch off flash power"
              },
              "FLSH_PDM_DIS": {
                "bit": 30,
                "description": "1 to power down flash VDD25 in power down mode"
              },
              "SEL_PD": {
                "bit": 31,
                "description": "power control selection"
              }
            },
            "ANA_CTRL1": {
              "VDD_PMU_SET_PDM": {
                "bit": 0,
                "description": "Vdd_pmu while in power down",
                "width": 2
              },
              "VDD_PMU_SET": {
                "bit": 2,
                "description": "Vdd_pmu while wakeup",
                "width": 2
              },
              "VDD_MEM_SET_PDM": {
                "bit": 4,
                "description": "Vdd_mem while in power down mode",
                "width": 2
              },
              "VDD_MEM_SET": {
                "bit": 6,
                "description": "Vdd_mem while wakeup",
                "width": 2
              },
              "VDD_PMU_SET_EXTRA": {
                "bit": 8,
                "description": "extra high setting for vdd_pmu"
              },
              "VDD_MEM_SET_EXTRA": {
                "bit": 9,
                "description": "extra high setting for vdd_mem"
              },
              "VDD_PMU_SET_ULTRA_LOW": {
                "bit": 10,
                "description": "ultra low setting for vdd_pmu"
              },
              "VDD_PMU_MEM_SW": {
                "bit": 11,
                "description": "1 to close the switch betwwen vdd_omu and vdd_mem"
              },
              "IV_BG_SEL": {
                "bit": 12,
                "description": "VBG voltage select-",
                "width": 4
              },
              "PDM_DIS_BUCK": {
                "bit": 16,
                "description": "1 to power off buck in power down mode"
              },
              "BUCK_PD_CCM": {
                "bit": 17,
                "description": "0 buck in CCM mode"
              },
              "BUCK_PD_DCM": {
                "bit": 18,
                "description": "0 buck in DCM mode"
              },
              "IV_IREF_SEL": {
                "bit": 19,
                "description": "Reference current select",
                "width": 2
              },
              "IV_VREG11_SET": {
                "bit": 21,
                "description": "VREG11 setting",
                "width": 3
              },
              "XTAL32K_FORCE_RDY": {
                "bit": 24,
                "description": "Xtal32k ready from register"
              },
              "X32_SMT_EN": {
                "bit": 25,
                "description": "1 to enable schmidt trigger in xtal32"
              },
              "BM_X32BUF": {
                "bit": 26,
                "description": "Xtal 32 buffer current bias",
                "width": 2
              },
              "DVREG11_SET_DIG": {
                "bit": 28,
                "description": "Vregd set",
                "width": 3
              },
              "BUCK_DPD": {
                "bit": 31,
                "description": "ZC control select"
              }
            },
            "MISC": {
              "RCO_PWR_MODE": {
                "bit": 0,
                "description": "RCO VDD selection",
                "width": 2
              },
              "EN_SWD": {
                "bit": 16,
                "description": "enable swd register when SWD is selected in PIO_FUNC_CTRL"
              },
              "DIS_FLSH_POWER": {
                "bit": 17,
                "description": "flash power disable"
              },
              "DIS_USB_PULLUP": {
                "bit": 18,
                "description": "USB pull resister connection"
              },
              "DPPU_OPT_SEL": {
                "bit": 24,
                "description": "pull up strength source. 0: from DPPU_OPT_POL, 1: from usb device"
              },
              "DPPU_OPT_POL": {
                "bit": 25,
                "description": "swap pull up strength value"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "watch dog counter start value register"
            },
            "VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "watch dog counter value register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "watch dog control register"
            },
            "INT_CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt clear register"
            },
            "INT_RAW": {
              "offset": "0x10",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt mask register"
            },
            "LOCK": {
              "offset": "0x20",
              "size": 32,
              "description": "watch dog lock register"
            }
          },
          "bits": {
            "LOAD": {
              "LOAD": {
                "bit": 0,
                "description": "Contain the value from which the counter is to decrement. When this register is written to the count is immediately restarted from the new value. The minimum valid value is 1.",
                "width": 32
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "The current value of the decrementing counter.",
                "width": 32
              }
            },
            "CTRL": {
              "INTEN": {
                "bit": 0,
                "description": "Enable the interrupt event WDOGINT. Set HIGH to enable the counter and the interrupt and set LOW to disable the counter and interrupt. Reloads the counter from the value in WDOGLOAD when the interrupt is enabled, and was previously disabled."
              },
              "RESEN": {
                "bit": 1,
                "description": "Enable watchdog reset output WDOGRES. Acts as a mask for the reset output. Set HIGH to enablethe reset and LOW to disable the reset."
              }
            },
            "INT_CLR": {
              "INTCLR": {
                "bit": 0,
                "description": "A write of any value to the Register clears the watchdog interrupt and reloads the counter from the value in WDOGLOAD."
              }
            },
            "INT_RAW": {
              "RAWINTSTAT": {
                "bit": 0,
                "description": "Raw interrupt status from the counter"
              }
            },
            "MIS": {
              "MASKINTSTAT": {
                "bit": 0,
                "description": "Enabled interrupt status from the counter"
              }
            },
            "LOCK": {
              "LOCK_31_0": {
                "bit": 0,
                "description": "Writing 0x1ACCE551to this register enables write access to all other registers.",
                "width": 32
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "CTIMER0",
              "base": "0x40002000"
            },
            {
              "name": "CTIMER1",
              "base": "0x40003000"
            },
            {
              "name": "CTIMER2",
              "base": "0x40004000"
            },
            {
              "name": "CTIMER3",
              "base": "0x40005000"
            }
          ],
          "registers": {
            "IR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending."
            },
            "TCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR."
            },
            "TC": {
              "offset": "0x08",
              "size": 32,
              "description": "Timer Counter. The 32 bit TC is incremented every PR+1 cycles of the APB bus clock. The TC is controlled through the TCR."
            },
            "PR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Prescale Register. When the Prescale Counter (PC) is equal to this value, the next clock increments the TC and clears the PC."
            },
            "PC": {
              "offset": "0x10",
              "size": 32,
              "description": "Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface."
            },
            "MCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs."
            },
            "MR[%s]": {
              "offset": "0x18",
              "size": 32,
              "description": "Match Register . MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC."
            },
            "CCR": {
              "offset": "0x28",
              "size": 32,
              "description": "Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place."
            },
            "CR[%s]": {
              "offset": "0x2C",
              "size": 32,
              "description": "Capture Register . CR is loaded with the value of TC when there is an event on the CAPn. input."
            },
            "EMR": {
              "offset": "0x3C",
              "size": 32,
              "description": "External Match Register. The EMR controls the match function and the external match pins."
            },
            "CTCR": {
              "offset": "0x70",
              "size": 32,
              "description": "Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting."
            },
            "PWMC": {
              "offset": "0x74",
              "size": 32,
              "description": "PWM Control Register. The PWMCON enables PWM mode for the external match pins."
            }
          },
          "bits": {
            "IR": {
              "MR0INT": {
                "bit": 0,
                "description": "Interrupt flag for match channel 0."
              },
              "MR1INT": {
                "bit": 1,
                "description": "Interrupt flag for match channel 1."
              },
              "MR2INT": {
                "bit": 2,
                "description": "Interrupt flag for match channel 2."
              },
              "MR3INT": {
                "bit": 3,
                "description": "Interrupt flag for match channel 3."
              },
              "CR0INT": {
                "bit": 4,
                "description": "Interrupt flag for capture channel 0 event."
              },
              "CR1INT": {
                "bit": 5,
                "description": "Interrupt flag for capture channel 1 event."
              },
              "CR2INT": {
                "bit": 6,
                "description": "Interrupt flag for capture channel 2 event."
              }
            },
            "TCR": {
              "CEN": {
                "bit": 0,
                "description": "Counter enable."
              },
              "CRST": {
                "bit": 1,
                "description": "Counter reset."
              }
            },
            "TC": {
              "TCVAL": {
                "bit": 0,
                "description": "Timer counter value.",
                "width": 32
              }
            },
            "PR": {
              "PRVAL": {
                "bit": 0,
                "description": "Prescale counter value.",
                "width": 32
              }
            },
            "PC": {
              "PCVAL": {
                "bit": 0,
                "description": "Prescale counter value.",
                "width": 32
              }
            },
            "MCR": {
              "MR0I": {
                "bit": 0,
                "description": "Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC. 0 = disabled. 1 = enabled."
              },
              "MR0R": {
                "bit": 1,
                "description": "Reset on MR0: the TC will be reset if MR0 matches it. 0 = disabled. 1 = enabled."
              },
              "MR0S": {
                "bit": 2,
                "description": "Stop on MR0: the TC and PC will be stopped and TCR[0] will be set to 0 if MR0 matches the TC. 0 = disabled. 1 = enabled."
              },
              "MR1I": {
                "bit": 3,
                "description": "Interrupt on MR1: an interrupt is generated when MR1 matches the value in the TC. 0 = disabled. 1 = enabled. 0 = disabled. 1 = enabled."
              },
              "MR1R": {
                "bit": 4,
                "description": "Reset on MR1: the TC will be reset if MR1 matches it. 0 = disabled. 1 = enabled."
              },
              "MR1S": {
                "bit": 5,
                "description": "Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC. 0 = disabled. 1 = enabled."
              },
              "MR2I": {
                "bit": 6,
                "description": "Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC. 0 = disabled. 1 = enabled."
              },
              "MR2R": {
                "bit": 7,
                "description": "Reset on MR2: the TC will be reset if MR2 matches it. 0 = disabled. 1 = enabled."
              },
              "MR2S": {
                "bit": 8,
                "description": "Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC. 0 = disabled. 1 = enabled."
              },
              "MR3I": {
                "bit": 9,
                "description": "Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC. 0 = disabled. 1 = enabled."
              },
              "MR3R": {
                "bit": 10,
                "description": "Reset on MR3: the TC will be reset if MR3 matches it. 0 = disabled. 1 = enabled."
              },
              "MR3S": {
                "bit": 11,
                "description": "Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC. 0 = disabled. 1 = enabled."
              }
            },
            "MR[%s]": {
              "MATCH": {
                "bit": 0,
                "description": "Timer counter match value.",
                "width": 32
              }
            },
            "CCR": {
              "CAP0RE": {
                "bit": 0,
                "description": "Rising edge of capture channel 0: a sequence of 0 then 1 causes CR0 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP0FE": {
                "bit": 1,
                "description": "Falling edge of capture channel 0: a sequence of 1 then 0 causes CR0 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP0I": {
                "bit": 2,
                "description": "Generate interrupt on channel 0 capture event: a CR0 load generates an interrupt."
              },
              "CAP1RE": {
                "bit": 3,
                "description": "Rising edge of capture channel 1: a sequence of 0 then 1 causes CR1 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP1FE": {
                "bit": 4,
                "description": "Falling edge of capture channel 1: a sequence of 1 then 0 causes CR1 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP1I": {
                "bit": 5,
                "description": "Generate interrupt on channel 1 capture event: a CR1 load generates an interrupt."
              },
              "CAP2RE": {
                "bit": 6,
                "description": "Rising edge of capture channel 2: a sequence of 0 then 1 causes CR2 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP2FE": {
                "bit": 7,
                "description": "Falling edge of capture channel 2: a sequence of 1 then 0 causes CR2 to be loaded with the contents of TC. 0 = disabled. 1 = enabled."
              },
              "CAP2I": {
                "bit": 8,
                "description": "Generate interrupt on channel 2 capture event: a CR2 load generates an interrupt."
              }
            },
            "CR[%s]": {
              "CAP": {
                "bit": 0,
                "description": "Timer counter capture value.",
                "width": 32
              }
            },
            "EMR": {
              "EM0": {
                "bit": 0,
                "description": "External Match 0. This bit reflects the state of output MAT0, whether or not this output is connected to a pin. When a match occurs between the TC and MR0, this bit can either toggle, go LOW, go HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH."
              },
              "EM1": {
                "bit": 1,
                "description": "External Match 1. This bit reflects the state of output MAT1, whether or not this output is connected to a pin. When a match occurs between the TC and MR1, this bit can either toggle, go LOW, go HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH."
              },
              "EM2": {
                "bit": 2,
                "description": "External Match 2. This bit reflects the state of output MAT2, whether or not this output is connected to a pin. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH."
              },
              "EM3": {
                "bit": 3,
                "description": "External Match 3. This bit reflects the state of output MAT3, whether or not this output is connected to a pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing, as selected by MR[11:10]. This bit is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH."
              },
              "EMC0": {
                "bit": 4,
                "description": "External Match Control 0. Determines the functionality of External Match 0.",
                "width": 2
              },
              "EMC1": {
                "bit": 6,
                "description": "External Match Control 1. Determines the functionality of External Match 1.",
                "width": 2
              },
              "EMC2": {
                "bit": 8,
                "description": "External Match Control 2. Determines the functionality of External Match 2.",
                "width": 2
              },
              "EMC3": {
                "bit": 10,
                "description": "External Match Control 3. Determines the functionality of External Match 3.",
                "width": 2
              }
            },
            "CTCR": {
              "CTMODE": {
                "bit": 0,
                "description": "Counter/Timer Mode This field selects which rising APB bus clock edges can increment Timer'-s Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register.",
                "width": 2
              },
              "CINSEL": {
                "bit": 2,
                "description": "Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the CTCR, the 3 bits for that input in the Capture Control Register (CCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer.",
                "width": 2
              },
              "ENCC": {
                "bit": 4,
                "description": "Setting this bit to 1 enables clearing of the timer and the prescaler when the capture-edge event specified in bits 7:5 occurs."
              },
              "SELCC": {
                "bit": 5,
                "description": "Edge select. When bit 4 is 1, these bits select which capture input edge will cause the timer and prescaler to be cleared. These bits have no effect when bit 4 is low. Values 0x2 to 0x3 and 0x6 to 0x7 are reserved.",
                "width": 3
              }
            },
            "PWMC": {
              "PWMEN0": {
                "bit": 0,
                "description": "PWM mode enable for channel0."
              },
              "PWMEN1": {
                "bit": 1,
                "description": "PWM mode enable for channel1."
              },
              "PWMEN2": {
                "bit": 2,
                "description": "PWM mode enable for channel2."
              },
              "PWMEN3": {
                "bit": 3,
                "description": "PWM mode enable for channel3. Note: It is recommended to use match channel 3 to set the PWM cycle."
              }
            }
          }
        },
        "PINT": {
          "instances": [
            {
              "name": "PINT",
              "base": "0x40006000"
            }
          ],
          "registers": {
            "ISEL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Interrupt Mode register"
            },
            "IENR": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin interrupt level or rising edge interrupt enable register"
            },
            "SIENR": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin interrupt level or rising edge interrupt set register"
            },
            "CIENR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin interrupt level (rising edge interrupt) clear register"
            },
            "IENF": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin interrupt active level or falling edge interrupt enable register"
            },
            "SIENF": {
              "offset": "0x14",
              "size": 32,
              "description": "Pin interrupt active level or falling edge interrupt set register"
            },
            "CIENF": {
              "offset": "0x18",
              "size": 32,
              "description": "Pin interrupt active level or falling edge interrupt clear register"
            },
            "RISE": {
              "offset": "0x1C",
              "size": 32,
              "description": "Pin interrupt rising edge register"
            },
            "FALL": {
              "offset": "0x20",
              "size": 32,
              "description": "Pin interrupt falling edge register"
            },
            "IST": {
              "offset": "0x24",
              "size": 32,
              "description": "Pin interrupt status register"
            },
            "PMCTRL": {
              "offset": "0x28",
              "size": 32,
              "description": "Pattern match interrupt control register"
            },
            "PMSRC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pattern match interrupt bit-slice source register"
            },
            "PMCFG": {
              "offset": "0x30",
              "size": 32,
              "description": "Pattern match interrupt bit slice configuration register"
            }
          },
          "bits": {
            "ISEL": {
              "PMODE": {
                "bit": 0,
                "description": "Selects the interrupt mode for each pin interrupt. Bit n configures the pin interrupt selected in PINTSELn. 0 = Edge sensitive 1 = Level sensitive",
                "width": 4
              }
            },
            "IENR": {
              "ENRL": {
                "bit": 0,
                "description": "Enables the rising edge or level interrupt for each pin interrupt. Bit n configures the pin interrupt selected in PINTSELn. 0 = Disable rising edge or level interrupt. 1 = Enable rising edge or level interrupt.",
                "width": 4
              }
            },
            "SIENR": {
              "SETENRL": {
                "bit": 0,
                "description": "Ones written to this address set bits in the IENR, thus enabling interrupts. Bit n sets bit n in the IENR register. 0 = No operation. 1 = Enable rising edge or level interrupt.",
                "width": 4
              }
            },
            "CIENR": {
              "CENRL": {
                "bit": 0,
                "description": "Ones written to this address clear bits in the IENR, thus disabling the interrupts. Bit n clears bit n in the IENR register. 0 = No operation. 1 = Disable rising edge or level interrupt.",
                "width": 4
              }
            },
            "IENF": {
              "ENAF": {
                "bit": 0,
                "description": "Enables the falling edge or configures the active level interrupt for each pin interrupt. Bit n configures the pin interrupt selected in PINTSELn. 0 = Disable falling edge interrupt or set active interrupt level LOW. 1 = Enable falling edge interrupt enabled or set active interrupt level HIGH.",
                "width": 4
              }
            },
            "SIENF": {
              "SETENAF": {
                "bit": 0,
                "description": "Ones written to this address set bits in the IENF, thus enabling interrupts. Bit n sets bit n in the IENF register. 0 = No operation. 1 = Select HIGH-active interrupt or enable falling edge interrupt.",
                "width": 4
              }
            },
            "CIENF": {
              "CENAF": {
                "bit": 0,
                "description": "Ones written to this address clears bits in the IENF, thus disabling interrupts. Bit n clears bit n in the IENF register. 0 = No operation. 1 = LOW-active interrupt selected or falling edge interrupt disabled.",
                "width": 4
              }
            },
            "RISE": {
              "RDET": {
                "bit": 0,
                "description": "Rising edge detect. Bit n detects the rising edge of the pin selected in PINTSELn. Read 0: No rising edge has been detected on this pin since Reset or the last time a one was written to this bit. Write 0: no operation. Read 1: a rising edge has been detected since Reset or the last time a one was written to this bit. Write 1: clear rising edge detection for this pin.",
                "width": 4
              }
            },
            "FALL": {
              "FDET": {
                "bit": 0,
                "description": "Falling edge detect. Bit n detects the falling edge of the pin selected in PINTSELn. Read 0: No falling edge has been detected on this pin since Reset or the last time a one was written to this bit. Write 0: no operation. Read 1: a falling edge has been detected since Reset or the last time a one was written to this bit. Write 1: clear falling edge detection for this pin.",
                "width": 4
              }
            },
            "IST": {
              "PSTAT": {
                "bit": 0,
                "description": "Pin interrupt status. Bit n returns the status, clears the edge interrupt, or inverts the active level of the pin selected in PINTSELn. Read 0: interrupt is not being requested for this interrupt pin. Write 0: no operation. Read 1: interrupt is being requested for this interrupt pin. Write 1 (edge-sensitive): clear rising- and falling-edge detection for this pin. Write 1 (level-sensitive): switch the active level for this pin (in the IENF register).",
                "width": 4
              }
            },
            "PMCTRL": {
              "SEL_PMATCH": {
                "bit": 0,
                "description": "Specifies whether the 8 pin interrupts are controlled by the pin interrupt function or by the pattern match function."
              },
              "ENA_RXEV": {
                "bit": 1,
                "description": "Enables the RXEV output to the CPU and/or to a GPIO output when the specified boolean expression evaluates to true."
              },
              "PMAT": {
                "bit": 24,
                "description": "This field displays the current state of pattern matches. A 1 in any bit of this field indicates that the corresponding product term is matched by the current state of the appropriate inputs.",
                "width": 8
              }
            },
            "PMSRC": {
              "SRC0": {
                "bit": 8,
                "description": "Selects the input source for bit slice 0",
                "width": 3
              },
              "SRC1": {
                "bit": 11,
                "description": "Selects the input source for bit slice 1",
                "width": 3
              },
              "SRC2": {
                "bit": 14,
                "description": "Selects the input source for bit slice 2",
                "width": 3
              },
              "SRC3": {
                "bit": 17,
                "description": "Selects the input source for bit slice 3",
                "width": 3
              },
              "SRC4": {
                "bit": 20,
                "description": "Selects the input source for bit slice 4",
                "width": 3
              },
              "SRC5": {
                "bit": 23,
                "description": "Selects the input source for bit slice 5",
                "width": 3
              },
              "SRC6": {
                "bit": 26,
                "description": "Selects the input source for bit slice 6",
                "width": 3
              },
              "SRC7": {
                "bit": 29,
                "description": "Selects the input source for bit slice 7",
                "width": 3
              }
            },
            "PMCFG": {
              "PROD_ENDPTS0": {
                "bit": 0,
                "description": "Determines whether slice 0 is an endpoint."
              },
              "PROD_ENDPTS1": {
                "bit": 1,
                "description": "Determines whether slice 1 is an endpoint."
              },
              "PROD_ENDPTS2": {
                "bit": 2,
                "description": "Determines whether slice 2 is an endpoint."
              },
              "PROD_ENDPTS3": {
                "bit": 3,
                "description": "Determines whether slice 3 is an endpoint."
              },
              "PROD_ENDPTS4": {
                "bit": 4,
                "description": "Determines whether slice 4 is an endpoint."
              },
              "PROD_ENDPTS5": {
                "bit": 5,
                "description": "Determines whether slice 5 is an endpoint."
              },
              "PROD_ENDPTS6": {
                "bit": 6,
                "description": "Determines whether slice 6 is an endpoint."
              },
              "CFG0": {
                "bit": 8,
                "description": "Specifies the match contribution condition for bit slice 0.",
                "width": 3
              },
              "CFG1": {
                "bit": 11,
                "description": "Specifies the match contribution condition for bit slice 1.",
                "width": 3
              },
              "CFG2": {
                "bit": 14,
                "description": "Specifies the match contribution condition for bit slice 2.",
                "width": 3
              },
              "CFG3": {
                "bit": 17,
                "description": "Specifies the match contribution condition for bit slice 3.",
                "width": 3
              },
              "CFG4": {
                "bit": 20,
                "description": "Specifies the match contribution condition for bit slice 4.",
                "width": 3
              },
              "CFG5": {
                "bit": 23,
                "description": "Specifies the match contribution condition for bit slice 5.",
                "width": 3
              },
              "CFG6": {
                "bit": 26,
                "description": "Specifies the match contribution condition for bit slice 6.",
                "width": 3
              },
              "CFG7": {
                "bit": 29,
                "description": "Specifies the match contribution condition for bit slice 7.",
                "width": 3
              }
            }
          }
        },
        "INPUTMUX": {
          "instances": [
            {
              "name": "INPUTMUX",
              "base": "0x40006200"
            }
          ],
          "registers": {
            "PINTSEL[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin interrupt select register"
            },
            "DMA_ITRIG_INMUX[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Trigger select register for DMA channel"
            },
            "DMA_OTRIG_INMUX[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "DMA output trigger selection to become DMA trigger"
            }
          },
          "bits": {
            "PINTSEL[%s]": {
              "INTPIN": {
                "bit": 0,
                "description": "Pin number select for pin interrupt or pattern match engine input. (PIO0_0 to PIO1_31 correspond to numbers 0 to 63).",
                "width": 5
              }
            },
            "DMA_ITRIG_INMUX[%s]": {
              "INP": {
                "bit": 0,
                "description": "Trigger input number (decimal value) for DMA channel n (n = 0 to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer CT32B0 Match 0 5 = Timer CT32B0 Match 1 6 = Timer CT32B1 Match 0 7 = Timer CT32B2 Match 0 8 = Timer CT32B2 Match 1 9 = Timer CT32B3 Match 0 10 = Timer CT32B4 Match 0 11 = Timer CT32B4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin interrupt 2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 = DMA output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA output trigger mux 3",
                "width": 5
              }
            },
            "DMA_OTRIG_INMUX[%s]": {
              "INP": {
                "bit": 0,
                "description": "DMA trigger output number (decimal value) for DMA channel n (n = 0 to 19).",
                "width": 5
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC control register"
            },
            "CH_SEL": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC channel selection register"
            },
            "CH_CFG": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC channel configuration register"
            },
            "WCMP_THR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Window compare threshold register"
            },
            "INTEN": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "INT": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC interrupt status register"
            },
            "DATA": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC converted data output"
            },
            "CFG[%s]": {
              "offset": "0x20",
              "size": 32,
              "description": "ADC configuration register"
            },
            "BG_BF": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC bandcap and buffer setting register"
            },
            "ANA_CTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC core and reference setting regsiter"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "ADC enable. Write 1 to Writing 1 before starting conversion and 0 to end conversion."
              },
              "CONV_MODE": {
                "bit": 1,
                "description": "ADC conversion mode"
              },
              "SCAN_EN": {
                "bit": 2,
                "description": "1 to enable scan mode"
              },
              "WCMP_EN": {
                "bit": 3,
                "description": "1 to enable window compare"
              },
              "SW_START": {
                "bit": 7,
                "description": "Software start ADC conversion write1 to trigger one time ADC conversion, no need clear."
              },
              "CLKSEL": {
                "bit": 8,
                "description": "Sigma-Delta ADC clock select",
                "width": 5
              },
              "SIG_INV_EN": {
                "bit": 13,
                "description": "1 to invert Signma-Delta input signal"
              },
              "VREF_SEL": {
                "bit": 14,
                "description": "Sigma-Delta ADC Reference source selection.",
                "width": 2
              },
              "CH_IDX_EN": {
                "bit": 18,
                "description": "1 to append channel index in data result to be used in scan mode"
              },
              "DATA_FORMAT": {
                "bit": 19,
                "description": "Data output format. When DATA_FORMAT ==0, When CH_IDX_EN ==0, the ADC_DATA[31:0] is adc data, signed data, 31 bit frac. When CH_IDX_EN ==1, the ADC_DATA[4:0] is channel output, {ADC_DATA[31:5],5'h0} is adc data, signed data, 31 bit frac. When DATA_FORMAT ==1, When CH_IDX_EN ==0, the ADC_DATA[22:0] is adc data, signed data, 22 bit frac. When CH_IDX_EN ==1, the ADC_DATA[31:27] is channel output, ADC_DATA[22:0] is adc data, signed data, 22 bit frac."
              },
              "VREFO_EN": {
                "bit": 20,
                "description": "1 to enable bandgap out-chip capacitor"
              },
              "SRST_DIS": {
                "bit": 21,
                "description": "1 to disable adc reset."
              },
              "TRIGGER": {
                "bit": 23,
                "description": "Adc start trigger. 0 to 31 PA00 to PA31; 32 to 34 GPIOB0 to GPIOB2; 35, software trigger; 36, rng trigger; 56 to 59, timer 0 to timer 3; 60 to 63 pwm 0 to pwm 3",
                "width": 6
              }
            },
            "CH_SEL": {
              "CH_SEL": {
                "bit": 0,
                "description": "In scan conversion mode, the channels with 1 set will be scanned, from LSB to MSB. In none scan conversion mode, only the first channel from LSB with 1 set will be converted. If all bits are set to 0, no ADC conversion will be started.",
                "width": 32
              }
            },
            "CH_CFG": {
              "CH_CFG": {
                "bit": 0,
                "description": "whenCH_CONFIG[N] is 0, the N channelwill select the configure 0 option(seeregister SD_CONFIG0). whenCH_CONFIG[N] is 1, the N channelwill select the configure 1 option(seeregister SD_CONFIG1).",
                "width": 32
              }
            },
            "WCMP_THR": {
              "WCMP_THR_LOW": {
                "bit": 0,
                "description": "&lt;s 0 15&gt; Windows compare low threshold.",
                "width": 16
              },
              "WCMP_THR_HIGH": {
                "bit": 16,
                "description": "&lt;s 0 15&gt; Windows compare high threshold If ADC decimation result is out of the window one compare interrupt will be triggered.",
                "width": 16
              }
            },
            "INTEN": {
              "DAT_RDY_INTEN": {
                "bit": 0,
                "description": "1 to enable Data ready interrupt"
              },
              "WCMP_INTEN": {
                "bit": 1,
                "description": "1 to enable Window compare interrupt."
              },
              "FIFO_OF_INTEN": {
                "bit": 2,
                "description": "1 to enalble FIFO overflow interrupt."
              },
              "ADC_INTEN": {
                "bit": 31,
                "description": "1 to enable ADC interrupt"
              }
            },
            "INT": {
              "DAT_RDY_INT": {
                "bit": 0,
                "description": "Data ready interrupt will be cleared after fifo data is read can not be cleared by write 1."
              },
              "WCMP_INT": {
                "bit": 1,
                "description": "Window compare interrupt."
              },
              "FIFO_OF_INT": {
                "bit": 2,
                "description": "FIFO overflow interrupt."
              },
              "ADC_INT": {
                "bit": 31,
                "description": "ADC interrupt."
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "ADC data read from FIFO.",
                "width": 32
              }
            },
            "CFG[%s]": {
              "PGA_GAIN": {
                "bit": 0,
                "description": "SD ADC input PGA gain=2^value the range is 1-16.",
                "width": 3
              },
              "PGA_BP": {
                "bit": 3,
                "description": "1 to bypass SD ADC input PGA"
              },
              "PGA_VINN": {
                "bit": 4,
                "description": "SD ADC PGA VIN input offset selection",
                "width": 2
              },
              "ADC_GAIN": {
                "bit": 6,
                "description": "SD ADC gain selection.",
                "width": 2
              },
              "VREF_GAIN": {
                "bit": 8,
                "description": "SD ADC Reference Gain seletion"
              },
              "ADC_VCM": {
                "bit": 9,
                "description": "SD ADC input common voltage selection.",
                "width": 3
              },
              "PGA_VCM_EN": {
                "bit": 12,
                "description": "SD ADC PGA output common voltage control enable signal."
              },
              "PGA_VCM_DIR": {
                "bit": 13,
                "description": "SD ADC PGA output common voltage control direction signal."
              },
              "PGA_VCM": {
                "bit": 14,
                "description": "SD ADC PGA output common voltage, adjustment = (PGA_VCM0[5]+1)*(PGA_VCM0[3:0]+1)*40mv",
                "width": 6
              },
              "DOWN_SAMPLE_RATE": {
                "bit": 20,
                "description": "Down sample rate",
                "width": 3
              },
              "DS_DATA_STABLE": {
                "bit": 23,
                "description": "Down sample date stable number. you can keep the bit 1:0 to 2'b11. DS_DATA_STABLE0[5:2]+1",
                "width": 6
              },
              "SCAN_INTV": {
                "bit": 29,
                "description": "Interval when switching ADC source; 2/4/8/16/32/64/128/256 clock cycle.",
                "width": 3
              }
            },
            "BG_BF": {
              "PGA_BM": {
                "bit": 0,
                "description": "SD ADC buffer bias current selection.",
                "width": 3
              },
              "BG_SEL": {
                "bit": 4,
                "description": "Bandgap voltage selection to compensate PVT variations8 steps with 5mV each upward. VBG=1205+5*BGSEL(mV)",
                "width": 4
              },
              "TEMP_EN": {
                "bit": 12,
                "description": "1 to enable temperature sensor"
              },
              "PGA_CHOP_EN": {
                "bit": 13,
                "description": "1 to enable chopper in PGA"
              },
              "PGA_BM_DIV2": {
                "bit": 14,
                "description": "1 to half PGA bias current"
              }
            },
            "ANA_CTRL": {
              "ADC_BM": {
                "bit": 0,
                "description": "ADC bias current selection.",
                "width": 3
              },
              "ADC_ORDER": {
                "bit": 4,
                "description": "1 to enable SD ADC 2 order mode selection"
              },
              "DITHER_EN": {
                "bit": 5,
                "description": "1 to enable SD ADC PN Sequence in chopper mode"
              },
              "CHOP_EN": {
                "bit": 6,
                "description": "1 to enable SD ADC chopper"
              },
              "INV_CLK": {
                "bit": 7,
                "description": "1 to invert SD ADC Output Clock"
              },
              "VREF_BM": {
                "bit": 8,
                "description": "SD ADC Reference Driver bias current selection.",
                "width": 3
              },
              "VREF_BM_X3": {
                "bit": 11,
                "description": "SD ADC Reference Driver bias current triple."
              },
              "VINN_IN_BM": {
                "bit": 12,
                "description": "PGA VlNN Input Driver bias current selection.",
                "width": 3
              },
              "VINN_OUT_BM": {
                "bit": 16,
                "description": "PGA VlNN Output Driver bias current selection.",
                "width": 3
              },
              "VINN_OUT_BM_X3": {
                "bit": 19,
                "description": "PGA VlNN Output Driver bias current triple."
              },
              "ADC_BM_DIV2": {
                "bit": 20,
                "description": "SD ADC bias current half."
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "ANA_CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "reserved"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC clock invert"
            },
            "SIN_CFG0": {
              "offset": "0x08",
              "size": 32,
              "description": "sin amplitude"
            },
            "SIN_CFG1": {
              "offset": "0x0C",
              "size": 32,
              "description": "reserved"
            },
            "GAIN_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "reserved"
            },
            "CLR_TRG": {
              "offset": "0x14",
              "size": 32,
              "description": "Reserved"
            },
            "DIN": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC data input"
            },
            "INT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Reserved"
            },
            "INTEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Reserved"
            },
            "INT_STAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Reserved"
            },
            "STATUS": {
              "offset": "0x28",
              "size": 32,
              "description": "Reserved"
            }
          },
          "bits": {
            "ANA_CFG": {
              "FILTER_BM": {
                "bit": 0,
                "description": "Set the filter bias current",
                "width": 3
              },
              "DAC_AMP": {
                "bit": 4,
                "description": "Set the current bias of the DAC",
                "width": 3
              },
              "FILTER_BW": {
                "bit": 8,
                "description": "Set the Miller compensation capacitance of the OPAMP. This compensation capacitance is determined by the off-chip load resistance",
                "width": 2
              },
              "FILTER_150K_EN": {
                "bit": 12,
                "description": "Set the filter type and bandwidth"
              },
              "VCM": {
                "bit": 16,
                "description": "Set the common mode I of the driver.",
                "width": 4
              }
            },
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "DAC module enable"
              },
              "SIN_EN": {
                "bit": 1,
                "description": "Sin wave enable"
              },
              "MOD_EN": {
                "bit": 2,
                "description": "Modulator enable"
              },
              "MOD_WD": {
                "bit": 3,
                "description": "Modulator output width"
              },
              "SMPL_RATE": {
                "bit": 4,
                "description": "sigma delta modulator down sample rate",
                "width": 3
              },
              "SGN_INV": {
                "bit": 7,
                "description": "Sign bit inverse"
              },
              "BUF_IN_ALGN": {
                "bit": 8,
                "description": "FIFO input data align"
              },
              "BUF_OUT_ALGN": {
                "bit": 9,
                "description": "FIFO output data and Sine wave generator output align mode when no modulation mode"
              },
              "TRG_MODE": {
                "bit": 10,
                "description": "Trigger mode"
              },
              "TRG_EDGE": {
                "bit": 11,
                "description": "Trigger edge select",
                "width": 2
              },
              "TRG_SEL": {
                "bit": 16,
                "description": "Trigger select",
                "width": 6
              },
              "CLK_DIV": {
                "bit": 24,
                "description": "DAC clock divider",
                "width": 7
              },
              "CLK_INV": {
                "bit": 31,
                "description": "DAC clock invert"
              }
            },
            "SIN_CFG0": {
              "SIN_FREQ": {
                "bit": 0,
                "description": "sin frequency",
                "width": 16
              },
              "SIN_AMP": {
                "bit": 16,
                "description": "sin amplitude",
                "width": 16
              }
            },
            "SIN_CFG1": {
              "SIN_DC": {
                "bit": 0,
                "description": "DC value of sin wave",
                "width": 20
              }
            },
            "GAIN_CTRL": {
              "GAIN_CTRL": {
                "bit": 0,
                "description": "digital FIFO output multiply with GAIN_CTRL to scale to certain range. Where GAIN_CTRL is a &amp;lt;u 4 4&amp;gt; value.",
                "width": 8
              }
            },
            "CLR_TRG": {
              "BUF_CLR": {
                "bit": 0,
                "description": "clear buffer signal write 1 to clear."
              },
              "SW_TRG": {
                "bit": 1,
                "description": "Software trigger"
              }
            },
            "DIN": {
              "DIN": {
                "bit": 0,
                "description": "DAC data input",
                "width": 32
              }
            },
            "INT": {
              "BUF_NFUL_INT": {
                "bit": 0,
                "description": "Buffer not full interrupt"
              },
              "BUF_FUL_INT": {
                "bit": 1,
                "description": "Buffer full interrupt"
              },
              "BUF_EMT_INT": {
                "bit": 2,
                "description": "Buffer empty interrupt"
              },
              "BUF_HEMT_INT": {
                "bit": 3,
                "description": "buffer half empty interrupt"
              },
              "BUF_OV_INT": {
                "bit": 4,
                "description": "Buffer overflow interrupt write 1 to clear"
              },
              "BUF_UD_INT": {
                "bit": 5,
                "description": "Buffer underflow interrupt write 1 to clear"
              },
              "BUF_HFUL_INT": {
                "bit": 6,
                "description": "Buffer half full interrupt"
              }
            },
            "INTEN": {
              "BUF_NFUL_INTEN": {
                "bit": 0,
                "description": "buffer not full interrupt enable"
              },
              "BUF_FUL_INTEN": {
                "bit": 1,
                "description": "buffer full interrupt enable"
              },
              "BUF_EMT_INTEN": {
                "bit": 2,
                "description": "buffer empty interrupt enable"
              },
              "BUF_HEMT_INTEN": {
                "bit": 3,
                "description": "buffer half empty interrupt enable"
              },
              "BUF_OV_INTEN": {
                "bit": 4,
                "description": "buffer over flow interrupt enable"
              },
              "BUF_UD_INTEN": {
                "bit": 5,
                "description": "Buffer under flow interrupt enable"
              },
              "BUF_HFUL_INTEN": {
                "bit": 6,
                "description": "buffer half full interrupt enable"
              }
            },
            "INT_STAT": {
              "BUF_NFUL_INT_STAT": {
                "bit": 0,
                "description": "buffer not full interrupt status"
              },
              "BUF_FUL_INT_STAT": {
                "bit": 1,
                "description": "buffer full interrupt status"
              },
              "BUF_EMT_INT_STAT": {
                "bit": 2,
                "description": "buffer empty interrupt status"
              },
              "BUF_HEMT_INT_STAT": {
                "bit": 3,
                "description": "buffer half empty interrupt status"
              },
              "BUF_OV_INT_STAT": {
                "bit": 4,
                "description": "buffer over flow interrupt status"
              },
              "BUF_UD_INT_STAT": {
                "bit": 5,
                "description": "Buffer under flow interrupt status"
              },
              "BUF_HFUL_INT_STAT": {
                "bit": 6,
                "description": "buffer half full interrupt status"
              },
              "DAC_INT_STAT": {
                "bit": 16,
                "description": "DAC all interrupt status"
              }
            },
            "STATUS": {
              "BUSY": {
                "bit": 0,
                "description": "busy"
              },
              "BUF_WR_PTR": {
                "bit": 16,
                "description": "Buffer write pointer",
                "width": 3
              },
              "BUF_RD_PTR": {
                "bit": 20,
                "description": "Buffer read pointer",
                "width": 3
              }
            }
          }
        },
        "CS": {
          "instances": [
            {
              "name": "CS",
              "base": "0x40007800"
            }
          ],
          "registers": {
            "CTRL0": {
              "offset": "0x00",
              "size": 32,
              "description": "CapSense control register 0"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "CapSense control register 1"
            },
            "INT": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt status register"
            },
            "INTEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "DATA": {
              "offset": "0x10",
              "size": 32,
              "description": "Output data register"
            },
            "LP_CTRL": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register for low power mode"
            },
            "LP_INT": {
              "offset": "0x18",
              "size": 32,
              "description": "Low power interrupt register"
            },
            "LP_INTEN": {
              "offset": "0x1C",
              "size": 32,
              "description": "low power interrupt enable register"
            },
            "IDLE_PERIOD": {
              "offset": "0x20",
              "size": 32,
              "description": "Idle preiod number register"
            }
          },
          "bits": {
            "CTRL0": {
              "ENABLE": {
                "bit": 0,
                "description": "CapSense enable. Write 1 to start work, 0 to stop."
              },
              "SRST": {
                "bit": 1,
                "description": "Soft reset. Set 1 to reset, and 0 to de-assert."
              },
              "OSC_FREQ": {
                "bit": 2,
                "description": "Oscillation frequency control. The driving current will change accordingly.",
                "width": 6
              },
              "CLK_DIV": {
                "bit": 16,
                "description": "Clock divider from CLK_APB : CLK_CS_DIV = CLK_APB/(CLK_DIV + 1)",
                "width": 9
              }
            },
            "CTRL1": {
              "PERIOD": {
                "bit": 0,
                "description": "The scan period for one channel, which is PERIOD/(CLK_DIV+1) clock cycles of CLK_APB.",
                "width": 16
              },
              "CH": {
                "bit": 16,
                "description": "Channel enable, each bit represent one channel, with CH[0] for CS0, CH[1] for CS1",
                "width": 8
              }
            },
            "INT": {
              "FIFO_NOTEMPTY_INT": {
                "bit": 0,
                "description": "FIFO not empty status indicator. Will clear automatically if no data available."
              },
              "FIFO_HFULL_INT": {
                "bit": 1,
                "description": "FIFO half full status indicator. Will clear automatically once less than half."
              },
              "FIFO_FULL_INT": {
                "bit": 2,
                "description": "FIFO full status indicator. Will clear automatically once not full."
              },
              "SCAN_INT": {
                "bit": 3,
                "description": "Scan done status flag for all enabled channels. Write 1 to clear."
              }
            },
            "INTEN": {
              "FIFO_NOTEMPTY_INTEN": {
                "bit": 0,
                "description": "Interrupt mask of FIFO_NOTEMPTY_INT. Set 1 to enable the interrupt."
              },
              "FIFO_HFULL_INTEN": {
                "bit": 1,
                "description": "Interrupt mask of FIFO_HFULL_INT. Set 1 to enable the interrupt."
              },
              "FIFO_FULL_INTEN": {
                "bit": 2,
                "description": "Interrupt mask of FIFO_FULL_INT. Set 1 to enable the interrupt."
              },
              "SCAN_INTEN": {
                "bit": 3,
                "description": "Interrupt mask of SCAN_INT. Set 1 to enable the interrupt."
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "Output data to MCU: DATA[18:16]: channel index, DATA[15:0]: counter output for that channel.",
                "width": 19
              }
            },
            "LP_CTRL": {
              "DEBONCE_NUM": {
                "bit": 0,
                "description": "(DEBONCE_NUM+1) consecutive samples to judge one touch action.",
                "width": 4
              },
              "LP_EN": {
                "bit": 4,
                "description": "Enable for low power mode."
              },
              "LP_CH": {
                "bit": 5,
                "description": "The index of the channel to monitor in low power mode, representing 0~7.",
                "width": 3
              },
              "THR": {
                "bit": 16,
                "description": "Threshold to decide the touch action.",
                "width": 16
              }
            },
            "LP_INT": {
              "LP_INT": {
                "bit": 0,
                "description": "Interrupt in low power mode when counter output is less than THR."
              }
            },
            "LP_INTEN": {
              "LP_INTEN": {
                "bit": 0,
                "description": "Interrupt enable of LP_INT. Set 1 to enable."
              }
            },
            "IDLE_PERIOD": {
              "IDLE_PERIOD": {
                "bit": 0,
                "description": "Number of idle period. Zero represents no idle time between consecutive scan.",
                "width": 16
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x40007C00"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DATA": {
              "offset": "0x08",
              "size": 32,
              "description": "random data output register"
            },
            "INT": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt register"
            },
            "INTEN": {
              "offset": "0x10",
              "size": 32,
              "description": "interrupt mask register"
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "write 1 to enable randome number generator"
              },
              "START": {
                "bit": 1,
                "description": "write 1 to start random number generation, auto clear"
              },
              "NUM": {
                "bit": 4,
                "description": "total bits",
                "width": 2
              }
            },
            "STAT": {
              "BUSY": {
                "bit": 0,
                "description": "module in processing"
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "final random data read by SW",
                "width": 32
              }
            },
            "INT": {
              "DONE": {
                "bit": 0,
                "description": "random data generate done"
              }
            },
            "INTEN": {
              "DONE_INTEN": {
                "bit": 0,
                "description": "random data generate done mask"
              }
            }
          }
        },
        "QDEC0": {
          "instances": [
            {
              "name": "QDEC0",
              "base": "0x40009000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SAMP_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "QDEC sample settting register"
            },
            "SAMPLE": {
              "offset": "0x08",
              "size": 32,
              "description": "QDEC sample result register"
            },
            "ACC": {
              "offset": "0x0C",
              "size": 32,
              "description": "QDEC accumulate register"
            },
            "ACC_R": {
              "offset": "0x10",
              "size": 32,
              "description": "QDEC accumulate snapshot register"
            },
            "DB": {
              "offset": "0x14",
              "size": 32,
              "description": "double sample register"
            },
            "DB_R": {
              "offset": "0x18",
              "size": 32,
              "description": "DB snapshot register"
            },
            "INT": {
              "offset": "0x1C",
              "size": 32,
              "description": "interrupt register"
            },
            "INTEN": {
              "offset": "0x20",
              "size": 32,
              "description": "interrupt mask register"
            },
            "STAT": {
              "offset": "0x24",
              "size": 32,
              "description": "QDEC is running"
            }
          },
          "bits": {
            "CTRL": {
              "QDEC_EN": {
                "bit": 0,
                "description": "no description available"
              },
              "START": {
                "bit": 1,
                "description": "no description available"
              },
              "STOP": {
                "bit": 2,
                "description": "no description available"
              },
              "SOFT_CLR": {
                "bit": 3,
                "description": "no description available"
              },
              "AUTO_CLR_EN": {
                "bit": 4,
                "description": "no description available"
              },
              "SINGLE_SAMPLE_SRST_EN": {
                "bit": 5,
                "description": "no description available"
              },
              "DB_FILTER_EN": {
                "bit": 6,
                "description": "no description available"
              }
            },
            "SAMP_CTRL": {
              "DIVIDE": {
                "bit": 0,
                "description": "divide number to APB clk 0~20 total 21modes",
                "width": 5
              },
              "PTS": {
                "bit": 8,
                "description": "total sample points 0~11 total 12modes cf. 8.2",
                "width": 4
              },
              "DB_SAMP_DIV": {
                "bit": 16,
                "description": "Debounce filter sample clk devide cf. 8.3",
                "width": 4
              }
            },
            "SAMPLE": {
              "SAMPLE": {
                "bit": 0,
                "description": "Sample value each time (2's complement)",
                "width": 2
              }
            },
            "ACC": {
              "ACC": {
                "bit": 0,
                "description": "shift counter (-1 &amp; +1 ) normal case",
                "width": 11
              }
            },
            "ACC_R": {
              "ACC_R": {
                "bit": 0,
                "description": "ACC RO snapshot when END event is valid",
                "width": 11
              }
            },
            "DB": {
              "DB": {
                "bit": 0,
                "description": "2 trans counter ERROR case max value 15.",
                "width": 4
              }
            },
            "DB_R": {
              "DB_R": {
                "bit": 0,
                "description": "DB_R RO snapshot when END event is valid",
                "width": 4
              }
            },
            "INT": {
              "SINGLE_SAMPLE": {
                "bit": 0,
                "description": "Each time when normal sample is done"
              },
              "SAMPLE_END": {
                "bit": 1,
                "description": "END event triggered"
              },
              "ACC_OF": {
                "bit": 2,
                "description": "Normal sample (+1/-1) number is overflow"
              },
              "DB_OF": {
                "bit": 3,
                "description": "Double sample (2 trans )number is overflow"
              }
            },
            "INTEN": {
              "SINGLE_SAMPLE_INTEN": {
                "bit": 0,
                "description": "single sample done interrupt enable"
              },
              "SAMPLE_END_INTEN": {
                "bit": 1,
                "description": "sample end interrupt enable"
              },
              "ACC_OF_INTEN": {
                "bit": 2,
                "description": "normal sample overflow interrupt enable"
              },
              "DB_OF_INTEN": {
                "bit": 3,
                "description": "double sample overflow interrupt enable"
              }
            },
            "STAT": {
              "BUSY": {
                "bit": 0,
                "description": "QDEC is running"
              }
            }
          }
        },
        "QDEC1": {
          "instances": [
            {
              "name": "QDEC1",
              "base": "0x40009800"
            }
          ],
          "registers": {}
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4000B000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC control register"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC status register"
            },
            "SEC": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC second register"
            },
            "CAL": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC calibration register"
            },
            "CNT_VAL": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC count value register"
            },
            "CNT2_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "Free running control register"
            },
            "THR_INT": {
              "offset": "0x24",
              "size": 32,
              "description": "interrupt threshold of free running counter register"
            },
            "THR_RST": {
              "offset": "0x28",
              "size": 32,
              "description": "reset threshold of free running counter register"
            },
            "CNT2": {
              "offset": "0x2C",
              "size": 32,
              "description": "free running count value"
            }
          },
          "bits": {
            "CTRL": {
              "SEC_INT_EN": {
                "bit": 0,
                "description": "RTC second interrupt enable"
              },
              "CFG": {
                "bit": 2,
                "description": "RTC second configuration control. This bit is self-cleared after synchronization"
              },
              "CAL_EN": {
                "bit": 8,
                "description": "Calibration enable"
              }
            },
            "STATUS": {
              "SEC_INT": {
                "bit": 0,
                "description": "Second interrupt flag"
              },
              "CTRL_SYNC": {
                "bit": 8,
                "description": "Control Register synchronization busy indicator"
              },
              "STATUS_SYNC": {
                "bit": 9,
                "description": "Status Register synchronization busy indicator"
              },
              "SEC_SYNC": {
                "bit": 10,
                "description": "Second configuration Register synchronization busy indicator"
              },
              "CALIB_SYNC": {
                "bit": 12,
                "description": "Calibration Register synchronization busy indicator"
              },
              "FREE_SYNC": {
                "bit": 16,
                "description": "Free running counter control Register synchronization busy indicator"
              },
              "THR_INT_SYNC": {
                "bit": 17,
                "description": "Free running counter interrupt Threshold Register synchronization busy indicator"
              },
              "THR_RST_SYNC": {
                "bit": 18,
                "description": "Free running counter Reset Threshold Register synchronization busy indicator"
              },
              "FREE_RUNNING_INT": {
                "bit": 31,
                "description": "Free running interrupt status."
              }
            },
            "SEC": {
              "SEC": {
                "bit": 0,
                "description": "Second configuration register.",
                "width": 32
              }
            },
            "CAL": {
              "PPM": {
                "bit": 0,
                "description": "RTC calibration ppm value the precision is 1 ppm.",
                "width": 16
              },
              "DIR": {
                "bit": 16,
                "description": "RTC calibration direction indicator"
              }
            },
            "CNT_VAL": {
              "CNT": {
                "bit": 0,
                "description": "RTC counter current value read only.",
                "width": 15
              }
            },
            "CNT2_CTRL": {
              "CNT2_EN": {
                "bit": 0,
                "description": "1 to enable free running counter"
              },
              "CNT2_INT_EN": {
                "bit": 1,
                "description": "1 to enable free running interrupt"
              },
              "CNT2_WAKEUP": {
                "bit": 2,
                "description": "1 to enable free running wakeup"
              },
              "CNT2_RST": {
                "bit": 3,
                "description": "1 to enable free running reset"
              }
            },
            "THR_INT": {
              "THR_INT": {
                "bit": 0,
                "description": "The Threshold of free running counter is to generate free running interrupt.",
                "width": 32
              }
            },
            "THR_RST": {
              "THR_RST": {
                "bit": 0,
                "description": "The Threshold of free running counter is to generate free running reset.",
                "width": 32
              }
            },
            "CNT2": {
              "CNT2": {
                "bit": 0,
                "description": "The current value of free running counter",
                "width": 32
              }
            }
          }
        },
        "AGC": {
          "instances": [
            {
              "name": "AGC",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CTRL0": {
              "offset": "0x00",
              "size": 32,
              "description": "AGC control register 0"
            },
            "CTRL1": {
              "offset": "0x04",
              "size": 32,
              "description": "AGC control register 1"
            },
            "CTRL2": {
              "offset": "0x08",
              "size": 32,
              "description": "AGC control register 2"
            },
            "CTRL3": {
              "offset": "0x0C",
              "size": 32,
              "description": "AGC control register 3"
            },
            "CTRL4": {
              "offset": "0x10",
              "size": 32,
              "description": "AGC control register 4"
            },
            "CTRL5": {
              "offset": "0x14",
              "size": 32,
              "description": "AGC control register 5"
            },
            "STAT": {
              "offset": "0x18",
              "size": 32,
              "description": "AGC status register"
            }
          },
          "bits": {
            "CTRL0": {
              "PPF_INTRPT_MOD": {
                "bit": 0,
                "description": "Control whether fsm can interrupt",
                "width": 2
              },
              "FREZ_MOD": {
                "bit": 2,
                "description": "Control whether fsm can restore last value when correalation trigh happens",
                "width": 2
              },
              "RRF_GAIN_SEL": {
                "bit": 4,
                "description": "LNA gain controlGAIN=26-12*LNA_GAIN_SEL",
                "width": 3
              },
              "RRF_WEN": {
                "bit": 7,
                "description": "Lna gain write enable"
              },
              "PPF_GAIN": {
                "bit": 8,
                "description": "PPF gain controlGain=36-3*PPF_GAIN",
                "width": 4
              },
              "PPF_WEN": {
                "bit": 12,
                "description": "Ppf gain write enable"
              },
              "PKWT_TH_DIG_1": {
                "bit": 13,
                "description": "PKWT_TH_DIG + PKWT_TH_DIG_ADD in ccode",
                "width": 5
              },
              "PD_CLR_EN": {
                "bit": 18,
                "description": "Force clear analog PD"
              },
              "PD_RST_LEN": {
                "bit": 19,
                "description": "Pd disable time when reset0h0us 1h8us 2h16us 7h56us",
                "width": 3
              },
              "RFAGC_FSYNC_DET_DIS": {
                "bit": 22,
                "description": "Use to control rfagc gain adjust0brfagc stops when sync 1brfagc always on"
              },
              "RFAGC_DIRECTION_FREEZE": {
                "bit": 23,
                "description": "Use to disable rfagc gain adjust when switching antenna at direction found mode0b rfagc enable 1brfagc disable"
              },
              "DOWN_24_EN": {
                "bit": 24,
                "description": "Lna decrease 24dbm0bdisable 1benable"
              },
              "SWITCH_PD_RST_LEN": {
                "bit": 25,
                "description": "Pd disable time when direction found rfagc reset00b2us 01b4us 10b8us 11b16us",
                "width": 2
              },
              "GLNA_MAX_REDU": {
                "bit": 27,
                "description": "Lna max gain reduce 12dbm0bdisable 1benable"
              }
            },
            "CTRL1": {
              "PD3_TH_REG": {
                "bit": 0,
                "description": "Pd3 threshold",
                "width": 3
              },
              "PD3_TH_HYST_REG": {
                "bit": 3,
                "description": "Desired upper boundary",
                "width": 4
              },
              "PKWT_TH_ANA_1": {
                "bit": 7,
                "description": "PKWT_TH_ANA + PKWT_TH_ANA_ADD",
                "width": 6
              },
              "PKWT_TH_ANA_0": {
                "bit": 13,
                "description": "PKWT_TH_ANA in ccode",
                "width": 5
              },
              "PKWT_TH_DIG_0": {
                "bit": 18,
                "description": "PKWT_TH_DIG in ccode",
                "width": 5
              },
              "SETL_TH_PPF_2": {
                "bit": 23,
                "description": "SETL_TH_PPF_2 + DLY_DIG 1 in ccode",
                "width": 5
              }
            },
            "CTRL2": {
              "PPF_PDVTH_LOW": {
                "bit": 8,
                "description": "PPF peak detect threshold select"
              },
              "RRF_MG_PK": {
                "bit": 9,
                "description": "LNA medium gain peak detect threshold selectAMP=(400-25* LNA_MG_PK)mv",
                "width": 3
              },
              "RRF_HG_PK": {
                "bit": 12,
                "description": "LNA high gain peak detect threshold selectAMP=(100-8* LNA_HG_PK)mv",
                "width": 3
              }
            },
            "CTRL3": {
              "GF2_PAR00": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "GF2_PAR01": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              },
              "GF2_PAR10": {
                "bit": 8,
                "description": "no description available",
                "width": 4
              },
              "SETL_TH_OVSHT_DIG": {
                "bit": 12,
                "description": "no description available",
                "width": 3
              },
              "SETL_TH_OVSHT_INTRPT": {
                "bit": 15,
                "description": "no description available",
                "width": 3
              },
              "SETL_TH_OVSHT": {
                "bit": 18,
                "description": "no description available",
                "width": 3
              }
            },
            "CTRL4": {
              "SETL_TH_PD1": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              },
              "SETL_TH_PD2": {
                "bit": 4,
                "description": "no description available",
                "width": 4
              },
              "SETL_TH_PD3_1": {
                "bit": 8,
                "description": "no description available",
                "width": 6
              },
              "SETL_TH_PD3_2": {
                "bit": 14,
                "description": "no description available",
                "width": 6
              },
              "GF2_STAT24_TH": {
                "bit": 20,
                "description": "no description available",
                "width": 4
              }
            },
            "CTRL5": {
              "TEST_CTRL": {
                "bit": 0,
                "description": "no description available",
                "width": 4
              }
            },
            "STAT": {
              "GLNA_CODE_OUT": {
                "bit": 0,
                "description": "no description available",
                "width": 3
              },
              "GF2_CODE_OUT": {
                "bit": 3,
                "description": "no description available",
                "width": 4
              },
              "RFAGC_TRIGGER_O": {
                "bit": 7,
                "description": "no description available"
              },
              "RF_GAIN": {
                "bit": 8,
                "description": "no description available",
                "width": 7
              },
              "NUM_GAIN_ADJ": {
                "bit": 15,
                "description": "no description available",
                "width": 5
              },
              "CUR_STAT": {
                "bit": 20,
                "description": "no description available",
                "width": 3
              }
            }
          }
        },
        "PROP": {
          "instances": [
            {
              "name": "PROP",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "TX_BUF": {
              "offset": "0x00",
              "size": 32,
              "description": "transmit data buffer input port register"
            },
            "RX_BUF": {
              "offset": "0x04",
              "size": 32,
              "description": "received data buffer output register"
            },
            "STAT": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "TX_BUF": {
              "TX_BUF": {
                "bit": 0,
                "description": "TX BUF",
                "width": 8
              }
            },
            "RX_BUF": {
              "RX_BUF": {
                "bit": 0,
                "description": "RX BUF",
                "width": 8
              }
            },
            "STAT": {
              "BIT_ORDER": {
                "bit": 0,
                "description": "no description available"
              },
              "TX_INTEN": {
                "bit": 1,
                "description": "TX interrupt enable"
              },
              "RX_INTEN": {
                "bit": 2,
                "description": "RX interrupt enable"
              },
              "RX_INT": {
                "bit": 3,
                "description": "RX interrupt"
              },
              "TX_INT": {
                "bit": 4,
                "description": "TX interrupt"
              },
              "RX_BUSY": {
                "bit": 5,
                "description": "RX is busy"
              },
              "TX_BUSY": {
                "bit": 6,
                "description": "TX is busy"
              },
              "CLR": {
                "bit": 7,
                "description": "Clear intf control register."
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "BLEDP",
              "base": "0x4000E000"
            }
          ],
          "registers": {
            "DP_TOP_SYSTEM_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "datapath system control register"
            },
            "PROP_MODE_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "properity mode control register"
            },
            "ACCESS_ADDRESS": {
              "offset": "0x08",
              "size": 32,
              "description": "access address register"
            },
            "ANT_PDU_DATA0": {
              "offset": "0x0C",
              "size": 32,
              "description": "pdu data 0 to 1 byte, and preamble register"
            },
            "ANT_PDU_DATA1": {
              "offset": "0x10",
              "size": 32,
              "description": "pdu data 2 to 5 byte"
            },
            "ANT_PDU_DATA2": {
              "offset": "0x14",
              "size": 32,
              "description": "pdu data 6 to 9 byte"
            },
            "ANT_PDU_DATA3": {
              "offset": "0x18",
              "size": 32,
              "description": "pdu data 10 to 13 byte"
            },
            "ANT_PDU_DATA4": {
              "offset": "0x1C",
              "size": 32,
              "description": "pdu data 14 to 17 byte"
            },
            "ANT_PDU_DATA5": {
              "offset": "0x20",
              "size": 32,
              "description": "pdu data 18 to 21 byte"
            },
            "ANT_PDU_DATA6": {
              "offset": "0x24",
              "size": 32,
              "description": "pdu data 22 to 25 byte"
            },
            "ANT_PDU_DATA7": {
              "offset": "0x28",
              "size": 32,
              "description": "pdu data 26 to 29 byte"
            },
            "CRCSEED": {
              "offset": "0x2C",
              "size": 32,
              "description": "crc seed"
            },
            "DP_FUNCTION_CTRL": {
              "offset": "0x30",
              "size": 32,
              "description": "datapath function control register"
            },
            "DP_TEST_CTRL": {
              "offset": "0x34",
              "size": 32,
              "description": "datapath test iinterface register"
            },
            "BLE_DP_STATUS1": {
              "offset": "0x38",
              "size": 32,
              "description": "datapath status register 1"
            },
            "BLE_DP_STATUS2": {
              "offset": "0x3C",
              "size": 32,
              "description": "datapath status register 2"
            },
            "BLE_DP_STATUS3": {
              "offset": "0x40",
              "size": 32,
              "description": "datapath status register 3"
            },
            "BLE_DP_STATUS4": {
              "offset": "0x44",
              "size": 32,
              "description": "datapath status register 4"
            },
            "RX_FRONT_END_CTRL1": {
              "offset": "0x48",
              "size": 32,
              "description": "rx front end control register 1"
            },
            "RX_FRONT_END_CTRL2": {
              "offset": "0x4C",
              "size": 32,
              "description": "rx front end control register 2"
            },
            "FREQ_DOMAIN_CTRL1": {
              "offset": "0x50",
              "size": 32,
              "description": "frequency domain control register 1"
            },
            "FREQ_DOMAIN_CTRL2": {
              "offset": "0x54",
              "size": 32,
              "description": "frequency domain control register 2"
            },
            "FREQ_DOMAIN_CTRL3": {
              "offset": "0x58",
              "size": 32,
              "description": "frequency domain control register 3"
            },
            "FREQ_DOMAIN_CTRL4": {
              "offset": "0x5C",
              "size": 32,
              "description": "frequency domain control register 4"
            },
            "FREQ_DOMAIN_CTRL5": {
              "offset": "0x60",
              "size": 32,
              "description": "frequency domain control register 5"
            },
            "FREQ_DOMAIN_CTRL6": {
              "offset": "0x64",
              "size": 32,
              "description": "frequency domain control register 5"
            },
            "HP_MODE_CTRL1": {
              "offset": "0x68",
              "size": 32,
              "description": "when high hp mode training size same as cfo tracking."
            },
            "HP_MODE_CTRL2": {
              "offset": "0x6C",
              "size": 32,
              "description": "q paramter in training period of phase offset iir of bmc"
            },
            "FREQ_DOMAIN_STATUS1": {
              "offset": "0x70",
              "size": 32,
              "description": "frequency domain status register 1"
            },
            "FREQ_DOMAIN_STATUS2": {
              "offset": "0x74",
              "size": 32,
              "description": "frequency domain status register 2"
            },
            "DP_AA_ERROR_CTRL": {
              "offset": "0x84",
              "size": 32,
              "description": "AA error control register"
            },
            "DP_INT": {
              "offset": "0x88",
              "size": 32,
              "description": "data path interrupt register"
            },
            "DP_AA_ERROR_TH": {
              "offset": "0x8C",
              "size": 32,
              "description": "AA error threshold register"
            },
            "DF_ANTENNA_CTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "antenna register"
            },
            "ANTENNA_MAP01": {
              "offset": "0x94",
              "size": 32,
              "description": "antenna switch map register 0"
            },
            "ANTENNA_MAP23": {
              "offset": "0x98",
              "size": 32,
              "description": "antenna switch map register 1"
            },
            "ANTENNA_MAP45": {
              "offset": "0x9C",
              "size": 32,
              "description": "antenna switch map register 2"
            },
            "ANTENNA_MAP67": {
              "offset": "0xA0",
              "size": 32,
              "description": "antenna switch map register 3"
            }
          },
          "bits": {
            "DP_TOP_SYSTEM_CTRL": {
              "RX_PDU_LEN_IN": {
                "bit": 0,
                "description": "pdu length user programmed header+payload unit is bit.",
                "width": 14
              },
              "AA_SEL": {
                "bit": 14,
                "description": "access address selection"
              },
              "PDU_LEN_SEL": {
                "bit": 15,
                "description": "pdu length selection"
              },
              "H_IDX": {
                "bit": 16,
                "description": "h index from 0.25 to 0.75 default is 0.5.",
                "width": 8
              },
              "RX_EN_SEL": {
                "bit": 24,
                "description": "rx enable select signal"
              },
              "TX_EN_SEL": {
                "bit": 25,
                "description": "tx enable select signal"
              },
              "RX_REQ": {
                "bit": 26,
                "description": "rx request."
              },
              "TX_REQ": {
                "bit": 27,
                "description": "tx request."
              },
              "RX_MODE": {
                "bit": 28,
                "description": "rx mode",
                "width": 2
              },
              "ANT_DATA_START": {
                "bit": 30,
                "description": "ant mode data start signal need write 0 first then to 1."
              },
              "DET_MODE": {
                "bit": 31,
                "description": "detection mode 0low ppwer mode 1high performance mode."
              }
            },
            "PROP_MODE_CTRL": {
              "PROP_AA_ADDR_IN": {
                "bit": 0,
                "description": "prop mode when access address is 5 byte the access address is {prop_aa_addr_in aa_addr_in} otherwise is aa_addr_in",
                "width": 8
              },
              "PROP_CRC_NUM": {
                "bit": 8,
                "description": "prop mode crc number",
                "width": 2
              },
              "PROP_AA_NUM": {
                "bit": 12,
                "description": "prop mode network address number",
                "width": 2
              },
              "PROP_PRE_NUM": {
                "bit": 16,
                "description": "prop mode preamble number",
                "width": 3
              },
              "PROP_DATA_RATE": {
                "bit": 20,
                "description": "prop mode data rate",
                "width": 2
              },
              "PROP_DIRECTION_RATE": {
                "bit": 22,
                "description": "prop direction find mode sample rate",
                "width": 2
              },
              "PROP_DIRECTION_MODE": {
                "bit": 24,
                "description": "prop direction find mode just work at prop mode."
              },
              "RX_ALWAYS_ON": {
                "bit": 25,
                "description": "rx always on"
              },
              "TX_ALWAYS_ON": {
                "bit": 26,
                "description": "tx always on"
              },
              "TX_POWER_DONE_TIME": {
                "bit": 27,
                "description": "tx power down time in ant mode and prop mode unit is us.",
                "width": 5
              }
            },
            "ACCESS_ADDRESS": {
              "AA_ADDR_IN": {
                "bit": 0,
                "description": "access address user programmed.",
                "width": 32
              }
            },
            "ANT_PDU_DATA0": {
              "PDU_DATA0": {
                "bit": 0,
                "description": "pdu data 0 to 1 byte",
                "width": 16
              },
              "PATTERN_SEL": {
                "bit": 16,
                "description": "pattern selection",
                "width": 4
              },
              "TEST_PATTERN_EN": {
                "bit": 20,
                "description": "enable test pattern."
              },
              "PROP_PREAMBLE_WEN": {
                "bit": 23,
                "description": "when high enable manual prop mode preamble."
              },
              "PROP_PREAMBLE": {
                "bit": 24,
                "description": "prop mode preamble.",
                "width": 8
              }
            },
            "ANT_PDU_DATA1": {
              "PDU_DATA1": {
                "bit": 0,
                "description": "pdu data 2 to 5 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA2": {
              "PDU_DATA2": {
                "bit": 0,
                "description": "pdu data 6 to 9 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA3": {
              "PDU_DATA3": {
                "bit": 0,
                "description": "pdu data 10 to 13 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA4": {
              "PDU_DATA4": {
                "bit": 0,
                "description": "pdu data 14 to 17 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA5": {
              "PDU_DATA5": {
                "bit": 0,
                "description": "pdu data 18 to 21 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA6": {
              "PDU_DATA6": {
                "bit": 0,
                "description": "pdu data 22 to 25 byte",
                "width": 32
              }
            },
            "ANT_PDU_DATA7": {
              "PDU_DATA7": {
                "bit": 0,
                "description": "pdu data 26 to 29 byte",
                "width": 32
              }
            },
            "CRCSEED": {
              "CRC_SEED_IN": {
                "bit": 0,
                "description": "user programmed crc seed.",
                "width": 24
              },
              "CRC_SEED_WEN": {
                "bit": 24,
                "description": "when high enable manual program crc seed."
              }
            },
            "DP_FUNCTION_CTRL": {
              "DP_STATISTICS_SEL": {
                "bit": 0,
                "description": "datapath statistics selection.",
                "width": 3
              },
              "CHF_COEF_WEN": {
                "bit": 3,
                "description": "manual select channel filter coefficent."
              },
              "CHF_COEF_IDX": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "LP_SNR_LEN_AUTO": {
                "bit": 6,
                "description": "when enable auto adjust lp mode snr acc length otherwise the legnth fixed."
              },
              "DOUT_ADJ_DIS": {
                "bit": 7,
                "description": "data delay adjust disable."
              },
              "LP_ADJ_MODE": {
                "bit": 8,
                "description": "lp mode delay adjust mode"
              },
              "FR_OFFSET_EN": {
                "bit": 9,
                "description": "pdu frequency offset track enable."
              },
              "DC_AVE_EN": {
                "bit": 10,
                "description": "when high enable cfo estimation average."
              },
              "FIX_DELAY_EN": {
                "bit": 11,
                "description": "no description available"
              },
              "TRACK_LEN": {
                "bit": 12,
                "description": "track length",
                "width": 2
              },
              "TRACK_LEN_WEN": {
                "bit": 14,
                "description": "when high manual track length."
              },
              "XCORR_FILT_EN": {
                "bit": 16,
                "description": "when high enable xcorr filter."
              },
              "XCORR_FULLWIN_EN": {
                "bit": 17,
                "description": "when xcorr_win_auto_en low full sync enable."
              },
              "XCORR_AA_LEN": {
                "bit": 18,
                "description": "select access address bit number"
              },
              "XCORR_AA_LEN_WEN": {
                "bit": 19,
                "description": "enable manual correlation aa length."
              },
              "XCORR_WIN_AUTO_EN": {
                "bit": 20,
                "description": "correlation window size auto selection enable."
              },
              "RESAMPLER_TAP": {
                "bit": 21,
                "description": "resampler tap number"
              },
              "RESAMPLER_TAP_WEN": {
                "bit": 22,
                "description": "when high enable manual resampler tap number otherwise auto selection."
              },
              "RESAMPLER_BP": {
                "bit": 23,
                "description": "resampler enable or bypass"
              },
              "FAGC_WIN_LEN": {
                "bit": 24,
                "description": "select estimation length"
              },
              "FAGC_WEN": {
                "bit": 25,
                "description": "when high enable manual fine agc gain."
              },
              "HP_CFO_EN": {
                "bit": 26,
                "description": "when hp mode cfo estimation enable"
              },
              "CFO_TRACK_EN": {
                "bit": 27,
                "description": "tracking cfo enable."
              },
              "CFO_INI_EN": {
                "bit": 28,
                "description": "initial cfo enable."
              },
              "ADC_IN_FLIP": {
                "bit": 29,
                "description": "when 1 exchange i and q signals."
              },
              "TX_EN_MODE": {
                "bit": 30,
                "description": "transmit mode"
              },
              "RX_EN_MODE": {
                "bit": 31,
                "description": "receiver mode"
              }
            },
            "DP_TEST_CTRL": {
              "TIF_SEL": {
                "bit": 0,
                "description": "test interface selection.",
                "width": 8
              },
              "TIF_CLK_SEL": {
                "bit": 8,
                "description": "test interface clock selection",
                "width": 2
              },
              "CORDIC_DAC_OUT": {
                "bit": 11,
                "description": "when high cordic to dac"
              },
              "TIF_EN": {
                "bit": 12,
                "description": "test interface enable"
              },
              "IMR_INV": {
                "bit": 13,
                "description": "datapath mixer nco if selection"
              },
              "CLK_TX_GATE_DIS": {
                "bit": 14,
                "description": "clock tx gate disable"
              },
              "BUF_FULL_OFFRF_DIS": {
                "bit": 15,
                "description": "(new standard)______when high rf always on in rx_en other wise when buffer full rf will be off."
              },
              "CLK_BUST_GATE_DIS": {
                "bit": 16,
                "description": "clock burst gate disable"
              },
              "CLK_RX_GATE_DIS": {
                "bit": 17,
                "description": "clock rx gate disable"
              },
              "CLK_LPDET_GATE_DIS": {
                "bit": 18,
                "description": "clock lp mode detector gate disable"
              },
              "CLK_HPDET_GATE_DIS": {
                "bit": 19,
                "description": "clock hp mode detector gate disable"
              },
              "CLK_RFE_GATE_DIS": {
                "bit": 20,
                "description": "clock rfe gate disable"
              },
              "IQSWAP_XOR": {
                "bit": 21,
                "description": "iq swap xor."
              },
              "DAC_TEST_EN": {
                "bit": 23,
                "description": "dac test enable dac input comes from register"
              },
              "DAC_TEST": {
                "bit": 24,
                "description": "dac input data value",
                "width": 8
              }
            },
            "BLE_DP_STATUS1": {
              "SNR_EST": {
                "bit": 0,
                "description": "snr estimation",
                "width": 8
              },
              "CNR_EST": {
                "bit": 8,
                "description": "cnr estimation",
                "width": 6
              },
              "AGC_RSSI": {
                "bit": 16,
                "description": "signal rssi db value.",
                "width": 8
              },
              "AGC_RSSI_READY": {
                "bit": 24,
                "description": "signal rssi valid."
              },
              "SNR_VLD": {
                "bit": 25,
                "description": "snr estimation valid."
              },
              "CNR_VLD": {
                "bit": 26,
                "description": "cnr estimation valid."
              },
              "TX_BUSY": {
                "bit": 27,
                "description": "tx busy signal."
              }
            },
            "BLE_DP_STATUS2": {
              "VALID_PCK_NUM": {
                "bit": 0,
                "description": "received valid packet number.",
                "width": 16
              },
              "AA_ERR_NUM": {
                "bit": 16,
                "description": "access address error number.",
                "width": 6
              },
              "CRC_ERROR": {
                "bit": 29,
                "description": "indicator of packet crc error."
              },
              "BURST_DET": {
                "bit": 30,
                "description": "indicator of burst detection"
              },
              "DP_STATUS_VLD_0": {
                "bit": 31,
                "description": "data path status valid after access address valid."
              }
            },
            "BLE_DP_STATUS3": {
              "FD_CFO_TRACK": {
                "bit": 0,
                "description": "normalized cfo tracking estimation.",
                "width": 11
              },
              "CFO_EST_FD": {
                "bit": 16,
                "description": "normalized lp cfo initial estimation.",
                "width": 11
              }
            },
            "BLE_DP_STATUS4": {
              "RESAMPLER_PH": {
                "bit": 0,
                "description": "resampler phase.",
                "width": 10
              },
              "HP_CFO": {
                "bit": 16,
                "description": "normalized hp cfo estimation.",
                "width": 12
              },
              "HP_CFO_VLD": {
                "bit": 31,
                "description": "hp mode cfo estimation result valid"
              }
            },
            "RX_FRONT_END_CTRL1": {
              "CFO_COMP": {
                "bit": 0,
                "description": "______cfo user programmed.",
                "width": 15
              },
              "DCNOTCH_GIN": {
                "bit": 16,
                "description": "dc notch coefficient",
                "width": 2
              }
            },
            "RX_FRONT_END_CTRL2": {
              "FAGC_GAIN": {
                "bit": 0,
                "description": "fine agc gain.",
                "width": 11
              },
              "FAGC_INI_VAL": {
                "bit": 11,
                "description": "fagc gain initial value"
              },
              "CNR_IDX_DELTA": {
                "bit": 12,
                "description": "cnr index delta.",
                "width": 4
              },
              "FAGC_REF": {
                "bit": 16,
                "description": "fine agc signal reference.",
                "width": 8
              },
              "CORDIC_MIN_VIN_TH": {
                "bit": 24,
                "description": "cordic input signal min threshold",
                "width": 4
              },
              "FREQ_TRADE_EN": {
                "bit": 28,
                "description": "enable frequency trade when cordic input signal small than cordic_min_vin_th"
              },
              "CHN_SHIFT": {
                "bit": 29,
                "description": "channel filter shift",
                "width": 3
              }
            },
            "FREQ_DOMAIN_CTRL1": {
              "SYNC_WORD_IN0": {
                "bit": 0,
                "description": "manul sync word [3932]",
                "width": 8
              },
              "SYNC_WORD_WEN": {
                "bit": 8,
                "description": "when high enable manul sync word"
              },
              "SYNC_P_SEL": {
                "bit": 15,
                "description": "no description available"
              },
              "RD_EXBIT_EN": {
                "bit": 16,
                "description": "read extra 8 samples after sync"
              },
              "RFAGC_TRACK_DLY": {
                "bit": 17,
                "description": "buffer settle threshold from 1us to 127us step is 1us",
                "width": 3
              },
              "PROP_DF_16US": {
                "bit": 24,
                "description": "prop mode direct found waiting 16 us.",
                "width": 8
              }
            },
            "FREQ_DOMAIN_CTRL2": {
              "SYNC_WORD_IN1": {
                "bit": 0,
                "description": "manul sync word [310]",
                "width": 32
              }
            },
            "FREQ_DOMAIN_CTRL3": {
              "XCORR_PAR_TH3": {
                "bit": 0,
                "description": "xcorr trigger par threshold3",
                "width": 6
              },
              "XCORR_PAR_TH2": {
                "bit": 8,
                "description": "xcorr trigger par threshold2",
                "width": 6
              },
              "XCORR_PAR_TH1": {
                "bit": 16,
                "description": "xcorr trigger par threshold1",
                "width": 6
              },
              "XCORR_PAR_TH0": {
                "bit": 24,
                "description": "xcorr trigger par threshold0",
                "width": 6
              }
            },
            "FREQ_DOMAIN_CTRL4": {
              "XCORR_POW_TH3": {
                "bit": 0,
                "description": "xcorr power threshold3",
                "width": 6
              },
              "XCORR_POW_TH2": {
                "bit": 8,
                "description": "xcorr power threshold2",
                "width": 6
              },
              "XCORR_POW_TH1": {
                "bit": 16,
                "description": "xcorr power threshold1",
                "width": 6
              },
              "XCORR_POW_TH0": {
                "bit": 24,
                "description": "xcorr power threshold0",
                "width": 6
              }
            },
            "FREQ_DOMAIN_CTRL5": {
              "GAIN_TED": {
                "bit": 0,
                "description": "ted gain",
                "width": 2
              },
              "SYNC_DIN_SAT_VALUE": {
                "bit": 4,
                "description": "&lt;u 1 2&gt;sync din amplitude limit value 0 to 1.75 correspond to 2 to 3.75",
                "width": 3
              },
              "SYNC_DIN_SAT_EN": {
                "bit": 7,
                "description": "sync din amplitude limit enable"
              },
              "CNT_SETTLE_IDX": {
                "bit": 8,
                "description": "buffer settle threshold from 32 to 256 step is 32",
                "width": 3
              },
              "TRIG_XCORR_CNT": {
                "bit": 12,
                "description": "correlation search window size.",
                "width": 4
              },
              "XCORR_RSSI_TH3": {
                "bit": 16,
                "description": "xcorr triger rssi threshold0",
                "width": 4
              },
              "XCORR_RSSI_TH2": {
                "bit": 20,
                "description": "xcorr triger rssi threshold0",
                "width": 4
              },
              "XCORR_RSSI_TH1": {
                "bit": 24,
                "description": "xcorr triger rssi threshold0",
                "width": 4
              },
              "XCORR_RSSI_TH0": {
                "bit": 28,
                "description": "xcorr triger rssi threshold0",
                "width": 4
              }
            },
            "FREQ_DOMAIN_CTRL6": {
              "HP_TRAIN_SIZ": {
                "bit": 0,
                "description": "hp mode training size.",
                "width": 5
              },
              "HP_HIDX_GAIN": {
                "bit": 8,
                "description": "h index reference gain when hp mode default is 1.0",
                "width": 8
              },
              "H_REF_GAIN": {
                "bit": 16,
                "description": "h index reference gain when frequency offset track default is 1.0",
                "width": 6
              },
              "DET_FR_IDX": {
                "bit": 24,
                "description": "pdu cfo tracking loop gain",
                "width": 2
              },
              "CFO_FR_IDX": {
                "bit": 28,
                "description": "aa cfo tracking loop gain",
                "width": 2
              }
            },
            "HP_MODE_CTRL1": {
              "HP_BMC_P_TRACK": {
                "bit": 0,
                "description": "p paramter in search period of frequency offset iir of bmc",
                "width": 6
              },
              "HP_BMC_P_TRAIN": {
                "bit": 8,
                "description": "p paramter in training period of frequency offset iir of bmc",
                "width": 6
              },
              "HP_BMC_CZ1": {
                "bit": 16,
                "description": "cz1 parameter.",
                "width": 6
              },
              "BUF_IDX_DELTA": {
                "bit": 24,
                "description": "buffer index delta",
                "width": 4
              },
              "WMF2_DSAMP_IDX": {
                "bit": 28,
                "description": "wmf2 down sampling position -4 to 3",
                "width": 3
              },
              "HP_TRAIN_SIZ_FIX": {
                "bit": 31,
                "description": "when high hp mode training size same as cfo tracking."
              }
            },
            "HP_MODE_CTRL2": {
              "SNR_EST_REF": {
                "bit": 0,
                "description": "signal amplitude used in snr estimation whose unit is db",
                "width": 8
              },
              "SNR_EST_LEN": {
                "bit": 8,
                "description": "symbol number used in snr estimation when pdu length is less than 4 8 32 will be used otherwise the value configured from register will be used",
                "width": 2
              },
              "SNR_EST_EN": {
                "bit": 12,
                "description": "snr estimation in time domain enable"
              },
              "HP_BMC_Q_TRACK": {
                "bit": 16,
                "description": "q paramter in search period of phase offset iir of bmc",
                "width": 8
              },
              "HP_BMC_Q_TRAIN": {
                "bit": 24,
                "description": "q paramter in training period of phase offset iir of bmc",
                "width": 8
              }
            },
            "FREQ_DOMAIN_STATUS1": {
              "MAX_XCORR": {
                "bit": 0,
                "description": "xcorr_org value at the max par position",
                "width": 10
              },
              "PKT_OFFSET_COM": {
                "bit": 16,
                "description": "time from access addres last bit to trigger finish.",
                "width": 9
              },
              "NIDX": {
                "bit": 28,
                "description": "noise db buffer index",
                "width": 4
              }
            },
            "FREQ_DOMAIN_STATUS2": {
              "MAX_PAR_SPWR": {
                "bit": 0,
                "description": "spwr value at the max par position",
                "width": 10
              },
              "MAX_PAR_XCORR": {
                "bit": 16,
                "description": "xcorr*xcorr value at the max par position",
                "width": 10
              }
            },
            "DP_AA_ERROR_CTRL": {
              "IQSWAP_SEL": {
                "bit": 0,
                "description": "when high adc data iq swap with analog iqswap. datapath mixer nco if selection changed with analog iqswap."
              },
              "AA_ERROR_EN": {
                "bit": 1,
                "description": "when high it will reset datapath when aa error."
              },
              "AA_ERROR_CNR_EN": {
                "bit": 2,
                "description": "when high the aa error reset condition is cnr &gt; threshold and aa error. when low it don care cnr."
              },
              "AA_ERROR_CNR_SEL": {
                "bit": 3,
                "description": "when high the cnr threshold is 24. when low the cnr threshold is 32."
              }
            },
            "DP_INT": {
              "DP_INTERRUPT0": {
                "bit": 0,
                "description": "datapath interrupt0"
              },
              "DP_INTERRUPT1": {
                "bit": 1,
                "description": "datapath interrupt1"
              },
              "DP_INTERRUPT2": {
                "bit": 2,
                "description": "datapath interrupt2"
              },
              "DP_INTERRUPT": {
                "bit": 3,
                "description": "datapath interrupt"
              },
              "DP_INTERRUPT0_SEL": {
                "bit": 16,
                "description": "datapath interrupt0 selection",
                "width": 4
              },
              "DP_INTERRUPT1_SEL": {
                "bit": 20,
                "description": "datapath interrupt1 selection",
                "width": 4
              },
              "DP_INTERRUPT2_SEL": {
                "bit": 24,
                "description": "datapath interrupt2 selection",
                "width": 4
              },
              "DP_INTERRUPT0_MSK": {
                "bit": 28,
                "description": "datapath interrupt0 msk"
              },
              "DP_INTERRUPT1_MSK": {
                "bit": 29,
                "description": "datapath interrupt1 msk"
              },
              "DP_INTERRUPT2_MSK": {
                "bit": 30,
                "description": "datapath interrupt2 msk"
              },
              "DP_INTERRUPT_MSK": {
                "bit": 31,
                "description": "datapath interrupt msk"
              }
            },
            "DP_AA_ERROR_TH": {
              "HP_TRAIN_POSITION": {
                "bit": 0,
                "description": "when high use the bits just ahead of pdu for rsve training. when low the training bit starts at the track bits."
              },
              "CORDIC_IN_SCALE": {
                "bit": 1,
                "description": "when high cordic input will be auto scaled(shift) according to the magnitude of real/imag data."
              },
              "PAR_AUTO_HIGHER_SEL": {
                "bit": 2,
                "description": "when high par auto higher 1/4 when low par auto higher 1/8 it will work together with par_auto_higher_en and rssi_good_dbm."
              },
              "PAR_AUTO_HIGHER_EN": {
                "bit": 3,
                "description": "when high when signal is good ( rssi large than rssi_good_dbm) it will auto higher the par threshold."
              },
              "SNR_GOOD_TH": {
                "bit": 4,
                "description": "threshold for snr(fd mode calculated use aa) to reset datapath cooperate with cnr snr and aa error.",
                "width": 3
              },
              "CNR_GOOD_TH": {
                "bit": 8,
                "description": "threshold for cnr to reset datapath cooperate with cnr snr and aa error.",
                "width": 6
              },
              "RSSI_GOOD_TH": {
                "bit": 16,
                "description": "threshold for rssi to reset datapath cooperate with cnr snr and aa error.",
                "width": 8
              },
              "RSSI_GOOD_DBM": {
                "bit": 24,
                "description": "when rssi dbm large than the -rssi_good_dbm the signal is good enough to higher the par threshold if the function enable.",
                "width": 8
              }
            },
            "DF_ANTENNA_CTRL": {
              "SWITCH_MAP_SEL_8F": {
                "bit": 0,
                "description": "switch antenna map selection 8 to f",
                "width": 2
              },
              "SWITCH_MAP_SEL_07": {
                "bit": 2,
                "description": "switch antenna map selection 0 to 7",
                "width": 2
              },
              "EXT_ANTENNA_NUM": {
                "bit": 4,
                "description": "user programmed switch antenna number",
                "width": 4
              },
              "EXT_ANTENNA_NUM_WEN": {
                "bit": 8,
                "description": "user programmed switch antenna enable"
              },
              "BUFFER_BP": {
                "bit": 16,
                "description": "when high, bypass buffer, and not write/read buffer for datapath power test"
              },
              "TEST_TD_POWER": {
                "bit": 17,
                "description": "when high, test rfe,td detector power, other module don't work, the cordic work or not decided by resampler_bp"
              },
              "TEST_FD_POWER": {
                "bit": 18,
                "description": "when high, test rfe, cordic and fd detector power, other module don't work"
              },
              "TEST_SYNC_POWER": {
                "bit": 19,
                "description": "when high, test rfe. Cordic and sync power. Other module don't work"
              },
              "TEST_RFE_CORDIC_POWER": {
                "bit": 20,
                "description": "when high, test rfe and cordic power, other module don't work"
              },
              "TEST_RFE_POWER": {
                "bit": 21,
                "description": "when high, test rfe power, other module don't work"
              },
              "ADC01_SAMPLE_TIME": {
                "bit": 22,
                "description": "when high, will exchange the adc0/adc1 sample time, to avoid the error sample time for adc0/adc1"
              },
              "PHY_RATE_MUX": {
                "bit": 23,
                "description": "ble data rate used in datapath, 0: 1mbps 1: 2mbps"
              },
              "PHY_RATE_REG": {
                "bit": 24,
                "description": "user programmed phy data rate"
              },
              "PHY_RATE_WEN": {
                "bit": 25,
                "description": "0: phy rate comes from ble ip 1:phy rate comes from regsiter phy_rate_reg"
              },
              "PDU_RSSI_WAIT_TIME": {
                "bit": 26,
                "description": "0:wait 0us 1: wait 4us"
              },
              "PDU_RSSI_WIN_LEN": {
                "bit": 27,
                "description": "select estimation length for pdu rssi calculate"
              },
              "CAL_PDU_RSSI_EN": {
                "bit": 28,
                "description": "calculate rssi use pdu data enbale."
              },
              "PROP_CRC_AA_DIS": {
                "bit": 29,
                "description": "prop mode crc check disable check access address."
              },
              "PROP_AA_LSB_FIRST": {
                "bit": 30,
                "description": "prop mode access address lsb first for cbt test."
              },
              "PRE_NUM_WEN": {
                "bit": 31,
                "description": "preamble number write enable"
              }
            },
            "ANTENNA_MAP01": {
              "SWITCH_MAP_1": {
                "bit": 0,
                "description": "switch antenna map 1",
                "width": 14
              },
              "SWITCH_MAP_0": {
                "bit": 16,
                "description": "switch antenna map 0",
                "width": 14
              }
            },
            "ANTENNA_MAP23": {
              "SWITCH_MAP_3": {
                "bit": 0,
                "description": "switch antenna map 3",
                "width": 14
              },
              "SWITCH_MAP_2": {
                "bit": 16,
                "description": "switch antenna map 2",
                "width": 14
              }
            },
            "ANTENNA_MAP45": {
              "SWITCH_MAP_5": {
                "bit": 0,
                "description": "switch antenna map 5",
                "width": 14
              },
              "SWITCH_MAP_4": {
                "bit": 16,
                "description": "switch antenna map 4",
                "width": 14
              }
            },
            "ANTENNA_MAP67": {
              "SWITCH_MAP_7": {
                "bit": 0,
                "description": "switch antenna map 7",
                "width": 14
              },
              "SWITCH_MAP_6": {
                "bit": 16,
                "description": "switch antenna map 6",
                "width": 14
              }
            }
          }
        },
        "CALIB": {
          "instances": [
            {
              "name": "CALIB",
              "base": "0x4000F000"
            }
          ],
          "registers": {
            "START": {
              "offset": "0x00",
              "size": 32,
              "description": "calibration start register"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "calibration FSM status register"
            },
            "DC_CODE": {
              "offset": "0x08",
              "size": 32,
              "description": "DC code status register"
            },
            "DC_CFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "DC code configured code register"
            },
            "RCO_RC_REF_OSC_CODE": {
              "offset": "0x10",
              "size": 32,
              "description": "RCO RC PLL48M OSC code status register"
            },
            "RCO_RC_REF_OSC_CFG": {
              "offset": "0x14",
              "size": 32,
              "description": "RCO RC PLL48M OSC configured code register"
            },
            "VCOA_KVCO2M_CODE": {
              "offset": "0x18",
              "size": 32,
              "description": "reserved"
            },
            "VCOA_KVCO2M_CFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "reserved"
            },
            "VCOF_KVCO_PO_CODE": {
              "offset": "0x20",
              "size": 32,
              "description": "reserved"
            },
            "VCOF_KVCO_CFG": {
              "offset": "0x24",
              "size": 32,
              "description": "VCOF hop calibration bypass"
            },
            "VCOF_KVCO_CODE": {
              "offset": "0x28",
              "size": 32,
              "description": "reserved"
            },
            "KVCO_HOP_CODE": {
              "offset": "0x2C",
              "size": 32,
              "description": "reserved"
            },
            "VCOF_CNT_SLOPE": {
              "offset": "0x30",
              "size": 32,
              "description": "reserved"
            },
            "XTL_CODE": {
              "offset": "0x34",
              "size": 32,
              "description": "Reserved"
            },
            "XTL_CFG": {
              "offset": "0x38",
              "size": 32,
              "description": "Reserved"
            },
            "CAL_DLY": {
              "offset": "0x3C",
              "size": 32,
              "description": "hop calibration delay bypass"
            },
            "DONE": {
              "offset": "0x40",
              "size": 32,
              "description": "Reserved"
            },
            "RRF1": {
              "offset": "0x400",
              "size": 32,
              "description": "Amplitude of LO buffer for active mixer"
            },
            "PLL48_PPF": {
              "offset": "0x404",
              "size": 32,
              "description": "reserved"
            },
            "LO0": {
              "offset": "0x408",
              "size": 32,
              "description": "reserved"
            },
            "LO1": {
              "offset": "0x40C",
              "size": 32,
              "description": "Reserved"
            },
            "PA_CTRL": {
              "offset": "0x410",
              "size": 32,
              "description": "Reserved"
            },
            "CTRL": {
              "offset": "0x800",
              "size": 32,
              "description": "Reserved"
            },
            "INT_RAW": {
              "offset": "0x804",
              "size": 32,
              "description": "Reserved"
            },
            "INTEN": {
              "offset": "0x808",
              "size": 32,
              "description": "Reserved"
            },
            "INT_STAT": {
              "offset": "0x80C",
              "size": 32,
              "description": "Reserved"
            },
            "TIF": {
              "offset": "0x810",
              "size": 32,
              "description": "reserved"
            },
            "KVCO_MEAN": {
              "offset": "0x814",
              "size": 32,
              "description": "reserved"
            },
            "KVCO_DLT": {
              "offset": "0x818",
              "size": 32,
              "description": "reserved"
            },
            "LO_CFG": {
              "offset": "0x81C",
              "size": 32,
              "description": "no description available"
            },
            "LO_TABLE": {
              "offset": "0x820",
              "size": 32,
              "description": "no description available"
            },
            "LO_RATIO": {
              "offset": "0x824",
              "size": 32,
              "description": "no description available"
            },
            "VCO_MOD_CFG": {
              "offset": "0x828",
              "size": 32,
              "description": "TRX 2M mode selection signal"
            },
            "VCO_MOD_STAT": {
              "offset": "0x82C",
              "size": 32,
              "description": "no description available"
            },
            "CH_IDX": {
              "offset": "0x830",
              "size": 32,
              "description": "no description available"
            },
            "VCOF_CNT_UP": {
              "offset": "0x834",
              "size": 32,
              "description": "reserved"
            },
            "VCOF_CNT_DN": {
              "offset": "0x838",
              "size": 32,
              "description": "reserved"
            }
          },
          "bits": {
            "START": {
              "PO_CLB_START": {
                "bit": 0,
                "description": "Power on calibration start"
              },
              "HOP_CLB_START": {
                "bit": 1,
                "description": "Frequency hop calibration start"
              },
              "OSC_CLB_START": {
                "bit": 2,
                "description": "OSC calibration start"
              },
              "REF_CLB_START": {
                "bit": 3,
                "description": "REF PLL calibration start"
              },
              "RCO_CLB_START": {
                "bit": 4,
                "description": "RCO calibration start"
              },
              "XTL_CLB_START": {
                "bit": 5,
                "description": "XTAL calibration start"
              }
            },
            "STATUS": {
              "TOP_FSM": {
                "bit": 0,
                "description": "TOP FSM",
                "width": 5
              },
              "DC_FSM": {
                "bit": 5,
                "description": "DC FSM",
                "width": 4
              },
              "VCOA_FSM": {
                "bit": 9,
                "description": "VCOA FSM",
                "width": 3
              },
              "VCOF_FSM": {
                "bit": 12,
                "description": "VCOF FSM",
                "width": 5
              },
              "KVCO_FSM": {
                "bit": 17,
                "description": "KVCO FSM",
                "width": 4
              },
              "RCO_FSM": {
                "bit": 21,
                "description": "RCO FSM",
                "width": 3
              },
              "OSC_FSM": {
                "bit": 24,
                "description": "OSC FSM",
                "width": 3
              },
              "REF_FSM": {
                "bit": 27,
                "description": "REF FSM",
                "width": 3
              }
            },
            "DC_CODE": {
              "PPF_DCCAL2_I": {
                "bit": 0,
                "description": "Power on DC calibration i code",
                "width": 4
              },
              "PPF_DCCAL2_Q": {
                "bit": 4,
                "description": "Power on DC calibration q code",
                "width": 4
              },
              "PPF_DCCAL_I": {
                "bit": 16,
                "description": "DC re-calibration i code",
                "width": 6
              },
              "PPF_DCCAL_Q": {
                "bit": 24,
                "description": "DC re-calibration q code",
                "width": 6
              }
            },
            "DC_CFG": {
              "PPF_DCCAL2_CFG_I": {
                "bit": 0,
                "description": "Power on DC calibration i code configured",
                "width": 4
              },
              "PPF_DCCAL2_CFG_Q": {
                "bit": 4,
                "description": "Power on DC calibration q code configured",
                "width": 4
              },
              "DC_2NDCAL_DIS": {
                "bit": 8,
                "description": "DC calibration disable"
              },
              "DC_2NDCAL_REQ": {
                "bit": 9,
                "description": "DC calibration request"
              },
              "PPF_DCCAL_CFG_I": {
                "bit": 16,
                "description": "DC re-calibration i code configured",
                "width": 6
              },
              "DC_HOP_CAL_BP": {
                "bit": 22,
                "description": "DC hop calibration bypass"
              },
              "PPF_DCCAL_CFG_Q": {
                "bit": 24,
                "description": "DC re-calibration q code configured",
                "width": 6
              },
              "DC_1STCAL_DIS": {
                "bit": 30,
                "description": "DC hop calibration disable"
              },
              "DC_1STCAL_REQ": {
                "bit": 31,
                "description": "DC hop calibration request"
              }
            },
            "RCO_RC_REF_OSC_CODE": {
              "CAU_RCO_CAP": {
                "bit": 0,
                "description": "RCO calibration output code",
                "width": 4
              },
              "CAU_OSC_CUR": {
                "bit": 8,
                "description": "OSC calibration output code",
                "width": 5
              },
              "CAU_RC_CAL_OUT2REG": {
                "bit": 16,
                "description": "RC calibration output code",
                "width": 4
              },
              "PLL48_ENREF": {
                "bit": 24,
                "description": "REF calibration output code",
                "width": 4
              }
            },
            "RCO_RC_REF_OSC_CFG": {
              "CAU_RCO_CAP_CFG": {
                "bit": 0,
                "description": "RCO calibration code configured",
                "width": 4
              },
              "RCO_CAL_DIS": {
                "bit": 4,
                "description": "RCO calibration disable"
              },
              "RCO_CAL_REQ": {
                "bit": 5,
                "description": "RCO calibration request"
              },
              "CAU_OSC_CUR_CFG": {
                "bit": 8,
                "description": "OSC calibration output code configured",
                "width": 5
              },
              "OSC_CAL_DIS": {
                "bit": 13,
                "description": "OSC calibration disable"
              },
              "OSC_CAL_REQ": {
                "bit": 14,
                "description": "OSC calibration request"
              },
              "CAU_RC_CAL_REG_IN": {
                "bit": 16,
                "description": "RC calibration code to analog",
                "width": 4
              },
              "CAU_RC_CAL_DIS": {
                "bit": 20,
                "description": "RC calibration disable"
              },
              "RC_CAL_REQ": {
                "bit": 21,
                "description": "RC calibration request"
              },
              "PLL48_ENREF_CFG": {
                "bit": 24,
                "description": "REF calibration output code configured",
                "width": 4
              },
              "REF_CAL_DIS": {
                "bit": 28,
                "description": "REF PLL calibration disable"
              },
              "REF_CAL_REQ": {
                "bit": 29,
                "description": "REF PLL calibration request"
              }
            },
            "VCOA_KVCO2M_CODE": {
              "KCALF2M_PO": {
                "bit": 0,
                "description": "KVCO 2M mode calibration power on code",
                "width": 11
              },
              "TX_VCO_AMP": {
                "bit": 16,
                "description": "VCO TX amplitude calibration output code",
                "width": 5
              },
              "RX_VCO_AMP": {
                "bit": 24,
                "description": "VCO RX amplitude calibration output code",
                "width": 5
              }
            },
            "VCOA_KVCO2M_CFG": {
              "KCALF2M_CFG": {
                "bit": 0,
                "description": "KVCO 2M mode calibration code configure",
                "width": 11
              },
              "KCALF2M_BP": {
                "bit": 11,
                "description": "bypass KVCO 2M mode power on calibration"
              },
              "KVCO_CAL_E": {
                "bit": 12,
                "description": "no description available",
                "width": 3
              },
              "TX_VCO_AMP_CFG": {
                "bit": 16,
                "description": "TX VCO amplitude calibration output code configured",
                "width": 5
              },
              "VCOA_CAL_DIS": {
                "bit": 21,
                "description": "VCO amplitude calibration disable"
              },
              "VCOA_CAL_REQ": {
                "bit": 22,
                "description": "VCO amplitude calibration request"
              },
              "RX_VCO_AMP_CFG": {
                "bit": 24,
                "description": "RX VCO amplitude calibration output code configured",
                "width": 5
              }
            },
            "VCOF_KVCO_PO_CODE": {
              "KCALF_PO": {
                "bit": 0,
                "description": "KVCO power up calibration result",
                "width": 11
              },
              "TX_VCO_CBANK_PO": {
                "bit": 16,
                "description": "TX VCO frequency power on calibration output code",
                "width": 6
              },
              "RX_VCO_CBANK_PO": {
                "bit": 24,
                "description": "RX VCO frequency power on calibration output code",
                "width": 6
              }
            },
            "VCOF_KVCO_CFG": {
              "KCALF_CFG": {
                "bit": 0,
                "description": "KVCO calibration code configure",
                "width": 11
              },
              "KVCO_REQ": {
                "bit": 11,
                "description": "KVCO calibration request"
              },
              "KVCO_DIS": {
                "bit": 12,
                "description": "KVCO calibration disable"
              },
              "KVCO_SKIP": {
                "bit": 13,
                "description": "KVCO hop calibration calculation skip"
              },
              "TX_VCO_CBANK_CFG": {
                "bit": 16,
                "description": "TX VCO frequency calibration output code configured",
                "width": 6
              },
              "VCOF_CAL_DIS": {
                "bit": 22,
                "description": "VCO frequency calibration disable"
              },
              "VCOF_CAL_REQ": {
                "bit": 23,
                "description": "VCO frequency calibration request"
              },
              "RX_VCO_CBANK_CFG": {
                "bit": 24,
                "description": "RX VCO frequency calibration output code configured",
                "width": 6
              },
              "VCOF_SKIP": {
                "bit": 30,
                "description": "VCOF hop calibration calculation skip"
              },
              "VCOF_HOP_BP": {
                "bit": 31,
                "description": "VCOF hop calibration bypass"
              }
            },
            "VCOF_KVCO_CODE": {
              "KCALF": {
                "bit": 0,
                "description": "KVCO calibration output at carrier frequency",
                "width": 11
              },
              "TX_VCO_CBANK": {
                "bit": 16,
                "description": "TX VCO frequency calibration output code",
                "width": 6
              },
              "RX_VCO_CBANK": {
                "bit": 24,
                "description": "RX VCO frequency calibration output code",
                "width": 6
              }
            },
            "KVCO_HOP_CODE": {
              "KCALF1M": {
                "bit": 0,
                "description": "KVCO hop calibration output at carrier frequency in 1M mode",
                "width": 11
              },
              "KCALF2M": {
                "bit": 16,
                "description": "KVCO hop calibration output at carrier frequency in 2M mode",
                "width": 11
              }
            },
            "VCOF_CNT_SLOPE": {
              "TX_VCOF_CNT": {
                "bit": 0,
                "description": "TX VCO frequency power up calibration 8us count value",
                "width": 8
              },
              "TX_SLOPE": {
                "bit": 8,
                "description": "TX frequency curve slope",
                "width": 6
              },
              "RX_VCOF_CNT": {
                "bit": 16,
                "description": "RX VCO frequency power up calibration 8us count value",
                "width": 8
              },
              "RX_SLOPE": {
                "bit": 24,
                "description": "RX frequency curve slope",
                "width": 6
              }
            },
            "XTL_CODE": {
              "XTL_XICTRL_CODE": {
                "bit": 0,
                "description": "crystal calibration code",
                "width": 6
              },
              "XTL_AMP_DET_OUT": {
                "bit": 8,
                "description": "crystal comparator output result"
              }
            },
            "XTL_CFG": {
              "XTL_XICTRL_CFG": {
                "bit": 0,
                "description": "crystal calibration CFG",
                "width": 6
              },
              "XTL_CAL_DIS": {
                "bit": 6,
                "description": "crystal code disable"
              },
              "XTL_CAL_REQ": {
                "bit": 7,
                "description": "crystal calibration request"
              }
            },
            "CAL_DLY": {
              "HOP_DLY": {
                "bit": 0,
                "description": "hop calibration delay time",
                "width": 6
              },
              "HOP_DLY_BP": {
                "bit": 7,
                "description": "hop calibration delay bypass"
              },
              "TX_DLY_DIG1M": {
                "bit": 8,
                "description": "no description available",
                "width": 2
              },
              "TX_DLY_DIG2M": {
                "bit": 10,
                "description": "no description available",
                "width": 2
              },
              "TX_DLY_DAC_1M": {
                "bit": 12,
                "description": "no description available",
                "width": 2
              },
              "TX_DLY_DAC_2M": {
                "bit": 14,
                "description": "no description available",
                "width": 2
              },
              "RX_PWRUP_CNT_TH1M": {
                "bit": 16,
                "description": "no description available",
                "width": 8
              },
              "RX_PWRUP_CNT_TH2M": {
                "bit": 24,
                "description": "no description available",
                "width": 8
              }
            },
            "DONE": {
              "OSC_CAL_DONE": {
                "bit": 2,
                "description": "OSC calibration done"
              },
              "REF_CAL_DONE": {
                "bit": 3,
                "description": "REF PLL calibration done"
              },
              "RCO_CAL_DONE": {
                "bit": 4,
                "description": "RCO calibration done"
              },
              "RC_CAL_DONE": {
                "bit": 5,
                "description": "RC calibration done"
              },
              "VCOF_CAL_DONE": {
                "bit": 6,
                "description": "VCO frequency calibration done"
              },
              "VCOA_CAL_DONE": {
                "bit": 7,
                "description": "VCO amplitude calibration done"
              },
              "DC2ND_CAL_DONE": {
                "bit": 8,
                "description": "DC 2nd stage calibration done"
              },
              "DC1ST_CAL_DONE": {
                "bit": 9,
                "description": "DC 1st stage calibration done"
              },
              "XTL_CAL_DONE": {
                "bit": 10,
                "description": "XTL calibration done"
              },
              "KVCO_CAL_DONE": {
                "bit": 11,
                "description": "KVCO calibration done"
              },
              "KVCO_HOP_DONE": {
                "bit": 12,
                "description": "KVCO calibration done"
              }
            },
            "RRF1": {
              "RRF_INCAP2": {
                "bit": 0,
                "description": "LNA input LC cap bank",
                "width": 3
              },
              "RRF_LOAD_CAP": {
                "bit": 3,
                "description": "LNA load LC cap bank",
                "width": 4
              },
              "RRF_TX_INCAP1": {
                "bit": 7,
                "description": "LNA&amp;PA matching cap bank",
                "width": 3
              },
              "RRF_RX_INCAP1": {
                "bit": 10,
                "description": "LNA&amp;PA matching cap bank",
                "width": 3
              },
              "RRF_VGATE11_LNA": {
                "bit": 13,
                "description": "LNA vrega voltage",
                "width": 3
              },
              "RRF_BM_GM": {
                "bit": 16,
                "description": "Constant gm current control",
                "width": 2
              },
              "RRF_BM_LNA": {
                "bit": 18,
                "description": "LNA bias current control-",
                "width": 2
              },
              "RRF_BM_MIXER": {
                "bit": 20,
                "description": "Mixer current bias",
                "width": 2
              },
              "PPF_DCCAL_RES": {
                "bit": 22,
                "description": "Input res selection of ppf for dccal",
                "width": 2
              },
              "RRF_CAL_MIX_EN": {
                "bit": 24,
                "description": "no description available"
              },
              "RRF_CAL_MIX1_EN": {
                "bit": 25,
                "description": "no description available"
              },
              "RRF_LO_SEL_P": {
                "bit": 26,
                "description": "Dc voltage bias control for the pmos switch of active mixer",
                "width": 2
              },
              "RRF_LO_SEL_N": {
                "bit": 28,
                "description": "Dc voltage bias control for the nmos switch of active mixer",
                "width": 2
              },
              "RRF_LO_AMP": {
                "bit": 30,
                "description": "Amplitude of LO buffer for active mixer",
                "width": 2
              }
            },
            "PLL48_PPF": {
              "PPF_BM": {
                "bit": 0,
                "description": "Ppf current control-",
                "width": 2
              },
              "PPF_IQSW": {
                "bit": 2,
                "description": "no description available"
              },
              "PLL48_DIFF_CLK_48M_DIS": {
                "bit": 3,
                "description": "no description available"
              },
              "PLL48_TST_CPREF": {
                "bit": 4,
                "description": "CP current selecting",
                "width": 4
              }
            },
            "LO0": {
              "VCO_DAC_IPTAT": {
                "bit": 0,
                "description": "Set the temperature characteristic of TX DAC in order to compensate the modulation gain error of the VCO",
                "width": 4
              },
              "VCO_TST_CP": {
                "bit": 4,
                "description": "LO CP current control-",
                "width": 4
              },
              "VCO_VTUN_SET": {
                "bit": 8,
                "description": "Set VTUNE voltage change in order to properly compensate the VUNE error introduced by charge injection when the PLL loop is broken;VTUNE change introduced by this register is around 50uV*(VTUNE_SET-16)",
                "width": 5
              },
              "VCO_ACAL_SET": {
                "bit": 13,
                "description": "Set the threshold (differential peak) in VCO amplitude calibration-VTH=0.2+0.05*ACAL_SET",
                "width": 3
              },
              "VCO_BM_TXFIL": {
                "bit": 16,
                "description": "Set the bias current of the TX filter",
                "width": 2
              },
              "VCO_BM_TXDAC": {
                "bit": 18,
                "description": "Set the bias current of the TX DAC",
                "width": 2
              },
              "VCO_SAMP_EN": {
                "bit": 23,
                "description": "no description available"
              },
              "VCO_CAP_HALF_EN": {
                "bit": 24,
                "description": "no description available"
              },
              "VCO_SET_VCO_VDD_LOW": {
                "bit": 25,
                "description": "no description available"
              },
              "VCO_8OR16M_INV_EN": {
                "bit": 26,
                "description": "no description available"
              },
              "VCO_DIV_PD_EN": {
                "bit": 27,
                "description": "no description available"
              },
              "VCO_TXDLY1M": {
                "bit": 28,
                "description": "no description available"
              },
              "VCO_TXDLY2M": {
                "bit": 29,
                "description": "no description available"
              },
              "VCO_RX_CK_TST": {
                "bit": 30,
                "description": "no description available"
              },
              "VCO_DSM_INT_EN": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "LO1": {
              "SPEED_UP_TIME": {
                "bit": 0,
                "description": "LO speed up time",
                "width": 5
              },
              "SW_LO_SPEED_UP": {
                "bit": 5,
                "description": "software LO speed up"
              },
              "RX_PLLPFD_EN": {
                "bit": 6,
                "description": "PLL pfd enable in RX mode"
              },
              "TX_PLLPFD_EN": {
                "bit": 7,
                "description": "PLL pfd enable in TX mode"
              },
              "LO_SET_TIME": {
                "bit": 8,
                "description": "LO settle time",
                "width": 6
              },
              "MOD_TEST": {
                "bit": 14,
                "description": "LO open loop or close loop select"
              },
              "DIV_DIFF_CLK_LO_DIS": {
                "bit": 15,
                "description": "no description available"
              },
              "TX_VCO_FTC_SET": {
                "bit": 16,
                "description": "no description available",
                "width": 2
              },
              "RX_VCO_FTC_SET": {
                "bit": 18,
                "description": "no description available",
                "width": 2
              }
            },
            "PA_CTRL": {
              "PA_ON_DLY": {
                "bit": 0,
                "description": "PA turn on delay time",
                "width": 6
              },
              "PA_OFF_DLY": {
                "bit": 8,
                "description": "PA turn off delay time",
                "width": 4
              },
              "PA_INCREASE_SEL": {
                "bit": 16,
                "description": "PA output power increasing control",
                "width": 3
              },
              "PA_SEL_BIAS": {
                "bit": 19,
                "description": "PA duty cycle voltage bias"
              },
              "PA_BM_CUR": {
                "bit": 20,
                "description": "Pa bias current control",
                "width": 2
              },
              "PA_VDUTY_CYCLE_SEL": {
                "bit": 22,
                "description": "PA duty cycle control voltage select",
                "width": 2
              },
              "PA_VCDCG": {
                "bit": 24,
                "description": "PA duty cycle control"
              }
            },
            "CTRL": {
              "RC_TIM": {
                "bit": 0,
                "description": "RC calibration reset time",
                "width": 2
              },
              "VCO_TEST_INT": {
                "bit": 4,
                "description": "no description available"
              },
              "HOP_CLB_SEL": {
                "bit": 8,
                "description": "Frequency hop calibration start select"
              },
              "XTL_PO_TIM": {
                "bit": 16,
                "description": "crystal calibration power on wait time",
                "width": 2
              },
              "XTL_CAL_TIM": {
                "bit": 18,
                "description": "crystal calibration code wait time",
                "width": 2
              },
              "XTL_AMP_DET_PWR_SEL": {
                "bit": 20,
                "description": "crystal amplitude detector power select",
                "width": 2
              },
              "XTL_SWCAL_EN": {
                "bit": 22,
                "description": "crystal software calibration enable"
              }
            },
            "INT_RAW": {
              "PO_CAL_DONE_INT": {
                "bit": 0,
                "description": "power on calibration done interrupt"
              },
              "HOP_CAL_DONE_INT": {
                "bit": 1,
                "description": "hop calibration done interrupt"
              },
              "OSC_CAL_DONE_INT": {
                "bit": 2,
                "description": "OSC calibration done interrupt"
              },
              "REF_CAL_DONE_INT": {
                "bit": 3,
                "description": "REF PLL calibration done interrupt"
              },
              "RCO_CAL_DONE_INT": {
                "bit": 4,
                "description": "RCO calibration done interrupt"
              },
              "XTL_CAL_DONE_INT": {
                "bit": 5,
                "description": "XTL calibration done interrupt"
              },
              "PO_ALL_DONE_INT": {
                "bit": 8,
                "description": "RCO &amp; REF &amp; OSC &amp; Power on calibration all done interrupt. And signal of above interrupt"
              },
              "CAL_INT": {
                "bit": 16,
                "description": "or signal of all calibration interrupt"
              }
            },
            "INTEN": {
              "PO_CAL_DONE_INTEN": {
                "bit": 0,
                "description": "power on calibration done interrupt enable"
              },
              "HOP_CAL_DONE_INTEN": {
                "bit": 1,
                "description": "hop calibration done interrupt enable"
              },
              "OSC_CAL_DONE_INTEN": {
                "bit": 2,
                "description": "OSC calibration done interrupt enable"
              },
              "REF_CAL_DONE_INTEN": {
                "bit": 3,
                "description": "REF PLL calibration done interrupt enable"
              },
              "RCO_CAL_DONE_INTEN": {
                "bit": 4,
                "description": "RCO calibration done interrupt enable"
              },
              "XTL_CAL_DONE_INTEN": {
                "bit": 5,
                "description": "XTL calibration done interrupt enable"
              },
              "PO_ALL_DONE_INTEN": {
                "bit": 8,
                "description": "PO_ALL_DONE_INT enable"
              }
            },
            "INT_STAT": {
              "PO_CAL_DONE_INT_STAT": {
                "bit": 0,
                "description": "power on calibration done interrupt status"
              },
              "HOP_CAL_DONE_INT_STAT": {
                "bit": 1,
                "description": "hop calibration done interrupt status"
              },
              "OSC_CAL_DONE_INT_STAT": {
                "bit": 2,
                "description": "OSC calibration done interrupt status"
              },
              "REF_CAL_DONE_INT_STAT": {
                "bit": 3,
                "description": "REF PLL calibration done interrupt status"
              },
              "RCO_CAL_DONE_INT_STAT": {
                "bit": 4,
                "description": "RCO calibration done interrupt status"
              },
              "XTL_CAL_DONE_INT_STAT": {
                "bit": 5,
                "description": "XTL calibration done interrupt status"
              },
              "PO_ALL_DONE_INT_STAT": {
                "bit": 8,
                "description": "PO_ALL_DONE_INT status"
              },
              "CAL_INT_STAT": {
                "bit": 16,
                "description": "calibration all interrupt status"
              }
            },
            "TIF": {
              "TEST_CTRL": {
                "bit": 0,
                "description": "Test interface selection",
                "width": 4
              }
            },
            "KVCO_MEAN": {
              "KVCO_CNT_MEAN": {
                "bit": 0,
                "description": "KVCO counter 1 and counter 2 mean",
                "width": 21
              }
            },
            "KVCO_DLT": {
              "KVCO_CNT_DLT": {
                "bit": 0,
                "description": "KVCO counter 1 and counter 2 delta",
                "width": 9
              }
            },
            "LO_CFG": {
              "LO_INT_CFG": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "LO_FRAC_CFG": {
                "bit": 6,
                "description": "no description available",
                "width": 22
              },
              "LO_SEL": {
                "bit": 30,
                "description": "no description available"
              },
              "LO_CHANGE": {
                "bit": 31,
                "description": "no description available"
              }
            },
            "LO_TABLE": {
              "LO_INT_TABLE": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "LO_FRAC_TABLE": {
                "bit": 6,
                "description": "no description available",
                "width": 20
              }
            },
            "LO_RATIO": {
              "LO_INT": {
                "bit": 0,
                "description": "no description available",
                "width": 6
              },
              "LO_FRAC": {
                "bit": 6,
                "description": "no description available",
                "width": 22
              }
            },
            "VCO_MOD_CFG": {
              "VCO_MOD_TX_CFG": {
                "bit": 0,
                "description": "VCO_MOD_TX register configured value. See section 6.10.5 for detail."
              },
              "VCO_MOD_TX_SEL": {
                "bit": 1,
                "description": "VCO_MOD_TX selection"
              },
              "TRX2M_MODE_CFG": {
                "bit": 2,
                "description": "TRX 2M mode software configured value"
              },
              "TRX2M_MODE_SEL": {
                "bit": 3,
                "description": "TRX 2M mode selection signal"
              },
              "IMR": {
                "bit": 4,
                "description": "no description available"
              }
            },
            "VCO_MOD_STAT": {
              "VCO_MOD_TX": {
                "bit": 0,
                "description": "no description available"
              },
              "TRX2M_MODE": {
                "bit": 2,
                "description": "no description available"
              }
            },
            "CH_IDX": {
              "CH_IDX": {
                "bit": 0,
                "description": "no description available",
                "width": 8
              }
            },
            "VCOF_CNT_UP": {
              "TX_VCOF_CNT_UP": {
                "bit": 0,
                "description": "TX VCO frequency power up calibration 8us count value",
                "width": 8
              },
              "RX_VCOF_CNT_UP": {
                "bit": 16,
                "description": "RX VCO frequency power up calibration 8us count value",
                "width": 8
              }
            },
            "VCOF_CNT_DN": {
              "TX_VCOF_CNT_DN": {
                "bit": 0,
                "description": "TX VCO frequency power up calibration 8us count value",
                "width": 8
              },
              "RX_VCOF_CNT_DN": {
                "bit": 16,
                "description": "RX VCO frequency power up calibration 8us count value",
                "width": 8
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPIFI0",
              "base": "0x40080000"
            },
            {
              "name": "SPI0",
              "base": "0x40087000"
            },
            {
              "name": "SPI1",
              "base": "0x4008F000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SPIFI control register"
            },
            "CMD": {
              "offset": "0x04",
              "size": 32,
              "description": "SPIFI command register"
            },
            "ADDR": {
              "offset": "0x08",
              "size": 32,
              "description": "SPIFI address register"
            },
            "IDATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "SPIFI intermediate data register"
            },
            "CLIMIT": {
              "offset": "0x10",
              "size": 32,
              "description": "SPIFI limit register"
            },
            "DATA": {
              "offset": "0x14",
              "size": 32,
              "description": "SPIFI data register"
            },
            "MCMD": {
              "offset": "0x18",
              "size": 32,
              "description": "SPIFI memory command register"
            },
            "STAT": {
              "offset": "0x1C",
              "size": 32,
              "description": "SPIFI status register"
            }
          },
          "bits": {
            "CTRL": {
              "TIMEOUT": {
                "bit": 0,
                "description": "This field contains the number of serial clock periods without the processor reading data in memory mode, which will cause the SPIFI hardware to terminate the command by driving the CS pin high and negating the CMD bit in the Status register. (This allows the flash memory to enter a lower-power state.) If the processor reads data from the flash region after a time-out, the command in the Memory Command Register is issued again.",
                "width": 16
              },
              "CSHIGH": {
                "bit": 16,
                "description": "This field controls the minimum CS high time, expressed as a number of serial clock periods minus one.",
                "width": 4
              },
              "D_PRFTCH_DIS": {
                "bit": 21,
                "description": "This bit allows conditioning of memory mode prefetches based on the AHB HPROT (instruction/data) access information. A 1 in this register means that the SPIFI will not attempt a speculative prefetch when it encounters data accesses."
              },
              "INTEN": {
                "bit": 22,
                "description": "If this bit is 1 when a command ends, the SPIFI will assert its interrupt request output. See INTRQ in the status register for further details."
              },
              "MODE3": {
                "bit": 23,
                "description": "SPI Mode 3 select."
              },
              "PRFTCH_DIS": {
                "bit": 27,
                "description": "Cache prefetching enable. The SPIFI includes an internal cache. A 1 in this bit disables prefetching of cache lines."
              },
              "DUAL": {
                "bit": 28,
                "description": "Select dual protocol."
              },
              "RFCLK": {
                "bit": 29,
                "description": "Select active clock edge for input data."
              },
              "FBCLK": {
                "bit": 30,
                "description": "Feedback clock select."
              },
              "DMAEN": {
                "bit": 31,
                "description": "A 1 in this bit enables the DMA Request output from the SPIFI. Set this bit only when a DMA channel is used to transfer data in peripheral mode. Do not set this bit when a DMA channel is used for memory-to-memory transfers from the SPIFI memory area. DMAEN should only be used in Command mode."
              }
            },
            "CMD": {
              "DATALEN": {
                "bit": 0,
                "description": "Except when the POLL bit in this register is 1, this field controls how many data bytes are in the command. 0 indicates that the command does not contain a data field.",
                "width": 14
              },
              "POLL": {
                "bit": 14,
                "description": "This bit should be written as 1 only with an opcode that a) contains an input data field, and b) causes the serial flash device to return byte status repetitively (e.g., a Read Status command). When this bit is 1, the SPIFI hardware continues to read bytes until the test specified by the DATALEN field is met. The hardware tests the bit in each status byte selected by DATALEN bits 2:0, until a bit is found that is equal to DATALEN bit 3. When the test succeeds, the SPIFI captures the byte that meets this test so that it can be read from the Data Register, and terminates the command by raising CS. The end-of-command interrupt can be enabled to inform software when this occurs"
              },
              "DOUT": {
                "bit": 15,
                "description": "If the DATALEN field is not zero, this bit controls the direction of the data:"
              },
              "INTLEN": {
                "bit": 16,
                "description": "This field controls how many intermediate bytes precede the data. (Each such byte may require 8 or 2 SCK cycles, depending on whether the intermediate field is in serial, 2-bit, or 4-bit format.) Intermediate bytes are output by the SPIFI, and include post-address control information, dummy and delay bytes. See the description of the Intermediate Data register for the contents of such bytes.",
                "width": 3
              },
              "FIELDFORM": {
                "bit": 19,
                "description": "This field controls how the fields of the command are sent.",
                "width": 2
              },
              "FRAMEFORM": {
                "bit": 21,
                "description": "This field controls the opcode and address fields.",
                "width": 3
              },
              "OPCODE": {
                "bit": 24,
                "description": "The opcode of the command (not used for some FRAMEFORM values).",
                "width": 8
              }
            },
            "ADDR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address.",
                "width": 32
              }
            },
            "IDATA": {
              "IDATA": {
                "bit": 0,
                "description": "Value of intermediate bytes.",
                "width": 32
              }
            },
            "CLIMIT": {
              "CLIMIT": {
                "bit": 0,
                "description": "Zero-based upper limit of cacheable memory",
                "width": 32
              }
            },
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "Input or output data",
                "width": 32
              }
            },
            "MCMD": {
              "POLL": {
                "bit": 14,
                "description": "This bit should be written as 0."
              },
              "DOUT": {
                "bit": 15,
                "description": "This bit should be written as 0."
              },
              "INTLEN": {
                "bit": 16,
                "description": "This field controls how many intermediate bytes precede the data. (Each such byte may require 8 or 2 SCK cycles, depending on whether the intermediate field is in serial, 2-bit, or 4-bit format.) Intermediate bytes are output by the SPIFI, and include post-address control information, dummy and delay bytes. See the description of the Intermediate Data register for the contents of such bytes.",
                "width": 3
              },
              "FIELDFORM": {
                "bit": 19,
                "description": "This field controls how the fields of the command are sent.",
                "width": 2
              },
              "FRAMEFORM": {
                "bit": 21,
                "description": "This field controls the opcode and address fields.",
                "width": 3
              },
              "OPCODE": {
                "bit": 24,
                "description": "The opcode of the command (not used for some FRAMEFORM values).",
                "width": 8
              }
            },
            "STAT": {
              "MCINIT": {
                "bit": 0,
                "description": "This bit is set when software successfully writes the Memory Command register, and is cleared by Reset or by writing a 1 to the RESET bit in this register."
              },
              "CMD": {
                "bit": 1,
                "description": "This bit is 1 when the Command register is written. It is cleared by a hardware reset, a write to the RESET bit in this register, or the deassertion of CS which indicates that the command has completed communication with the SPI Flash."
              },
              "RESET": {
                "bit": 4,
                "description": "Write a 1 to this bit to abort a current command or memory mode. This bit is cleared when the hardware is ready for a new command to be written to the Command register."
              },
              "INTRQ": {
                "bit": 5,
                "description": "This bit reflects the SPIFI interrupt request. Write a 1 to this bit to clear it. This bit is set when a CMD was previously 1 and has been cleared due to the deassertion of CS."
              },
              "VERSION": {
                "bit": 24,
                "description": "-",
                "width": 8
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40081000"
            }
          ],
          "registers": {
            "INI_RD_EN": {
              "offset": "0x00",
              "size": 32,
              "description": "flash initial read register"
            },
            "ERASE_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "flash erase control register"
            },
            "ERASE_TIME": {
              "offset": "0x08",
              "size": 32,
              "description": "flash erase time setting register"
            },
            "TIME_CTRL": {
              "offset": "0x0C",
              "size": 32,
              "description": "flash operation time setting register"
            },
            "SMART_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "smart erase control register"
            },
            "INTEN": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt enable register"
            },
            "INT_STAT": {
              "offset": "0x18",
              "size": 32,
              "description": "interrupt status register"
            },
            "INTCLR": {
              "offset": "0x1C",
              "size": 32,
              "description": "interrupt clear register"
            },
            "LOCK_STAT0": {
              "offset": "0x20",
              "size": 32,
              "description": "lock control register 0"
            },
            "LOCK_STAT1": {
              "offset": "0x24",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT2": {
              "offset": "0x28",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT3": {
              "offset": "0x2C",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT4": {
              "offset": "0x30",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT5": {
              "offset": "0x34",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT6": {
              "offset": "0x38",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT7": {
              "offset": "0x3C",
              "size": 32,
              "description": "no description available"
            },
            "LOCK_STAT8": {
              "offset": "0x40",
              "size": 32,
              "description": "no description available"
            },
            "STATUS1": {
              "offset": "0x48",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOL1": {
              "offset": "0x5C",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOL2": {
              "offset": "0x60",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOL3": {
              "offset": "0x64",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOH1": {
              "offset": "0x68",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOH2": {
              "offset": "0x6C",
              "size": 32,
              "description": "no description available"
            },
            "ERR_INFOH3": {
              "offset": "0x70",
              "size": 32,
              "description": "no description available"
            },
            "DEBUG_PASSWORD": {
              "offset": "0xA8",
              "size": 32,
              "description": "no description available"
            },
            "ERASE_PASSWORD": {
              "offset": "0xAC",
              "size": 32,
              "description": "no description available"
            }
          },
          "bits": {
            "INI_RD_EN": {
              "INI_RD_EN": {
                "bit": 0,
                "description": "enable contoller to automatically read GDR repaired information and lock bit"
              }
            },
            "ERASE_CTRL": {
              "PAGE_IDXL": {
                "bit": 0,
                "description": "Low 256KB page erase index",
                "width": 7
              },
              "PAGE_IDXH": {
                "bit": 8,
                "description": "High 256KB page erase index",
                "width": 7
              },
              "HALF_ERASEL_EN": {
                "bit": 28,
                "description": "Write '1' to Enable Mass Erase Low 256KB Flash; Write '0' is inactive. This bit is set by software and reset at the end of low 256KB flash mass erase operation by hardware."
              },
              "HALF_ERASEH_EN": {
                "bit": 29,
                "description": "Write '1' to Enable Mass Erase High 256KB Flash; Write '0' is inactive. This bit is set by software and reset at the end of high 256KB flash mass erase operation by hardware."
              },
              "PAGE_ERASEL_EN": {
                "bit": 30,
                "description": "Low 256KB block page erase enable. This bit initiates a page erase operation when set. This bit is set by software and reset at the end of page erase operation by hardware."
              },
              "PAGE_ERASEH_EN": {
                "bit": 31,
                "description": "High 256KB block page erase enable. This bit initiates a page erase operation when set. This bit is set by software and reset at the end of page erase operation by hardware."
              }
            },
            "ERASE_TIME": {
              "ERASE_TIME_BASE": {
                "bit": 0,
                "description": "Erase time, which is used to control Terase, Tme and Tsme. An 8MHz clock is to count the erase time. The maximum time of erase is 100ms. Default value is 640000 cycles in 8 MHz, that's 80 ms. User should set a pessimistic value to avoid possible error in erase operation.",
                "width": 20
              }
            },
            "TIME_CTRL": {
              "PRGM_CYCLE": {
                "bit": 0,
                "description": "Time base of some flash timing parameters, which represents 2 us. Default value is 64 cycles in 32 MHz (ahb clock). It is used in write and erase operations.",
                "width": 12
              },
              "TIME_BASE": {
                "bit": 12,
                "description": "Max write operation times in one program, which are used to control Terase and Tme. User should set a pessimistic value to avoid possible error in erase/page erase operation. When user do write operation: It is used to limit allowed write numbers. (Max 21 ms-Tnvs-Tpgs-Tpgh-Tnvh)/18us = 1167 This register is only used when common write.",
                "width": 8
              }
            },
            "SMART_CTRL": {
              "PRGML_EN": {
                "bit": 0,
                "description": "It enable Low 256KB Flash write operation;"
              },
              "PRGMH_EN": {
                "bit": 1,
                "description": "It enable High 256KB Flash write operation;"
              },
              "SMART_WRITEL_EN": {
                "bit": 2,
                "description": "It enable Low 256KB Flash Smart program flow. When smart write is done, hardware automatically clear it"
              },
              "SMART_WRITEH_EN": {
                "bit": 3,
                "description": "It enable High 256KB Flash Smart program flow. When smart write is done, hardware automatically clear it"
              },
              "SMART_ERASEL_EN": {
                "bit": 4,
                "description": "It enable Low 256KB Flash Smart erase flow; When smart erase is done, hardware automatically clear it"
              },
              "SMART_ERASEH_EN": {
                "bit": 5,
                "description": "It enable High 256KB Flash Smart erase flow; When smart erase is done, hardware automatically clear it"
              },
              "MAX_WRITE": {
                "bit": 8,
                "description": "When smart program is used, this is the maximum retry number for one write operation.",
                "width": 4
              },
              "MAX_ERASE": {
                "bit": 12,
                "description": "When smart erase is used, this is the maximum retry number for one erase operation.",
                "width": 6
              }
            },
            "INTEN": {
              "AHBL_INTEN": {
                "bit": 0,
                "description": "low 256K flash AHB error interrupt enable"
              },
              "LOCKL_INTEN": {
                "bit": 1,
                "description": "low 256K flash lock error interrupt enable"
              },
              "ERASEL_INTEN": {
                "bit": 2,
                "description": "low 256K flash erase status interrupt enable"
              },
              "WRITEL_INTEN": {
                "bit": 3,
                "description": "low 256K flash write status interrupt enable"
              },
              "WRBUFL_INTEN": {
                "bit": 4,
                "description": "low 256K flash write buffer status interrupt enable"
              },
              "AHBH_INTEN": {
                "bit": 8,
                "description": "high 256K flash AHB error interrupt enable"
              },
              "LOCKH_INTEN": {
                "bit": 9,
                "description": "high 256K flash lock error interrupt enable"
              },
              "ERASEH_INTEN": {
                "bit": 10,
                "description": "high 256K flash erase status interrupt enable"
              },
              "WRITEH_INTEN": {
                "bit": 11,
                "description": "high 256K flash write status interrupt enable"
              },
              "WRBUFH_INTEN": {
                "bit": 12,
                "description": "high 256K flash write buffer status interrupt enable"
              },
              "FLASH_INTEN": {
                "bit": 31,
                "description": "flash total interrupt enable"
              }
            },
            "INT_STAT": {
              "AHBL_INT": {
                "bit": 0,
                "description": "It is low 256KB Flash AHB error interrupt stat. 1 indicates AHB operation error AHB error include: Write/read unmapped space; AHB align rules violation; Byte/half-word Flash write operation;"
              },
              "LOCKL_INT": {
                "bit": 1,
                "description": "It is low 256KB Flash Lock page be accessed interrupt status"
              },
              "ERASEL_INT": {
                "bit": 2,
                "description": "It is low 256KB Erase operation done interrupt status If erase is used, it indicates one erase is done."
              },
              "WRITEL_INT": {
                "bit": 3,
                "description": "It is low 256KB write operation done interrupt status If write is used, it indicates one program is done."
              },
              "WRBUFL_INT": {
                "bit": 4,
                "description": "It is low 256KB Write Buffer empty interrupt status 0 = write buffer is not empty 1 = write buffer is empty It is auto cleared when write buffer is written. It is enabled only when PRGML_EN is enabled and write buffer is empty"
              },
              "WRITE_FAIL_L_INT": {
                "bit": 5,
                "description": "When smart write of low 256KB Flash is enable, 0 = Smart write is successful, 1 = Smart write is fail."
              },
              "ERASE_FAIL_L_INT": {
                "bit": 6,
                "description": "When smart erase of low 256KB Flash is enable, 0 = Smart erase is successful, 1 = Smart erase is fail."
              },
              "AHBH_INT": {
                "bit": 8,
                "description": "it is high 256KB Flash AHB error interrupt stat 1 indicates AHB operation error AHB error include: Write/read unmapped space; AHB align rules violation; Byte/half-word Flash write operation;"
              },
              "LOCKH_INT": {
                "bit": 9,
                "description": "it is high 256KB Flash Lock page be accessed interrupt status"
              },
              "ERASEH_INT": {
                "bit": 10,
                "description": "it is high 256KB Flash Erase operation done interrupt status If erase is used, it indicates one erase is done."
              },
              "WRITEH_INT": {
                "bit": 11,
                "description": "it is high 256KB Flash write operation done interrupt status If write is used, it indicates one program is done."
              },
              "WRBUFH_INT": {
                "bit": 12,
                "description": "it is high 256KB Flash Write Buffer empty interrupt status 0 = write buffer is not empty 1 = write buffer is empty It is auto cleared when write buffer is written. It is enabled only when PRGMH_EN is enabled and write buffer is empty"
              },
              "WRITE_FAIL_H_INT": {
                "bit": 13,
                "description": "When smart write of high 256KB Flash is enable, 0 = Smart write is successful, 1 = Smart write is fail."
              },
              "ERASE_FAIL_H_INT": {
                "bit": 14,
                "description": "When smart erase of high 256KB Flash is enable, 0 = Smart erase is successful, 1 = Smart erase is fail."
              }
            },
            "INTCLR": {
              "AHBL_INTCLR": {
                "bit": 0,
                "description": "low 256K flash AHB error interrupt clear"
              },
              "LOCKL_INTCLR": {
                "bit": 1,
                "description": "low 256K flash lock error interrupt clear"
              },
              "ERASEL_INTCLR": {
                "bit": 2,
                "description": "low 256K flash erase status interrupt clear"
              },
              "WRITEL_INTCLR": {
                "bit": 3,
                "description": "low 256K flash write status interrupt clear"
              },
              "AHBH_INTCLR": {
                "bit": 8,
                "description": "high 256K flash AHB error interrupt clear"
              },
              "LOCKH_INTCLR": {
                "bit": 9,
                "description": "high 256K flash lock error interrupt clear"
              },
              "ERASEH_INTCLR": {
                "bit": 10,
                "description": "high 256K flash erase status interrupt clear"
              },
              "WRITEH_INTCLR": {
                "bit": 11,
                "description": "high 256K flash write status interrupt clear"
              }
            },
            "LOCK_STAT0": {
              "PAGE_LOCK0": {
                "bit": 0,
                "description": "Low 256K flash main memory page 0-31 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT1": {
              "PAGE_LOCK1": {
                "bit": 0,
                "description": "Low 256K flash main memory page 32-63 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT2": {
              "PAGE_LOCK2": {
                "bit": 0,
                "description": "Low 256K flash main memory page 64-95 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT3": {
              "PAGE_LOCK3": {
                "bit": 0,
                "description": "Low 256K flash main memory page 96-127 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT4": {
              "PAGE_LOCK4": {
                "bit": 0,
                "description": "high 256K flash main memory page 0-31 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT5": {
              "PAGE_LOCK5": {
                "bit": 0,
                "description": "high 256K flash main memory page 32-63 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT6": {
              "PAGE_LOCK6": {
                "bit": 0,
                "description": "high 256K flash main memory page 64-95 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT7": {
              "PAGE_LOCK7": {
                "bit": 0,
                "description": "high 256K flash main memory page 96-127 write and erase lock status",
                "width": 32
              }
            },
            "LOCK_STAT8": {
              "MASS_ERASE_LOCK": {
                "bit": 0,
                "description": "Mass erase operation lock status 0 : Mass erase operation is locked 1 : Mass erase operation is unlocked"
              },
              "FSH_PROTECT": {
                "bit": 1,
                "description": "SWD flash protection status 0 : flash is unprotected 1 : flash is protected"
              },
              "MEM_PROTECT": {
                "bit": 2,
                "description": "SWD memory protection status 0 : Memory is unprotected 1 : Memory is protected"
              }
            },
            "STATUS1": {
              "FSH_ERA_BUSY_L": {
                "bit": 9,
                "description": "flash block 0 erase operation status 0 : no flash block 0 erase operation in progress. 1 : flash block 0 erase operation is in progress."
              },
              "FSH_WR_BUSY_L": {
                "bit": 10,
                "description": "flash block 0 write operation status: 0 : no flash block 0 write operation in progress. 1 : flash block 0 write operation is in progress."
              },
              "DBG_ERA_DONE_L": {
                "bit": 11,
                "description": "A flash block 0 debug initiated smart mass erase status. 0 : no debug port initiated flash block 0 smart mass erase operation in progress. 1 : debug port initiated flash block 0 smart mass erase operation in progress."
              },
              "FSH_ERA_BUSY_H": {
                "bit": 12,
                "description": "flash block 1 erase operation status 0 : no flash block 1 erase operation in progress. 1 : flash block 1 erase operation is in progress."
              },
              "FSH_WR_BUSY_H": {
                "bit": 13,
                "description": "flash block 1 write operation status: 0 : no flash block 1 write operation in progress. 1 : flash block 1 write operation is in progress."
              },
              "DBG_ERA_DONE_H": {
                "bit": 14,
                "description": "A flash block 1 debug initiated smart mass erase status. 0 : no debug port initiated flash block 1 smart mass erase operation in progress. 1 : debug port initiated flash block 1 smart mass erase operation in progress."
              },
              "INI_RD_DONE": {
                "bit": 15,
                "description": "flash initial read done."
              },
              "FSH_STA": {
                "bit": 26,
                "description": "when 0 means data information is 0x55AA."
              },
              "RESERVED": {
                "bit": 27,
                "description": "reserved",
                "width": 5
              }
            },
            "ERR_INFOL1": {
              "WR_FAILEDL_ADDR": {
                "bit": 0,
                "description": "When a flash block 0 smart write fails, the address is stored in this bit filed",
                "width": 18
              },
              "SMART_FAILL_CTR": {
                "bit": 18,
                "description": "The amount of fails during a smart write or smart erase is stored in this bit field",
                "width": 6
              }
            },
            "ERR_INFOL2": {
              "WR_FAILEDL_DATA": {
                "bit": 0,
                "description": "When a flash block 0 smart write fails, the data is stored in this bit field",
                "width": 32
              }
            },
            "ERR_INFOL3": {
              "ERA_FAILEDL_INFO": {
                "bit": 0,
                "description": "When a smart erase on flash block 0 fails, the address is stored in this bit field",
                "width": 18
              }
            },
            "ERR_INFOH1": {
              "WR_FAILEDH_ADDR": {
                "bit": 0,
                "description": "When a flash block 1 smart write fails, the address is stored in this bit field",
                "width": 18
              },
              "SMART_FAILH_CTR": {
                "bit": 18,
                "description": "The amount of fails during a msart write or smart erase is stored int his bit field",
                "width": 6
              }
            },
            "ERR_INFOH2": {
              "WR_FAILEDH_DATA": {
                "bit": 0,
                "description": "When a flash block 1 smart write fails, the data is stored in this bit field",
                "width": 32
              }
            },
            "ERR_INFOH3": {
              "ERA_FAILEDH_INFO": {
                "bit": 0,
                "description": "when a smart erase on flash block 1 fails, the address is stored in this bit field",
                "width": 18
              }
            },
            "DEBUG_PASSWORD": {
              "DEBUG_PASSWORD": {
                "bit": 0,
                "description": "An SWD initiated smart mass erase operation will only be issued if this register is programmed with the value 0xCA1E093F.",
                "width": 32
              }
            },
            "ERASE_PASSWORD": {
              "ERASE_PASSWORD": {
                "bit": 0,
                "description": "When this register is programmed with the value 0xCA1E093F, a FW initiated mass erase or page erase operation will bypass the current lock and protection scheme.",
                "width": 32
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA0",
              "base": "0x40082000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA control."
            },
            "INTSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt status."
            },
            "SRAMBASE": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM address of the channel configuration table."
            },
            "ENABLESET0": {
              "offset": "0x20",
              "size": 32,
              "description": "Channel Enable read and Set for all DMA channels."
            },
            "ENABLECLR0": {
              "offset": "0x28",
              "size": 32,
              "description": "Channel Enable Clear for all DMA channels."
            },
            "ACTIVE0": {
              "offset": "0x30",
              "size": 32,
              "description": "Channel Active status for all DMA channels."
            },
            "BUSY0": {
              "offset": "0x38",
              "size": 32,
              "description": "Channel Busy status for all DMA channels."
            },
            "ERRINT0": {
              "offset": "0x40",
              "size": 32,
              "description": "Error Interrupt status for all DMA channels."
            },
            "INTENSET0": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Enable read and Set for all DMA channels."
            },
            "INTENCLR0": {
              "offset": "0x50",
              "size": 32,
              "description": "Interrupt Enable Clear for all DMA channels."
            },
            "INTA0": {
              "offset": "0x58",
              "size": 32,
              "description": "Interrupt A status for all DMA channels."
            },
            "INTB0": {
              "offset": "0x60",
              "size": 32,
              "description": "Interrupt B status for all DMA channels."
            },
            "SETVALID0": {
              "offset": "0x68",
              "size": 32,
              "description": "Set ValidPending control bits for all DMA channels."
            },
            "SETTRIG0": {
              "offset": "0x70",
              "size": 32,
              "description": "Set Trigger control bits for all DMA channels."
            },
            "ABORT0": {
              "offset": "0x78",
              "size": 32,
              "description": "Channel Abort control for all DMA channels."
            },
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration register for DMA channel ."
            },
            "CTLSTAT": {
              "offset": "0x04",
              "size": 32,
              "description": "Control and status register for DMA channel ."
            },
            "XFERCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer configuration register for DMA channel ."
            }
          },
          "bits": {
            "CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "DMA controller master enable."
              }
            },
            "INTSTAT": {
              "ACTIVEINT": {
                "bit": 1,
                "description": "Summarizes whether any enabled interrupts (other than error interrupts) are pending."
              },
              "ACTIVEERRINT": {
                "bit": 2,
                "description": "Summarizes whether any error interrupts are pending."
              }
            },
            "SRAMBASE": {
              "OFFSET": {
                "bit": 9,
                "description": "Address bits 31:9 of the beginning of the DMA descriptor table. For 18 channels, the table must begin on a 512 byte boundary.",
                "width": 23
              }
            },
            "ENABLESET0": {
              "ENA": {
                "bit": 0,
                "description": "Enable for DMA channels. Bit n enables or disables DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = disabled. 1 = enabled.",
                "width": 32
              }
            },
            "ENABLECLR0": {
              "CLR": {
                "bit": 0,
                "description": "Writing ones to this register clears the corresponding bits in ENABLESET0. Bit n clears the channel enable bit n. The number of bits = number of DMA channels in this device. Other bits are reserved.",
                "width": 32
              }
            },
            "ACTIVE0": {
              "ACT": {
                "bit": 0,
                "description": "Active flag for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = not active. 1 = active.",
                "width": 32
              }
            },
            "BUSY0": {
              "BSY": {
                "bit": 0,
                "description": "Busy flag for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = not busy. 1 = busy.",
                "width": 32
              }
            },
            "ERRINT0": {
              "ERR": {
                "bit": 0,
                "description": "Error Interrupt flag for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = error interrupt is not active. 1 = error interrupt is active.",
                "width": 32
              }
            },
            "INTENSET0": {
              "INTEN": {
                "bit": 0,
                "description": "Interrupt Enable read and set for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = interrupt for DMA channel is disabled. 1 = interrupt for DMA channel is enabled.",
                "width": 32
              }
            },
            "INTENCLR0": {
              "CLR": {
                "bit": 0,
                "description": "Writing ones to this register clears corresponding bits in the INTENSET0. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved.",
                "width": 32
              }
            },
            "INTA0": {
              "IA": {
                "bit": 0,
                "description": "Interrupt A status for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = the DMA channel interrupt A is not active. 1 = the DMA channel interrupt A is active.",
                "width": 32
              }
            },
            "INTB0": {
              "IB": {
                "bit": 0,
                "description": "Interrupt B status for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = the DMA channel interrupt B is not active. 1 = the DMA channel interrupt B is active.",
                "width": 32
              }
            },
            "SETVALID0": {
              "SV": {
                "bit": 0,
                "description": "SETVALID control for DMA channel n. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = no effect. 1 = sets the VALIDPENDING control bit for DMA channel n",
                "width": 32
              }
            },
            "SETTRIG0": {
              "TRIG": {
                "bit": 0,
                "description": "Set Trigger control bit for DMA channel 0. Bit n corresponds to DMA channel n. The number of bits = number of DMA channels in this device. Other bits are reserved. 0 = no effect. 1 = sets the TRIG bit for DMA channel n.",
                "width": 32
              }
            },
            "ABORT0": {
              "ABORTCTRL": {
                "bit": 0,
                "description": "Abort control for DMA channel 0. Bit n corresponds to DMA channel n. 0 = no effect. 1 = aborts DMA operations on channel n.",
                "width": 32
              }
            },
            "CFG": {
              "PERIPHREQEN": {
                "bit": 0,
                "description": "Peripheral request Enable. If a DMA channel is used to perform a memory-to-memory move, any peripheral DMA request associated with that channel can be disabled to prevent any interaction between the peripheral and the DMA controller."
              },
              "HWTRIGEN": {
                "bit": 1,
                "description": "Hardware Triggering Enable for this channel."
              },
              "TRIGPOL": {
                "bit": 4,
                "description": "Trigger Polarity. Selects the polarity of a hardware trigger for this channel."
              },
              "TRIGTYPE": {
                "bit": 5,
                "description": "Trigger Type. Selects hardware trigger as edge triggered or level triggered."
              },
              "TRIGBURST": {
                "bit": 6,
                "description": "Trigger Burst. Selects whether hardware triggers cause a single or burst transfer."
              },
              "BURSTPOWER": {
                "bit": 8,
                "description": "Burst Power is used in two ways. It always selects the address wrap size when SRCBURSTWRAP and/or DSTBURSTWRAP modes are selected (see descriptions elsewhere in this register). When the TRIGBURST field elsewhere in this register = 1, Burst Power selects how many transfers are performed for each DMA trigger. This can be used, for example, with peripherals that contain a FIFO that can initiate a DMA operation when the FIFO reaches a certain level. 0000: Burst size = 1 (20). 0001: Burst size = 2 (21). 0010: Burst size = 4 (22). 1010: Burst size = 1024 (210). This corresponds to the maximum supported transfer count. others: not supported. The total transfer length as defined in the XFERCOUNT bits in the XFERCFG register must be an even multiple of the burst size.",
                "width": 4
              },
              "SRCBURSTWRAP": {
                "bit": 14,
                "description": "Source Burst Wrap. When enabled, the source data address for the DMA is 'wrapped', meaning that the source address range for each burst will be the same. As an example, this could be used to read several sequential registers from a peripheral for each DMA burst, reading the same registers again for each burst."
              },
              "DSTBURSTWRAP": {
                "bit": 15,
                "description": "Destination Burst Wrap. When enabled, the destination data address for the DMA is 'wrapped', meaning that the destination address range for each burst will be the same. As an example, this could be used to write several sequential registers to a peripheral for each DMA burst, writing the same registers again for each burst."
              },
              "CHPRIORITY": {
                "bit": 16,
                "description": "Priority of this channel when multiple DMA requests are pending. Eight priority levels are supported: 0x0 = highest priority. 0x7 = lowest priority.",
                "width": 3
              }
            },
            "CTLSTAT": {
              "VALIDPENDING": {
                "bit": 0,
                "description": "Valid pending flag for this channel. This bit is set when a 1 is written to the corresponding bit in the related SETVALID register when CFGVALID = 1 for the same channel."
              },
              "TRIG": {
                "bit": 2,
                "description": "Trigger flag. Indicates that the trigger for this channel is currently set. This bit is cleared at the end of an entire transfer or upon reload when CLRTRIG = 1."
              }
            },
            "XFERCFG": {
              "CFGVALID": {
                "bit": 0,
                "description": "Configuration Valid flag. This bit indicates whether the current channel descriptor is valid and can potentially be acted upon, if all other activation criteria are fulfilled."
              },
              "RELOAD": {
                "bit": 1,
                "description": "Indicates whether the channel's control structure will be reloaded when the current descriptor is exhausted. Reloading allows ping-pong and linked transfers."
              },
              "SWTRIG": {
                "bit": 2,
                "description": "Software Trigger."
              },
              "CLRTRIG": {
                "bit": 3,
                "description": "Clear Trigger."
              },
              "SETINTA": {
                "bit": 4,
                "description": "Set Interrupt flag A for this channel. There is no hardware distinction between interrupt A and B. They can be used by software to assist with more complex descriptor usage. By convention, interrupt A may be used when only one interrupt flag is needed."
              },
              "SETINTB": {
                "bit": 5,
                "description": "Set Interrupt flag B for this channel. There is no hardware distinction between interrupt A and B. They can be used by software to assist with more complex descriptor usage. By convention, interrupt A may be used when only one interrupt flag is needed."
              },
              "WIDTH": {
                "bit": 8,
                "description": "Transfer width used for this DMA channel.",
                "width": 2
              },
              "SRCINC": {
                "bit": 12,
                "description": "Determines whether the source address is incremented for each DMA transfer.",
                "width": 2
              },
              "DSTINC": {
                "bit": 14,
                "description": "Determines whether the destination address is incremented for each DMA transfer.",
                "width": 2
              },
              "XFERCOUNT": {
                "bit": 16,
                "description": "Total number of transfers to be performed, minus 1 encoded. The number of bytes transferred is: (XFERCOUNT + 1) x data width (as defined by the WIDTH field). The DMA controller uses this bit field during transfer to count down. Hence, it cannot be used by software to read back the size of the transfer, for instance, in an interrupt handler. 0x0 = a total of 1 transfer will be performed. 0x1 = a total of 2 transfers will be performed. 0x3FF = a total of 1,024 transfers will be performed.",
                "width": 10
              }
            }
          }
        },
        "FLEXCOMM0": {
          "instances": [
            {
              "name": "FLEXCOMM0",
              "base": "0x40083000"
            }
          ],
          "registers": {
            "IOMODE": {
              "offset": "0xF00",
              "size": 32,
              "description": "io mode register"
            },
            "PSELID": {
              "offset": "0xFF8",
              "size": 32,
              "description": "Peripheral Select and Flexcomm ID register."
            },
            "PID": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral identification register."
            }
          },
          "bits": {
            "IOMODE": {
              "DIO_MODE": {
                "bit": 0,
                "description": "IO mode register, SPI share MISO/MOSI at MOSI, USART share TXD/RXD at RXD"
              },
              "DIO_OEN": {
                "bit": 1,
                "description": "shared pin direction register"
              }
            },
            "PSELID": {
              "PERSEL": {
                "bit": 0,
                "description": "Peripheral Select. This field is writable by software.",
                "width": 3
              },
              "LOCK": {
                "bit": 3,
                "description": "Lock the peripheral select. This field is writable by software."
              },
              "USARTPRESENT": {
                "bit": 4,
                "description": "USART present indicator. This field is Read-only."
              },
              "SPIPRESENT": {
                "bit": 5,
                "description": "SPI present indicator. This field is Read-only."
              },
              "I2CPRESENT": {
                "bit": 6,
                "description": "I2C present indicator. This field is Read-only."
              },
              "I2SPRESENT": {
                "bit": 7,
                "description": "I 2S present indicator. This field is Read-only."
              },
              "SC3W": {
                "bit": 8,
                "description": "Smart card/SPI 3 wire mode feature indicator. This field is Read-only"
              },
              "ID": {
                "bit": 12,
                "description": "Flexcomm ID.",
                "width": 20
              }
            },
            "PID": {
              "Minor_Rev": {
                "bit": 8,
                "description": "Minor revision of module implementation.",
                "width": 4
              },
              "Major_Rev": {
                "bit": 12,
                "description": "Major revision of module implementation.",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "Module identifier for the selected function.",
                "width": 16
              }
            }
          }
        },
        "FLEXCOMM1": {
          "instances": [
            {
              "name": "FLEXCOMM1",
              "base": "0x40086000"
            }
          ],
          "registers": {}
        },
        "FLEXCOMM2": {
          "instances": [
            {
              "name": "FLEXCOMM2",
              "base": "0x40087000"
            }
          ],
          "registers": {}
        },
        "FLEXCOMM3": {
          "instances": [
            {
              "name": "FLEXCOMM3",
              "base": "0x4008F000"
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "USART0",
              "base": "0x40083000"
            },
            {
              "name": "USART1",
              "base": "0x40086000"
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x00",
              "size": 32,
              "description": "USART Configuration register. Basic USART configuration settings that typically are not changed during operation."
            },
            "CTL": {
              "offset": "0x04",
              "size": 32,
              "description": "USART Control register. USART control settings that are more likely to change during operation."
            },
            "STAT": {
              "offset": "0x08",
              "size": 32,
              "description": "USART Status register. The complete status value can be read here. Writing ones clears some bits in the register. Some bits can be cleared by writing a 1 to them."
            },
            "INTENSET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Enable read and Set register for USART (not FIFO) status. Contains individual interrupt enable bits for each potential USART interrupt. A complete value may be read from this register. Writing a 1 to any implemented bit position causes that bit to be set."
            },
            "INTENCLR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Enable Clear register. Allows clearing any combination of bits in the INTENSET register. Writing a 1 to any implemented bit position causes the corresponding bit to be cleared."
            },
            "BRG": {
              "offset": "0x20",
              "size": 32,
              "description": "Baud Rate Generator register. 16-bit integer baud rate divisor value."
            },
            "INTSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt status register. Reflects interrupts that are currently enabled."
            },
            "OSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Oversample selection register for asynchronous communication."
            },
            "ADDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Address register for automatic address matching."
            },
            "FIFOCFG": {
              "offset": "0xE00",
              "size": 32,
              "description": "FIFO configuration and enable register."
            },
            "FIFOSTAT": {
              "offset": "0xE04",
              "size": 32,
              "description": "FIFO status register."
            },
            "FIFOTRIG": {
              "offset": "0xE08",
              "size": 32,
              "description": "FIFO trigger settings for interrupt and DMA request."
            },
            "FIFOINTENSET": {
              "offset": "0xE10",
              "size": 32,
              "description": "FIFO interrupt enable set (enable) and read register."
            },
            "FIFOINTENCLR": {
              "offset": "0xE14",
              "size": 32,
              "description": "FIFO interrupt enable clear (disable) and read register."
            },
            "FIFOINTSTAT": {
              "offset": "0xE18",
              "size": 32,
              "description": "FIFO interrupt status register."
            },
            "FIFOWR": {
              "offset": "0xE20",
              "size": 32,
              "description": "FIFO write data."
            },
            "FIFORD": {
              "offset": "0xE30",
              "size": 32,
              "description": "FIFO read data."
            },
            "FIFORDNOPOP": {
              "offset": "0xE40",
              "size": 32,
              "description": "FIFO data read with no FIFO pop."
            },
            "ID": {
              "offset": "0xFFC",
              "size": 32,
              "description": "USART module Identification. This value appears in the shared Flexcomm peripheral ID register when USART is selected."
            }
          },
          "bits": {
            "CFG": {
              "ENABLE": {
                "bit": 0,
                "description": "USART Enable."
              },
              "DATALEN": {
                "bit": 2,
                "description": "Selects the data size for the USART.",
                "width": 2
              },
              "PARITYSEL": {
                "bit": 4,
                "description": "Selects what type of parity is used by the USART.",
                "width": 2
              },
              "STOPLEN": {
                "bit": 6,
                "description": "Number of stop bits appended to transmitted data. Only a single stop bit is required for received data."
              },
              "MODE32K": {
                "bit": 7,
                "description": "Selects standard or 32 kHz clocking mode."
              },
              "LINMODE": {
                "bit": 8,
                "description": "LIN break mode enable."
              },
              "CTSEN": {
                "bit": 9,
                "description": "CTS Enable. Determines whether CTS is used for flow control. CTS can be from the input pin, or from the USART'-s own RTS if loopback mode is enabled."
              },
              "SYNCEN": {
                "bit": 11,
                "description": "Selects synchronous or asynchronous operation."
              },
              "CLKPOL": {
                "bit": 12,
                "description": "Selects the clock polarity and sampling edge of received data in synchronous mode."
              },
              "SYNCMST": {
                "bit": 14,
                "description": "Synchronous mode Master select."
              },
              "LOOP": {
                "bit": 15,
                "description": "Selects data loopback mode."
              },
              "OETA": {
                "bit": 18,
                "description": "Output Enable Turnaround time enable for RS-485 operation."
              },
              "AUTOADDR": {
                "bit": 19,
                "description": "Automatic Address matching enable."
              },
              "OESEL": {
                "bit": 20,
                "description": "Output Enable Select."
              },
              "OEPOL": {
                "bit": 21,
                "description": "Output Enable Polarity."
              },
              "RXPOL": {
                "bit": 22,
                "description": "Receive data polarity."
              },
              "TXPOL": {
                "bit": 23,
                "description": "Transmit data polarity."
              }
            },
            "CTL": {
              "TXBRKEN": {
                "bit": 1,
                "description": "Break Enable."
              },
              "ADDRDET": {
                "bit": 2,
                "description": "Enable address detect mode."
              },
              "TXDIS": {
                "bit": 6,
                "description": "Transmit Disable."
              },
              "CC": {
                "bit": 8,
                "description": "Continuous Clock generation. By default, SCLK is only output while data is being transmitted in synchronous mode."
              },
              "CLRCCONRX": {
                "bit": 9,
                "description": "Clear Continuous Clock."
              },
              "AUTOBAUD": {
                "bit": 16,
                "description": "Autobaud enable."
              }
            },
            "STAT": {
              "RXIDLE": {
                "bit": 1,
                "description": "Receiver Idle. When 0, indicates that the receiver is currently in the process of receiving data. When 1, indicates that the receiver is not currently in the process of receiving data."
              },
              "TXIDLE": {
                "bit": 3,
                "description": "Transmitter Idle. When 0, indicates that the transmitter is currently in the process of sending data.When 1, indicate that the transmitter is not currently in the process of sending data."
              },
              "CTS": {
                "bit": 4,
                "description": "This bit reflects the current state of the CTS signal, regardless of the setting of the CTSEN bit in the CFG register. This will be the value of the CTS input pin unless loopback mode is enabled."
              },
              "DELTACTS": {
                "bit": 5,
                "description": "This bit is set when a change in the state is detected for the CTS flag above. This bit is cleared by software."
              },
              "TXDISSTAT": {
                "bit": 6,
                "description": "Transmitter Disabled Status flag. When 1, this bit indicates that the USART transmitter is fully idle after being disabled via the TXDIS bit in the CFG register (TXDIS = 1)."
              },
              "RXBRK": {
                "bit": 10,
                "description": "Received Break. This bit reflects the current state of the receiver break detection logic. It is set when the Un_RXD pin remains low for 16 bit times. Note that FRAMERRINT will also be set when this condition occurs because the stop bit(s) for the character would be missing. RXBRK is cleared when the Un_RXD pin goes high."
              },
              "DELTARXBRK": {
                "bit": 11,
                "description": "This bit is set when a change in the state of receiver break detection occurs. Cleared by software."
              },
              "START": {
                "bit": 12,
                "description": "This bit is set when a start is detected on the receiver input. Its purpose is primarily to allow wake-up from Deep-sleep or Power-down mode immediately when a start is detected. Cleared by software."
              },
              "FRAMERRINT": {
                "bit": 13,
                "description": "Framing Error interrupt flag. This flag is set when a character is received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source."
              },
              "PARITYERRINT": {
                "bit": 14,
                "description": "Parity Error interrupt flag. This flag is set when a parity error is detected in a received character."
              },
              "RXNOISEINT": {
                "bit": 15,
                "description": "Received Noise interrupt flag. Three samples of received data are taken in order to determine the value of each received data bit, except in synchronous mode. This acts as a noise filter if one sample disagrees. This flag is set when a received data bit contains one disagreeing sample. This could indicate line noise, a baud rate or character format mismatch, or loss of synchronization during data reception."
              },
              "ABERR": {
                "bit": 16,
                "description": "Auto baud Error. An auto baud error can occur if the BRG counts to its limit before the end of the start bit that is being measured, essentially an auto baud time-out."
              }
            },
            "INTENSET": {
              "TXIDLEEN": {
                "bit": 3,
                "description": "When 1, enables an interrupt when the transmitter becomes idle (TXIDLE = 1)."
              },
              "DELTACTSEN": {
                "bit": 5,
                "description": "When 1, enables an interrupt when there is a change in the state of the CTS input."
              },
              "TXDISEN": {
                "bit": 6,
                "description": "When 1, enables an interrupt when the transmitter is fully disabled as indicated by the TXDISINT flag in STAT. See description of the TXDISINT bit for details."
              },
              "DELTARXBRKEN": {
                "bit": 11,
                "description": "When 1, enables an interrupt when a change of state has occurred in the detection of a received break condition (break condition asserted or deasserted)."
              },
              "STARTEN": {
                "bit": 12,
                "description": "When 1, enables an interrupt when a received start bit has been detected."
              },
              "FRAMERREN": {
                "bit": 13,
                "description": "When 1, enables an interrupt when a framing error has been detected."
              },
              "PARITYERREN": {
                "bit": 14,
                "description": "When 1, enables an interrupt when a parity error has been detected."
              },
              "RXNOISEEN": {
                "bit": 15,
                "description": "When 1, enables an interrupt when noise is detected. See description of the RXNOISEINT bit in Table 354."
              },
              "ABERREN": {
                "bit": 16,
                "description": "When 1, enables an interrupt when an auto baud error occurs."
              }
            },
            "INTENCLR": {
              "TXIDLECLR": {
                "bit": 3,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "DELTACTSCLR": {
                "bit": 5,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "TXDISCLR": {
                "bit": 6,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "DELTARXBRKCLR": {
                "bit": 11,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "STARTCLR": {
                "bit": 12,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "FRAMERRCLR": {
                "bit": 13,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "PARITYERRCLR": {
                "bit": 14,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "RXNOISECLR": {
                "bit": 15,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              },
              "ABERRCLR": {
                "bit": 16,
                "description": "Writing 1 clears the corresponding bit in the INTENSET register."
              }
            },
            "BRG": {
              "BRGVAL": {
                "bit": 0,
                "description": "This value is used to divide the USART input clock to determine the baud rate, based on the input clock from the FRG. 0 = FCLK is used directly by the USART function. 1 = FCLK is divided by 2 before use by the USART function. 2 = FCLK is divided by 3 before use by the USART function. 0xFFFF = FCLK is divided by 65,536 before use by the USART function.",
                "width": 16
              }
            },
            "INTSTAT": {
              "TXIDLE": {
                "bit": 3,
                "description": "Transmitter Idle status."
              },
              "DELTACTS": {
                "bit": 5,
                "description": "This bit is set when a change in the state of the CTS input is detected."
              },
              "TXDISINT": {
                "bit": 6,
                "description": "Transmitter Disabled Interrupt flag."
              },
              "DELTARXBRK": {
                "bit": 11,
                "description": "This bit is set when a change in the state of receiver break detection occurs."
              },
              "START": {
                "bit": 12,
                "description": "This bit is set when a start is detected on the receiver input."
              },
              "FRAMERRINT": {
                "bit": 13,
                "description": "Framing Error interrupt flag."
              },
              "PARITYERRINT": {
                "bit": 14,
                "description": "Parity Error interrupt flag."
              },
              "RXNOISEINT": {
                "bit": 15,
                "description": "Received Noise interrupt flag."
              },
              "ABERRINT": {
                "bit": 16,
                "description": "Auto baud Error Interrupt flag."
              }
            },
            "OSR": {
              "OSRVAL": {
                "bit": 0,
                "description": "Oversample Selection Value. 0 to 3 = not supported 0x4 = 5 function clocks are used to transmit and receive each data bit. 0x5 = 6 function clocks are used to transmit and receive each data bit. 0xF= 16 function clocks are used to transmit and receive each data bit.",
                "width": 4
              }
            },
            "ADDR": {
              "ADDRESS": {
                "bit": 0,
                "description": "8-bit address used with automatic address matching. Used when address detection is enabled (ADDRDET in CTL = 1) and automatic address matching is enabled (AUTOADDR in CFG = 1).",
                "width": 8
              }
            },
            "FIFOCFG": {
              "ENABLETX": {
                "bit": 0,
                "description": "Enable the transmit FIFO."
              },
              "ENABLERX": {
                "bit": 1,
                "description": "Enable the receive FIFO."
              },
              "SIZE": {
                "bit": 4,
                "description": "FIFO size configuration. This is a read-only field. 0x0 = FIFO is configured as 16 entries of 8 bits. 0x1, 0x2, 0x3 = not applicable to USART.",
                "width": 2
              },
              "DMATX": {
                "bit": 12,
                "description": "DMA configuration for transmit."
              },
              "DMARX": {
                "bit": 13,
                "description": "DMA configuration for receive."
              },
              "EMPTYTX": {
                "bit": 16,
                "description": "Empty command for the transmit FIFO. When a 1 is written to this bit, the TX FIFO is emptied."
              },
              "EMPTYRX": {
                "bit": 17,
                "description": "Empty command for the receive FIFO. When a 1 is written to this bit, the RX FIFO is emptied."
              }
            },
            "FIFOSTAT": {
              "TXERR": {
                "bit": 0,
                "description": "TX FIFO error. Will be set if a transmit FIFO error occurs. This could be an overflow caused by pushing data into a full FIFO, or by an underflow if the FIFO is empty when data is needed. Cleared by writing a 1 to this bit."
              },
              "RXERR": {
                "bit": 1,
                "description": "RX FIFO error. Will be set if a receive FIFO overflow occurs, caused by software or DMA not emptying the FIFO fast enough. Cleared by writing a 1 to this bit."
              },
              "PERINT": {
                "bit": 3,
                "description": "Peripheral interrupt. When 1, this indicates that the peripheral function has asserted an interrupt. The details can be found by reading the peripheral'-s STAT register."
              },
              "TXEMPTY": {
                "bit": 4,
                "description": "Transmit FIFO empty. When 1, the transmit FIFO is empty. The peripheral may still be processing the last piece of data."
              },
              "TXNOTFULL": {
                "bit": 5,
                "description": "Transmit FIFO not full. When 1, the transmit FIFO is not full, so more data can be written. When 0, the transmit FIFO is full and another write would cause it to overflow."
              },
              "RXNOTEMPTY": {
                "bit": 6,
                "description": "Receive FIFO not empty. When 1, the receive FIFO is not empty, so data can be read. When 0, the receive FIFO is empty."
              },
              "RXFULL": {
                "bit": 7,
                "description": "Receive FIFO full. When 1, the receive FIFO is full. Data needs to be read out to prevent the peripheral from causing an overflow."
              },
              "TXLVL": {
                "bit": 8,
                "description": "Transmit FIFO current level. A 0 means the TX FIFO is currently empty, and the TXEMPTY and TXNOTFULL flags will be 1. Other values tell how much data is actually in the TX FIFO at the point where the read occurs. If the TX FIFO is full, the TXEMPTY and TXNOTFULL flags will be 0.",
                "width": 5
              },
              "RXLVL": {
                "bit": 16,
                "description": "Receive FIFO current level. A 0 means the RX FIFO is currently empty, and the RXFULL and RXNOTEMPTY flags will be 0. Other values tell how much data is actually in the RX FIFO at the point where the read occurs. If the RX FIFO is full, the RXFULL and RXNOTEMPTY flags will be 1.",
                "width": 5
              }
            },
            "FIFOTRIG": {
              "TXLVLENA": {
                "bit": 0,
                "description": "Transmit FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMATX in FIFOCFG is set."
              },
              "RXLVLENA": {
                "bit": 1,
                "description": "Receive FIFO level trigger enable. This trigger will become an interrupt if enabled in FIFOINTENSET, or a DMA trigger if DMARX in FIFOCFG is set."
              },
              "TXLVL": {
                "bit": 8,
                "description": "Transmit FIFO level trigger point. This field is used only when TXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the TX FIFO becomes empty. 1 = trigger when the TX FIFO level decreases to one entry. 15 = trigger when the TX FIFO level decreases to 15 entries (is no longer full).",
                "width": 4
              },
              "RXLVL": {
                "bit": 16,
                "description": "Receive FIFO level trigger point. The RX FIFO level is checked when a new piece of data is received. This field is used only when RXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the RX FIFO has received one entry (is no longer empty). 1 = trigger when the RX FIFO has received two entries. 15 = trigger when the RX FIFO has received 16 entries (has become full).",
                "width": 4
              }
            },
            "FIFOINTENSET": {
              "TXERR": {
                "bit": 0,
                "description": "Determines whether an interrupt occurs when a transmit error occurs, based on the TXERR flag in the FIFOSTAT register."
              },
              "RXERR": {
                "bit": 1,
                "description": "Determines whether an interrupt occurs when a receive error occurs, based on the RXERR flag in the FIFOSTAT register."
              },
              "TXLVL": {
                "bit": 2,
                "description": "Determines whether an interrupt occurs when a the transmit FIFO reaches the level specified by the TXLVL field in the FIFOTRIG register."
              },
              "RXLVL": {
                "bit": 3,
                "description": "Determines whether an interrupt occurs when a the receive FIFO reaches the level specified by the TXLVL field in the FIFOTRIG register."
              }
            },
            "FIFOINTENCLR": {
              "TXERR": {
                "bit": 0,
                "description": "Writing one clears the corresponding bits in the FIFOINTENSET register."
              },
              "RXERR": {
                "bit": 1,
                "description": "Writing one clears the corresponding bits in the FIFOINTENSET register."
              },
              "TXLVL": {
                "bit": 2,
                "description": "Writing one clears the corresponding bits in the FIFOINTENSET register."
              },
              "RXLVL": {
                "bit": 3,
                "description": "Writing one clears the corresponding bits in the FIFOINTENSET register."
              }
            },
            "FIFOINTSTAT": {
              "TXERR": {
                "bit": 0,
                "description": "TX FIFO error."
              },
              "RXERR": {
                "bit": 1,
                "description": "RX FIFO error."
              },
              "TXLVL": {
                "bit": 2,
                "description": "Transmit FIFO level interrupt."
              },
              "RXLVL": {
                "bit": 3,
                "description": "Receive FIFO level interrupt."
              },
              "PERINT": {
                "bit": 4,
                "description": "Peripheral interrupt."
              }
            },
            "FIFOWR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit data to the FIFO.",
                "width": 9
              }
            },
            "FIFORD": {
              "RXDATA": {
                "bit": 0,
                "description": "Received data from the FIFO. The number of bits used depends on the DATALEN and PARITYSEL settings.",
                "width": 9
              },
              "FRAMERR": {
                "bit": 13,
                "description": "Framing Error status flag. This bit reflects the status for the data it is read along with from the FIFO, and indicates that the character was received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source."
              },
              "PARITYERR": {
                "bit": 14,
                "description": "Parity Error status flag. This bit reflects the status for the data it is read along with from the FIFO. This bit will be set when a parity error is detected in a received character."
              },
              "RXNOISE": {
                "bit": 15,
                "description": "Received Noise flag. See description of the RxNoiseInt bit in Table 354."
              }
            },
            "FIFORDNOPOP": {
              "RXDATA": {
                "bit": 0,
                "description": "Received data from the FIFO. The number of bits used depends on the DATALEN and PARITYSEL settings.",
                "width": 9
              },
              "FRAMERR": {
                "bit": 13,
                "description": "Framing Error status flag. This bit reflects the status for the data it is read along with from the FIFO, and indicates that the character was received with a missing stop bit at the expected location. This could be an indication of a baud rate or configuration mismatch with the transmitting source."
              },
              "PARITYERR": {
                "bit": 14,
                "description": "Parity Error status flag. This bit reflects the status for the data it is read along with from the FIFO. This bit will be set when a parity error is detected in a received character."
              },
              "RXNOISE": {
                "bit": 15,
                "description": "Received Noise flag. See description of the RxNoiseInt bit in Table 354."
              }
            },
            "ID": {
              "APERTURE": {
                "bit": 0,
                "description": "Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture.",
                "width": 8
              },
              "MINOR_REV": {
                "bit": 8,
                "description": "Minor revision of module implementation, starting at 0. Minor revision of module implementation, starting at 0. Software compatibility is expected between minor revisions.",
                "width": 4
              },
              "MAJOR_REV": {
                "bit": 12,
                "description": "Major revision of module implementation, starting at 0. There may not be software compatibility between major revisions.",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "Unique module identifier for this IP block.",
                "width": 16
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB0",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "DEVCMDSTAT": {
              "offset": "0x00",
              "size": 32,
              "description": "USB Device Command/Status register"
            },
            "INFO": {
              "offset": "0x04",
              "size": 32,
              "description": "USB Info register"
            },
            "EPLISTSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "USB EP Command/Status List start address"
            },
            "DATABUFSTART": {
              "offset": "0x0C",
              "size": 32,
              "description": "USB Data buffer start address"
            },
            "LPM": {
              "offset": "0x10",
              "size": 32,
              "description": "USB Link Power Management register"
            },
            "EPSKIP": {
              "offset": "0x14",
              "size": 32,
              "description": "USB Endpoint skip"
            },
            "EPINUSE": {
              "offset": "0x18",
              "size": 32,
              "description": "USB Endpoint Buffer in use"
            },
            "EPBUFCFG": {
              "offset": "0x1C",
              "size": 32,
              "description": "USB Endpoint Buffer Configuration register"
            },
            "INTSTAT": {
              "offset": "0x20",
              "size": 32,
              "description": "USB interrupt status register"
            },
            "INTEN": {
              "offset": "0x24",
              "size": 32,
              "description": "USB interrupt enable register"
            },
            "INTSETSTAT": {
              "offset": "0x28",
              "size": 32,
              "description": "USB set interrupt status register"
            },
            "EPTOGGLE": {
              "offset": "0x34",
              "size": 32,
              "description": "USB Endpoint toggle register"
            }
          },
          "bits": {
            "DEVCMDSTAT": {
              "DEV_ADDR": {
                "bit": 0,
                "description": "USB device address. After bus reset, the address is reset to 0x00. If the enable bit is set, the device will respond on packets for function address DEV_ADDR. When receiving a SetAddress Control Request from the USB host, software must program the new address before completing the status phase of the SetAddress Control Request.",
                "width": 7
              },
              "DEV_EN": {
                "bit": 7,
                "description": "USB device enable. If this bit is set, the HW will start responding on packets for function address DEV_ADDR."
              },
              "SETUP": {
                "bit": 8,
                "description": "SETUP token received. If a SETUP token is received and acknowledged by the device, this bit is set. As long as this bit is set all received IN and OUT tokens will be NAKed by HW. SW must clear this bit by writing a one. If this bit is zero, HW will handle the tokens to the CTRL EP0 as indicated by the CTRL EP0 IN and OUT data information programmed by SW."
              },
              "FORCE_NEEDCLK": {
                "bit": 9,
                "description": "Forces the NEEDCLK output to always be on:"
              },
              "LPM_SUP": {
                "bit": 11,
                "description": "LPM Supported:"
              },
              "INTONNAK_AO": {
                "bit": 12,
                "description": "Interrupt on NAK for interrupt and bulk OUT EP"
              },
              "INTONNAK_AI": {
                "bit": 13,
                "description": "Interrupt on NAK for interrupt and bulk IN EP"
              },
              "INTONNAK_CO": {
                "bit": 14,
                "description": "Interrupt on NAK for control OUT EP"
              },
              "INTONNAK_CI": {
                "bit": 15,
                "description": "Interrupt on NAK for control IN EP"
              },
              "DCON": {
                "bit": 16,
                "description": "Device status - connect. The connect bit must be set by SW to indicate that the device must signal a connect. The pull-up resistor on USB_DP will be enabled when this bit is set and the VBUSDEBOUNCED bit is one."
              },
              "DSUS": {
                "bit": 17,
                "description": "Device status - suspend. The suspend bit indicates the current suspend state. It is set to 1 when the device hasn'-t seen any activity on its upstream port for more than 3 milliseconds. It is reset to 0 on any activity. When the device is suspended (Suspend bit DSUS = 1) and the software writes a 0 to it, the device will generate a remote wake-up. This will only happen when the device is connected (Connect bit = 1). When the device is not connected or not suspended, a writing a 0 has no effect. Writing a 1 never has an effect."
              },
              "LPM_SUS": {
                "bit": 19,
                "description": "Device status - LPM Suspend. This bit represents the current LPM suspend state. It is set to 1 by HW when the device has acknowledged the LPM request from the USB host and the Token Retry Time of 10 ms has elapsed. When the device is in the LPM suspended state (LPM suspend bit = 1) and the software writes a zero to this bit, the device will generate a remote walk-up. Software can only write a zero to this bit when the LPM_REWP bit is set to 1. HW resets this bit when it receives a host initiated resume. HW only updates the LPM_SUS bit when the LPM_SUPP bit is equal to one."
              },
              "LPM_REWP": {
                "bit": 20,
                "description": "LPM Remote Wake-up Enabled by USB host. HW sets this bit to one when the bRemoteWake bit in the LPM extended token is set to 1. HW will reset this bit to 0 when it receives the host initiated LPM resume, when a remote wake-up is sent by the device or when a USB bus reset is received. Software can use this bit to check if the remote wake-up feature is enabled by the host for the LPM transaction."
              },
              "DCON_C": {
                "bit": 24,
                "description": "Device status - connect change. The Connect Change bit is set when the device'-s pull-up resistor is disconnected because VBus disappeared. The bit is reset by writing a one to it."
              },
              "DSUS_C": {
                "bit": 25,
                "description": "Device status - suspend change. The suspend change bit is set to 1 when the suspend bit toggles. The suspend bit can toggle because: - The device goes in the suspended state - The device is disconnected - The device receives resume signaling on its upstream port. The bit is reset by writing a one to it."
              },
              "DRES_C": {
                "bit": 26,
                "description": "Device status - reset change. This bit is set when the device received a bus reset. On a bus reset the device will automatically go to the default state (unconfigured and responding to address 0). The bit is reset by writing a one to it."
              },
              "VBUSDEBOUNCED": {
                "bit": 28,
                "description": "This bit indicates if Vbus is detected or not. The bit raises immediately when Vbus becomes high. It drops to zero if Vbus is low for at least 3 ms. If this bit is high and the DCon bit is set, the HW will enable the pull-up resistor to signal a connect."
              }
            },
            "INFO": {
              "FRAME_NR": {
                "bit": 0,
                "description": "Frame number. This contains the frame number of the last successfully received SOF. In case no SOF was received by the device at the beginning of a frame, the frame number returned is that of the last successfully received SOF. In case the SOF frame number contained a CRC error, the frame number returned will be the corrupted frame number as received by the device.",
                "width": 11
              },
              "ERR_CODE": {
                "bit": 11,
                "description": "The error code which last occurred:",
                "width": 4
              }
            },
            "EPLISTSTART": {
              "EP_LIST": {
                "bit": 8,
                "description": "Start address of the USB EP Command/Status List.",
                "width": 24
              }
            },
            "DATABUFSTART": {
              "DA_BUF": {
                "bit": 22,
                "description": "Start address of the buffer pointer page where all endpoint data buffers are located.",
                "width": 10
              }
            },
            "LPM": {
              "HIRD_HW": {
                "bit": 0,
                "description": "Host Initiated Resume Duration - HW. This is the HIRD value from the last received LPM token",
                "width": 4
              },
              "HIRD_SW": {
                "bit": 4,
                "description": "Host Initiated Resume Duration - SW. This is the time duration required by the USB device system to come out of LPM initiated suspend after receiving the host initiated LPM resume.",
                "width": 4
              },
              "DATA_PENDING": {
                "bit": 8,
                "description": "As long as this bit is set to one and LPM supported bit is set to one, HW will return a NYET handshake on every LPM token it receives. If LPM supported bit is set to one and this bit is zero, HW will return an ACK handshake on every LPM token it receives. If SW has still data pending and LPM is supported, it must set this bit to 1."
              }
            },
            "EPSKIP": {
              "SKIP": {
                "bit": 0,
                "description": "Endpoint skip: Writing 1 to one of these bits, will indicate to HW that it must deactivate the buffer assigned to this endpoint and return control back to software. When HW has deactivated the endpoint, it will clear this bit, but it will not modify the EPINUSE bit. An interrupt will be generated when the Active bit goes from 1 to 0. Note: In case of double-buffering, HW will only clear the Active bit of the buffer indicated by the EPINUSE bit.",
                "width": 30
              }
            },
            "EPINUSE": {
              "BUF": {
                "bit": 2,
                "description": "Buffer in use: This register has one bit per physical endpoint. 0: HW is accessing buffer 0. 1: HW is accessing buffer 1.",
                "width": 8
              }
            },
            "EPBUFCFG": {
              "BUF_SB": {
                "bit": 2,
                "description": "Buffer usage: This register has one bit per physical endpoint. 0: Single-buffer. 1: Double-buffer. If the bit is set to single-buffer (0), it will not toggle the corresponding EPINUSE bit when it clears the active bit. If the bit is set to double-buffer (1), HW will toggle the EPINUSE bit when it clears the Active bit for the buffer.",
                "width": 8
              }
            },
            "INTSTAT": {
              "EP0OUT": {
                "bit": 0,
                "description": "Interrupt status register bit for the Control EP0 OUT direction. This bit will be set if NBytes transitions to zero or the skip bit is set by software or a SETUP packet is successfully received for the control EP0. If the IntOnNAK_CO is set, this bit will also be set when a NAK is transmitted for the Control EP0 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP0IN": {
                "bit": 1,
                "description": "Interrupt status register bit for the Control EP0 IN direction. This bit will be set if NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_CI is set, this bit will also be set when a NAK is transmitted for the Control EP0 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP1OUT": {
                "bit": 2,
                "description": "Interrupt status register bit for the EP1 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP1 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP1IN": {
                "bit": 3,
                "description": "Interrupt status register bit for the EP1 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP1 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP2OUT": {
                "bit": 4,
                "description": "Interrupt status register bit for the EP2 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP2 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP2IN": {
                "bit": 5,
                "description": "Interrupt status register bit for the EP2 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP2 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP3OUT": {
                "bit": 6,
                "description": "Interrupt status register bit for the EP3 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP3 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP3IN": {
                "bit": 7,
                "description": "Interrupt status register bit for the EP3 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP3 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP4OUT": {
                "bit": 8,
                "description": "Interrupt status register bit for the EP4 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP4 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP4IN": {
                "bit": 9,
                "description": "Interrupt status register bit for the EP4 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP4 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP5OUT": {
                "bit": 10,
                "description": "Interrupt status register bit for the EP5 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP5 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP5IN": {
                "bit": 11,
                "description": "Interrupt status register bit for the EP5 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP5 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP6OUT": {
                "bit": 12,
                "description": "Interrupt status register bit for the EP6 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP6 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP6IN": {
                "bit": 13,
                "description": "Interrupt status register bit for the EP6 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP6 IN direction. Software can clear this bit by writing a one to it."
              },
              "EP7OUT": {
                "bit": 14,
                "description": "Interrupt status register bit for the EP7 OUT direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AO is set, this bit will also be set when a NAK is transmitted for the EP7 OUT direction. Software can clear this bit by writing a one to it."
              },
              "EP7IN": {
                "bit": 15,
                "description": "Interrupt status register bit for the EP7 IN direction. This bit will be set if the corresponding Active bit is cleared by HW. This is done in case the programmed NBytes transitions to zero or the skip bit is set by software. If the IntOnNAK_AI is set, this bit will also be set when a NAK is transmitted for the EP7 IN direction. Software can clear this bit by writing a one to it."
              },
              "FRAME_INT": {
                "bit": 30,
                "description": "Frame interrupt. This bit is set to one every millisecond when the VbusDebounced bit and the DCON bit are set. This bit can be used by software when handling isochronous endpoints. Software can clear this bit by writing a one to it."
              },
              "DEV_INT": {
                "bit": 31,
                "description": "Device status interrupt. This bit is set by HW when one of the bits in the Device Status Change register are set. Software can clear this bit by writing a one to it."
              }
            },
            "INTEN": {
              "EP_INT_EN": {
                "bit": 0,
                "description": "If this bit is set and the corresponding USB interrupt status bit is set, a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit.",
                "width": 16
              },
              "FRAME_INT_EN": {
                "bit": 30,
                "description": "If this bit is set and the corresponding USB interrupt status bit is set, a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit."
              },
              "DEV_INT_EN": {
                "bit": 31,
                "description": "If this bit is set and the corresponding USB interrupt status bit is set, a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit."
              }
            },
            "INTSETSTAT": {
              "EP_SET_INT": {
                "bit": 0,
                "description": "If software writes a one to one of these bits, the corresponding USB interrupt status bit is set. When this register is read, the same value as the USB interrupt status register is returned.",
                "width": 16
              },
              "FRAME_SET_INT": {
                "bit": 30,
                "description": "If software writes a one to one of these bits, the corresponding USB interrupt status bit is set. When this register is read, the same value as the USB interrupt status register is returned."
              },
              "DEV_SET_INT": {
                "bit": 31,
                "description": "If software writes a one to one of these bits, the corresponding USB interrupt status bit is set. When this register is read, the same value as the USB interrupt status register is returned."
              }
            },
            "EPTOGGLE": {
              "TOGGLE": {
                "bit": 0,
                "description": "Endpoint data toggle: This field indicates the current value of the data toggle for the corresponding endpoint.",
                "width": 16
              }
            }
          }
        },
        "SCT0": {
          "instances": [
            {
              "name": "SCT0",
              "base": "0x40085000"
            }
          ],
          "registers": {
            "CONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT configuration register"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "SCT event control register 0"
            },
            "LIMIT": {
              "offset": "0x08",
              "size": 32,
              "description": "SCT limit event select register"
            },
            "HALT": {
              "offset": "0x0C",
              "size": 32,
              "description": "SCT halt event select register"
            },
            "STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "SCT stop event select register"
            },
            "START": {
              "offset": "0x14",
              "size": 32,
              "description": "SCT start event select register"
            },
            "COUNT": {
              "offset": "0x40",
              "size": 32,
              "description": "SCT counter register"
            },
            "STATE": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT event state register 0"
            },
            "INPUT": {
              "offset": "0x48",
              "size": 32,
              "description": "SCT input register"
            },
            "REGMODE": {
              "offset": "0x4C",
              "size": 32,
              "description": "SCT match/capture mode register"
            },
            "OUTPUT": {
              "offset": "0x50",
              "size": 32,
              "description": "SCT output register"
            },
            "OUTPUTDIRCTRL": {
              "offset": "0x54",
              "size": 32,
              "description": "SCT output counter direction control register"
            },
            "RES": {
              "offset": "0x58",
              "size": 32,
              "description": "SCT conflict resolution register"
            },
            "DMA0REQUEST": {
              "offset": "0x5C",
              "size": 32,
              "description": "SCT DMA request 0 register"
            },
            "DMA1REQUEST": {
              "offset": "0x60",
              "size": 32,
              "description": "SCT DMA request 1 register"
            },
            "EVEN": {
              "offset": "0xF0",
              "size": 32,
              "description": "SCT event interrupt enable register"
            },
            "EVFLAG": {
              "offset": "0xF4",
              "size": 32,
              "description": "SCT event flag register"
            },
            "CONEN": {
              "offset": "0xF8",
              "size": 32,
              "description": "SCT conflict interrupt enable register"
            },
            "CONFLAG": {
              "offset": "0xFC",
              "size": 32,
              "description": "SCT conflict flag register"
            },
            "SCTCAP[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT capture register of capture channel"
            },
            "SCTMATCH[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "SCT match value register of match channels"
            },
            "SCTCAPCTRL[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT capture control register"
            },
            "SCTMATCHREL[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "SCT match reload value register"
            },
            "SET": {
              "offset": "0x00",
              "size": 32,
              "description": "SCT output 0 set register"
            },
            "CLR": {
              "offset": "0x04",
              "size": 32,
              "description": "SCT output 0 clear register"
            },
            "MODULECONTENT": {
              "offset": "0x7FC",
              "size": 32,
              "description": "Reserved"
            }
          },
          "bits": {
            "CONFIG": {
              "UNIFY": {
                "bit": 0,
                "description": "SCT operation"
              },
              "CLKMODE": {
                "bit": 1,
                "description": "SCT clock mode",
                "width": 2
              },
              "CKSEL": {
                "bit": 3,
                "description": "SCT clock select. The specific functionality of the designated input/edge is dependent on the CLKMODE bit selection in this register.",
                "width": 4
              },
              "NORELAOD_L": {
                "bit": 7,
                "description": "A 1 in this bit prevents the lower match registers from being reloaded from their respective reload registers. Setting this bit eliminates the need to write to the reload registers MATCHREL if the match values are fixed. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set."
              },
              "NORELOAD_H": {
                "bit": 8,
                "description": "A 1 in this bit prevents the higher match registers from being reloaded from their respective reload registers. Setting this bit eliminates the need to write to the reload registers MATCHREL if the match values are fixed. Software can write to set or clear this bit at any time. This bit is not used when the UNIFY bit is set."
              },
              "INSYNC": {
                "bit": 9,
                "description": "Synchronization for input N (bit 9 = input 0, bit 10 = input 1,, bit 12 = input 3); all other bits are reserved. A 1 in one of these bits subjects the corresponding input to synchronization to the SCT clock, before it is used to create an event. If an input is known to already be synchronous to the SCT clock, this bit may be set to 0 for faster input response. (Note: The SCT clock is the system clock for CKMODEs 0-2. It is the selected, asynchronous SCT input clock for CKMODE3). Note that the INSYNC field only affects inputs used for event generation. It does not apply to the clock input specified in the CKSEL field.",
                "width": 4
              },
              "AUTOLIMIT_L": {
                "bit": 17,
                "description": "A one in this bit causes a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in unidirectional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit applies to both the higher and lower registers when the UNIFY bit is set."
              },
              "AUTOLIMIT_H": {
                "bit": 18,
                "description": "A one in this bit will cause a match on match register 0 to be treated as a de-facto LIMIT condition without the need to define an associated event. As with any LIMIT event, this automatic limit causes the counter to be cleared to zero in unidirectional mode or to change the direction of count in bi-directional mode. Software can write to set or clear this bit at any time. This bit is not used when the UNIFY bit is set."
              }
            },
            "CTRL": {
              "MATCHSEL": {
                "bit": 0,
                "description": "Selects the Match register associated with this event (if any). A match can occur only when the counter selected by the HEVENT bit is running.",
                "width": 4
              },
              "HEVENT": {
                "bit": 4,
                "description": "Select L/H counter. Do not set this bit if UNIFY = 1."
              },
              "OUTSEL": {
                "bit": 5,
                "description": "Input/output select"
              },
              "IOSEL": {
                "bit": 6,
                "description": "Selects the input or output signal number associated with this event (if any). Do not select an input in this register if CKMODE is 1x. In this case the clock input is an implicit ingredient of every event.",
                "width": 4
              },
              "IOCOND": {
                "bit": 10,
                "description": "Selects the I/O condition for event n. (The detection of edges on outputs lag the conditions that switch the outputs by one SCT clock). In order to guarantee proper edge/state detection, an input must have a minimum pulse width of at least one SCT clock period .",
                "width": 2
              },
              "COMBMODE": {
                "bit": 12,
                "description": "Selects how the specified match and I/O condition are used and combined.",
                "width": 2
              },
              "STATELD": {
                "bit": 14,
                "description": "This bit controls how the STATEV value modifies the state selected by HEVENT when this event is the highest-numbered event occurring for that state."
              },
              "STATEV": {
                "bit": 15,
                "description": "This value is loaded into or added to the state selected by HEVENT, depending on STATELD, when this event is the highest-numbered event occurring for that state. If STATELD and STATEV are both zero, there is no change to the STATE value.",
                "width": 5
              },
              "MATCHMEM": {
                "bit": 20,
                "description": "If this bit is one and the COMBMODE field specifies a match component to the triggering of this event, then a match is considered to be active whenever the counter value is GREATER THAN OR EQUAL TO the value specified in the match register when counting up, LESS THEN OR EQUAL TO the match value when counting down. If this bit is zero, a match is only be active during the cycle when the counter is equal to the match value."
              },
              "DIRECTION": {
                "bit": 21,
                "description": "Direction qualifier for event generation. This field only applies when the counters are operating in BIDIR mode. If BIDIR = 0, the SCT ignores this field. Value 0x3 is reserved.",
                "width": 2
              }
            },
            "LIMIT": {
              "LIMMSK_L": {
                "bit": 0,
                "description": "If bit n is one, event n is used as a counter limit for the L or unified counter (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "LIMMSK_H": {
                "bit": 16,
                "description": "If bit n is one, event n is used as a counter limit for the H counter (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "HALT": {
              "HALTMSK_L": {
                "bit": 0,
                "description": "If bit n is one, event n sets the HALT_L bit in the CTRL register (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "HALTMSK_H": {
                "bit": 16,
                "description": "If bit n is one, event n sets the HALT_H bit in the CTRL register (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "STOP": {
              "STOPMSK_L": {
                "bit": 0,
                "description": "If bit n is one, event n sets the STOP_L bit in the CTRL register (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "STOPMSK_H": {
                "bit": 16,
                "description": "If bit n is one, event n sets the STOP_H bit in the CTRL register (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "START": {
              "STARTMSK_L": {
                "bit": 0,
                "description": "If bit n is one, event n clears the STOP_L bit in the CTRL register (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "STARTMSK_H": {
                "bit": 16,
                "description": "If bit n is one, event n clears the STOP_H bit in the CTRL register (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "COUNT": {
              "CTR_L": {
                "bit": 0,
                "description": "When UNIFY = 0, read or write the 16-bit L counter value. When UNIFY = 1, read or write the lower 16 bits of the 32-bit unified counter.",
                "width": 16
              },
              "CTR_H": {
                "bit": 16,
                "description": "When UNIFY = 0, read or write the 16-bit H counter value. When UNIFY = 1, read or write the upper 16 bits of the 32-bit unified counter.",
                "width": 16
              }
            },
            "STATE": {
              "STATEMSKn": {
                "bit": 0,
                "description": "If bit m is one, event n happens in state m of the counter selected by the HEVENT bit (n = event number, m = state number; state 0 = bit 0, state 1= bit 1, etc.). The number of bits = number of states in this SCT.",
                "width": 16
              }
            },
            "INPUT": {
              "AIN0": {
                "bit": 0,
                "description": "Input 0 state. Input 0 state on the last SCT clock edge."
              },
              "AIN1": {
                "bit": 1,
                "description": "Input 1 state. Input 1 state on the last SCT clock edge."
              },
              "AIN2": {
                "bit": 2,
                "description": "Input 2 state. Input 2 state on the last SCT clock edge."
              },
              "AIN3": {
                "bit": 3,
                "description": "Input 3 state. Input 3 state on the last SCT clock edge."
              },
              "AIN4": {
                "bit": 4,
                "description": "Input 4 state. Input 4 state on the last SCT clock edge."
              },
              "AIN5": {
                "bit": 5,
                "description": "Input 5 state. Input 5 state on the last SCT clock edge."
              },
              "AIN6": {
                "bit": 6,
                "description": "Input 6 state. Input 6 state on the last SCT clock edge."
              },
              "AIN7": {
                "bit": 7,
                "description": "Input 7 state. Input 7 state on the last SCT clock edge."
              },
              "AIN8": {
                "bit": 8,
                "description": "Input 8 state. Input 8 state on the last SCT clock edge."
              },
              "AIN9": {
                "bit": 9,
                "description": "Input 9 state. Input 9 state on the last SCT clock edge."
              },
              "AIN10": {
                "bit": 10,
                "description": "Input 10 state. Input 10 state on the last SCT clock edge."
              },
              "AIN11": {
                "bit": 11,
                "description": "Input 11 state. Input 11 state on the last SCT clock edge."
              },
              "AIN12": {
                "bit": 12,
                "description": "Input 12 state. Input 12 state on the last SCT clock edge."
              },
              "AIN13": {
                "bit": 13,
                "description": "Input 13 state. Input 13 state on the last SCT clock edge."
              },
              "AIN14": {
                "bit": 14,
                "description": "Input 14 state. Input 14 state on the last SCT clock edge."
              },
              "AIN15": {
                "bit": 15,
                "description": "Input 15 state. Input 15 state on the last SCT clock edge."
              },
              "SIN0": {
                "bit": 16,
                "description": "Input 0 state. Input 0 state following the synchronization specified by INSYNC."
              },
              "SIN1": {
                "bit": 17,
                "description": "Input 1 state. Input 1 state following the synchronization specified by INSYNC."
              },
              "SIN2": {
                "bit": 18,
                "description": "Input 2 state. Input 2 state following the synchronization specified by INSYNC."
              },
              "SIN3": {
                "bit": 19,
                "description": "Input 3 state. Input 3 state following the synchronization specified by INSYNC."
              },
              "SIN4": {
                "bit": 20,
                "description": "Input 4 state. Input 4 state following the synchronization specified by INSYNC."
              },
              "SIN5": {
                "bit": 21,
                "description": "Input 5 state. Input 5 state following the synchronization specified by INSYNC."
              },
              "SIN6": {
                "bit": 22,
                "description": "Input 6 state. Input 6 state following the synchronization specified by INSYNC."
              },
              "SIN7": {
                "bit": 23,
                "description": "Input 7 state. Input 7 state following the synchronization specified by INSYNC."
              },
              "SIN8": {
                "bit": 24,
                "description": "Input 8 state. Input 8 state following the synchronization specified by INSYNC."
              },
              "SIN9": {
                "bit": 25,
                "description": "Input 9 state. Input 9 state following the synchronization specified by INSYNC."
              },
              "SIN10": {
                "bit": 26,
                "description": "Input 10 state. Input 10 state following the synchronization specified by INSYNC."
              },
              "SIN11": {
                "bit": 27,
                "description": "Input 11 state. Input 11 state following the synchronization specified by INSYNC."
              },
              "SIN12": {
                "bit": 28,
                "description": "Input 12 state. Input 12 state following the synchronization specified by INSYNC."
              },
              "SIN13": {
                "bit": 29,
                "description": "Input 13 state. Input 13 state following the synchronization specified by INSYNC."
              },
              "SIN14": {
                "bit": 30,
                "description": "Input 14 state. Input 14 state following the synchronization specified by INSYNC."
              },
              "SIN15": {
                "bit": 31,
                "description": "Input 15 state. Input 15 state following the synchronization specified by INSYNC."
              }
            },
            "REGMODE": {
              "REGMOD_L": {
                "bit": 0,
                "description": "Each bit controls one match/capture register (register 0 = bit 0, register 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT. 0 = register operates as match register. 1 = register operates as capture register.",
                "width": 16
              },
              "REGMOD_H": {
                "bit": 16,
                "description": "Each bit controls one match/capture register (register 0 = bit 16, register 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT. 0 = register operates as match registers. 1 = register operates as capture registers.",
                "width": 16
              }
            },
            "OUTPUT": {
              "OUT": {
                "bit": 0,
                "description": "Writing a 1 to bit n forces the corresponding output HIGH. Writing a 0 forces the corresponding output LOW (output 0 = bit 0, output 1 = bit 1, etc.). The number of bits = number of outputs in this SCT.",
                "width": 16
              }
            },
            "OUTPUTDIRCTRL": {
              "SETCLR0": {
                "bit": 0,
                "description": "Set/clear operation on output 0. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR1": {
                "bit": 2,
                "description": "Set/clear operation on output 1. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR2": {
                "bit": 4,
                "description": "Set/clear operation on output 2. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR3": {
                "bit": 6,
                "description": "Set/clear operation on output 3. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR4": {
                "bit": 8,
                "description": "Set/clear operation on output 4. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR5": {
                "bit": 10,
                "description": "Set/clear operation on output 5. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR6": {
                "bit": 12,
                "description": "Set/clear operation on output 6. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR7": {
                "bit": 14,
                "description": "Set/clear operation on output 7. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR8": {
                "bit": 16,
                "description": "Set/clear operation on output 8. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR9": {
                "bit": 18,
                "description": "Set/clear operation on output 9. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR10": {
                "bit": 20,
                "description": "Set/clear operation on output 10. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR11": {
                "bit": 22,
                "description": "Set/clear operation on output 11. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR12": {
                "bit": 24,
                "description": "Set/clear operation on output 12. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR13": {
                "bit": 26,
                "description": "Set/clear operation on output 13. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR14": {
                "bit": 28,
                "description": "Set/clear operation on output 14. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              },
              "SETCLR15": {
                "bit": 30,
                "description": "Set/clear operation on output 15. Value 0x3 is reserved. Do not program this value.",
                "width": 2
              }
            },
            "RES": {
              "O0RES": {
                "bit": 0,
                "description": "Effect of simultaneous set and clear on output 0.",
                "width": 2
              },
              "O1RES": {
                "bit": 2,
                "description": "Effect of simultaneous set and clear on output 1.",
                "width": 2
              },
              "O2RES": {
                "bit": 4,
                "description": "Effect of simultaneous set and clear on output 2.",
                "width": 2
              },
              "O3RES": {
                "bit": 6,
                "description": "Effect of simultaneous set and clear on output 3.",
                "width": 2
              },
              "O4RES": {
                "bit": 8,
                "description": "Effect of simultaneous set and clear on output 4.",
                "width": 2
              },
              "O5RES": {
                "bit": 10,
                "description": "Effect of simultaneous set and clear on output 5.",
                "width": 2
              },
              "O6RES": {
                "bit": 12,
                "description": "Effect of simultaneous set and clear on output 6.",
                "width": 2
              },
              "O7RES": {
                "bit": 14,
                "description": "Effect of simultaneous set and clear on output 7.",
                "width": 2
              },
              "O8RES": {
                "bit": 16,
                "description": "Effect of simultaneous set and clear on output 8.",
                "width": 2
              },
              "O9RES": {
                "bit": 18,
                "description": "Effect of simultaneous set and clear on output 9.",
                "width": 2
              },
              "O10RES": {
                "bit": 20,
                "description": "Effect of simultaneous set and clear on output 10.",
                "width": 2
              },
              "O11RES": {
                "bit": 22,
                "description": "Effect of simultaneous set and clear on output 11.",
                "width": 2
              },
              "O12RES": {
                "bit": 24,
                "description": "Effect of simultaneous set and clear on output 12.",
                "width": 2
              },
              "O13RES": {
                "bit": 26,
                "description": "Effect of simultaneous set and clear on output 13.",
                "width": 2
              },
              "O14RES": {
                "bit": 28,
                "description": "Effect of simultaneous set and clear on output 14.",
                "width": 2
              },
              "O15RES": {
                "bit": 30,
                "description": "Effect of simultaneous set and clear on output 15.",
                "width": 2
              }
            },
            "DMA0REQUEST": {
              "DEV_0": {
                "bit": 0,
                "description": "If bit n is one, event n triggers DMA request 0 (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "DRL0": {
                "bit": 30,
                "description": "A 1 in this bit triggers DMA request 0 when it loads the MATCH_L/Unified registers from the RELOAD_L/Unified registers."
              },
              "DRQ0": {
                "bit": 31,
                "description": "This read-only bit indicates the state of DMA Request 0. Note that if the related DMA channel is enabled and properly set up, it is unlikely that software will see this flag, it will be cleared rapidly by the DMA service. The flag remaining set could point to an issue with DMA setup."
              }
            },
            "DMA1REQUEST": {
              "DEV_1": {
                "bit": 0,
                "description": "If bit n is one, event n triggers DMA request 1 (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              },
              "DRL1": {
                "bit": 30,
                "description": "A 1 in this bit triggers DMA request 1 when it loads the Match L/Unified registers from the Reload L/Unified registers."
              },
              "DRQ1": {
                "bit": 31,
                "description": "This read-only bit indicates the state of DMA Request 1. Note that if the related DMA channel is enabled and properly set up, it is unlikely that software will see this flag, it will be cleared rapidly by the DMA service. The flag remaining set could point to an issue with DMA setup."
              }
            },
            "EVEN": {
              "IEN": {
                "bit": 0,
                "description": "The SCT requests an interrupt when bit n of this register and the event flag register are both one (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "EVFLAG": {
              "FLAG": {
                "bit": 0,
                "description": "Bit n is one if event n has occurred since reset or a 1 was last written to this bit (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",
                "width": 16
              }
            },
            "CONEN": {
              "NCEN": {
                "bit": 0,
                "description": "The SCT requests an interrupt when bit n of this register and the SCT conflict flag register are both one (output 0 = bit 0, output 1 = bit 1, etc.). The number of bits = number of outputs in this SCT.",
                "width": 16
              }
            },
            "CONFLAG": {
              "NCFLAG": {
                "bit": 0,
                "description": "Bit n is one if a no-change conflict event occurred on output n since reset or a 1 was last written to this bit (output 0 = bit 0, output 1 = bit 1, etc.). The number of bits = number of outputs in this SCT.",
                "width": 16
              },
              "BUSERRL": {
                "bit": 30,
                "description": "The most recent bus error from this SCT involved writing CTR L/Unified, STATE L/Unified, MATCH L/Unified, or the Output register when the L/U counter was not halted. A word write to certain L and H registers can be half successful and half unsuccessful."
              },
              "BUSERRH": {
                "bit": 31,
                "description": "The most recent bus error from this SCT involved writing CTR H, STATE H, MATCH H, or the Output register when the H counter was not halted."
              }
            },
            "SCTCAP[%s]": {
              "CAPn_L": {
                "bit": 0,
                "description": "When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",
                "width": 16
              },
              "CAPn_H": {
                "bit": 16,
                "description": "When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the upper 16 bits of the 32-bit value at which this register was last captured.",
                "width": 16
              }
            },
            "SCTMATCH[%s]": {
              "MATCHn_L": {
                "bit": 0,
                "description": "When UNIFY = 0, read or write the 16-bit value to be compared to the L counter. When UNIFY = 1, read or write the lower 16 bits of the 32-bit value to be compared to the unified counter.",
                "width": 16
              },
              "MATCHn_H": {
                "bit": 16,
                "description": "When UNIFY = 0, read or write the 16-bit value to be compared to the H counter. When UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be compared to the unified counter.",
                "width": 16
              }
            },
            "SCTCAPCTRL[%s]": {
              "CAPCONn_L": {
                "bit": 0,
                "description": "If bit m is one, event m causes the CAPn_L (UNIFY = 0) or the CAPn (UNIFY = 1) register to be loaded (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of match/captures in this SCT.",
                "width": 16
              },
              "CAPCONn_H": {
                "bit": 16,
                "description": "If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT.",
                "width": 16
              }
            },
            "SCTMATCHREL[%s]": {
              "RELOADn_L": {
                "bit": 0,
                "description": "When UNIFY = 0, specifies the 16-bit value to be loaded into the MATCHn_L register. When UNIFY = 1, specifies the lower 16 bits of the 32-bit value to be loaded into the MATCHn register.",
                "width": 16
              },
              "RELOADn_H": {
                "bit": 16,
                "description": "When UNIFY = 0, specifies the 16-bit to be loaded into the MATCHn_H register. When UNIFY = 1, specifies the upper 16 bits of the 32-bit value to be loaded into the MATCHn register.",
                "width": 16
              }
            },
            "SET": {
              "SET": {
                "bit": 0,
                "description": "A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) output 0 = bit 0, output 1 = bit 1, etc. The number of bits = number of events in this SCT. When the counter is used in bi-directional mode, it is possible to reverse the action specified by the output set and clear registers when counting down, See the OUTPUTCTRL register.",
                "width": 16
              }
            },
            "CLR": {
              "CLR": {
                "bit": 0,
                "description": "A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1, etc. The number of bits = number of events in this SCT. When the counter is used in bi-directional mode, it is possible to reverse the action specified by the output set and clear registers when counting down, See the OUTPUTCTRL register.",
                "width": 16
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40086000"
            },
            {
              "name": "I2C1",
              "base": "0x40087000"
            }
          ],
          "registers": {
            "CFG": {
              "offset": "0x800",
              "size": 32,
              "description": "Configuration for shared functions."
            },
            "STAT": {
              "offset": "0x804",
              "size": 32,
              "description": "Status register for Master, Slave, and Monitor functions."
            },
            "INTENSET": {
              "offset": "0x808",
              "size": 32,
              "description": "Interrupt Enable Set and read register."
            },
            "INTENCLR": {
              "offset": "0x80C",
              "size": 32,
              "description": "Interrupt Enable Clear register."
            },
            "TIMEOUT": {
              "offset": "0x810",
              "size": 32,
              "description": "Time-out value register."
            },
            "CLKDIV": {
              "offset": "0x814",
              "size": 32,
              "description": "Clock pre-divider for the entire I2C interface. This determines what time increments are used for the MSTTIME register, and controls some timing of the Slave function."
            },
            "INTSTAT": {
              "offset": "0x818",
              "size": 32,
              "description": "Interrupt Status register for Master, Slave, and Monitor functions."
            },
            "MSTCTL": {
              "offset": "0x820",
              "size": 32,
              "description": "Master control register."
            },
            "MSTTIME": {
              "offset": "0x824",
              "size": 32,
              "description": "Master timing configuration."
            },
            "MSTDAT": {
              "offset": "0x828",
              "size": 32,
              "description": "Combined Master receiver and transmitter data register."
            },
            "SLVCTL": {
              "offset": "0x840",
              "size": 32,
              "description": "Slave control register."
            },
            "SLVDAT": {
              "offset": "0x844",
              "size": 32,
              "description": "Combined Slave receiver and transmitter data register."
            },
            "SLVADR[%s]": {
              "offset": "0x848",
              "size": 32,
              "description": "Slave address register."
            },
            "SLVQUAL0": {
              "offset": "0x858",
              "size": 32,
              "description": "Slave Qualification for address 0."
            },
            "MONRXDAT": {
              "offset": "0x880",
              "size": 32,
              "description": "Monitor receiver data register."
            },
            "ID": {
              "offset": "0xFFC",
              "size": 32,
              "description": "I2C module Identification. This value appears in the shared Flexcomm peripheral ID register when I2C is selected."
            }
          },
          "bits": {
            "CFG": {
              "MSTEN": {
                "bit": 0,
                "description": "Master Enable. When disabled, configurations settings for the Master function are not changed, but the Master function is internally reset."
              },
              "SLVEN": {
                "bit": 1,
                "description": "Slave Enable. When disabled, configurations settings for the Slave function are not changed, but the Slave function is internally reset."
              },
              "MONEN": {
                "bit": 2,
                "description": "Monitor Enable. When disabled, configurations settings for the Monitor function are not changed, but the Monitor function is internally reset."
              },
              "TIMEOUTEN": {
                "bit": 3,
                "description": "I2C bus Time-out Enable. When disabled, the time-out function is internally reset."
              },
              "MONCLKSTR": {
                "bit": 4,
                "description": "Monitor function Clock Stretching."
              }
            },
            "STAT": {
              "MSTPENDING": {
                "bit": 0,
                "description": "Master Pending. Indicates that the Master is waiting to continue communication on the I2C-bus (pending) or is idle. When the master is pending, the MSTSTATE bits indicate what type of software service if any the master expects. This flag will cause an interrupt when set if, enabled via the INTENSET register. The MSTPENDING flag is not set when the DMA is handling an event (if the MSTDMA bit in the MSTCTL register is set). If the master is in the idle state, and no communication is needed, mask this interrupt."
              },
              "MSTSTATE": {
                "bit": 1,
                "description": "Master State code. The master state code reflects the master state when the MSTPENDING bit is set, that is the master is pending or in the idle state. Each value of this field indicates a specific required service for the Master function. All other values are reserved. See Table 400 for details of state values and appropriate responses.",
                "width": 3
              },
              "MSTARBLOSS": {
                "bit": 4,
                "description": "Master Arbitration Loss flag. This flag can be cleared by software writing a 1 to this bit. It is also cleared automatically a 1 is written to MSTCONTINUE."
              },
              "MSTSTSTPERR": {
                "bit": 6,
                "description": "Master Start/Stop Error flag. This flag can be cleared by software writing a 1 to this bit. It is also cleared automatically a 1 is written to MSTCONTINUE."
              },
              "SLVPENDING": {
                "bit": 8,
                "description": "Slave Pending. Indicates that the Slave function is waiting to continue communication on the I2C-bus and needs software service. This flag will cause an interrupt when set if enabled via INTENSET. The SLVPENDING flag is not set when the DMA is handling an event (if the SLVDMA bit in the SLVCTL register is set). The SLVPENDING flag is read-only and is automatically cleared when a 1 is written to the SLVCONTINUE bit in the SLVCTL register. The point in time when SlvPending is set depends on whether the I2C interface is in HSCAPABLE mode. See Section 25.7.2.2.2. When the I2C interface is configured to be HSCAPABLE, HS master codes are detected automatically. Due to the requirements of the HS I2C specification, slave addresses must also be detected automatically, since the address must be acknowledged before the clock can be stretched."
              },
              "SLVSTATE": {
                "bit": 9,
                "description": "Slave State code. Each value of this field indicates a specific required service for the Slave function. All other values are reserved. See Table 401 for state values and actions. note that the occurrence of some states and how they are handled are affected by DMA mode and Automatic Operation modes.",
                "width": 2
              },
              "SLVNOTSTR": {
                "bit": 11,
                "description": "Slave Not Stretching. Indicates when the slave function is stretching the I2C clock. This is needed in order to gracefully invoke Deep Sleep or Power-down modes during slave operation. This read-only flag reflects the slave function status in real time."
              },
              "SLVIDX": {
                "bit": 12,
                "description": "Slave address match Index. This field is valid when the I2C slave function has been selected by receiving an address that matches one of the slave addresses defined by any enabled slave address registers, and provides an identification of the address that was matched. It is possible that more than one address could be matched, but only one match can be reported here.",
                "width": 2
              },
              "SLVSEL": {
                "bit": 14,
                "description": "Slave selected flag. SLVSEL is set after an address match when software tells the Slave function to acknowledge the address, or when the address has been automatically acknowledged. It is cleared when another address cycle presents an address that does not match an enabled address on the Slave function, when slave software decides to NACK a matched address, when there is a Stop detected on the bus, when the master NACKs slave data, and in some combinations of Automatic Operation. SLVSEL is not cleared if software NACKs data."
              },
              "SLVDESEL": {
                "bit": 15,
                "description": "Slave Deselected flag. This flag will cause an interrupt when set if enabled via INTENSET. This flag can be cleared by writing a 1 to this bit."
              },
              "MONRDY": {
                "bit": 16,
                "description": "Monitor Ready. This flag is cleared when the MONRXDAT register is read."
              },
              "MONOV": {
                "bit": 17,
                "description": "Monitor Overflow flag."
              },
              "MONACTIVE": {
                "bit": 18,
                "description": "Monitor Active flag. Indicates when the Monitor function considers the I 2C bus to be active. Active is defined here as when some Master is on the bus: a bus Start has occurred more recently than a bus Stop."
              },
              "MONIDLE": {
                "bit": 19,
                "description": "Monitor Idle flag. This flag is set when the Monitor function sees the I2C bus change from active to inactive. This can be used by software to decide when to process data accumulated by the Monitor function. This flag will cause an interrupt when set if enabled via the INTENSET register. The flag can be cleared by writing a 1 to this bit."
              },
              "EVENTTIMEOUT": {
                "bit": 24,
                "description": "Event Time-out Interrupt flag. Indicates when the time between events has been longer than the time specified by the TIMEOUT register. Events include Start, Stop, and clock edges. The flag is cleared by writing a 1 to this bit. No time-out is created when the I2C-bus is idle."
              },
              "SCLTIMEOUT": {
                "bit": 25,
                "description": "SCL Time-out Interrupt flag. Indicates when SCL has remained low longer than the time specific by the TIMEOUT register. The flag is cleared by writing a 1 to this bit."
              }
            },
            "INTENSET": {
              "MSTPENDINGEN": {
                "bit": 0,
                "description": "Master Pending interrupt Enable."
              },
              "MSTARBLOSSEN": {
                "bit": 4,
                "description": "Master Arbitration Loss interrupt Enable."
              },
              "MSTSTSTPERREN": {
                "bit": 6,
                "description": "Master Start/Stop Error interrupt Enable."
              },
              "SLVPENDINGEN": {
                "bit": 8,
                "description": "Slave Pending interrupt Enable."
              },
              "SLVNOTSTREN": {
                "bit": 11,
                "description": "Slave Not Stretching interrupt Enable."
              },
              "SLVDESELEN": {
                "bit": 15,
                "description": "Slave Deselect interrupt Enable."
              },
              "MONRDYEN": {
                "bit": 16,
                "description": "Monitor data Ready interrupt Enable."
              },
              "MONOVEN": {
                "bit": 17,
                "description": "Monitor Overrun interrupt Enable."
              },
              "MONIDLEEN": {
                "bit": 19,
                "description": "Monitor Idle interrupt Enable."
              },
              "EVENTTIMEOUTEN": {
                "bit": 24,
                "description": "Event time-out interrupt Enable."
              },
              "SCLTIMEOUTEN": {
                "bit": 25,
                "description": "SCL time-out interrupt Enable."
              }
            },
            "INTENCLR": {
              "MSTPENDINGCLR": {
                "bit": 0,
                "description": "Master Pending interrupt clear. Writing 1 to this bit clears the corresponding bit in the INTENSET register if implemented."
              },
              "MSTARBLOSSCLR": {
                "bit": 4,
                "description": "Master Arbitration Loss interrupt clear."
              },
              "MSTSTSTPERRCLR": {
                "bit": 6,
                "description": "Master Start/Stop Error interrupt clear."
              },
              "SLVPENDINGCLR": {
                "bit": 8,
                "description": "Slave Pending interrupt clear."
              },
              "SLVNOTSTRCLR": {
                "bit": 11,
                "description": "Slave Not Stretching interrupt clear."
              },
              "SLVDESELCLR": {
                "bit": 15,
                "description": "Slave Deselect interrupt clear."
              },
              "MONRDYCLR": {
                "bit": 16,
                "description": "Monitor data Ready interrupt clear."
              },
              "MONOVCLR": {
                "bit": 17,
                "description": "Monitor Overrun interrupt clear."
              },
              "MONIDLECLR": {
                "bit": 19,
                "description": "Monitor Idle interrupt clear."
              },
              "EVENTTIMEOUTCLR": {
                "bit": 24,
                "description": "Event time-out interrupt clear."
              },
              "SCLTIMEOUTCLR": {
                "bit": 25,
                "description": "SCL time-out interrupt clear."
              }
            },
            "TIMEOUT": {
              "TOMIN": {
                "bit": 0,
                "description": "Time-out time value, bottom four bits. These are hard-wired to 0xF. This gives a minimum time-out of 16 I2C function clocks and also a time-out resolution of 16 I2C function clocks.",
                "width": 4
              },
              "TO": {
                "bit": 4,
                "description": "Time-out time value. Specifies the time-out interval value in increments of 16 I 2C function clocks, as defined by the CLKDIV register. To change this value while I2C is in operation, disable all time-outs, write a new value to TIMEOUT, then re-enable time-outs. 0x000 = A time-out will occur after 16 counts of the I2C function clock. 0x001 = A time-out will occur after 32 counts of the I2C function clock. 0xFFF = A time-out will occur after 65,536 counts of the I2C function clock.",
                "width": 12
              }
            },
            "CLKDIV": {
              "DIVVAL": {
                "bit": 0,
                "description": "This field controls how the Flexcomm clock (FCLK) is used by the I2C functions that need an internal clock in order to operate. 0x0000 = FCLK is used directly by the I2C. 0x0001 = FCLK is divided by 2 before use. 0x0002 = FCLK is divided by 3 before use. 0xFFFF = FCLK is divided by 65,536 before use.",
                "width": 16
              }
            },
            "INTSTAT": {
              "MSTPENDING": {
                "bit": 0,
                "description": "Master Pending."
              },
              "MSTARBLOSS": {
                "bit": 4,
                "description": "Master Arbitration Loss flag."
              },
              "MSTSTSTPERR": {
                "bit": 6,
                "description": "Master Start/Stop Error flag."
              },
              "SLVPENDING": {
                "bit": 8,
                "description": "Slave Pending."
              },
              "SLVNOTSTR": {
                "bit": 11,
                "description": "Slave Not Stretching status."
              },
              "SLVDESEL": {
                "bit": 15,
                "description": "Slave Deselected flag."
              },
              "MONRDY": {
                "bit": 16,
                "description": "Monitor Ready."
              },
              "MONOV": {
                "bit": 17,
                "description": "Monitor Overflow flag."
              },
              "MONIDLE": {
                "bit": 19,
                "description": "Monitor Idle flag."
              },
              "EVENTTIMEOUT": {
                "bit": 24,
                "description": "Event time-out Interrupt flag."
              },
              "SCLTIMEOUT": {
                "bit": 25,
                "description": "SCL time-out Interrupt flag."
              }
            },
            "MSTCTL": {
              "MSTCONTINUE": {
                "bit": 0,
                "description": "Master Continue. This bit is write-only."
              },
              "MSTSTART": {
                "bit": 1,
                "description": "Master Start control. This bit is write-only."
              },
              "MSTSTOP": {
                "bit": 2,
                "description": "Master Stop control. This bit is write-only."
              },
              "MSTDMA": {
                "bit": 3,
                "description": "Master DMA enable. Data operations of the I2C can be performed with DMA. Protocol type operations such as Start, address, Stop, and address match must always be done with software, typically via an interrupt. Address acknowledgement must also be done by software except when the I2C is configured to be HSCAPABLE (and address acknowledgement is handled entirely by hardware) or when Automatic Operation is enabled. When a DMA data transfer is complete, MSTDMA must be cleared prior to beginning the next operation, typically a Start or Stop.This bit is read/write."
              }
            },
            "MSTTIME": {
              "MSTSCLLOW": {
                "bit": 0,
                "description": "Master SCL Low time. Specifies the minimum low time that will be asserted by this master on SCL. Other devices on the bus (masters or slaves) could lengthen this time. This corresponds to the parameter t LOW in the I2C bus specification. I2C bus specification parameters tBUF and tSU;STA have the same values and are also controlled by MSTSCLLOW.",
                "width": 3
              },
              "MSTSCLHIGH": {
                "bit": 4,
                "description": "Master SCL High time. Specifies the minimum high time that will be asserted by this master on SCL. Other masters in a multi-master system could shorten this time. This corresponds to the parameter tHIGH in the I2C bus specification. I2C bus specification parameters tSU;STO and tHD;STA have the same values and are also controlled by MSTSCLHIGH.",
                "width": 3
              }
            },
            "MSTDAT": {
              "DATA": {
                "bit": 0,
                "description": "Master function data register. Read: read the most recently received data for the Master function. Write: transmit data using the Master function.",
                "width": 8
              }
            },
            "SLVCTL": {
              "SLVCONTINUE": {
                "bit": 0,
                "description": "Slave Continue."
              },
              "SLVNACK": {
                "bit": 1,
                "description": "Slave NACK."
              },
              "SLVDMA": {
                "bit": 3,
                "description": "Slave DMA enable."
              },
              "AUTOACK": {
                "bit": 8,
                "description": "Automatic Acknowledge.When this bit is set, it will cause an I2C header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is clear and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt."
              },
              "AUTOMATCHREAD": {
                "bit": 9,
                "description": "When AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation."
              }
            },
            "SLVDAT": {
              "DATA": {
                "bit": 0,
                "description": "Slave function data register. Read: read the most recently received data for the Slave function. Write: transmit data using the Slave function.",
                "width": 8
              }
            },
            "SLVADR[%s]": {
              "SADISABLE": {
                "bit": 0,
                "description": "Slave Address n Disable."
              },
              "SLVADR": {
                "bit": 1,
                "description": "Slave Address. Seven bit slave address that is compared to received addresses if enabled.",
                "width": 7
              },
              "AUTONACK": {
                "bit": 15,
                "description": "Automatic NACK operation. Used in conjunction with AUTOACK and AUTOMATCHREAD, allows software to ignore I2C traffic while handling previous I2C data or other operations."
              }
            },
            "SLVQUAL0": {
              "QUALMODE0": {
                "bit": 0,
                "description": "Qualify mode for slave address 0."
              },
              "SLVQUAL0": {
                "bit": 1,
                "description": "Slave address Qualifier for address 0. A value of 0 causes the address in SLVADR0 to be used as-is, assuming that it is enabled. If QUALMODE0 = 0, any bit in this field which is set to 1 will cause an automatic match of the corresponding bit of the received address when it is compared to the SLVADR0 register. If QUALMODE0 = 1, an address range is matched for address 0. This range extends from the value defined by SLVADR0 to the address defined by SLVQUAL0 (address matches when SLVADR0[7:1] &amp;lt;= received address &amp;lt;= SLVQUAL0[7:1]).",
                "width": 7
              }
            },
            "MONRXDAT": {
              "MONRXDAT": {
                "bit": 0,
                "description": "Monitor function Receiver Data. This reflects every data byte that passes on the I2C pins.",
                "width": 8
              },
              "MONSTART": {
                "bit": 8,
                "description": "Monitor Received Start."
              },
              "MONRESTART": {
                "bit": 9,
                "description": "Monitor Received Repeated Start."
              },
              "MONNACK": {
                "bit": 10,
                "description": "Monitor Received NACK."
              }
            },
            "ID": {
              "APERTURE": {
                "bit": 0,
                "description": "Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture.",
                "width": 8
              },
              "MINOR_REV": {
                "bit": 8,
                "description": "Minor revision of module implementation, starting at 0. Minor revision of module implementation, starting at 0. Software compatibility is expected between minor revisions.",
                "width": 4
              },
              "MAJOR_REV": {
                "bit": 12,
                "description": "Major revision of module implementation, starting at 0. There may not be software compatibility between major revisions.",
                "width": 4
              },
              "ID": {
                "bit": 16,
                "description": "Unique module identifier for this IP block.",
                "width": 16
              }
            }
          }
        },
        "FSP": {
          "instances": [
            {
              "name": "FSP",
              "base": "0x40088000"
            }
          ],
          "registers": {
            "SYS_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "FSP system control register"
            },
            "STATUS": {
              "offset": "0x04",
              "size": 32,
              "description": "FSP status register"
            },
            "INT": {
              "offset": "0x08",
              "size": 32,
              "description": "FSP interrupt register"
            },
            "INTEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "FSP interrupt enable register"
            },
            "TE_CTRL": {
              "offset": "0x20",
              "size": 32,
              "description": "transmit engine control register"
            },
            "TE_SRC_BASE": {
              "offset": "0x24",
              "size": 32,
              "description": "transfer engine source data memory base register"
            },
            "TE_DST_BASE": {
              "offset": "0x28",
              "size": 32,
              "description": "transfer engine destination data memory base register"
            },
            "MOU_CTRL": {
              "offset": "0x40",
              "size": 32,
              "description": "matrix operation unit control register"
            },
            "MA_SRC_BASE": {
              "offset": "0x44",
              "size": 32,
              "description": "matrix A source data memory base register"
            },
            "MB_SRC_BASE": {
              "offset": "0x48",
              "size": 32,
              "description": "matrix B source data memory base register"
            },
            "MO_DST_BASE": {
              "offset": "0x4C",
              "size": 32,
              "description": "matrix output data memory base register"
            },
            "MOU_SCALEA": {
              "offset": "0x50",
              "size": 32,
              "description": "scale coefficient A register"
            },
            "MOU_SCALEB": {
              "offset": "0x54",
              "size": 32,
              "description": "scale coefficient B register"
            },
            "SE_CTRL": {
              "offset": "0x60",
              "size": 32,
              "description": "stastic engine control register"
            },
            "SE_SRC_BASE": {
              "offset": "0x64",
              "size": 32,
              "description": "statistic engine source data base register"
            },
            "SE_IDX": {
              "offset": "0x68",
              "size": 32,
              "description": "max or min data index register"
            },
            "SE_SUM": {
              "offset": "0x6C",
              "size": 32,
              "description": "array summary result register"
            },
            "SE_PWR": {
              "offset": "0x70",
              "size": 32,
              "description": "array power result register"
            },
            "COR_CTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "correlation control register"
            },
            "CX_SRC_BASE": {
              "offset": "0x84",
              "size": 32,
              "description": "correlation x sequence base register"
            },
            "CY_SRC_BASE": {
              "offset": "0x88",
              "size": 32,
              "description": "correlation y sequence base register"
            },
            "CO_DST_BASE": {
              "offset": "0x8C",
              "size": 32,
              "description": "correlation output sequence base register"
            },
            "COR_OFFSET": {
              "offset": "0x90",
              "size": 32,
              "description": "correlation offset register"
            },
            "FIR_CFG_CH0": {
              "offset": "0xA0",
              "size": 32,
              "description": "FIR channel 0 configuration register"
            },
            "FIR_CFG_CH1": {
              "offset": "0xA4",
              "size": 32,
              "description": "FIR channel 1 configuration register"
            },
            "FIR_CFG_CH2": {
              "offset": "0xA8",
              "size": 32,
              "description": "FIR channel 2 configuration register"
            },
            "FIR_CFG_CH3": {
              "offset": "0xAC",
              "size": 32,
              "description": "FIR channel 3 configuration register"
            },
            "FIR_CFG_CH4": {
              "offset": "0xB0",
              "size": 32,
              "description": "FIR channel 4 configuration register"
            },
            "FIR_CFG_CH5": {
              "offset": "0xB4",
              "size": 32,
              "description": "FIR channel 5 configuration register"
            },
            "FIR_CFG_CH6": {
              "offset": "0xB8",
              "size": 32,
              "description": "FIR channel 6 configuration register"
            },
            "FIR_CFG_CH7": {
              "offset": "0xBC",
              "size": 32,
              "description": "FIR channel 7 configuration register"
            },
            "FIR_CFG_CH8": {
              "offset": "0xC0",
              "size": 32,
              "description": "FIR channel 8 configuration register"
            },
            "FIR_DAT0_FX": {
              "offset": "0xD0",
              "size": 32,
              "description": "FIR channel 0 fix point data input &amp; output register"
            },
            "FIR_DAT1_FX": {
              "offset": "0xD4",
              "size": 32,
              "description": "FIR channel 1 fix point data input &amp; output register"
            },
            "FIR_DAT2_FX": {
              "offset": "0xD8",
              "size": 32,
              "description": "FIR channel 2 fix point data input &amp; output register"
            },
            "FIR_DAT3_FX": {
              "offset": "0xDC",
              "size": 32,
              "description": "FIR channel 3 fix point data input &amp; output register"
            },
            "FIR_DAT4_FX": {
              "offset": "0xE0",
              "size": 32,
              "description": "FIR channel 4 fix point data input &amp; output register"
            },
            "FIR_DAT5_FX": {
              "offset": "0xE4",
              "size": 32,
              "description": "FIR channel 5 fix point data input &amp; output register"
            },
            "FIR_DAT6_FX": {
              "offset": "0xE8",
              "size": 32,
              "description": "FIR channel 6 fix point data input &amp; output register"
            },
            "FIR_DAT7_FX": {
              "offset": "0xEC",
              "size": 32,
              "description": "FIR channel 7 fix point data input &amp; output register"
            },
            "FIR_DAT8_FX": {
              "offset": "0xF0",
              "size": 32,
              "description": "FIR channel 8 fix point data input &amp; output register"
            },
            "FIR_DAT0_FL": {
              "offset": "0x100",
              "size": 32,
              "description": "FIR channel 0 float point data input &amp; output register"
            },
            "FIR_DAT1_FL": {
              "offset": "0x104",
              "size": 32,
              "description": "FIR channel 1 float point data input &amp; output register"
            },
            "FIR_DAT2_FL": {
              "offset": "0x108",
              "size": 32,
              "description": "FIR channel 2 float point data input &amp; output register"
            },
            "FIR_DAT3_FL": {
              "offset": "0x10C",
              "size": 32,
              "description": "FIR channel 3 float point data input &amp; output register"
            },
            "FIR_DAT4_FL": {
              "offset": "0x110",
              "size": 32,
              "description": "FIR channel 4 float point data input &amp; output register"
            },
            "FIR_DAT5_FL": {
              "offset": "0x114",
              "size": 32,
              "description": "FIR channel 5 float point data input &amp; output register"
            },
            "FIR_DAT6_FL": {
              "offset": "0x118",
              "size": 32,
              "description": "FIR channel 6 float point data input &amp; output register"
            },
            "FIR_DAT7_FL": {
              "offset": "0x11C",
              "size": 32,
              "description": "FIR channel 7 float point data input &amp; output register"
            },
            "FIR_DAT8_FL": {
              "offset": "0x120",
              "size": 32,
              "description": "FIR channel 8 float point data input &amp; output register"
            },
            "SIN_COS_IXOX": {
              "offset": "0x140",
              "size": 32,
              "description": "sin &amp; cos input fix output fix mode data address register"
            },
            "SIN_COS_IXOL": {
              "offset": "0x144",
              "size": 32,
              "description": "sin &amp; cos input fix output float mode data address register"
            },
            "SIN_COS_ILOX": {
              "offset": "0x148",
              "size": 32,
              "description": "sin &amp; cos input float output fix mode data address register"
            },
            "SIN_COS_ILOL": {
              "offset": "0x14C",
              "size": 32,
              "description": "sin &amp; cos input float output float mode data address register"
            },
            "LN_SQRT_IXOX": {
              "offset": "0x150",
              "size": 32,
              "description": "LN &amp; sqrt input fix output fix mode data address register"
            },
            "LN_SQRT_IXOL": {
              "offset": "0x154",
              "size": 32,
              "description": "LN &amp; sqrt input fix output float mode data address register"
            },
            "LN_SQRT_ILOX": {
              "offset": "0x158",
              "size": 32,
              "description": "LN &amp; sqrt input float output fix mode data address register"
            },
            "LN_SQRT_ILOL": {
              "offset": "0x15C",
              "size": 32,
              "description": "LN &amp; sqrt input float output float mode data address register"
            },
            "CORDIC_T0UP_IXOX": {
              "offset": "0x160",
              "size": 32,
              "description": "native cordic input fix output fix, t=0, u=1 mode data address register"
            },
            "CORDIC_T0UP_IXOL": {
              "offset": "0x164",
              "size": 32,
              "description": "native cordic input fix output float, t=0, u=1 mode data address register"
            },
            "CORDIC_T0UP_ILOX": {
              "offset": "0x168",
              "size": 32,
              "description": "native cordic input float output fix, t=0, u=1 mode data address register"
            },
            "CORDIC_T0UP_ILOL": {
              "offset": "0x16C",
              "size": 32,
              "description": "native cordic input float output float, t=0, u=1 mode data address register"
            },
            "CORDIC_T0UN_IXOX": {
              "offset": "0x170",
              "size": 32,
              "description": "native cordic input fix output fix, t=0, u=-1 mode data address register"
            },
            "CORDIC_T0UN_IXOL": {
              "offset": "0x174",
              "size": 32,
              "description": "native cordic input fix output float, t=0, u=-1 mode data address register"
            },
            "CORDIC_T0UN_ILOX": {
              "offset": "0x178",
              "size": 32,
              "description": "native cordic input float output fix, t=0, u=-1 mode data address register"
            },
            "CORDIC_T0UN_ILOL": {
              "offset": "0x17C",
              "size": 32,
              "description": "native cordic input float output float, t=0, u=-1 mode data address register"
            },
            "CORDIC_T1UP_IXOX": {
              "offset": "0x180",
              "size": 32,
              "description": "native cordic input fix output fix, t=1, u=1 mode data address register"
            },
            "CORDIC_T1UP_IXOL": {
              "offset": "0x184",
              "size": 32,
              "description": "native cordic input fix output float, t=1, u=1 mode data address register"
            },
            "CORDIC_T1UP_ILOX": {
              "offset": "0x188",
              "size": 32,
              "description": "native cordic input float output fix, t=1, u=1 mode data address register"
            },
            "CORDIC_T1UP_ILOL": {
              "offset": "0x18C",
              "size": 32,
              "description": "native cordic input float output float, t=1, u=1 mode data address register"
            },
            "CORDIC_T1UN_IXOX": {
              "offset": "0x190",
              "size": 32,
              "description": "native cordic input fix output fix, t=1, u=-1 mode data address register"
            },
            "CORDIC_T1UN_IXOL": {
              "offset": "0x194",
              "size": 32,
              "description": "native cordic input fix output float, t=1, u=-1 mode data address register"
            },
            "CORDIC_T1UN_ILOX": {
              "offset": "0x198",
              "size": 32,
              "description": "native cordic input float output fix, t=1, u=-1 mode data address register"
            },
            "CORDIC_T1UN_ILOL": {
              "offset": "0x19C",
              "size": 32,
              "description": "native cordic input float output float, t=1, u=-1 mode data address register"
            }
          },
          "bits": {
            "SYS_CTRL": {
              "TE_ABORT": {
                "bit": 0,
                "description": "Transform Engine abort write 1 to abort"
              },
              "MOU_ABORT": {
                "bit": 1,
                "description": "Matrix Operation Unit abort write 1 to abort"
              },
              "SCF_ABORT": {
                "bit": 2,
                "description": "SE COR FIR abort write 1 to abort"
              }
            },
            "STATUS": {
              "FPU0_BUSY": {
                "bit": 0,
                "description": "SE COR FIR is in processing busy"
              },
              "FPU1_BUSY": {
                "bit": 1,
                "description": "TE MOU is in processing busy"
              },
              "FIR_READY": {
                "bit": 2,
                "description": "FIR output buffer is not empty which is valid for read"
              }
            },
            "INT": {
              "TE_DONE_INT": {
                "bit": 0,
                "description": "Transform engine done interrupt"
              },
              "MOU_DONE_INT": {
                "bit": 1,
                "description": "Matrix operation unit done interrupt"
              },
              "SE_DONE_INT": {
                "bit": 2,
                "description": "Statistic engine done interrupt"
              },
              "COR_DONE_INT": {
                "bit": 3,
                "description": "Correlation done interrupt"
              },
              "FPU0_CALC_IN_ERR_INT": {
                "bit": 8,
                "description": "SE COR FIR calculation input data error interrupt"
              },
              "FPU0_CALC_OUT_ERR_INT": {
                "bit": 9,
                "description": "SE COR FIR calculation output data error interrupt"
              },
              "FPU0_DIN_OV_INT": {
                "bit": 10,
                "description": "SE COR FIR input data overflow interrupt (always 0)"
              },
              "FPU0_DOUT_OV_INT": {
                "bit": 11,
                "description": "SE COR FIR output data overflow interrupt"
              },
              "SINGULAR_INT": {
                "bit": 12,
                "description": "MOU singular interrupt"
              },
              "FPU1_CALC_IN_ERR_INT": {
                "bit": 16,
                "description": "MOU TE calculation input data error interrupt"
              },
              "FPU1_CALC_OUT_ERR_INT": {
                "bit": 17,
                "description": "MOU TE calculation output data error interrupt"
              },
              "FPU1_DIN_OV_INT": {
                "bit": 18,
                "description": "MOU TE input data overflow interrupt"
              },
              "FPU1_DOUT_OV_INT": {
                "bit": 19,
                "description": "MOU TE output data overflow interrupt"
              },
              "FINV_DIN_ERR_INT": {
                "bit": 20,
                "description": "FINV input data is inf or nan"
              },
              "FINV_DOUT_OV_INT": {
                "bit": 21,
                "description": "FINV output data overflow"
              },
              "FINV_ZERO_INT": {
                "bit": 22,
                "description": "FINV input data is zero"
              },
              "CORDIC_DIN_ERR": {
                "bit": 24,
                "description": "CORDIC input data error interrupt"
              },
              "CORDIC_DOUT_ERR_INT": {
                "bit": 25,
                "description": "CORDIC output data error interrupt"
              },
              "CORDIC_CALC_ERR_INT": {
                "bit": 26,
                "description": "CORDIC calculation error interrupt"
              },
              "FSP_INT": {
                "bit": 31,
                "description": "Or signal of all FSP function interrupt in this register"
              }
            },
            "INTEN": {
              "TE_DONE_INTEN": {
                "bit": 0,
                "description": "Transform engine done interrupt enable"
              },
              "MOU_DONE_INTEN": {
                "bit": 1,
                "description": "Matrix operation unit done interrupt enable"
              },
              "SE_DONE_INTEN": {
                "bit": 2,
                "description": "Statistic engine done interrupt enable"
              },
              "COR_DONE_INTEN": {
                "bit": 3,
                "description": "Correlation done interrupt enable"
              },
              "FPU0_CALC_IN_ERR_INTEN": {
                "bit": 8,
                "description": "SE COR FIR calculation input data error interrupt enable"
              },
              "FPU0_CALC_OUT_ERR_INTEN": {
                "bit": 9,
                "description": "SE COR FIR calculation output data error interrupt enable"
              },
              "FPU0_DIN_OV_INTEN": {
                "bit": 10,
                "description": "SE COR FIR input data overflow interrupt enable"
              },
              "FPU0_DOUT_OV_INTEN": {
                "bit": 11,
                "description": "SE COR FIR output data overflow interrupt enable"
              },
              "SINGULAR_INTEN": {
                "bit": 12,
                "description": "MOU singular interrupt enable"
              },
              "FPU1_CALC_IN_ERR_INTEN": {
                "bit": 16,
                "description": "MOU TE calculation input data error interrupt enable"
              },
              "FPU1_CALC_OUT_ERR_INTEN": {
                "bit": 17,
                "description": "MOU TE calculation output data error interrupt enable"
              },
              "FPU1_DIN_OV_INTEN": {
                "bit": 18,
                "description": "MOU TE input data overflow interrupt enable"
              },
              "FPU1_DOUT_OV_INTEN": {
                "bit": 19,
                "description": "MOU TE output data overflow interrupt enable"
              },
              "FINV_DIN_ERR_INTEN": {
                "bit": 20,
                "description": "FINV data input is inf or nan interrupt enable"
              },
              "FINV_DOUT_OV_INTEN": {
                "bit": 21,
                "description": "FINV data output overflow interrupt enable"
              },
              "FINV_ZERO_INTEN": {
                "bit": 22,
                "description": "FINV input is zero interrupt enable"
              },
              "CORDIC_DIN_ERR_INTEN": {
                "bit": 24,
                "description": "CORDIC input data error interrupt enable"
              },
              "CORDIC_DOUT_ERR_INTEN": {
                "bit": 25,
                "description": "CORDIC output data error interrupt enable"
              },
              "CORDIC_CALC_ERR_INTEN": {
                "bit": 26,
                "description": "CORDIC calculation error interrupt enable"
              },
              "FSP_INTEN": {
                "bit": 31,
                "description": "Or signal of all FSP function interrupt in this register enable"
              }
            },
            "TE_CTRL": {
              "TE_MODE": {
                "bit": 0,
                "description": "TE compute mode",
                "width": 2
              },
              "TE_IO_MODE": {
                "bit": 2,
                "description": "TE input &amp; output mode select",
                "width": 2
              },
              "TE_PTS": {
                "bit": 4,
                "description": "TE compute point",
                "width": 2
              },
              "TE_DIN_FP_SEL": {
                "bit": 6,
                "description": "TE input data format select"
              },
              "TE_DOUT_FP_SEL": {
                "bit": 7,
                "description": "TE output data format select"
              },
              "TE_SCALE": {
                "bit": 8,
                "description": "TE scale",
                "width": 8
              },
              "TE_PAUSE_LVL": {
                "bit": 24,
                "description": "Transfer Engine stop level for debug use only.",
                "width": 3
              }
            },
            "TE_SRC_BASE": {
              "TE_SRC_BASE": {
                "bit": 0,
                "description": "TE source data memory base address",
                "width": 17
              }
            },
            "TE_DST_BASE": {
              "TE_DST_BASE": {
                "bit": 0,
                "description": "TE destination data memory base address",
                "width": 17
              }
            },
            "MOU_CTRL": {
              "OP_MODE": {
                "bit": 0,
                "description": "MOU operation mode",
                "width": 4
              },
              "MOU_DIN_FP_SEL": {
                "bit": 8,
                "description": "MOU data input format select"
              },
              "MOU_DOUT_FP_SEL": {
                "bit": 9,
                "description": "MOU data output format select"
              },
              "MAT_M": {
                "bit": 16,
                "description": "MOU Matrix column",
                "width": 4
              },
              "MAT_N": {
                "bit": 20,
                "description": "MOU Matrix row only valid when matrix's column is not equal to row",
                "width": 4
              },
              "MAT_K": {
                "bit": 24,
                "description": "MOU Matrix row only valid when matrix mult operation",
                "width": 4
              },
              "DIV_EPSILON": {
                "bit": 28,
                "description": "When the data exponent is small than DIV_EPSILON the inverse operation will output a error signal.",
                "width": 2
              },
              "LU_STOP": {
                "bit": 30,
                "description": "Stop at LU"
              },
              "UINV_STOP": {
                "bit": 31,
                "description": "stop at U-Matrix inverse"
              }
            },
            "MA_SRC_BASE": {
              "MA_SRC_BASE": {
                "bit": 0,
                "description": "Matrix A source data memory base address",
                "width": 17
              }
            },
            "MB_SRC_BASE": {
              "MB_SRC_BASE": {
                "bit": 0,
                "description": "Matrix B source data memory base address",
                "width": 17
              }
            },
            "MO_DST_BASE": {
              "MO_DST_BASE": {
                "bit": 0,
                "description": "Matrix Operation Unit output data destination memory base address",
                "width": 17
              }
            },
            "MOU_SCALEA": {
              "MOU_SCALEA": {
                "bit": 0,
                "description": "MOU scale coefficient A",
                "width": 32
              }
            },
            "MOU_SCALEB": {
              "MOU_SCALEB": {
                "bit": 0,
                "description": "MOU scale coefficient B",
                "width": 32
              }
            },
            "SE_CTRL": {
              "MIN_SEL": {
                "bit": 0,
                "description": "Minimum value selection"
              },
              "MAX_SEL": {
                "bit": 1,
                "description": "Maximum value selection0 the first one1 the last one"
              },
              "MIN_IDX_EN": {
                "bit": 2,
                "description": "Minimum value index calculation enable"
              },
              "MAX_IDX_EN": {
                "bit": 3,
                "description": "Maximum value index calculation enable"
              },
              "SUM_EN": {
                "bit": 4,
                "description": "Summary calculation enable"
              },
              "PWR_EN": {
                "bit": 5,
                "description": "Power calculation enable"
              },
              "SE_DIN_FP_SEL": {
                "bit": 6,
                "description": "SE data input format select"
              },
              "SE_DOUT_FP_SEL": {
                "bit": 7,
                "description": "SE data output format select"
              },
              "SE_LEN": {
                "bit": 16,
                "description": "Statistic engine length",
                "width": 8
              }
            },
            "SE_SRC_BASE": {
              "SE_SRC_BASE": {
                "bit": 0,
                "description": "Statistic engine source data base address",
                "width": 17
              }
            },
            "SE_IDX": {
              "SE_MIN_IDX": {
                "bit": 0,
                "description": "Minimum data index of an array",
                "width": 8
              },
              "SE_MAX_IDX": {
                "bit": 16,
                "description": "Maximum data index of an array",
                "width": 8
              }
            },
            "SE_SUM": {
              "SE_SUM": {
                "bit": 0,
                "description": "Summary of an array",
                "width": 32
              }
            },
            "SE_PWR": {
              "SE_PWR": {
                "bit": 0,
                "description": "Power value of an array",
                "width": 32
              }
            },
            "COR_CTRL": {
              "COR_DIN_FP_SEL": {
                "bit": 8,
                "description": "COR input data format select"
              },
              "COR_DOUT_FP_SEL": {
                "bit": 9,
                "description": "COR output data format select"
              },
              "COR_X_LEN": {
                "bit": 16,
                "description": "The length of X sequence to be Correlator 0-255",
                "width": 8
              },
              "COR_Y_LEN": {
                "bit": 24,
                "description": "The length of Y sequence to be Correlator 0-255",
                "width": 8
              }
            },
            "CX_SRC_BASE": {
              "COR_X_ADDR": {
                "bit": 0,
                "description": "The base address of X sequence to be Correlator",
                "width": 17
              }
            },
            "CY_SRC_BASE": {
              "COR_Y_ADDR": {
                "bit": 0,
                "description": "The base address of Y sequence to be Correlator",
                "width": 17
              }
            },
            "CO_DST_BASE": {
              "COR_DST_BASE": {
                "bit": 0,
                "description": "correlation output data destination address base",
                "width": 17
              }
            },
            "COR_OFFSET": {
              "COR_X_OFFSET": {
                "bit": 0,
                "description": "COR input X SEQ offset 0-255",
                "width": 8
              },
              "COR_Y_OFFSET": {
                "bit": 8,
                "description": "COR input Y SEQ offset 0-255",
                "width": 8
              }
            },
            "FIR_CFG_CH0": {
              "FIR_CH0_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 0 coefficient base address",
                "width": 16
              },
              "FIR_CH0_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 0 tap length the register value equals to real tap length minus 1.",
                "width": 4
              },
              "FIR_BUF_CLR_ALL": {
                "bit": 30,
                "description": "clear all FIR buffer"
              },
              "FIR_CH0_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 0 buffer clear"
              }
            },
            "FIR_CFG_CH1": {
              "FIR_CH1_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 1 coefficient base address",
                "width": 16
              },
              "FIR_CH1_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 1 tap length",
                "width": 4
              },
              "FIR_CH1_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 1 buffer clear"
              }
            },
            "FIR_CFG_CH2": {
              "FIR_CH2_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 2 coefficient base address",
                "width": 16
              },
              "FIR_CH2_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 2 tap length",
                "width": 4
              },
              "FIR_CH2_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 2 buffer clear"
              }
            },
            "FIR_CFG_CH3": {
              "FIR_CH3_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 3 coefficient base address",
                "width": 16
              },
              "FIR_CH3_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 3 tap length",
                "width": 4
              },
              "FIR_CH3_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 3 buffer clear"
              }
            },
            "FIR_CFG_CH4": {
              "FIR_CH4_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 4 coefficient base address",
                "width": 16
              },
              "FIR_CH4_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 4 tap length",
                "width": 4
              },
              "FIR_CH4_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 4 buffer clear"
              }
            },
            "FIR_CFG_CH5": {
              "FIR_CH5_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 5 coefficient base address",
                "width": 16
              },
              "FIR_CH5_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 5 tap length",
                "width": 4
              },
              "FIR_CH5_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 5 buffer clear"
              }
            },
            "FIR_CFG_CH6": {
              "FIR_CH6_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 6 coefficient base address",
                "width": 16
              },
              "FIR_CH6_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 6 tap length",
                "width": 4
              },
              "FIR_CH6_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 6 buffer clear"
              }
            },
            "FIR_CFG_CH7": {
              "FIR_CH7_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 7 coefficient base address",
                "width": 16
              },
              "FIR_CH7_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 7 tap length",
                "width": 4
              },
              "FIR_CH7_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 7 buffer clear"
              }
            },
            "FIR_CFG_CH8": {
              "FIR_CH8_COEF_BASE": {
                "bit": 0,
                "description": "FIR channel 8 coefficient base address",
                "width": 16
              },
              "FIR_CH8_TAP_LEN": {
                "bit": 16,
                "description": "FIR channel 8 tap length",
                "width": 4
              },
              "FIR_CH8_BUF_CLR": {
                "bit": 31,
                "description": "FIR channel 8 buffer clear"
              }
            },
            "FIR_DAT0_FX": {
              "FIR_DAT0_FX": {
                "bit": 0,
                "description": "FIR channel 0 fix data",
                "width": 32
              }
            },
            "FIR_DAT1_FX": {
              "FIR_DAT1_FX": {
                "bit": 0,
                "description": "FIR channel1 fix data",
                "width": 32
              }
            },
            "FIR_DAT2_FX": {
              "FIR_DAT2_FX": {
                "bit": 0,
                "description": "FIR channel2 fix data",
                "width": 32
              }
            },
            "FIR_DAT3_FX": {
              "FIR_DAT3_FX": {
                "bit": 0,
                "description": "FIR channel3 fix data",
                "width": 32
              }
            },
            "FIR_DAT4_FX": {
              "FIR_DAT4_FX": {
                "bit": 0,
                "description": "FIR channel4 fix data",
                "width": 32
              }
            },
            "FIR_DAT5_FX": {
              "FIR_DAT5_FX": {
                "bit": 0,
                "description": "FIR channel5 fix data",
                "width": 32
              }
            },
            "FIR_DAT6_FX": {
              "FIR_DAT6_FX": {
                "bit": 0,
                "description": "FIR channel6 fix data",
                "width": 32
              }
            },
            "FIR_DAT7_FX": {
              "FIR_DAT7_FX": {
                "bit": 0,
                "description": "FIR channel7 fix data",
                "width": 32
              }
            },
            "FIR_DAT8_FX": {
              "FIR_DAT8_FX": {
                "bit": 0,
                "description": "FIR channel8 fix data",
                "width": 32
              }
            },
            "FIR_DAT0_FL": {
              "FIR_DAT0_FL": {
                "bit": 0,
                "description": "FIR channel 0 float data",
                "width": 32
              }
            },
            "FIR_DAT1_FL": {
              "FIR_DAT1_FL": {
                "bit": 0,
                "description": "FIR channel1 float data",
                "width": 32
              }
            },
            "FIR_DAT2_FL": {
              "FIR_DAT2_FL": {
                "bit": 0,
                "description": "FIR channel2 float data",
                "width": 32
              }
            },
            "FIR_DAT3_FL": {
              "FIR_DAT3_FL": {
                "bit": 0,
                "description": "FIR channel3 float data",
                "width": 32
              }
            },
            "FIR_DAT4_FL": {
              "FIR_DAT4_FL": {
                "bit": 0,
                "description": "FIR channel4 float data",
                "width": 32
              }
            },
            "FIR_DAT5_FL": {
              "FIR_DAT5_FL": {
                "bit": 0,
                "description": "FIR channel5 float data",
                "width": 32
              }
            },
            "FIR_DAT6_FL": {
              "FIR_DAT6_FL": {
                "bit": 0,
                "description": "FIR channel6 float data",
                "width": 32
              }
            },
            "FIR_DAT7_FL": {
              "FIR_DAT7_FL": {
                "bit": 0,
                "description": "FIR channel7 float data",
                "width": 32
              }
            },
            "FIR_DAT8_FL": {
              "FIR_DAT8_FL": {
                "bit": 0,
                "description": "FIR channel8 float data",
                "width": 32
              }
            },
            "SIN_COS_IXOX": {
              "SIN_COS_IXOX_SRC": {
                "bit": 0,
                "description": "SIN_COS input data source address. Input fix output fix",
                "width": 16
              },
              "SIN_COS_IXOX_DST": {
                "bit": 16,
                "description": "SIN_COS output data destination address. Input fix output fix.",
                "width": 16
              }
            },
            "SIN_COS_IXOL": {
              "SIN_COS_IXOL_SRC": {
                "bit": 0,
                "description": "SIN_COS input data source word address. Input fix output float",
                "width": 16
              },
              "SIN_COS_IXOL_DST": {
                "bit": 16,
                "description": "SIN_COS output data destination word address. Input fix output float.",
                "width": 16
              }
            },
            "SIN_COS_ILOX": {
              "SIN_COS_ILOX_SRC": {
                "bit": 0,
                "description": "SIN_COS input data source word address. Input float output fix",
                "width": 16
              },
              "SIN_COS_ILOX_DST": {
                "bit": 16,
                "description": "SIN_COS output data destination word address. Input float output fix.",
                "width": 16
              }
            },
            "SIN_COS_ILOL": {
              "SIN_COS_ILOL_SRC": {
                "bit": 0,
                "description": "SIN_COS input data source word address. Input float output float",
                "width": 16
              },
              "SIN_COS_ILOL_DST": {
                "bit": 16,
                "description": "SIN_COS output data destination word address. Input float output float",
                "width": 16
              }
            },
            "LN_SQRT_IXOX": {
              "LN_SQRT_IXOX_SRC": {
                "bit": 0,
                "description": "LN_SQRT input data source word address. Input fix output fix",
                "width": 16
              },
              "LN_SQRT_IXOX_DST": {
                "bit": 16,
                "description": "LN_SQRT output data destination word address. Input fix output fix.",
                "width": 16
              }
            },
            "LN_SQRT_IXOL": {
              "LN_SQRT_IXOL_SRC": {
                "bit": 0,
                "description": "LN_SQRT input data source word address. Input fix output float",
                "width": 16
              },
              "LN_SQRT_IXOL_DST": {
                "bit": 16,
                "description": "LN_SQRT output data destination word address. Input fix output float.",
                "width": 16
              }
            },
            "LN_SQRT_ILOX": {
              "LN_SQRT_ILOX_SRC": {
                "bit": 0,
                "description": "LN_SQRT input data source word address. Input float output fix",
                "width": 16
              },
              "LN_SQRT_ILOX_DST": {
                "bit": 16,
                "description": "LN_SQRT output data destination word address. Input float output fix.",
                "width": 16
              }
            },
            "LN_SQRT_ILOL": {
              "LN_SQRT_ILOL_SRC": {
                "bit": 0,
                "description": "LN_SQRT input data source word address. Input float output float",
                "width": 16
              },
              "LN_SQRT_ILOL_DST": {
                "bit": 16,
                "description": "LN_SQRT output data destination word address. Input float output float",
                "width": 16
              }
            },
            "CORDIC_T0UP_IXOX": {
              "CORDIC_T0UP_IXOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UP_IXOX input data source word address. Input fix output fix",
                "width": 16
              },
              "CORDIC_T0UP_IXOX_DST": {
                "bit": 16,
                "description": "CORDIC_T0UP_IXOX output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UP_IXOX_DST+1. Input fix output fix",
                "width": 16
              }
            },
            "CORDIC_T0UP_IXOL": {
              "CORDIC_T0UP_IXOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UP_IXOL input data source word address. Input fix output float",
                "width": 16
              },
              "CORDIC_T0UP_IXOL_DST": {
                "bit": 16,
                "description": "CORDIC_T0UP_IXOL output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UP_IXOL_DST+1. Input fix output float",
                "width": 16
              }
            },
            "CORDIC_T0UP_ILOX": {
              "CORDIC_T0UP_ILOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UP_ILOX input data source word address. Input float output fix",
                "width": 16
              },
              "CORDIC_T0UP_ILOX_DST": {
                "bit": 16,
                "description": "CORDIC_T0UP_ILOX output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UP_ILOX_DST+1. Input float output fix",
                "width": 16
              }
            },
            "CORDIC_T0UP_ILOL": {
              "CORDIC_T0UP_ILOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UN_ILOL input data source word address. Input float output float",
                "width": 16
              },
              "CORDIC_T0UP_ILOL_DST": {
                "bit": 16,
                "description": "CORDIC_T0UN_ILOL output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UN_ILOL_DST+1. Input float output float",
                "width": 16
              }
            },
            "CORDIC_T0UN_IXOX": {
              "CORDIC_T0UN_IXOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UN_IXOX input data source word address. Input fix output fix",
                "width": 16
              },
              "CORDIC_T0UN_IXOX_DST": {
                "bit": 16,
                "description": "CORDIC_T0UN_IXOX output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UN_IXOX_DST+1. Input fix output fix",
                "width": 16
              }
            },
            "CORDIC_T0UN_IXOL": {
              "CORDIC_T0UN_IXOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UN_IXOL input data source word address. Input fix output float",
                "width": 16
              },
              "CORDIC_T0UN_IXOL_DST": {
                "bit": 16,
                "description": "CORDIC_T0UN_IXOL output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UN_IXOL_DST+1. Input fix output float",
                "width": 16
              }
            },
            "CORDIC_T0UN_ILOX": {
              "CORDIC_T0UN_ILOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UN_ILOX input data source word address. Input float output fix",
                "width": 16
              },
              "CORDIC_T0UN_ILOX_DST": {
                "bit": 16,
                "description": "CORDIC_T0UN_ILOX output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UN_ILOX_DST+1. Input float output fix",
                "width": 16
              }
            },
            "CORDIC_T0UN_ILOL": {
              "CORDIC_T0UN_ILOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T0UN_ILOL input data source word address. Input float output float",
                "width": 16
              },
              "CORDIC_T0UN_ILOL_DST": {
                "bit": 16,
                "description": "CORDIC_T0UN_ILOL output data destination word address. X is saved at here Y is saved at word address CORDIC_T0UN_ILOL_DST+1. Input float output float",
                "width": 16
              }
            },
            "CORDIC_T1UP_IXOX": {
              "CORDIC_T1UP_IXOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UP_IXOX input data source word address. Input fix output fix",
                "width": 16
              },
              "CORDIC_T1UP_IXOX_DST": {
                "bit": 16,
                "description": "CORDIC_T1UP_IXOX output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UP_IXOX_DST+1. Input fix output fix",
                "width": 16
              }
            },
            "CORDIC_T1UP_IXOL": {
              "CORDIC_T1UP_IXOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UP_IXOL input data source word address. Input fix output float",
                "width": 16
              },
              "CORDIC_T1UP_IXOL_DST": {
                "bit": 16,
                "description": "CORDIC_T1UP_IXOL output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UP_IXOL_DST+1. Input fix output float",
                "width": 16
              }
            },
            "CORDIC_T1UP_ILOX": {
              "CORDIC_T1UP_ILOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UP_ILOX input data source word address. Input float output fix",
                "width": 16
              },
              "CORDIC_T1UP_ILOX_DST": {
                "bit": 16,
                "description": "CORDIC_T1UP_ILOX output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UP_ILOX_DST+1. Input float output fix",
                "width": 16
              }
            },
            "CORDIC_T1UP_ILOL": {
              "CORDIC_T1UP_ILOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UP_ILOL input data source word address. Input float output float",
                "width": 16
              },
              "CORDIC_T1UP_ILOL_DST": {
                "bit": 16,
                "description": "CORDIC_T1UP_ILOL output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UP_ILOL_DST+1. Input float output float",
                "width": 16
              }
            },
            "CORDIC_T1UN_IXOX": {
              "CORDIC_T1UN_IXOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UN_IXOX input data source word address. Input fix output fix",
                "width": 16
              },
              "CORDIC_T1UN_IXOX_DST": {
                "bit": 16,
                "description": "CORDIC_T1UN_IXOX output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UN_IXOX_DST+1. Input fix output fix",
                "width": 16
              }
            },
            "CORDIC_T1UN_IXOL": {
              "CORDIC_T1UN_IXOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UN_IXOL input data source word address. Input fix output float",
                "width": 16
              },
              "CORDIC_T1UN_IXOL_DST": {
                "bit": 16,
                "description": "CORDIC_T1UN_IXOL output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UN_IXOL_DST+1. Input fix output float",
                "width": 16
              }
            },
            "CORDIC_T1UN_ILOX": {
              "CORDIC_T1UN_ILOX_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UN_ILOX input data source word address. Input float output fix",
                "width": 16
              },
              "CORDIC_T1UN_ILOX_DST": {
                "bit": 16,
                "description": "CORDIC_T1UN_ILOX output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UN_ILOX_DST+1. Input float output fix",
                "width": 16
              }
            },
            "CORDIC_T1UN_ILOL": {
              "CORDIC_T1UN_ILOL_SRC": {
                "bit": 0,
                "description": "CORDIC_T1UN_ILOL input data source word address. Input float output float",
                "width": 16
              },
              "CORDIC_T1UN_ILOL_DST": {
                "bit": 16,
                "description": "CORDIC_T1UN_ILOL output data destination word address. X is saved at here Z is saved at word address CORDIC_T1UN_ILOL_DST+1. Input float output float",
                "width": 16
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x4008C000"
            },
            {
              "name": "GPIOB",
              "base": "0x4008D000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO value register"
            },
            "DATAOUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO output status register"
            },
            "OUTENSET": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO output enable set register"
            },
            "OUTENCLR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO output clear register"
            },
            "INTENSET": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO interrupt enable set register"
            },
            "INTENCLR": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO interrupt enable clear register"
            },
            "INTTYPESET": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO interrupt type set register"
            },
            "INTTYPECLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO interrupt type set register"
            },
            "INTPOLSET": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO interrupt polarity set register"
            },
            "INTPOLCLR": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO interrupt polarity clear register"
            },
            "INTSTATUS": {
              "offset": "0x38",
              "size": 32,
              "description": "GPIO interrupt status register"
            }
          },
          "bits": {
            "DATA": {
              "DATA": {
                "bit": 0,
                "description": "data value",
                "width": 32
              }
            },
            "DATAOUT": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data output register value",
                "width": 32
              }
            },
            "OUTENSET": {
              "OUTENSET": {
                "bit": 0,
                "description": "output enable clear",
                "width": 32
              }
            },
            "OUTENCLR": {
              "OUTENCLR": {
                "bit": 0,
                "description": "output enable clear",
                "width": 32
              }
            },
            "INTENSET": {
              "INTENSET": {
                "bit": 0,
                "description": "interrupt enable set",
                "width": 32
              }
            },
            "INTENCLR": {
              "INTENCLR": {
                "bit": 0,
                "description": "interrupt enable clear",
                "width": 32
              }
            },
            "INTTYPESET": {
              "INTTYPESET": {
                "bit": 0,
                "description": "interrupt type set",
                "width": 32
              }
            },
            "INTTYPECLR": {
              "INTTYPECLR": {
                "bit": 0,
                "description": "interrupt type clear",
                "width": 32
              }
            },
            "INTPOLSET": {
              "INTPOLSET": {
                "bit": 0,
                "description": "interrupt polarity set",
                "width": 32
              }
            },
            "INTPOLCLR": {
              "INTPOLCLR": {
                "bit": 0,
                "description": "interrupt polarity clear",
                "width": 32
              }
            },
            "INTSTATUS": {
              "INTSTATUS": {
                "bit": 0,
                "description": "interrupt status",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC_ENGINE",
              "base": "0x4008E000"
            }
          ],
          "registers": {
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC mode register"
            },
            "SEED": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC seed register"
            },
            "SUM": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC checksum register"
            },
            "WR_DATA": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC data register"
            }
          },
          "bits": {
            "MODE": {
              "CRC_POLY": {
                "bit": 0,
                "description": "CRC polynomial: 1X = CRC-32 polynomial 01 = CRC-16 polynomial 00 = CRC-CCITT polynomial",
                "width": 2
              },
              "BIT_RVS_WR": {
                "bit": 2,
                "description": "Data bit order: 1 = Bit order reverse for CRC_WR_DATA (per byte) 0 = No bit order reverse for CRC_WR_DATA (per byte)"
              },
              "CMPL_WR": {
                "bit": 3,
                "description": "Data complement: 1 = 1'-s complement for CRC_WR_DATA 0 = No 1'-s complement for CRC_WR_DATA"
              },
              "BIT_RVS_SUM": {
                "bit": 4,
                "description": "CRC sum bit order: 1 = Bit order reverse for CRC_SUM 0 = No bit order reverse for CRC_SUM"
              },
              "CMPL_SUM": {
                "bit": 5,
                "description": "CRC sum complement: 1 = 1'-s complement for CRC_SUM 0 = No 1'-s complement for CRC_SUM"
              }
            },
            "SEED": {
              "CRC_SEED": {
                "bit": 0,
                "description": "A write access to this register will load CRC seed value to CRC_SUM register with selected bit order and 1'-s complement pre-processes. A write access to this register will overrule the CRC calculation in progresses.",
                "width": 32
              }
            },
            "SUM": {
              "CRC_SUM": {
                "bit": 0,
                "description": "The most recent CRC sum can be read through this register with selected bit order and 1'-s complement post-processes.",
                "width": 32
              }
            },
            "WR_DATA": {
              "CRC_WR_DATA": {
                "bit": 0,
                "description": "Data written to this register will be taken to perform CRC calculation with selected bit order and 1'-s complement pre-process. Any write size 8, 16 or 32-bit are allowed and accept back-to-back transactions.",
                "width": 32
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 16,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          }
        ]
      }
    }
  }
}