$date
	Sat Aug 31 12:47:19 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_transizione_livello $end
$var wire 1 ! rdy_out $end
$var wire 1 " rdy_in $end
$var reg 1 # beta_rdyin $end
$var reg 1 $ beta_rdyout $end
$var reg 1 % clock $end
$scope module rdyin $end
$var wire 1 # beta $end
$var wire 1 % clock $end
$var wire 1 & s_out $end
$var wire 1 " out $end
$var wire 1 ! in $end
$var reg 1 ' contatore_mod_2 $end
$scope module c $end
$var wire 1 " out $end
$var wire 1 ' x2 $end
$var wire 1 & x1 $end
$upscope $end
$scope module s $end
$var wire 1 ( beta $end
$var wire 1 % clock $end
$var wire 1 & out $end
$var wire 1 ! in $end
$var reg 1 & val $end
$upscope $end
$upscope $end
$scope module rdyout $end
$var wire 1 $ beta $end
$var wire 1 % clock $end
$var wire 1 ) in $end
$var wire 1 * s_out $end
$var wire 1 ! out $end
$var reg 1 + contatore_mod_2 $end
$scope module c $end
$var wire 1 ! out $end
$var wire 1 + x2 $end
$var wire 1 * x1 $end
$upscope $end
$scope module s $end
$var wire 1 , beta $end
$var wire 1 % clock $end
$var wire 1 ) in $end
$var wire 1 * out $end
$var reg 1 * val $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1,
0+
0*
0)
1(
0'
0&
0%
0$
0#
x"
x!
$end
#2
0!
0"
#6
1%
#7
0%
#9
1$
#11
1+
#13
1&
1!
1%
#14
0%
#15
1"
#16
0$
#20
1%
#21
0%
#27
1%
#28
0%
1#
#30
1'
#32
0"
#34
1%
0#
#35
0%
#41
1%
#42
0%
#46
1$
#48
0+
1%
#49
0%
#50
0!
#52
0$
#55
0&
1%
#56
0%
#57
1"
#62
1%
#63
0%
#64
1#
#66
0'
#68
0"
#69
1%
#70
0%
0#
#76
1%
#77
0%
#83
1%
#84
0%
#90
1%
#91
0%
#97
1%
#98
0%
#104
1%
#105
0%
#111
1%
#112
0%
#118
1%
#119
0%
#125
1%
#126
0%
#132
1%
#133
0%
#139
1%
#140
0%
#146
1%
#147
0%
#153
1%
#154
0%
#160
1%
#161
0%
#167
1%
#168
0%
#174
1%
#175
0%
#181
1%
#182
0%
#188
1%
#189
0%
#195
1%
#196
0%
#202
1%
#203
0%
#209
1%
#210
0%
#216
1%
#217
0%
#223
1%
#224
0%
#230
1%
#231
0%
#237
1%
#238
0%
#244
1%
#245
0%
#251
1%
#252
0%
#258
1%
#259
0%
#265
1%
#266
0%
#270
