# ðŸ›  Chips

Under constuction.

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Jul.2024</div>
<img src='../../images/chip/cnn.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">

[<em>**Samsung 28nm**</em>] **Reconfigurable Bridge Integrated CNN Accelerator**

- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support


</div>
</div>

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Dec.2023</div>
<img src='../../images/chip/arm.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">

[<em>**SK Key 130nm**</em>] **Tile-connected Scalable CNN Accelerator**

- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support

</div>
</div>

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Dec.2023</div>
<img src='../../images/chip/tile.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">

[<em>**SK Key 130nm**</em>] **Arm Cortex-M0+ compatible MCU**

- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support

</div>
</div>

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Feb.2022</div>
<img src='../../images/500x300.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">


[<em>**Confidential**</em>] **DSI3 IP module for Ultrasonic Sensor**

- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support

</div>
</div>

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Jan.2022</div>
<img src='../../images/500x300.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">


[<em>**Confidential**</em>] **SENT IP module for Force Sensor**


- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support

</div>
</div>

<div class='book-box'>
<div class='book-box-image'><div>
<div class="badge">Apr.2021</div>
<img src='../../images/chip/i2s.png' alt="sym" width="190px"></div></div>
<div class='book-box-text' markdown="1">

[<em>**DB HiTek 180nm**</em>] **I2S IP module for AMBA peripheral**


- APB DMA support
- External MCK, SCK, LRCK support
- Master/Slave and TX/RX support
- Small error LRCK frequency generation (22.05KHz, 44.1KHz, 48KHz, 96KHz, 192KHz)
- 2-types format support (Aligned, I2S)
- Mono channel support
- Interrupts support

</div>
</div>