Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 10 19:40:02 2024
| Host         : LAPTOP-Q21U1JRJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TxTop_timing_summary_routed.rpt -pb TxTop_timing_summary_routed.pb -rpx TxTop_timing_summary_routed.rpx -warn_on_violation
| Design       : TxTop
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
LUTAR-1    Warning           LUT drives async reset alert                               2           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-16   Warning           Address collision                                          1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                          16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8769)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24130)
5. checking no_input_delay (22)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8769)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqsP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ddr3_dqsP[1] (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: rgmii_rxc (HIGH)

 There are 8537 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24130)
----------------------------------------------------
 There are 24114 pins that are not constrained for maximum delay. (HIGH)

 There are 16 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                24186          inf        0.000                      0                24186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         24186 Endpoints
Min Delay         24186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.437ns  (logic 1.604ns (8.698%)  route 16.834ns (91.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.462    18.437    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y75        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.437ns  (logic 1.604ns (8.698%)  route 16.834ns (91.302%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.462    18.437    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y75        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.389ns  (logic 1.604ns (8.721%)  route 16.786ns (91.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.415    18.389    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y70        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.389ns  (logic 1.604ns (8.721%)  route 16.786ns (91.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.415    18.389    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y70        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.389ns  (logic 1.604ns (8.721%)  route 16.786ns (91.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.415    18.389    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y70        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.389ns  (logic 1.604ns (8.721%)  route 16.786ns (91.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 f  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.371     6.932    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/sys_rst_n_IBUF
    SLICE_X146Y64        LUT2 (Prop_lut2_I0_O)        0.043     6.975 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/bmbAdapter_1/inputLogic_spliter/adapter_bmbClockArea_bmbRdGen/rx_rst_reg[3]_i_1/O
                         net (fo=902, routed)        11.415    18.389    workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/SR[0]
    SLICE_X121Y70        FDRE                                         r  workClockArea_ethMacRx/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ofdmTx/dac_0/inst/u_fifo/pushCC_pushPtr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.385ns  (logic 1.647ns (8.957%)  route 16.738ns (91.043%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.142     6.702    workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_rst_n_IBUF
    SLICE_X146Y69        LUT2 (Prop_lut2_I1_O)        0.043     6.745 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/rgmii_rst_n_OBUF_inst_i_1/O
                         net (fo=27, routed)          2.085     8.830    workClockArea_ofdmTx/util_vector_logic_0/Op1[0]
    SLICE_X123Y57        LUT2 (Prop_lut2_I0_O)        0.043     8.873 f  workClockArea_ofdmTx/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=928, routed)         9.511    18.385    workClockArea_ofdmTx/dac_0/inst/u_fifo/rst_n
    SLICE_X4Y194         FDCE                                         f  workClockArea_ofdmTx/dac_0/inst/u_fifo/pushCC_pushPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ofdmTx/dac_0/inst/u_fifo/pushCC_pushPtr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.385ns  (logic 1.647ns (8.957%)  route 16.738ns (91.043%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.142     6.702    workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_rst_n_IBUF
    SLICE_X146Y69        LUT2 (Prop_lut2_I1_O)        0.043     6.745 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/rgmii_rst_n_OBUF_inst_i_1/O
                         net (fo=27, routed)          2.085     8.830    workClockArea_ofdmTx/util_vector_logic_0/Op1[0]
    SLICE_X123Y57        LUT2 (Prop_lut2_I0_O)        0.043     8.873 f  workClockArea_ofdmTx/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=928, routed)         9.511    18.385    workClockArea_ofdmTx/dac_0/inst/u_fifo/rst_n
    SLICE_X4Y194         FDCE                                         f  workClockArea_ofdmTx/dac_0/inst/u_fifo/pushCC_pushPtr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/LTS_dout_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.310ns  (logic 1.647ns (8.993%)  route 16.663ns (91.007%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.142     6.702    workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_rst_n_IBUF
    SLICE_X146Y69        LUT2 (Prop_lut2_I1_O)        0.043     6.745 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/rgmii_rst_n_OBUF_inst_i_1/O
                         net (fo=27, routed)          2.085     8.830    workClockArea_ofdmTx/util_vector_logic_0/Op1[0]
    SLICE_X123Y57        LUT2 (Prop_lut2_I0_O)        0.043     8.873 f  workClockArea_ofdmTx/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=928, routed)         9.436    18.310    workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/rst_n_0
    SLICE_X7Y196         FDCE                                         f  workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/LTS_dout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/LTS_dout_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.310ns  (logic 1.647ns (8.993%)  route 16.663ns (91.007%))
  Logic Levels:           3  (IBUF=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D26                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    D26                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  sys_rst_n_IBUF_inst/O
                         net (fo=16, routed)          5.142     6.702    workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_rst_n_IBUF
    SLICE_X146Y69        LUT2 (Prop_lut2_I1_O)        0.043     6.745 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/rgmii_rst_n_OBUF_inst_i_1/O
                         net (fo=27, routed)          2.085     8.830    workClockArea_ofdmTx/util_vector_logic_0/Op1[0]
    SLICE_X123Y57        LUT2 (Prop_lut2_I0_O)        0.043     8.873 f  workClockArea_ofdmTx/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=928, routed)         9.436    18.310    workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/rst_n_0
    SLICE_X6Y196         FDCE                                         f  workClockArea_ofdmTx/symbol_train_0/inst/u_LTS/LTS_dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgmii_rxd[1]
                            (input port)
  Destination:            workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC3                                               0.000     0.000 r  rgmii_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxd[1]
    AC3                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  rgmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.130    workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/d[2]
    ILOGIC_X1Y121        IDDR                                         r  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgmii_rxd[2]
                            (input port)
  Destination:            workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.143ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE2                                               0.000     0.000 r  rgmii_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxd[2]
    AE2                  IBUF (Prop_ibuf_I_O)         0.143     0.143 r  rgmii_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.143    workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/d[3]
    ILOGIC_X1Y105        IDDR                                         r  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgmii_rxd[0]
                            (input port)
  Destination:            workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.143ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF3                                               0.000     0.000 r  rgmii_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxd[0]
    AF3                  IBUF (Prop_ibuf_I_O)         0.143     0.143 r  rgmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.143    workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/d[1]
    ILOGIC_X1Y102        IDDR                                         r  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPop_payload_fragment_data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/io_taskPort_rsp_rData_fragment_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y27        FDRE                         0.000     0.000 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPop_payload_fragment_data_reg[9]/C
    SLICE_X151Y27        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/control_1/radata_rddatarxd/rspPop_payload_fragment_data_reg[9]/Q
                         net (fo=1, routed)           0.053     0.144    workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/io_taskPort_rsp_rData_fragment_data_reg[31]_0[9]
    SLICE_X150Y27        FDRE                                         r  workClockArea_ddr3AxisTxIf/bmbClockArea_bmbDfiDdr3/clockArea_dfiController/bmbBridge_1/io_taskPort_rsp_rData_fragment_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[33]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y83        FDRE                         0.000     0.000 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[33]/C
    SLICE_X141Y83        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[33]/Q
                         net (fo=1, routed)           0.054     0.145    workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[47]_0[33]
    SLICE_X140Y83        FDRE                                         r  workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y84        FDRE                         0.000     0.000 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[35]/C
    SLICE_X141Y84        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[35]/Q
                         net (fo=1, routed)           0.055     0.146    workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[47]_0[35]
    SLICE_X140Y84        FDRE                                         r  workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y81        FDRE                         0.000     0.000 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[9]/C
    SLICE_X141Y81        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.146    workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[47]_0[9]
    SLICE_X140Y81        FDRE                                         r  workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgmii_rxd[3]
                            (input port)
  Destination:            workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.149ns  (logic 0.149ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE1                                               0.000     0.000 r  rgmii_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxd[3]
    AE1                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rgmii_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.149    workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/d[4]
    ILOGIC_X1Y109        IDDR                                         r  workClockArea_ethMacRx/eth_mac_1g_rgmii_fifo_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/m_ip_length_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_length_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y21        FDRE                         0.000     0.000 r  workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/m_ip_length_reg_reg[2]/C
    SLICE_X131Y21        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  workClockArea_ethMacTx/udp_complete__lite_inst/ip_arb_mux_inst/m_ip_length_reg_reg[2]/Q
                         net (fo=1, routed)           0.054     0.154    workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_length_reg_reg[15]_0[2]
    SLICE_X130Y21        FDRE                                         r  workClockArea_ethMacTx/udp_complete__lite_inst/ip_complete_inst/ip_inst/ip_eth_tx_inst/ip_length_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y82        FDRE                         0.000     0.000 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[30]/C
    SLICE_X139Y82        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  workClockArea_ethMacRx/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst/m_eth_dest_mac_reg_reg[30]/Q
                         net (fo=1, routed)           0.055     0.155    workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[47]_0[30]
    SLICE_X138Y82        FDRE                                         r  workClockArea_ethMacRx/eth_axis_tx_inst/eth_dest_mac_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------





