
FW-NIH-MCU-H2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0002aae8  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  0802ad20  0802ad20  0002bd20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0802b3b0  0802b3b0  0002c3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0802b3b8  0802b3b8  0002c3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0802b3bc  0802b3bc  0002c3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00001ad0  20000000  0802b3c0  0002d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007c54  20001ad0  0802ce90  0002ead0  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  20009724  0802ce90  0002f724  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0002ead0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0005338d  00000000  00000000  0002eb06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000b02f  00000000  00000000  00081e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003a50  00000000  00000000  0008cec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002dd3  00000000  00000000  00090918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0004c6c4  00000000  00000000  000936eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000657ba  00000000  00000000  000dfdaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00192eee  00000000  00000000  00145569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002d8457  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000f78c  00000000  00000000  002d849c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000b1  00000000  00000000  002e7c28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20001ad0 	.word	0x20001ad0
 8000254:	00000000 	.word	0x00000000
 8000258:	0802ad08 	.word	0x0802ad08

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20001ad4 	.word	0x20001ad4
 8000274:	0802ad08 	.word	0x0802ad08

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_drsub>:
 8000288:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	e002      	b.n	8000294 <__adddf3>
 800028e:	bf00      	nop

08000290 <__aeabi_dsub>:
 8000290:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000294 <__adddf3>:
 8000294:	b530      	push	{r4, r5, lr}
 8000296:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800029a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800029e:	ea94 0f05 	teq	r4, r5
 80002a2:	bf08      	it	eq
 80002a4:	ea90 0f02 	teqeq	r0, r2
 80002a8:	bf1f      	itttt	ne
 80002aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ba:	f000 80e2 	beq.w	8000482 <__adddf3+0x1ee>
 80002be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002c6:	bfb8      	it	lt
 80002c8:	426d      	neglt	r5, r5
 80002ca:	dd0c      	ble.n	80002e6 <__adddf3+0x52>
 80002cc:	442c      	add	r4, r5
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	ea82 0000 	eor.w	r0, r2, r0
 80002da:	ea83 0101 	eor.w	r1, r3, r1
 80002de:	ea80 0202 	eor.w	r2, r0, r2
 80002e2:	ea81 0303 	eor.w	r3, r1, r3
 80002e6:	2d36      	cmp	r5, #54	@ 0x36
 80002e8:	bf88      	it	hi
 80002ea:	bd30      	pophi	{r4, r5, pc}
 80002ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002fc:	d002      	beq.n	8000304 <__adddf3+0x70>
 80002fe:	4240      	negs	r0, r0
 8000300:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000304:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000308:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800030c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000310:	d002      	beq.n	8000318 <__adddf3+0x84>
 8000312:	4252      	negs	r2, r2
 8000314:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000318:	ea94 0f05 	teq	r4, r5
 800031c:	f000 80a7 	beq.w	800046e <__adddf3+0x1da>
 8000320:	f1a4 0401 	sub.w	r4, r4, #1
 8000324:	f1d5 0e20 	rsbs	lr, r5, #32
 8000328:	db0d      	blt.n	8000346 <__adddf3+0xb2>
 800032a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800032e:	fa22 f205 	lsr.w	r2, r2, r5
 8000332:	1880      	adds	r0, r0, r2
 8000334:	f141 0100 	adc.w	r1, r1, #0
 8000338:	fa03 f20e 	lsl.w	r2, r3, lr
 800033c:	1880      	adds	r0, r0, r2
 800033e:	fa43 f305 	asr.w	r3, r3, r5
 8000342:	4159      	adcs	r1, r3
 8000344:	e00e      	b.n	8000364 <__adddf3+0xd0>
 8000346:	f1a5 0520 	sub.w	r5, r5, #32
 800034a:	f10e 0e20 	add.w	lr, lr, #32
 800034e:	2a01      	cmp	r2, #1
 8000350:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000354:	bf28      	it	cs
 8000356:	f04c 0c02 	orrcs.w	ip, ip, #2
 800035a:	fa43 f305 	asr.w	r3, r3, r5
 800035e:	18c0      	adds	r0, r0, r3
 8000360:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000364:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000368:	d507      	bpl.n	800037a <__adddf3+0xe6>
 800036a:	f04f 0e00 	mov.w	lr, #0
 800036e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000372:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000376:	eb6e 0101 	sbc.w	r1, lr, r1
 800037a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800037e:	d31b      	bcc.n	80003b8 <__adddf3+0x124>
 8000380:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000384:	d30c      	bcc.n	80003a0 <__adddf3+0x10c>
 8000386:	0849      	lsrs	r1, r1, #1
 8000388:	ea5f 0030 	movs.w	r0, r0, rrx
 800038c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000390:	f104 0401 	add.w	r4, r4, #1
 8000394:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000398:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800039c:	f080 809a 	bcs.w	80004d4 <__adddf3+0x240>
 80003a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003a4:	bf08      	it	eq
 80003a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003aa:	f150 0000 	adcs.w	r0, r0, #0
 80003ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003b2:	ea41 0105 	orr.w	r1, r1, r5
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003bc:	4140      	adcs	r0, r0
 80003be:	eb41 0101 	adc.w	r1, r1, r1
 80003c2:	3c01      	subs	r4, #1
 80003c4:	bf28      	it	cs
 80003c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ca:	d2e9      	bcs.n	80003a0 <__adddf3+0x10c>
 80003cc:	f091 0f00 	teq	r1, #0
 80003d0:	bf04      	itt	eq
 80003d2:	4601      	moveq	r1, r0
 80003d4:	2000      	moveq	r0, #0
 80003d6:	fab1 f381 	clz	r3, r1
 80003da:	bf08      	it	eq
 80003dc:	3320      	addeq	r3, #32
 80003de:	f1a3 030b 	sub.w	r3, r3, #11
 80003e2:	f1b3 0220 	subs.w	r2, r3, #32
 80003e6:	da0c      	bge.n	8000402 <__adddf3+0x16e>
 80003e8:	320c      	adds	r2, #12
 80003ea:	dd08      	ble.n	80003fe <__adddf3+0x16a>
 80003ec:	f102 0c14 	add.w	ip, r2, #20
 80003f0:	f1c2 020c 	rsb	r2, r2, #12
 80003f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f8:	fa21 f102 	lsr.w	r1, r1, r2
 80003fc:	e00c      	b.n	8000418 <__adddf3+0x184>
 80003fe:	f102 0214 	add.w	r2, r2, #20
 8000402:	bfd8      	it	le
 8000404:	f1c2 0c20 	rsble	ip, r2, #32
 8000408:	fa01 f102 	lsl.w	r1, r1, r2
 800040c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000410:	bfdc      	itt	le
 8000412:	ea41 010c 	orrle.w	r1, r1, ip
 8000416:	4090      	lslle	r0, r2
 8000418:	1ae4      	subs	r4, r4, r3
 800041a:	bfa2      	ittt	ge
 800041c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000420:	4329      	orrge	r1, r5
 8000422:	bd30      	popge	{r4, r5, pc}
 8000424:	ea6f 0404 	mvn.w	r4, r4
 8000428:	3c1f      	subs	r4, #31
 800042a:	da1c      	bge.n	8000466 <__adddf3+0x1d2>
 800042c:	340c      	adds	r4, #12
 800042e:	dc0e      	bgt.n	800044e <__adddf3+0x1ba>
 8000430:	f104 0414 	add.w	r4, r4, #20
 8000434:	f1c4 0220 	rsb	r2, r4, #32
 8000438:	fa20 f004 	lsr.w	r0, r0, r4
 800043c:	fa01 f302 	lsl.w	r3, r1, r2
 8000440:	ea40 0003 	orr.w	r0, r0, r3
 8000444:	fa21 f304 	lsr.w	r3, r1, r4
 8000448:	ea45 0103 	orr.w	r1, r5, r3
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	f1c4 040c 	rsb	r4, r4, #12
 8000452:	f1c4 0220 	rsb	r2, r4, #32
 8000456:	fa20 f002 	lsr.w	r0, r0, r2
 800045a:	fa01 f304 	lsl.w	r3, r1, r4
 800045e:	ea40 0003 	orr.w	r0, r0, r3
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	fa21 f004 	lsr.w	r0, r1, r4
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	f094 0f00 	teq	r4, #0
 8000472:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000476:	bf06      	itte	eq
 8000478:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800047c:	3401      	addeq	r4, #1
 800047e:	3d01      	subne	r5, #1
 8000480:	e74e      	b.n	8000320 <__adddf3+0x8c>
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf18      	it	ne
 8000488:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800048c:	d029      	beq.n	80004e2 <__adddf3+0x24e>
 800048e:	ea94 0f05 	teq	r4, r5
 8000492:	bf08      	it	eq
 8000494:	ea90 0f02 	teqeq	r0, r2
 8000498:	d005      	beq.n	80004a6 <__adddf3+0x212>
 800049a:	ea54 0c00 	orrs.w	ip, r4, r0
 800049e:	bf04      	itt	eq
 80004a0:	4619      	moveq	r1, r3
 80004a2:	4610      	moveq	r0, r2
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea91 0f03 	teq	r1, r3
 80004aa:	bf1e      	ittt	ne
 80004ac:	2100      	movne	r1, #0
 80004ae:	2000      	movne	r0, #0
 80004b0:	bd30      	popne	{r4, r5, pc}
 80004b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004b6:	d105      	bne.n	80004c4 <__adddf3+0x230>
 80004b8:	0040      	lsls	r0, r0, #1
 80004ba:	4149      	adcs	r1, r1
 80004bc:	bf28      	it	cs
 80004be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004c2:	bd30      	pop	{r4, r5, pc}
 80004c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c8:	bf3c      	itt	cc
 80004ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004ce:	bd30      	popcc	{r4, r5, pc}
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004dc:	f04f 0000 	mov.w	r0, #0
 80004e0:	bd30      	pop	{r4, r5, pc}
 80004e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004e6:	bf1a      	itte	ne
 80004e8:	4619      	movne	r1, r3
 80004ea:	4610      	movne	r0, r2
 80004ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f0:	bf1c      	itt	ne
 80004f2:	460b      	movne	r3, r1
 80004f4:	4602      	movne	r2, r0
 80004f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004fa:	bf06      	itte	eq
 80004fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000500:	ea91 0f03 	teqeq	r1, r3
 8000504:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	bf00      	nop

0800050c <__aeabi_ui2d>:
 800050c:	f090 0f00 	teq	r0, #0
 8000510:	bf04      	itt	eq
 8000512:	2100      	moveq	r1, #0
 8000514:	4770      	bxeq	lr
 8000516:	b530      	push	{r4, r5, lr}
 8000518:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800051c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000520:	f04f 0500 	mov.w	r5, #0
 8000524:	f04f 0100 	mov.w	r1, #0
 8000528:	e750      	b.n	80003cc <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_i2d>:
 800052c:	f090 0f00 	teq	r0, #0
 8000530:	bf04      	itt	eq
 8000532:	2100      	moveq	r1, #0
 8000534:	4770      	bxeq	lr
 8000536:	b530      	push	{r4, r5, lr}
 8000538:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000540:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000544:	bf48      	it	mi
 8000546:	4240      	negmi	r0, r0
 8000548:	f04f 0100 	mov.w	r1, #0
 800054c:	e73e      	b.n	80003cc <__adddf3+0x138>
 800054e:	bf00      	nop

08000550 <__aeabi_f2d>:
 8000550:	0042      	lsls	r2, r0, #1
 8000552:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000556:	ea4f 0131 	mov.w	r1, r1, rrx
 800055a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800055e:	bf1f      	itttt	ne
 8000560:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000564:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000568:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800056c:	4770      	bxne	lr
 800056e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000572:	bf08      	it	eq
 8000574:	4770      	bxeq	lr
 8000576:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800057a:	bf04      	itt	eq
 800057c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000590:	e71c      	b.n	80003cc <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aed8 	beq.w	800037a <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6bd      	b.n	800037a <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_d2iz>:
 8000b34:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b38:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b3c:	d215      	bcs.n	8000b6a <__aeabi_d2iz+0x36>
 8000b3e:	d511      	bpl.n	8000b64 <__aeabi_d2iz+0x30>
 8000b40:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b48:	d912      	bls.n	8000b70 <__aeabi_d2iz+0x3c>
 8000b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b56:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b5a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b5e:	bf18      	it	ne
 8000b60:	4240      	negne	r0, r0
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d105      	bne.n	8000b7c <__aeabi_d2iz+0x48>
 8000b70:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b74:	bf08      	it	eq
 8000b76:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b7a:	4770      	bx	lr
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop

08000b84 <__aeabi_d2uiz>:
 8000b84:	004a      	lsls	r2, r1, #1
 8000b86:	d211      	bcs.n	8000bac <__aeabi_d2uiz+0x28>
 8000b88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b8c:	d211      	bcs.n	8000bb2 <__aeabi_d2uiz+0x2e>
 8000b8e:	d50d      	bpl.n	8000bac <__aeabi_d2uiz+0x28>
 8000b90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b98:	d40e      	bmi.n	8000bb8 <__aeabi_d2uiz+0x34>
 8000b9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ba6:	fa23 f002 	lsr.w	r0, r3, r2
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb6:	d102      	bne.n	8000bbe <__aeabi_d2uiz+0x3a>
 8000bb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	4770      	bx	lr
 8000bbe:	f04f 0000 	mov.w	r0, #0
 8000bc2:	4770      	bx	lr

08000bc4 <__aeabi_d2f>:
 8000bc4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bcc:	bf24      	itt	cs
 8000bce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bd6:	d90d      	bls.n	8000bf4 <__aeabi_d2f+0x30>
 8000bd8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bdc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000be8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bec:	bf08      	it	eq
 8000bee:	f020 0001 	biceq.w	r0, r0, #1
 8000bf2:	4770      	bx	lr
 8000bf4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bf8:	d121      	bne.n	8000c3e <__aeabi_d2f+0x7a>
 8000bfa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bfe:	bfbc      	itt	lt
 8000c00:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c04:	4770      	bxlt	lr
 8000c06:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c0e:	f1c2 0218 	rsb	r2, r2, #24
 8000c12:	f1c2 0c20 	rsb	ip, r2, #32
 8000c16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c1e:	bf18      	it	ne
 8000c20:	f040 0001 	orrne.w	r0, r0, #1
 8000c24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c30:	ea40 000c 	orr.w	r0, r0, ip
 8000c34:	fa23 f302 	lsr.w	r3, r3, r2
 8000c38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c3c:	e7cc      	b.n	8000bd8 <__aeabi_d2f+0x14>
 8000c3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c42:	d107      	bne.n	8000c54 <__aeabi_d2f+0x90>
 8000c44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c48:	bf1e      	ittt	ne
 8000c4a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c4e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c52:	4770      	bxne	lr
 8000c54:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop

08000c64 <__aeabi_uldivmod>:
 8000c64:	b953      	cbnz	r3, 8000c7c <__aeabi_uldivmod+0x18>
 8000c66:	b94a      	cbnz	r2, 8000c7c <__aeabi_uldivmod+0x18>
 8000c68:	2900      	cmp	r1, #0
 8000c6a:	bf08      	it	eq
 8000c6c:	2800      	cmpeq	r0, #0
 8000c6e:	bf1c      	itt	ne
 8000c70:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c74:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c78:	f000 b9b0 	b.w	8000fdc <__aeabi_idiv0>
 8000c7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c84:	f000 f806 	bl	8000c94 <__udivmoddi4>
 8000c88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c90:	b004      	add	sp, #16
 8000c92:	4770      	bx	lr

08000c94 <__udivmoddi4>:
 8000c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c98:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000c9a:	4688      	mov	r8, r1
 8000c9c:	4604      	mov	r4, r0
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d14a      	bne.n	8000d3a <__udivmoddi4+0xa6>
 8000ca4:	428a      	cmp	r2, r1
 8000ca6:	4617      	mov	r7, r2
 8000ca8:	d95f      	bls.n	8000d6a <__udivmoddi4+0xd6>
 8000caa:	fab2 f682 	clz	r6, r2
 8000cae:	b14e      	cbz	r6, 8000cc4 <__udivmoddi4+0x30>
 8000cb0:	f1c6 0320 	rsb	r3, r6, #32
 8000cb4:	fa01 fe06 	lsl.w	lr, r1, r6
 8000cb8:	40b7      	lsls	r7, r6
 8000cba:	40b4      	lsls	r4, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	ea43 0e0e 	orr.w	lr, r3, lr
 8000cc4:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cc8:	fa1f fc87 	uxth.w	ip, r7
 8000ccc:	0c23      	lsrs	r3, r4, #16
 8000cce:	fbbe f1f8 	udiv	r1, lr, r8
 8000cd2:	fb08 ee11 	mls	lr, r8, r1, lr
 8000cd6:	fb01 f20c 	mul.w	r2, r1, ip
 8000cda:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x5e>
 8000ce2:	18fb      	adds	r3, r7, r3
 8000ce4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ce8:	d202      	bcs.n	8000cf0 <__udivmoddi4+0x5c>
 8000cea:	429a      	cmp	r2, r3
 8000cec:	f200 8154 	bhi.w	8000f98 <__udivmoddi4+0x304>
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	1a9b      	subs	r3, r3, r2
 8000cf4:	b2a2      	uxth	r2, r4
 8000cf6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfa:	fb08 3310 	mls	r3, r8, r0, r3
 8000cfe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d06:	4594      	cmp	ip, r2
 8000d08:	d90b      	bls.n	8000d22 <__udivmoddi4+0x8e>
 8000d0a:	18ba      	adds	r2, r7, r2
 8000d0c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000d10:	bf2c      	ite	cs
 8000d12:	2401      	movcs	r4, #1
 8000d14:	2400      	movcc	r4, #0
 8000d16:	4594      	cmp	ip, r2
 8000d18:	d902      	bls.n	8000d20 <__udivmoddi4+0x8c>
 8000d1a:	2c00      	cmp	r4, #0
 8000d1c:	f000 813f 	beq.w	8000f9e <__udivmoddi4+0x30a>
 8000d20:	4618      	mov	r0, r3
 8000d22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d26:	eba2 020c 	sub.w	r2, r2, ip
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	b11d      	cbz	r5, 8000d36 <__udivmoddi4+0xa2>
 8000d2e:	40f2      	lsrs	r2, r6
 8000d30:	2300      	movs	r3, #0
 8000d32:	e9c5 2300 	strd	r2, r3, [r5]
 8000d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d3a:	428b      	cmp	r3, r1
 8000d3c:	d905      	bls.n	8000d4a <__udivmoddi4+0xb6>
 8000d3e:	b10d      	cbz	r5, 8000d44 <__udivmoddi4+0xb0>
 8000d40:	e9c5 0100 	strd	r0, r1, [r5]
 8000d44:	2100      	movs	r1, #0
 8000d46:	4608      	mov	r0, r1
 8000d48:	e7f5      	b.n	8000d36 <__udivmoddi4+0xa2>
 8000d4a:	fab3 f183 	clz	r1, r3
 8000d4e:	2900      	cmp	r1, #0
 8000d50:	d14e      	bne.n	8000df0 <__udivmoddi4+0x15c>
 8000d52:	4543      	cmp	r3, r8
 8000d54:	f0c0 8112 	bcc.w	8000f7c <__udivmoddi4+0x2e8>
 8000d58:	4282      	cmp	r2, r0
 8000d5a:	f240 810f 	bls.w	8000f7c <__udivmoddi4+0x2e8>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	2d00      	cmp	r5, #0
 8000d62:	d0e8      	beq.n	8000d36 <__udivmoddi4+0xa2>
 8000d64:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d68:	e7e5      	b.n	8000d36 <__udivmoddi4+0xa2>
 8000d6a:	2a00      	cmp	r2, #0
 8000d6c:	f000 80ac 	beq.w	8000ec8 <__udivmoddi4+0x234>
 8000d70:	fab2 f682 	clz	r6, r2
 8000d74:	2e00      	cmp	r6, #0
 8000d76:	f040 80bb 	bne.w	8000ef0 <__udivmoddi4+0x25c>
 8000d7a:	1a8b      	subs	r3, r1, r2
 8000d7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000d80:	b2bc      	uxth	r4, r7
 8000d82:	2101      	movs	r1, #1
 8000d84:	0c02      	lsrs	r2, r0, #16
 8000d86:	b280      	uxth	r0, r0
 8000d88:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000d94:	fb04 f20c 	mul.w	r2, r4, ip
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d90e      	bls.n	8000dba <__udivmoddi4+0x126>
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000da2:	bf2c      	ite	cs
 8000da4:	f04f 0901 	movcs.w	r9, #1
 8000da8:	f04f 0900 	movcc.w	r9, #0
 8000dac:	429a      	cmp	r2, r3
 8000dae:	d903      	bls.n	8000db8 <__udivmoddi4+0x124>
 8000db0:	f1b9 0f00 	cmp.w	r9, #0
 8000db4:	f000 80ec 	beq.w	8000f90 <__udivmoddi4+0x2fc>
 8000db8:	46c4      	mov	ip, r8
 8000dba:	1a9b      	subs	r3, r3, r2
 8000dbc:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dc0:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dc4:	fb04 f408 	mul.w	r4, r4, r8
 8000dc8:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000dcc:	4294      	cmp	r4, r2
 8000dce:	d90b      	bls.n	8000de8 <__udivmoddi4+0x154>
 8000dd0:	18ba      	adds	r2, r7, r2
 8000dd2:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000dd6:	bf2c      	ite	cs
 8000dd8:	2001      	movcs	r0, #1
 8000dda:	2000      	movcc	r0, #0
 8000ddc:	4294      	cmp	r4, r2
 8000dde:	d902      	bls.n	8000de6 <__udivmoddi4+0x152>
 8000de0:	2800      	cmp	r0, #0
 8000de2:	f000 80d1 	beq.w	8000f88 <__udivmoddi4+0x2f4>
 8000de6:	4698      	mov	r8, r3
 8000de8:	1b12      	subs	r2, r2, r4
 8000dea:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000dee:	e79d      	b.n	8000d2c <__udivmoddi4+0x98>
 8000df0:	f1c1 0620 	rsb	r6, r1, #32
 8000df4:	408b      	lsls	r3, r1
 8000df6:	fa08 f401 	lsl.w	r4, r8, r1
 8000dfa:	fa00 f901 	lsl.w	r9, r0, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	fa28 f806 	lsr.w	r8, r8, r6
 8000e06:	408a      	lsls	r2, r1
 8000e08:	431f      	orrs	r7, r3
 8000e0a:	fa20 f306 	lsr.w	r3, r0, r6
 8000e0e:	0c38      	lsrs	r0, r7, #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa1f fc87 	uxth.w	ip, r7
 8000e16:	0c1c      	lsrs	r4, r3, #16
 8000e18:	fbb8 fef0 	udiv	lr, r8, r0
 8000e1c:	fb00 881e 	mls	r8, r0, lr, r8
 8000e20:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e24:	fb0e f80c 	mul.w	r8, lr, ip
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	d90e      	bls.n	8000e4a <__udivmoddi4+0x1b6>
 8000e2c:	193c      	adds	r4, r7, r4
 8000e2e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e32:	bf2c      	ite	cs
 8000e34:	f04f 0b01 	movcs.w	fp, #1
 8000e38:	f04f 0b00 	movcc.w	fp, #0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d903      	bls.n	8000e48 <__udivmoddi4+0x1b4>
 8000e40:	f1bb 0f00 	cmp.w	fp, #0
 8000e44:	f000 80b8 	beq.w	8000fb8 <__udivmoddi4+0x324>
 8000e48:	46d6      	mov	lr, sl
 8000e4a:	eba4 0408 	sub.w	r4, r4, r8
 8000e4e:	fa1f f883 	uxth.w	r8, r3
 8000e52:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e56:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e5e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e62:	45a4      	cmp	ip, r4
 8000e64:	d90e      	bls.n	8000e84 <__udivmoddi4+0x1f0>
 8000e66:	193c      	adds	r4, r7, r4
 8000e68:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e6c:	bf2c      	ite	cs
 8000e6e:	f04f 0801 	movcs.w	r8, #1
 8000e72:	f04f 0800 	movcc.w	r8, #0
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d903      	bls.n	8000e82 <__udivmoddi4+0x1ee>
 8000e7a:	f1b8 0f00 	cmp.w	r8, #0
 8000e7e:	f000 809f 	beq.w	8000fc0 <__udivmoddi4+0x32c>
 8000e82:	4603      	mov	r3, r0
 8000e84:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e88:	eba4 040c 	sub.w	r4, r4, ip
 8000e8c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e90:	4564      	cmp	r4, ip
 8000e92:	4673      	mov	r3, lr
 8000e94:	46e0      	mov	r8, ip
 8000e96:	d302      	bcc.n	8000e9e <__udivmoddi4+0x20a>
 8000e98:	d107      	bne.n	8000eaa <__udivmoddi4+0x216>
 8000e9a:	45f1      	cmp	r9, lr
 8000e9c:	d205      	bcs.n	8000eaa <__udivmoddi4+0x216>
 8000e9e:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea2:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea6:	3801      	subs	r0, #1
 8000ea8:	46e0      	mov	r8, ip
 8000eaa:	b15d      	cbz	r5, 8000ec4 <__udivmoddi4+0x230>
 8000eac:	ebb9 0203 	subs.w	r2, r9, r3
 8000eb0:	eb64 0408 	sbc.w	r4, r4, r8
 8000eb4:	fa04 f606 	lsl.w	r6, r4, r6
 8000eb8:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebc:	40cc      	lsrs	r4, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	e736      	b.n	8000d36 <__udivmoddi4+0xa2>
 8000ec8:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ecc:	0c01      	lsrs	r1, r0, #16
 8000ece:	4614      	mov	r4, r2
 8000ed0:	b280      	uxth	r0, r0
 8000ed2:	4696      	mov	lr, r2
 8000ed4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000ed8:	2620      	movs	r6, #32
 8000eda:	4690      	mov	r8, r2
 8000edc:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000ee0:	4610      	mov	r0, r2
 8000ee2:	fbb1 f1f2 	udiv	r1, r1, r2
 8000ee6:	eba3 0308 	sub.w	r3, r3, r8
 8000eea:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eee:	e74b      	b.n	8000d88 <__udivmoddi4+0xf4>
 8000ef0:	40b7      	lsls	r7, r6
 8000ef2:	f1c6 0320 	rsb	r3, r6, #32
 8000ef6:	fa01 f206 	lsl.w	r2, r1, r6
 8000efa:	fa21 f803 	lsr.w	r8, r1, r3
 8000efe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f02:	fa20 f303 	lsr.w	r3, r0, r3
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	40b0      	lsls	r0, r6
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	0c02      	lsrs	r2, r0, #16
 8000f0e:	0c19      	lsrs	r1, r3, #16
 8000f10:	b280      	uxth	r0, r0
 8000f12:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f16:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f1a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f1e:	fb09 f804 	mul.w	r8, r9, r4
 8000f22:	4588      	cmp	r8, r1
 8000f24:	d951      	bls.n	8000fca <__udivmoddi4+0x336>
 8000f26:	1879      	adds	r1, r7, r1
 8000f28:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000f2c:	bf2c      	ite	cs
 8000f2e:	f04f 0a01 	movcs.w	sl, #1
 8000f32:	f04f 0a00 	movcc.w	sl, #0
 8000f36:	4588      	cmp	r8, r1
 8000f38:	d902      	bls.n	8000f40 <__udivmoddi4+0x2ac>
 8000f3a:	f1ba 0f00 	cmp.w	sl, #0
 8000f3e:	d031      	beq.n	8000fa4 <__udivmoddi4+0x310>
 8000f40:	eba1 0108 	sub.w	r1, r1, r8
 8000f44:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f48:	fb09 f804 	mul.w	r8, r9, r4
 8000f4c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	4543      	cmp	r3, r8
 8000f58:	d235      	bcs.n	8000fc6 <__udivmoddi4+0x332>
 8000f5a:	18fb      	adds	r3, r7, r3
 8000f5c:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f60:	bf2c      	ite	cs
 8000f62:	f04f 0a01 	movcs.w	sl, #1
 8000f66:	f04f 0a00 	movcc.w	sl, #0
 8000f6a:	4543      	cmp	r3, r8
 8000f6c:	d2bb      	bcs.n	8000ee6 <__udivmoddi4+0x252>
 8000f6e:	f1ba 0f00 	cmp.w	sl, #0
 8000f72:	d1b8      	bne.n	8000ee6 <__udivmoddi4+0x252>
 8000f74:	f1a9 0102 	sub.w	r1, r9, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e7b4      	b.n	8000ee6 <__udivmoddi4+0x252>
 8000f7c:	1a84      	subs	r4, r0, r2
 8000f7e:	eb68 0203 	sbc.w	r2, r8, r3
 8000f82:	2001      	movs	r0, #1
 8000f84:	4696      	mov	lr, r2
 8000f86:	e6eb      	b.n	8000d60 <__udivmoddi4+0xcc>
 8000f88:	443a      	add	r2, r7
 8000f8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f8e:	e72b      	b.n	8000de8 <__udivmoddi4+0x154>
 8000f90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f94:	443b      	add	r3, r7
 8000f96:	e710      	b.n	8000dba <__udivmoddi4+0x126>
 8000f98:	3902      	subs	r1, #2
 8000f9a:	443b      	add	r3, r7
 8000f9c:	e6a9      	b.n	8000cf2 <__udivmoddi4+0x5e>
 8000f9e:	443a      	add	r2, r7
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e6be      	b.n	8000d22 <__udivmoddi4+0x8e>
 8000fa4:	eba7 0808 	sub.w	r8, r7, r8
 8000fa8:	f1a9 0c02 	sub.w	ip, r9, #2
 8000fac:	4441      	add	r1, r8
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	e7c9      	b.n	8000f4c <__udivmoddi4+0x2b8>
 8000fb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000fbc:	443c      	add	r4, r7
 8000fbe:	e744      	b.n	8000e4a <__udivmoddi4+0x1b6>
 8000fc0:	3b02      	subs	r3, #2
 8000fc2:	443c      	add	r4, r7
 8000fc4:	e75e      	b.n	8000e84 <__udivmoddi4+0x1f0>
 8000fc6:	4649      	mov	r1, r9
 8000fc8:	e78d      	b.n	8000ee6 <__udivmoddi4+0x252>
 8000fca:	eba1 0108 	sub.w	r1, r1, r8
 8000fce:	46cc      	mov	ip, r9
 8000fd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd4:	fb09 f804 	mul.w	r8, r9, r4
 8000fd8:	e7b8      	b.n	8000f4c <__udivmoddi4+0x2b8>
 8000fda:	bf00      	nop

08000fdc <__aeabi_idiv0>:
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <bsp_adc_sample_rate_config>:
 *
 * @param p_tim 	The trigger timer of the ADC
 * @param samplingFrequency_hz 	The sampling frequency of the ADC
 */
static void bsp_adc_sample_rate_config(TIM_HandleTypeDef* p_tim, uint16_t samplingFrequency_hz)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
	uint32_t cloksrc = HAL_RCC_GetSysClockFreq();
 8000fec:	f01b fa7c 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 8000ff0:	6178      	str	r0, [r7, #20]
	uint32_t psc = p_tim->Instance->PSC + 1;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	613b      	str	r3, [r7, #16]
	uint32_t Period = cloksrc / psc / samplingFrequency_hz;
 8000ffc:	697a      	ldr	r2, [r7, #20]
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	fbb2 f2f3 	udiv	r2, r2, r3
 8001004:	887b      	ldrh	r3, [r7, #2]
 8001006:	fbb2 f3f3 	udiv	r3, r2, r3
 800100a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_AUTORELOAD(p_tim, Period-1);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	3a01      	subs	r2, #1
 8001014:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	1e5a      	subs	r2, r3, #1
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	60da      	str	r2, [r3, #12]
}
 800101e:	bf00      	nop
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <bsp_adc_deinit>:
 * @brief Deinitialize the ADC
 *
 * @param hadc ADC handle
 */
static void bsp_adc_deinit(ADC_HandleTypeDef *hadc)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(hadc);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f011 f846 	bl	80120c0 <HAL_ADC_Stop_DMA>
	HAL_ADC_DeInit(hadc);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f010 fd77 	bl	8011b28 <HAL_ADC_DeInit>
	hadc->Init.NbrOfConversion = 0;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001040:	bf00      	nop
 8001042:	3708      	adds	r7, #8
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <bsp_adc_channel_add>:
 *
 * @param hadc ADC handle
 * @param channel Specify the channel to configure into ADC regular group
 */
static ADC_ChannelConfTypeDef bsp_adc_channel_add(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8001048:	b5b0      	push	{r4, r5, r7, lr}
 800104a:	b08c      	sub	sp, #48	@ 0x30
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	2220      	movs	r2, #32
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f028 fc6d 	bl	802993c <memset>
	sConfig.Channel = channel;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001066:	2304      	movs	r3, #4
 8001068:	623b      	str	r3, [r7, #32]
	sConfig.Offset = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (hadc == &hadc1)
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <bsp_adc_channel_add+0x7c>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d10b      	bne.n	800108e <bsp_adc_channel_add+0x46>
	{
		sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLES;
 8001076:	2300      	movs	r3, #0
 8001078:	61bb      	str	r3, [r7, #24]
		sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800107a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800107e:	61fb      	str	r3, [r7, #28]
		sConfig.Rank = RankADC1[hadc1.Init.NbrOfConversion];
 8001080:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <bsp_adc_channel_add+0x7c>)
 8001082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001084:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <bsp_adc_channel_add+0x80>)
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	e007      	b.n	800109e <bsp_adc_channel_add+0x56>
	}
	else if (hadc == &hadc4)
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	4a0e      	ldr	r2, [pc, #56]	@ (80010cc <bsp_adc_channel_add+0x84>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d103      	bne.n	800109e <bsp_adc_channel_add+0x56>
	{
		sConfig.Rank = ADC4_RANK_CHANNEL_NUMBER;
 8001096:	2301      	movs	r3, #1
 8001098:	617b      	str	r3, [r7, #20]
		sConfig.SamplingTime = ADC4_SAMPLINGTIME_COMMON_1;
 800109a:	2300      	movs	r3, #0
 800109c:	61bb      	str	r3, [r7, #24]
	}
	hadc->Init.NbrOfConversion++;
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a2:	1c5a      	adds	r2, r3, #1
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	629a      	str	r2, [r3, #40]	@ 0x28
	return sConfig;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	461d      	mov	r5, r3
 80010ac:	f107 0410 	add.w	r4, r7, #16
 80010b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010b8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	3730      	adds	r7, #48	@ 0x30
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bdb0      	pop	{r4, r5, r7, pc}
 80010c4:	20008e5c 	.word	0x20008e5c
 80010c8:	20000000 	.word	0x20000000
 80010cc:	20008ee8 	.word	0x20008ee8

080010d0 <bsp_adc_reinit>:
 * @param hadc ADC handle
 * @param config Configure the channels to the ADC group regular
 * @param channels Number of the channels
 */
static void bsp_adc_reinit(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef config[], uint8_t channels)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	4613      	mov	r3, r2
 80010dc:	71fb      	strb	r3, [r7, #7]
	HAL_ADC_Init(hadc);
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f010 fa58 	bl	8011594 <HAL_ADC_Init>
	for(uint8_t i=0;i<channels;i++) {
 80010e4:	2300      	movs	r3, #0
 80010e6:	75fb      	strb	r3, [r7, #23]
 80010e8:	e00a      	b.n	8001100 <bsp_adc_reinit+0x30>
		HAL_ADC_ConfigChannel(hadc, &config[i]);
 80010ea:	7dfb      	ldrb	r3, [r7, #23]
 80010ec:	015b      	lsls	r3, r3, #5
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	4413      	add	r3, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	68f8      	ldr	r0, [r7, #12]
 80010f6:	f011 fac9 	bl	801268c <HAL_ADC_ConfigChannel>
	for(uint8_t i=0;i<channels;i++) {
 80010fa:	7dfb      	ldrb	r3, [r7, #23]
 80010fc:	3301      	adds	r3, #1
 80010fe:	75fb      	strb	r3, [r7, #23]
 8001100:	7dfa      	ldrb	r2, [r7, #23]
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	429a      	cmp	r2, r3
 8001106:	d3f0      	bcc.n	80010ea <bsp_adc_reinit+0x1a>
	}
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3718      	adds	r7, #24
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <bsp_adc_sampling>:
 * @param samplingBuffer Data buffer of the sampling data
 * @param samplingPoints Number of the sampling points
 * @param samplingFrequency_hz Sampling frequency of the ADC
 */
static void bsp_adc_sampling(ADC_HandleTypeDef *hadc, uint32_t samplingBuffer[], uint16_t samplingPoints, uint16_t samplingFrequency_hz)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	4611      	mov	r1, r2
 8001120:	461a      	mov	r2, r3
 8001122:	460b      	mov	r3, r1
 8001124:	80fb      	strh	r3, [r7, #6]
 8001126:	4613      	mov	r3, r2
 8001128:	80bb      	strh	r3, [r7, #4]
	sampling.hadc = hadc;
 800112a:	4a2b      	ldr	r2, [pc, #172]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6013      	str	r3, [r2, #0]
	sampling.samplingBuffer = (uint32_t*)samplingBuffer;
 8001130:	4a29      	ldr	r2, [pc, #164]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	6093      	str	r3, [r2, #8]
	sampling.samplingPoints = samplingPoints;
 8001136:	4a28      	ldr	r2, [pc, #160]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	8193      	strh	r3, [r2, #12]
	sampling.samplingFrequency_hz = samplingFrequency_hz;
 800113c:	4a26      	ldr	r2, [pc, #152]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800113e:	88bb      	ldrh	r3, [r7, #4]
 8001140:	81d3      	strh	r3, [r2, #14]
	sampling.samplingCycles = 1U;
 8001142:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001144:	2201      	movs	r2, #1
 8001146:	741a      	strb	r2, [r3, #16]
	sampling.isCompleted = false;
 8001148:	4b23      	ldr	r3, [pc, #140]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800114a:	2200      	movs	r2, #0
 800114c:	745a      	strb	r2, [r3, #17]

	HAL_ADC_Start_DMA(sampling.hadc, sampling.samplingBuffer, sampling.samplingPoints * hadc->Init.NbrOfConversion);
 800114e:	4b22      	ldr	r3, [pc, #136]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001150:	6818      	ldr	r0, [r3, #0]
 8001152:	4b21      	ldr	r3, [pc, #132]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001154:	6899      	ldr	r1, [r3, #8]
 8001156:	4b20      	ldr	r3, [pc, #128]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001158:	899b      	ldrh	r3, [r3, #12]
 800115a:	461a      	mov	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001160:	fb02 f303 	mul.w	r3, r2, r3
 8001164:	461a      	mov	r2, r3
 8001166:	f010 fea1 	bl	8011eac <HAL_ADC_Start_DMA>
	if (sampling.hadc == &hadc1) {
 800116a:	4b1b      	ldr	r3, [pc, #108]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a1b      	ldr	r2, [pc, #108]	@ (80011dc <bsp_adc_sampling+0xc8>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d103      	bne.n	800117c <bsp_adc_sampling+0x68>
		sampling.htim = &HANDLE_ADC1_SAMPLE_TIM;
 8001174:	4b18      	ldr	r3, [pc, #96]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001176:	4a1a      	ldr	r2, [pc, #104]	@ (80011e0 <bsp_adc_sampling+0xcc>)
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	e007      	b.n	800118c <bsp_adc_sampling+0x78>
	}
	else if (sampling.hadc == &hadc4) {
 800117c:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a18      	ldr	r2, [pc, #96]	@ (80011e4 <bsp_adc_sampling+0xd0>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d102      	bne.n	800118c <bsp_adc_sampling+0x78>
		sampling.htim = &HANDLE_ADC4_SAMPLE_TIM;
 8001186:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001188:	4a17      	ldr	r2, [pc, #92]	@ (80011e8 <bsp_adc_sampling+0xd4>)
 800118a:	605a      	str	r2, [r3, #4]
	}
	bsp_adc_sample_rate_config(sampling.htim, sampling.samplingFrequency_hz);
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	4a11      	ldr	r2, [pc, #68]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 8001192:	89d2      	ldrh	r2, [r2, #14]
 8001194:	4611      	mov	r1, r2
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff ff22 	bl	8000fe0 <bsp_adc_sample_rate_config>
	HAL_TIM_Base_Start_IT(sampling.htim);
 800119c:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f020 fbc9 	bl	8021938 <HAL_TIM_Base_Start_IT>
	while(HAL_TIM_Base_GetState(sampling.htim) == HAL_TIM_STATE_BUSY);
 80011a6:	bf00      	nop
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f021 fe95 	bl	8022edc <HAL_TIM_Base_GetState>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d0f7      	beq.n	80011a8 <bsp_adc_sampling+0x94>
	while(!sampling.isCompleted);
 80011b8:	bf00      	nop
 80011ba:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 80011bc:	7c5b      	ldrb	r3, [r3, #17]
 80011be:	f083 0301 	eor.w	r3, r3, #1
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d1f8      	bne.n	80011ba <bsp_adc_sampling+0xa6>
	sampling.isCompleted = false;
 80011c8:	4b03      	ldr	r3, [pc, #12]	@ (80011d8 <bsp_adc_sampling+0xc4>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	745a      	strb	r2, [r3, #17]
}
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20003a34 	.word	0x20003a34
 80011dc:	20008e5c 	.word	0x20008e5c
 80011e0:	20009498 	.word	0x20009498
 80011e4:	20008ee8 	.word	0x20008ee8
 80011e8:	200094e4 	.word	0x200094e4

080011ec <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	sampling.isCompleted = true;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <HAL_ADC_ConvCpltCallback+0x34>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	745a      	strb	r2, [r3, #17]
	if (hadc == &hadc1) {
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a09      	ldr	r2, [pc, #36]	@ (8001224 <HAL_ADC_ConvCpltCallback+0x38>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d103      	bne.n	800120a <HAL_ADC_ConvCpltCallback+0x1e>
		HAL_TIM_Base_Stop(&HANDLE_ADC1_SAMPLE_TIM);
 8001202:	4809      	ldr	r0, [pc, #36]	@ (8001228 <HAL_ADC_ConvCpltCallback+0x3c>)
 8001204:	f020 fb71 	bl	80218ea <HAL_TIM_Base_Stop>
	}
	else if (hadc == &hadc4) {
		HAL_TIM_Base_Stop(&HANDLE_ADC4_SAMPLE_TIM);
	}
}
 8001208:	e006      	b.n	8001218 <HAL_ADC_ConvCpltCallback+0x2c>
	else if (hadc == &hadc4) {
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a07      	ldr	r2, [pc, #28]	@ (800122c <HAL_ADC_ConvCpltCallback+0x40>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d102      	bne.n	8001218 <HAL_ADC_ConvCpltCallback+0x2c>
		HAL_TIM_Base_Stop(&HANDLE_ADC4_SAMPLE_TIM);
 8001212:	4807      	ldr	r0, [pc, #28]	@ (8001230 <HAL_ADC_ConvCpltCallback+0x44>)
 8001214:	f020 fb69 	bl	80218ea <HAL_TIM_Base_Stop>
}
 8001218:	bf00      	nop
 800121a:	3708      	adds	r7, #8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20003a34 	.word	0x20003a34
 8001224:	20008e5c 	.word	0x20008e5c
 8001228:	20009498 	.word	0x20009498
 800122c:	20008ee8 	.word	0x20008ee8
 8001230:	200094e4 	.word	0x200094e4

08001234 <bsp_adc_init>:
/**
 * @brief Initialization of the ADC
 *
 */
void bsp_adc_init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08e      	sub	sp, #56	@ 0x38
 8001238:	af00      	add	r7, sp, #0
	uint16_t samplingPoints = 100;
 800123a:	2364      	movs	r3, #100	@ 0x64
 800123c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	uint16_t samplingFrequency_hz = 10000;
 800123e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001242:	857b      	strh	r3, [r7, #42]	@ 0x2a
	for (uint8_t i = 0;i < 2; i++) {
 8001244:	2300      	movs	r3, #0
 8001246:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800124a:	e059      	b.n	8001300 <bsp_adc_init+0xcc>
		ADC_HandleTypeDef* hadc = p_hadc[i];
 800124c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001250:	4a30      	ldr	r2, [pc, #192]	@ (8001314 <bsp_adc_init+0xe0>)
 8001252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
		bsp_adc_deinit(hadc);
 8001258:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800125a:	f7ff fee4 	bl	8001026 <bsp_adc_deinit>
		ADC_ChannelConfTypeDef sConfig = bsp_adc_channel_add(hadc, ADC_CHANNEL_VREFINT);
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4a2d      	ldr	r2, [pc, #180]	@ (8001318 <bsp_adc_init+0xe4>)
 8001262:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff feef 	bl	8001048 <bsp_adc_channel_add>
		bsp_adc_reinit(hadc, &sConfig, 1);
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2201      	movs	r2, #1
 800126e:	4619      	mov	r1, r3
 8001270:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001272:	f7ff ff2d 	bl	80010d0 <bsp_adc_reinit>
		HAL_ERROR_CHECK(HAL_ADCEx_Calibration_Start(hadc, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED));
 8001276:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800127a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800127e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001280:	f012 fb3a 	bl	80138f8 <HAL_ADCEx_Calibration_Start>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <bsp_adc_init+0x5a>
 800128a:	f00e fc1e 	bl	800faca <Error_Handler>
		bsp_adc_sampling(hadc, samplingBuffer, samplingPoints, samplingFrequency_hz);
 800128e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001290:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001292:	4922      	ldr	r1, [pc, #136]	@ (800131c <bsp_adc_init+0xe8>)
 8001294:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001296:	f7ff ff3d 	bl	8001114 <bsp_adc_sampling>
		uint32_t sampAvg = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
		for (uint8_t j = 0; j < samplingPoints; j++) {
 800129e:	2300      	movs	r3, #0
 80012a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012a4:	e00c      	b.n	80012c0 <bsp_adc_init+0x8c>
			sampAvg += samplingBuffer[j];
 80012a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012aa:	4a1c      	ldr	r2, [pc, #112]	@ (800131c <bsp_adc_init+0xe8>)
 80012ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012b2:	4413      	add	r3, r2
 80012b4:	633b      	str	r3, [r7, #48]	@ 0x30
		for (uint8_t j = 0; j < samplingPoints; j++) {
 80012b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80012c0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d8ec      	bhi.n	80012a6 <bsp_adc_init+0x72>
		}
		sampAvg /= samplingPoints;
 80012cc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80012ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d4:	633b      	str	r3, [r7, #48]	@ 0x30
		vrefanalog_mv[i] = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(hadc->Instance, sampAvg, ADC_RESOLUTION_12B);
 80012d6:	4b12      	ldr	r3, [pc, #72]	@ (8001320 <bsp_adc_init+0xec>)
 80012d8:	881b      	ldrh	r3, [r3, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80012e0:	fb03 f102 	mul.w	r1, r3, r2
 80012e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012e6:	009a      	lsls	r2, r3, #2
 80012e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012ec:	fbb1 f2f2 	udiv	r2, r1, r2
 80012f0:	490c      	ldr	r1, [pc, #48]	@ (8001324 <bsp_adc_init+0xf0>)
 80012f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (uint8_t i = 0;i < 2; i++) {
 80012f6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012fa:	3301      	adds	r3, #1
 80012fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001300:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001304:	2b01      	cmp	r3, #1
 8001306:	d9a1      	bls.n	800124c <bsp_adc_init+0x18>
	}
}
 8001308:	bf00      	nop
 800130a:	bf00      	nop
 800130c:	3738      	adds	r7, #56	@ 0x38
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20000040 	.word	0x20000040
 8001318:	80000001 	.word	0x80000001
 800131c:	20001aec 	.word	0x20001aec
 8001320:	0bfa07a5 	.word	0x0bfa07a5
 8001324:	20003a2c 	.word	0x20003a2c

08001328 <bsp_adc_single_sampling>:
 * @param voltageBuffer Buffer to store sample voltage
 * @param samplingPoints Number of the sampling points
 * @param samplingFrequency_hz Sampling frequency of the ADC
 */
__weak void bsp_adc_single_sampling(uint8_t hadcID, uint32_t channel, uint16_t voltageBuffer[], uint16_t samplingPoints, uint16_t samplingFrequency_hz)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	@ 0x38
 800132c:	af00      	add	r7, sp, #0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	461a      	mov	r2, r3
 8001334:	4603      	mov	r3, r0
 8001336:	73fb      	strb	r3, [r7, #15]
 8001338:	4613      	mov	r3, r2
 800133a:	81bb      	strh	r3, [r7, #12]
	ADC_HandleTypeDef* hadc = p_hadc[hadcID];
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	4a25      	ldr	r2, [pc, #148]	@ (80013d4 <bsp_adc_single_sampling+0xac>)
 8001340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001344:	633b      	str	r3, [r7, #48]	@ 0x30
	bsp_adc_deinit(hadc);
 8001346:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001348:	f7ff fe6d 	bl	8001026 <bsp_adc_deinit>
	ADC_ChannelConfTypeDef sConfig = bsp_adc_channel_add(hadc, channel);
 800134c:	f107 0310 	add.w	r3, r7, #16
 8001350:	68ba      	ldr	r2, [r7, #8]
 8001352:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fe77 	bl	8001048 <bsp_adc_channel_add>
	bsp_adc_reinit(hadc, &sConfig, 1);
 800135a:	f107 0310 	add.w	r3, r7, #16
 800135e:	2201      	movs	r2, #1
 8001360:	4619      	mov	r1, r3
 8001362:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001364:	f7ff feb4 	bl	80010d0 <bsp_adc_reinit>
	bsp_adc_sampling(hadc, samplingBuffer, samplingPoints, samplingFrequency_hz);
 8001368:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800136c:	89ba      	ldrh	r2, [r7, #12]
 800136e:	491a      	ldr	r1, [pc, #104]	@ (80013d8 <bsp_adc_single_sampling+0xb0>)
 8001370:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001372:	f7ff fecf 	bl	8001114 <bsp_adc_sampling>

	for (uint16_t i = 0; i < samplingPoints; i++) {
 8001376:	2300      	movs	r3, #0
 8001378:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800137a:	e019      	b.n	80013b0 <bsp_adc_single_sampling+0x88>
		voltageBuffer[i] = __HAL_ADC_CALC_DATA_TO_VOLTAGE(hadc->Instance, vrefanalog_mv[hadcID], samplingBuffer[i], ADC_RESOLUTION_12B);
 800137c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800137e:	4a16      	ldr	r2, [pc, #88]	@ (80013d8 <bsp_adc_single_sampling+0xb0>)
 8001380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001384:	7bfa      	ldrb	r2, [r7, #15]
 8001386:	4915      	ldr	r1, [pc, #84]	@ (80013dc <bsp_adc_single_sampling+0xb4>)
 8001388:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800138c:	fb03 f202 	mul.w	r2, r3, r2
 8001390:	4b13      	ldr	r3, [pc, #76]	@ (80013e0 <bsp_adc_single_sampling+0xb8>)
 8001392:	fba3 1302 	umull	r1, r3, r3, r2
 8001396:	1ad2      	subs	r2, r2, r3
 8001398:	0852      	lsrs	r2, r2, #1
 800139a:	4413      	add	r3, r2
 800139c:	0ad9      	lsrs	r1, r3, #11
 800139e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	4413      	add	r3, r2
 80013a6:	b28a      	uxth	r2, r1
 80013a8:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < samplingPoints; i++) {
 80013aa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80013ac:	3301      	adds	r3, #1
 80013ae:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013b0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80013b2:	89bb      	ldrh	r3, [r7, #12]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d3e1      	bcc.n	800137c <bsp_adc_single_sampling+0x54>
	}
	sampling.voltageBuffer = (uint16_t*)voltageBuffer;
 80013b8:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <bsp_adc_single_sampling+0xbc>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6153      	str	r3, [r2, #20]
	sampling.vrefanalog_mv = vrefanalog_mv[hadcID];
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	4a06      	ldr	r2, [pc, #24]	@ (80013dc <bsp_adc_single_sampling+0xb4>)
 80013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c6:	4a07      	ldr	r2, [pc, #28]	@ (80013e4 <bsp_adc_single_sampling+0xbc>)
 80013c8:	6193      	str	r3, [r2, #24]
}
 80013ca:	bf00      	nop
 80013cc:	3738      	adds	r7, #56	@ 0x38
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000040 	.word	0x20000040
 80013d8:	20001aec 	.word	0x20001aec
 80013dc:	20003a2c 	.word	0x20003a2c
 80013e0:	00100101 	.word	0x00100101
 80013e4:	20003a34 	.word	0x20003a34

080013e8 <bsp_adc_sampling_continue_IT>:
 * @brief Continue the ADC sampling
 *
 * @param cycles Number of the sampling cycles
 */
__weak void bsp_adc_sampling_continue_IT(uint8_t cycles)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	sampling.samplingCycles = cycles;
 80013f2:	4a11      	ldr	r2, [pc, #68]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	7413      	strb	r3, [r2, #16]
	sampling.isCompleted = false;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	745a      	strb	r2, [r3, #17]

	HAL_ADC_Start_DMA(sampling.hadc, sampling.samplingBuffer, sampling.samplingPoints * sampling.samplingCycles * sampling.hadc->Init.NbrOfConversion);
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	4b0d      	ldr	r3, [pc, #52]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 8001404:	6899      	ldr	r1, [r3, #8]
 8001406:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 8001408:	899b      	ldrh	r3, [r3, #12]
 800140a:	461a      	mov	r2, r3
 800140c:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 800140e:	7c1b      	ldrb	r3, [r3, #16]
 8001410:	fb02 f303 	mul.w	r3, r2, r3
 8001414:	461a      	mov	r2, r3
 8001416:	4b08      	ldr	r3, [pc, #32]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141c:	fb02 f303 	mul.w	r3, r2, r3
 8001420:	461a      	mov	r2, r3
 8001422:	f010 fd43 	bl	8011eac <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(sampling.htim);
 8001426:	4b04      	ldr	r3, [pc, #16]	@ (8001438 <bsp_adc_sampling_continue_IT+0x50>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	4618      	mov	r0, r3
 800142c:	f020 fa84 	bl	8021938 <HAL_TIM_Base_Start_IT>
}
 8001430:	bf00      	nop
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20003a34 	.word	0x20003a34

0800143c <bsp_adc_sampling_conversion>:
 * @brief Convert the ADC sample value
 *
 * @param multiple The multiple of the number of sampling points to the number of output points
 */
__weak void bsp_adc_sampling_conversion(uint8_t multiple)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < sampling.samplingPoints; i++) {
 8001446:	2300      	movs	r3, #0
 8001448:	73fb      	strb	r3, [r7, #15]
 800144a:	e01d      	b.n	8001488 <bsp_adc_sampling_conversion+0x4c>
		sampling.voltageBuffer[i] = __HAL_ADC_CALC_DATA_TO_VOLTAGE(sampling.hadc->Instance, sampling.vrefanalog_mv, sampling.samplingBuffer[i * multiple], ADC_RESOLUTION_12B);
 800144c:	4b15      	ldr	r3, [pc, #84]	@ (80014a4 <bsp_adc_sampling_conversion+0x68>)
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	79f9      	ldrb	r1, [r7, #7]
 8001454:	fb01 f303 	mul.w	r3, r1, r3
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	4413      	add	r3, r2
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a11      	ldr	r2, [pc, #68]	@ (80014a4 <bsp_adc_sampling_conversion+0x68>)
 8001460:	6992      	ldr	r2, [r2, #24]
 8001462:	fb03 f202 	mul.w	r2, r3, r2
 8001466:	4b10      	ldr	r3, [pc, #64]	@ (80014a8 <bsp_adc_sampling_conversion+0x6c>)
 8001468:	fba3 1302 	umull	r1, r3, r3, r2
 800146c:	1ad2      	subs	r2, r2, r3
 800146e:	0852      	lsrs	r2, r2, #1
 8001470:	4413      	add	r3, r2
 8001472:	0ad9      	lsrs	r1, r3, #11
 8001474:	4b0b      	ldr	r3, [pc, #44]	@ (80014a4 <bsp_adc_sampling_conversion+0x68>)
 8001476:	695a      	ldr	r2, [r3, #20]
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	4413      	add	r3, r2
 800147e:	b28a      	uxth	r2, r1
 8001480:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < sampling.samplingPoints; i++) {
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	3301      	adds	r3, #1
 8001486:	73fb      	strb	r3, [r7, #15]
 8001488:	7bfb      	ldrb	r3, [r7, #15]
 800148a:	b29a      	uxth	r2, r3
 800148c:	4b05      	ldr	r3, [pc, #20]	@ (80014a4 <bsp_adc_sampling_conversion+0x68>)
 800148e:	899b      	ldrh	r3, [r3, #12]
 8001490:	429a      	cmp	r2, r3
 8001492:	d3db      	bcc.n	800144c <bsp_adc_sampling_conversion+0x10>
	}
}
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	3714      	adds	r7, #20
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop
 80014a4:	20003a34 	.word	0x20003a34
 80014a8:	00100101 	.word	0x00100101

080014ac <bsp_adc_sampling_is_completed>:
 *
 * @return true ADC sampling is completed
 * @return false ADC sampling is not completed
 */
bool bsp_adc_sampling_is_completed(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
	return sampling.isCompleted;
 80014b0:	4b03      	ldr	r3, [pc, #12]	@ (80014c0 <bsp_adc_sampling_is_completed+0x14>)
 80014b2:	7c5b      	ldrb	r3, [r3, #17]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	20003a34 	.word	0x20003a34

080014c4 <bsp_fram_init>:
/**
 * @brief Initialization of FRAM
 *
 * @param log_wr_cb Log writing completion callback in FRAM
 */
void bsp_fram_init(Log_Write_Callback log_wr_cb) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	log_writeCallback = log_wr_cb;
 80014cc:	4a07      	ldr	r2, [pc, #28]	@ (80014ec <bsp_fram_init+0x28>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(FRAM_EN_GPIO_Port, FRAM_EN_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80014d2:	2201      	movs	r2, #1
 80014d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014d8:	4805      	ldr	r0, [pc, #20]	@ (80014f0 <bsp_fram_init+0x2c>)
 80014da:	f015 f991 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014de:	2001      	movs	r0, #1
 80014e0:	f00f fc20 	bl	8010d24 <HAL_Delay>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20003a54 	.word	0x20003a54
 80014f0:	42020000 	.word	0x42020000

080014f4 <bsp_fram_deinit>:

/**
 * @brief Deinitialization of FRAM
 * 
 */
void bsp_fram_deinit(void) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	while(bsp_sp_CY15B108QN_is_busy()) {
 80014f8:	e000      	b.n	80014fc <bsp_fram_deinit+0x8>
		__NOP();
 80014fa:	bf00      	nop
	while(bsp_sp_CY15B108QN_is_busy()) {
 80014fc:	f000 fb00 	bl	8001b00 <bsp_sp_CY15B108QN_is_busy>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1f9      	bne.n	80014fa <bsp_fram_deinit+0x6>
	};
	HAL_GPIO_WritePin(FRAM_EN_GPIO_Port, FRAM_EN_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001506:	2200      	movs	r2, #0
 8001508:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800150c:	4802      	ldr	r0, [pc, #8]	@ (8001518 <bsp_fram_deinit+0x24>)
 800150e:	f015 f977 	bl	8016800 <HAL_GPIO_WritePin>
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	42020000 	.word	0x42020000

0800151c <bsp_fram_write>:
 * @param addr The address where data is written in FRAM
 * @param p_data Data written in FRAM
 * @param data_len The length of data written in FRAM
 * @param waitfor_cplt Wait for writing to complete
 */
__weak void bsp_fram_write(uint32_t addr, const uint8_t* p_data, uint16_t data_len, bool waitfor_cplt) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	460b      	mov	r3, r1
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	4613      	mov	r3, r2
 8001530:	717b      	strb	r3, [r7, #5]
	if (HAL_GPIO_ReadPin(FRAM_EN_GPIO_Port, FRAM_EN_Pin) == GPIO_PIN_RESET) {
 8001532:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001536:	4811      	ldr	r0, [pc, #68]	@ (800157c <bsp_fram_write+0x60>)
 8001538:	f015 f94a 	bl	80167d0 <HAL_GPIO_ReadPin>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d018      	beq.n	8001574 <bsp_fram_write+0x58>
		return;
	}
	write_cplt = false;
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <bsp_fram_write+0x64>)
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
	bsp_sp_CY15B108QN_write_IT(addr, p_data, data_len);
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	461a      	mov	r2, r3
 800154c:	68b9      	ldr	r1, [r7, #8]
 800154e:	68f8      	ldr	r0, [r7, #12]
 8001550:	f000 f9f0 	bl	8001934 <bsp_sp_CY15B108QN_write_IT>

	if (waitfor_cplt) {
 8001554:	797b      	ldrb	r3, [r7, #5]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d00d      	beq.n	8001576 <bsp_fram_write+0x5a>
		while(!write_cplt) {
 800155a:	e000      	b.n	800155e <bsp_fram_write+0x42>
			__NOP();
 800155c:	bf00      	nop
		while(!write_cplt) {
 800155e:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <bsp_fram_write+0x64>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f7      	bne.n	800155c <bsp_fram_write+0x40>
		};
		HAL_Delay(1);
 800156c:	2001      	movs	r0, #1
 800156e:	f00f fbd9 	bl	8010d24 <HAL_Delay>
 8001572:	e000      	b.n	8001576 <bsp_fram_write+0x5a>
		return;
 8001574:	bf00      	nop
	}
}
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	42020000 	.word	0x42020000
 8001580:	20003a50 	.word	0x20003a50

08001584 <bsp_fram_read>:
 * 
 * @param addr The address to read data from FRAM
 * @param p_data Data read from FRAM
 * @param data_len The length of data read from FRAM
 */
__weak void bsp_fram_read(uint32_t addr, uint8_t* p_data, uint16_t data_len) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	4613      	mov	r3, r2
 8001590:	80fb      	strh	r3, [r7, #6]
	bsp_sp_CY15B108QN_read(addr, p_data, data_len);
 8001592:	88fb      	ldrh	r3, [r7, #6]
 8001594:	461a      	mov	r2, r3
 8001596:	68b9      	ldr	r1, [r7, #8]
 8001598:	68f8      	ldr	r0, [r7, #12]
 800159a:	f000 fa05 	bl	80019a8 <bsp_sp_CY15B108QN_read>
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <bsp_fram_erase>:
 * @brief Erase data in FRAM
 * 
 * @param addr The address to erase data in FRAM
 * @param erase_size The size of the data to erase
 */
__weak void bsp_fram_erase(uint32_t addr, uint32_t erase_size) {
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	6039      	str	r1, [r7, #0]
	bsp_sp_CY15B108QN_erase(addr, erase_size);
 80015b0:	6839      	ldr	r1, [r7, #0]
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f000 fa30 	bl	8001a18 <bsp_sp_CY15B108QN_erase>
}
 80015b8:	bf00      	nop
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <bsp_fram_write_cplt_cb>:
 * @brief Write to FRAM completion callback
 * 
 * @param write_addr The address of the data to write
 * @param write_size The size of the data to write
 */
void bsp_fram_write_cplt_cb(uint32_t write_addr, uint16_t write_size) {
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	807b      	strh	r3, [r7, #2]
	log_writeCallback(write_addr, write_size);
 80015cc:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <bsp_fram_write_cplt_cb+0x28>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	887a      	ldrh	r2, [r7, #2]
 80015d2:	4611      	mov	r1, r2
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
	write_cplt = true;
 80015d8:	4b04      	ldr	r3, [pc, #16]	@ (80015ec <bsp_fram_write_cplt_cb+0x2c>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20003a54 	.word	0x20003a54
 80015ec:	20003a50 	.word	0x20003a50

080015f0 <bsp_magnet_init>:

/**
 * @brief Initialization of magnet
 *
 */
void bsp_magnet_init(Magnet_Lost_Callback mag_lost_cb) {
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	magLostCallback = mag_lost_cb;
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <bsp_magnet_init+0x1c>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6013      	str	r3, [r2, #0]
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20003a58 	.word	0x20003a58

08001610 <bsp_magnet_timer_cb>:

/**
 * @brief Magnet detected timer callback, unit: sec
 * 
 */
void bsp_magnet_timer_cb(void) {
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	if (magnet_detected_sec_timer >= 0) {
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <bsp_magnet_timer_cb+0x20>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db04      	blt.n	8001626 <bsp_magnet_timer_cb+0x16>
		magnet_detected_sec_timer++;
 800161c:	4b04      	ldr	r3, [pc, #16]	@ (8001630 <bsp_magnet_timer_cb+0x20>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	4a03      	ldr	r2, [pc, #12]	@ (8001630 <bsp_magnet_timer_cb+0x20>)
 8001624:	6013      	str	r3, [r2, #0]
	}
}
 8001626:	bf00      	nop
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	20000048 	.word	0x20000048

08001634 <bsp_magnet_detect_cb>:
/**
 * @brief Callback when magnet detection changes
 * 
 * @param detected Detected or not
 */
void bsp_magnet_detect_cb(bool detected) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
	if (detected) {
 800163e:	79fb      	ldrb	r3, [r7, #7]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d00b      	beq.n	800165c <bsp_magnet_detect_cb+0x28>
		magnet_detected_sec_timer = 0;
 8001644:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <bsp_magnet_detect_cb+0x60>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
		HAL_ERROR_CHECK(HAL_LPTIM_Counter_Start_IT(&HANDLE_MAGNET_LPTIM));
 800164a:	4813      	ldr	r0, [pc, #76]	@ (8001698 <bsp_magnet_detect_cb+0x64>)
 800164c:	f018 fd58 	bl	801a100 <HAL_LPTIM_Counter_Start_IT>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d01a      	beq.n	800168c <bsp_magnet_detect_cb+0x58>
 8001656:	f00e fa38 	bl	800faca <Error_Handler>
		magnet_detected_sec_timer = -1;
		if (magLostCallback != NULL) {
			magLostCallback(magnet_detected_sec_time);
		}
	}
}
 800165a:	e017      	b.n	800168c <bsp_magnet_detect_cb+0x58>
		HAL_ERROR_CHECK(HAL_LPTIM_Counter_Stop_IT(&HANDLE_MAGNET_LPTIM));
 800165c:	480e      	ldr	r0, [pc, #56]	@ (8001698 <bsp_magnet_detect_cb+0x64>)
 800165e:	f018 fd98 	bl	801a192 <HAL_LPTIM_Counter_Stop_IT>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <bsp_magnet_detect_cb+0x38>
 8001668:	f00e fa2f 	bl	800faca <Error_Handler>
		uint8_t magnet_detected_sec_time = (uint8_t)magnet_detected_sec_timer;
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <bsp_magnet_detect_cb+0x60>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	73fb      	strb	r3, [r7, #15]
		magnet_detected_sec_timer = -1;
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <bsp_magnet_detect_cb+0x60>)
 8001674:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001678:	601a      	str	r2, [r3, #0]
		if (magLostCallback != NULL) {
 800167a:	4b08      	ldr	r3, [pc, #32]	@ (800169c <bsp_magnet_detect_cb+0x68>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d004      	beq.n	800168c <bsp_magnet_detect_cb+0x58>
			magLostCallback(magnet_detected_sec_time);
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <bsp_magnet_detect_cb+0x68>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	7bfa      	ldrb	r2, [r7, #15]
 8001688:	4610      	mov	r0, r2
 800168a:	4798      	blx	r3
}
 800168c:	bf00      	nop
 800168e:	3710      	adds	r7, #16
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000048 	.word	0x20000048
 8001698:	200091d8 	.word	0x200091d8
 800169c:	20003a58 	.word	0x20003a58

080016a0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == MAG_DET_Pin) {
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d102      	bne.n	80016b6 <HAL_GPIO_EXTI_Rising_Callback+0x16>
		bsp_magnet_detect_cb(true);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f7ff ffbf 	bl	8001634 <bsp_magnet_detect_cb>
	}
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	4603      	mov	r3, r0
 80016c6:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == MAG_DET_Pin) {
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	2b08      	cmp	r3, #8
 80016cc:	d102      	bne.n	80016d4 <HAL_GPIO_EXTI_Falling_Callback+0x16>
		bsp_magnet_detect_cb(false);
 80016ce:	2000      	movs	r0, #0
 80016d0:	f7ff ffb0 	bl	8001634 <bsp_magnet_detect_cb>
	}
}
 80016d4:	bf00      	nop
 80016d6:	3708      	adds	r7, #8
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <bsp_sp_init>:
 * @brief Initialization of serial port
 * 
 * @param cmd_parser The command parser
 * @param CY15B108QN_wr_cb The CY15B108QN write completion callback
 */
void bsp_sp_init(Cmd_Parser cmd_parser, CY15B108QN_Write_Callback CY15B108QN_wr_cb) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
	(void)memset(&sp_spi, 0, sizeof(sp_spi));
 80016e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016ea:	2100      	movs	r1, #0
 80016ec:	481f      	ldr	r0, [pc, #124]	@ (800176c <bsp_sp_init+0x90>)
 80016ee:	f028 f925 	bl	802993c <memset>
	(void)memset(&sp_uart, 0, sizeof(sp_uart));
 80016f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f6:	2100      	movs	r1, #0
 80016f8:	481d      	ldr	r0, [pc, #116]	@ (8001770 <bsp_sp_init+0x94>)
 80016fa:	f028 f91f 	bl	802993c <memset>
	(void)memset(&active_spi_tx, 0, sizeof(active_spi_tx));
 80016fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001702:	2100      	movs	r1, #0
 8001704:	481b      	ldr	r0, [pc, #108]	@ (8001774 <bsp_sp_init+0x98>)
 8001706:	f028 f919 	bl	802993c <memset>
	cmdParser = cmd_parser;
 800170a:	4a1b      	ldr	r2, [pc, #108]	@ (8001778 <bsp_sp_init+0x9c>)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6013      	str	r3, [r2, #0]
	CY15B108QN_writeCallback = CY15B108QN_wr_cb;
 8001710:	4a1a      	ldr	r2, [pc, #104]	@ (800177c <bsp_sp_init+0xa0>)
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	6013      	str	r3, [r2, #0]

	HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001716:	2201      	movs	r2, #1
 8001718:	2110      	movs	r1, #16
 800171a:	4819      	ldr	r0, [pc, #100]	@ (8001780 <bsp_sp_init+0xa4>)
 800171c:	f015 f870 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001720:	2201      	movs	r2, #1
 8001722:	2120      	movs	r1, #32
 8001724:	4817      	ldr	r0, [pc, #92]	@ (8001784 <bsp_sp_init+0xa8>)
 8001726:	f015 f86b 	bl	8016800 <HAL_GPIO_WritePin>

	if (!init) {
 800172a:	4b17      	ldr	r3, [pc, #92]	@ (8001788 <bsp_sp_init+0xac>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	f083 0301 	eor.w	r3, r3, #1
 8001732:	b2db      	uxtb	r3, r3
 8001734:	2b00      	cmp	r3, #0
 8001736:	d00b      	beq.n	8001750 <bsp_sp_init+0x74>
		HAL_SPI_MspInit(&HANDLE_NRF52810_CY15B108QN_SPI);
 8001738:	4814      	ldr	r0, [pc, #80]	@ (800178c <bsp_sp_init+0xb0>)
 800173a:	f00e fbdb 	bl	800fef4 <HAL_SPI_MspInit>
		HAL_I2C_MspInit(&HANDLE_ISL23315T_DAC8050x_I2C);
 800173e:	4814      	ldr	r0, [pc, #80]	@ (8001790 <bsp_sp_init+0xb4>)
 8001740:	f00d fdda 	bl	800f2f8 <HAL_I2C_MspInit>
		HAL_UART_MspInit(&HANDLE_DEBUG_UART);
 8001744:	4813      	ldr	r0, [pc, #76]	@ (8001794 <bsp_sp_init+0xb8>)
 8001746:	f00f f97d 	bl	8010a44 <HAL_UART_MspInit>
		init = true;
 800174a:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <bsp_sp_init+0xac>)
 800174c:	2201      	movs	r2, #1
 800174e:	701a      	strb	r2, [r3, #0]
	}

	HAL_ERROR_CHECK(HAL_UARTEx_ReceiveToIdle_IT(&HANDLE_DEBUG_UART, sp_uart.rx.data, (uint16_t)sizeof(sp_uart.rx.data)));
 8001750:	22ff      	movs	r2, #255	@ 0xff
 8001752:	4911      	ldr	r1, [pc, #68]	@ (8001798 <bsp_sp_init+0xbc>)
 8001754:	480f      	ldr	r0, [pc, #60]	@ (8001794 <bsp_sp_init+0xb8>)
 8001756:	f024 fd76 	bl	8026246 <HAL_UARTEx_ReceiveToIdle_IT>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <bsp_sp_init+0x88>
 8001760:	f00e f9b3 	bl	800faca <Error_Handler>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20003a5c 	.word	0x20003a5c
 8001770:	20003d5c 	.word	0x20003d5c
 8001774:	20003c5c 	.word	0x20003c5c
 8001778:	20004160 	.word	0x20004160
 800177c:	20004164 	.word	0x20004164
 8001780:	42020000 	.word	0x42020000
 8001784:	42021800 	.word	0x42021800
 8001788:	2000004c 	.word	0x2000004c
 800178c:	20009324 	.word	0x20009324
 8001790:	200090cc 	.word	0x200090cc
 8001794:	20009530 	.word	0x20009530
 8001798:	20003e5c 	.word	0x20003e5c

0800179c <bsp_sp_deinit>:

/**
 * @brief Deinitialization of serial port
 * 
 */
void bsp_sp_deinit(void) {
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	HAL_ERROR_CHECK(HAL_SPI_Abort(&HANDLE_NRF52810_CY15B108QN_SPI));
 80017a0:	4817      	ldr	r0, [pc, #92]	@ (8001800 <bsp_sp_deinit+0x64>)
 80017a2:	f01f f9c7 	bl	8020b34 <HAL_SPI_Abort>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <bsp_sp_deinit+0x14>
 80017ac:	f00e f98d 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_UART_Abort(&HANDLE_DEBUG_UART));
 80017b0:	4814      	ldr	r0, [pc, #80]	@ (8001804 <bsp_sp_deinit+0x68>)
 80017b2:	f022 fb35 	bl	8023e20 <HAL_UART_Abort>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <bsp_sp_deinit+0x24>
 80017bc:	f00e f985 	bl	800faca <Error_Handler>

	if (init) {
 80017c0:	4b11      	ldr	r3, [pc, #68]	@ (8001808 <bsp_sp_deinit+0x6c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d00b      	beq.n	80017e0 <bsp_sp_deinit+0x44>
		HAL_SPI_MspDeInit(&HANDLE_NRF52810_CY15B108QN_SPI);
 80017c8:	480d      	ldr	r0, [pc, #52]	@ (8001800 <bsp_sp_deinit+0x64>)
 80017ca:	f00e fc05 	bl	800ffd8 <HAL_SPI_MspDeInit>
		HAL_I2C_MspDeInit(&HANDLE_ISL23315T_DAC8050x_I2C);
 80017ce:	480f      	ldr	r0, [pc, #60]	@ (800180c <bsp_sp_deinit+0x70>)
 80017d0:	f00d fe6c 	bl	800f4ac <HAL_I2C_MspDeInit>
		HAL_UART_MspDeInit(&HANDLE_DEBUG_UART);
 80017d4:	480b      	ldr	r0, [pc, #44]	@ (8001804 <bsp_sp_deinit+0x68>)
 80017d6:	f00f f9a5 	bl	8010b24 <HAL_UART_MspDeInit>
		init = false;
 80017da:	4b0b      	ldr	r3, [pc, #44]	@ (8001808 <bsp_sp_deinit+0x6c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
	}

	HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80017e0:	2201      	movs	r2, #1
 80017e2:	2110      	movs	r1, #16
 80017e4:	480a      	ldr	r0, [pc, #40]	@ (8001810 <bsp_sp_deinit+0x74>)
 80017e6:	f015 f80b 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80017ea:	2201      	movs	r2, #1
 80017ec:	2120      	movs	r1, #32
 80017ee:	4809      	ldr	r0, [pc, #36]	@ (8001814 <bsp_sp_deinit+0x78>)
 80017f0:	f015 f806 	bl	8016800 <HAL_GPIO_WritePin>
	CY15B108QN_mem_wr_opcode = 0;
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <bsp_sp_deinit+0x7c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20009324 	.word	0x20009324
 8001804:	20009530 	.word	0x20009530
 8001808:	2000004c 	.word	0x2000004c
 800180c:	200090cc 	.word	0x200090cc
 8001810:	42020000 	.word	0x42020000
 8001814:	42021800 	.word	0x42021800
 8001818:	20003f5c 	.word	0x20003f5c

0800181c <bsp_sp_cmd_send>:
 * @brief Send a command on the serial port
 * 
 * @param data The command data to send
 * @param data_len The length of command data to be sent
 */
void bsp_sp_cmd_send(const uint8_t* data, uint8_t data_len) {
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	70fb      	strb	r3, [r7, #3]
	(void)memcpy((uint8_t*)active_spi_tx.data, data, data_len);
 8001828:	78fb      	ldrb	r3, [r7, #3]
 800182a:	461a      	mov	r2, r3
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	4805      	ldr	r0, [pc, #20]	@ (8001844 <bsp_sp_cmd_send+0x28>)
 8001830:	f028 f8c8 	bl	80299c4 <memcpy>
	active_spi_tx.len = data_len;
 8001834:	4a03      	ldr	r2, [pc, #12]	@ (8001844 <bsp_sp_cmd_send+0x28>)
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20003c5c 	.word	0x20003c5c

08001848 <bsp_sp_DAC80502_write>:
 * 
 * @param reg_addr The address of the DAC80502 register
 * @param reg_data The data to be written to the DAC80502 register
 * @return uint8_t HAL status
 */
__weak uint8_t bsp_sp_DAC80502_write(uint8_t reg_addr, uint8_t* reg_data) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af04      	add	r7, sp, #16
 800184e:	4603      	mov	r3, r0
 8001850:	6039      	str	r1, [r7, #0]
 8001852:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)HAL_I2C_Mem_Write(&HANDLE_ISL23315T_DAC8050x_I2C, BSP_DAC80502_DEVICE_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, 2, 5);
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	b29a      	uxth	r2, r3
 8001858:	2305      	movs	r3, #5
 800185a:	9302      	str	r3, [sp, #8]
 800185c:	2302      	movs	r3, #2
 800185e:	9301      	str	r3, [sp, #4]
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2301      	movs	r3, #1
 8001866:	2190      	movs	r1, #144	@ 0x90
 8001868:	4803      	ldr	r0, [pc, #12]	@ (8001878 <bsp_sp_DAC80502_write+0x30>)
 800186a:	f015 fefb 	bl	8017664 <HAL_I2C_Mem_Write>
 800186e:	4603      	mov	r3, r0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	200090cc 	.word	0x200090cc

0800187c <bsp_sp_DAC80502_read>:
 *
 * @param reg_addr The address of the DAC80502 register
 * @param reg_data Data read from DAC80502 register
 * @return uint8_t HAL status
 */
__weak uint8_t bsp_sp_DAC80502_read(uint8_t reg_addr, uint8_t* reg_data) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af04      	add	r7, sp, #16
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
	return (uint8_t)HAL_I2C_Mem_Read(&HANDLE_ISL23315T_DAC8050x_I2C, BSP_DAC80502_DEVICE_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, 2, 5);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	b29a      	uxth	r2, r3
 800188c:	2305      	movs	r3, #5
 800188e:	9302      	str	r3, [sp, #8]
 8001890:	2302      	movs	r3, #2
 8001892:	9301      	str	r3, [sp, #4]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2301      	movs	r3, #1
 800189a:	2190      	movs	r1, #144	@ 0x90
 800189c:	4803      	ldr	r0, [pc, #12]	@ (80018ac <bsp_sp_DAC80502_read+0x30>)
 800189e:	f015 fff5 	bl	801788c <HAL_I2C_Mem_Read>
 80018a2:	4603      	mov	r3, r0
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	200090cc 	.word	0x200090cc

080018b0 <bsp_sp_DAC80502_write_IT>:
 * @brief Write data to DAC80502 on serial port in non-blocking mode
 *
 * @param reg_addr The address of the DAC80502 register
 * @param reg_data The data to be written to the DAC80502 register
 */
__weak void bsp_sp_DAC80502_write_IT(uint8_t reg_addr, uint8_t* reg_data) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af02      	add	r7, sp, #8
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
	DAC8050x_reg_addr = reg_addr;
 80018bc:	4a0b      	ldr	r2, [pc, #44]	@ (80018ec <bsp_sp_DAC80502_write_IT+0x3c>)
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	7013      	strb	r3, [r2, #0]
	(void)memcpy((uint8_t*)DAC8050x_reg_data, reg_data, 2);
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	881b      	ldrh	r3, [r3, #0]
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <bsp_sp_DAC80502_write_IT+0x40>)
 80018ca:	801a      	strh	r2, [r3, #0]
	(void)HAL_I2C_Mem_Write_IT(&HANDLE_ISL23315T_DAC8050x_I2C, BSP_DAC80502_DEVICE_ADDR, DAC8050x_reg_addr, I2C_MEMADD_SIZE_8BIT, DAC8050x_reg_data, 2);
 80018cc:	4b07      	ldr	r3, [pc, #28]	@ (80018ec <bsp_sp_DAC80502_write_IT+0x3c>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	461a      	mov	r2, r3
 80018d2:	2302      	movs	r3, #2
 80018d4:	9301      	str	r3, [sp, #4]
 80018d6:	4b06      	ldr	r3, [pc, #24]	@ (80018f0 <bsp_sp_DAC80502_write_IT+0x40>)
 80018d8:	9300      	str	r3, [sp, #0]
 80018da:	2301      	movs	r3, #1
 80018dc:	2190      	movs	r1, #144	@ 0x90
 80018de:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <bsp_sp_DAC80502_write_IT+0x44>)
 80018e0:	f016 f8ee 	bl	8017ac0 <HAL_I2C_Mem_Write_IT>
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20004168 	.word	0x20004168
 80018f0:	2000416c 	.word	0x2000416c
 80018f4:	200090cc 	.word	0x200090cc

080018f8 <bsp_sp_ISL23315T_write>:
 * 
 * @param reg_addr The address of the ISL23315T register
 * @param reg_data The data to be written to the ISL23315T register
 * @return uint8_t HAL status
 */
__weak uint8_t bsp_sp_ISL23315T_write(uint16_t reg_addr, uint8_t reg_data) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af04      	add	r7, sp, #16
 80018fe:	4603      	mov	r3, r0
 8001900:	460a      	mov	r2, r1
 8001902:	80fb      	strh	r3, [r7, #6]
 8001904:	4613      	mov	r3, r2
 8001906:	717b      	strb	r3, [r7, #5]
	uint8_t data = reg_data;
 8001908:	797b      	ldrb	r3, [r7, #5]
 800190a:	73fb      	strb	r3, [r7, #15]
	return (uint8_t)HAL_I2C_Mem_Write(&HANDLE_ISL23315T_DAC8050x_I2C, BSP_ISL23315T_DEVICE_ADDR, reg_addr, I2C_MEMADD_SIZE_8BIT, &data, 1, 5);
 800190c:	88fa      	ldrh	r2, [r7, #6]
 800190e:	2305      	movs	r3, #5
 8001910:	9302      	str	r3, [sp, #8]
 8001912:	2301      	movs	r3, #1
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	f107 030f 	add.w	r3, r7, #15
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	2301      	movs	r3, #1
 800191e:	21a0      	movs	r1, #160	@ 0xa0
 8001920:	4803      	ldr	r0, [pc, #12]	@ (8001930 <bsp_sp_ISL23315T_write+0x38>)
 8001922:	f015 fe9f 	bl	8017664 <HAL_I2C_Mem_Write>
 8001926:	4603      	mov	r3, r0
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	200090cc 	.word	0x200090cc

08001934 <bsp_sp_CY15B108QN_write_IT>:
 * 
 * @param addr The address to be written to CY15B108QN.
 * @param p_data The data to be written to the CY15B108QN
 * @param data_len The length of data to be written to CY15B108QN
 */
void bsp_sp_CY15B108QN_write_IT(uint32_t addr, const uint8_t* p_data, uint16_t data_len) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	4613      	mov	r3, r2
 8001940:	80fb      	strh	r3, [r7, #6]
	CY15B108QN_mem_wr_len = CY15B108QN_write_spi_frame_get(CY15B108QN_mem_wr_buffer, addr, p_data, data_len);
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	68ba      	ldr	r2, [r7, #8]
 8001946:	68f9      	ldr	r1, [r7, #12]
 8001948:	4810      	ldr	r0, [pc, #64]	@ (800198c <bsp_sp_CY15B108QN_write_IT+0x58>)
 800194a:	f027 fdb3 	bl	80294b4 <CY15B108QN_write_spi_frame_get>
 800194e:	4603      	mov	r3, r0
 8001950:	461a      	mov	r2, r3
 8001952:	4b0f      	ldr	r3, [pc, #60]	@ (8001990 <bsp_sp_CY15B108QN_write_IT+0x5c>)
 8001954:	801a      	strh	r2, [r3, #0]
	CY15B108QN_mem_wr_datalen = CY15B108QN_mem_wr_len - 4U;
 8001956:	4b0e      	ldr	r3, [pc, #56]	@ (8001990 <bsp_sp_CY15B108QN_write_IT+0x5c>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	3b04      	subs	r3, #4
 800195c:	b29a      	uxth	r2, r3
 800195e:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <bsp_sp_CY15B108QN_write_IT+0x60>)
 8001960:	801a      	strh	r2, [r3, #0]
	CY15B108QN_mem_wr_address = addr;
 8001962:	4a0d      	ldr	r2, [pc, #52]	@ (8001998 <bsp_sp_CY15B108QN_write_IT+0x64>)
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	6013      	str	r3, [r2, #0]

    CY15B108QN_mem_wr_opcode = CY15B108QN_CMD_WREN;
 8001968:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <bsp_sp_CY15B108QN_write_IT+0x68>)
 800196a:	2206      	movs	r2, #6
 800196c:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800196e:	2200      	movs	r2, #0
 8001970:	2110      	movs	r1, #16
 8001972:	480b      	ldr	r0, [pc, #44]	@ (80019a0 <bsp_sp_CY15B108QN_write_IT+0x6c>)
 8001974:	f014 ff44 	bl	8016800 <HAL_GPIO_WritePin>
    (void)HAL_SPI_Transmit_IT(&HANDLE_NRF52810_CY15B108QN_SPI, &CY15B108QN_mem_wr_opcode, 1);
 8001978:	2201      	movs	r2, #1
 800197a:	4908      	ldr	r1, [pc, #32]	@ (800199c <bsp_sp_CY15B108QN_write_IT+0x68>)
 800197c:	4809      	ldr	r0, [pc, #36]	@ (80019a4 <bsp_sp_CY15B108QN_write_IT+0x70>)
 800197e:	f01f f807 	bl	8020990 <HAL_SPI_Transmit_IT>
}
 8001982:	bf00      	nop
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20003f60 	.word	0x20003f60
 8001990:	20004154 	.word	0x20004154
 8001994:	2000415c 	.word	0x2000415c
 8001998:	20004158 	.word	0x20004158
 800199c:	20003f5c 	.word	0x20003f5c
 80019a0:	42020000 	.word	0x42020000
 80019a4:	20009324 	.word	0x20009324

080019a8 <bsp_sp_CY15B108QN_read>:
 * 
 * @param addr The address of reading data from CY15B108QN.
 * @param p_data Data to be read from CY15B108QN
 * @param data_len The length of data to be read from CY15B108QN
 */
void bsp_sp_CY15B108QN_read(uint32_t addr, uint8_t* p_data, uint16_t data_len) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	4613      	mov	r3, r2
 80019b4:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[4] = {0,0,0,0};
 80019b6:	2300      	movs	r3, #0
 80019b8:	617b      	str	r3, [r7, #20]
	(void)CY15B108QN_read_spi_frame_get(buffer, addr);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	68f9      	ldr	r1, [r7, #12]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f027 fdad 	bl	8029520 <CY15B108QN_read_spi_frame_get>

    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80019c6:	2200      	movs	r2, #0
 80019c8:	2110      	movs	r1, #16
 80019ca:	4811      	ldr	r0, [pc, #68]	@ (8001a10 <bsp_sp_CY15B108QN_read+0x68>)
 80019cc:	f014 ff18 	bl	8016800 <HAL_GPIO_WritePin>
    HAL_ERROR_CHECK(HAL_SPI_Transmit(&HANDLE_NRF52810_CY15B108QN_SPI, buffer, (uint16_t)sizeof(buffer), 5));
 80019d0:	f107 0114 	add.w	r1, r7, #20
 80019d4:	2305      	movs	r3, #5
 80019d6:	2204      	movs	r2, #4
 80019d8:	480e      	ldr	r0, [pc, #56]	@ (8001a14 <bsp_sp_CY15B108QN_read+0x6c>)
 80019da:	f01e fb2b 	bl	8020034 <HAL_SPI_Transmit>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <bsp_sp_CY15B108QN_read+0x40>
 80019e4:	f00e f871 	bl	800faca <Error_Handler>
    HAL_ERROR_CHECK(HAL_SPI_Receive(&HANDLE_NRF52810_CY15B108QN_SPI, p_data, data_len, 5));
 80019e8:	88fa      	ldrh	r2, [r7, #6]
 80019ea:	2305      	movs	r3, #5
 80019ec:	68b9      	ldr	r1, [r7, #8]
 80019ee:	4809      	ldr	r0, [pc, #36]	@ (8001a14 <bsp_sp_CY15B108QN_read+0x6c>)
 80019f0:	f01e fd34 	bl	802045c <HAL_SPI_Receive>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <bsp_sp_CY15B108QN_read+0x56>
 80019fa:	f00e f866 	bl	800faca <Error_Handler>
	HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80019fe:	2201      	movs	r2, #1
 8001a00:	2110      	movs	r1, #16
 8001a02:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <bsp_sp_CY15B108QN_read+0x68>)
 8001a04:	f014 fefc 	bl	8016800 <HAL_GPIO_WritePin>
}
 8001a08:	bf00      	nop
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	42020000 	.word	0x42020000
 8001a14:	20009324 	.word	0x20009324

08001a18 <bsp_sp_CY15B108QN_erase>:
 * @brief Erase the data of CY15B108QN on the serial port
 * 
 * @param addr The address of the CY15B108QN data to be erased.
 * @param erase_size The length of CY15B108QN data to be erased.
 */
void bsp_sp_CY15B108QN_erase(uint32_t addr, uint32_t erase_size) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b088      	sub	sp, #32
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
	uint8_t CY15B108QN_mem_erase_buffer[5] = {0,0,0,0,0};
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	711a      	strb	r2, [r3, #4]
	uint8_t CY15B108QN_mem_erase_data = 0x00;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	73fb      	strb	r3, [r7, #15]
	(void)CY15B108QN_write_spi_frame_get(CY15B108QN_mem_erase_buffer, addr, &CY15B108QN_mem_erase_data, 1);
 8001a30:	f107 020f 	add.w	r2, r7, #15
 8001a34:	f107 0010 	add.w	r0, r7, #16
 8001a38:	2301      	movs	r3, #1
 8001a3a:	6879      	ldr	r1, [r7, #4]
 8001a3c:	f027 fd3a 	bl	80294b4 <CY15B108QN_write_spi_frame_get>

    uint8_t wren = CY15B108QN_CMD_WREN;
 8001a40:	2306      	movs	r3, #6
 8001a42:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001a44:	2200      	movs	r2, #0
 8001a46:	2110      	movs	r1, #16
 8001a48:	482a      	ldr	r0, [pc, #168]	@ (8001af4 <bsp_sp_CY15B108QN_erase+0xdc>)
 8001a4a:	f014 fed9 	bl	8016800 <HAL_GPIO_WritePin>
    HAL_ERROR_CHECK(HAL_SPI_Transmit(&HANDLE_NRF52810_CY15B108QN_SPI, &wren, 1, 5));
 8001a4e:	f107 010e 	add.w	r1, r7, #14
 8001a52:	2305      	movs	r3, #5
 8001a54:	2201      	movs	r2, #1
 8001a56:	4828      	ldr	r0, [pc, #160]	@ (8001af8 <bsp_sp_CY15B108QN_erase+0xe0>)
 8001a58:	f01e faec 	bl	8020034 <HAL_SPI_Transmit>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <bsp_sp_CY15B108QN_erase+0x4e>
 8001a62:	f00e f832 	bl	800faca <Error_Handler>
    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001a66:	2201      	movs	r2, #1
 8001a68:	2110      	movs	r1, #16
 8001a6a:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <bsp_sp_CY15B108QN_erase+0xdc>)
 8001a6c:	f014 fec8 	bl	8016800 <HAL_GPIO_WritePin>

    uint32_t micros = HAL_RCC_GetSysClockFreq() / 4000000UL;
 8001a70:	f01a fd3a 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4a21      	ldr	r2, [pc, #132]	@ (8001afc <bsp_sp_CY15B108QN_erase+0xe4>)
 8001a78:	fba2 2303 	umull	r2, r3, r2, r3
 8001a7c:	0d1b      	lsrs	r3, r3, #20
 8001a7e:	61fb      	str	r3, [r7, #28]
    while(micros > 0U) {
 8001a80:	e002      	b.n	8001a88 <bsp_sp_CY15B108QN_erase+0x70>
    	micros--;
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3b01      	subs	r3, #1
 8001a86:	61fb      	str	r3, [r7, #28]
    while(micros > 0U) {
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1f9      	bne.n	8001a82 <bsp_sp_CY15B108QN_erase+0x6a>
    }

    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2110      	movs	r1, #16
 8001a92:	4818      	ldr	r0, [pc, #96]	@ (8001af4 <bsp_sp_CY15B108QN_erase+0xdc>)
 8001a94:	f014 feb4 	bl	8016800 <HAL_GPIO_WritePin>
    HAL_ERROR_CHECK(HAL_SPI_Transmit(&HANDLE_NRF52810_CY15B108QN_SPI, CY15B108QN_mem_erase_buffer, 5, 5));
 8001a98:	f107 0110 	add.w	r1, r7, #16
 8001a9c:	2305      	movs	r3, #5
 8001a9e:	2205      	movs	r2, #5
 8001aa0:	4815      	ldr	r0, [pc, #84]	@ (8001af8 <bsp_sp_CY15B108QN_erase+0xe0>)
 8001aa2:	f01e fac7 	bl	8020034 <HAL_SPI_Transmit>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <bsp_sp_CY15B108QN_erase+0x98>
 8001aac:	f00e f80d 	bl	800faca <Error_Handler>
    for(uint32_t i = (addr + 1U);i<(addr+erase_size);i++) {
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	61bb      	str	r3, [r7, #24]
 8001ab6:	e00e      	b.n	8001ad6 <bsp_sp_CY15B108QN_erase+0xbe>
    	HAL_ERROR_CHECK(HAL_SPI_Transmit(&HANDLE_NRF52810_CY15B108QN_SPI, &CY15B108QN_mem_erase_data, 1, 5));
 8001ab8:	f107 010f 	add.w	r1, r7, #15
 8001abc:	2305      	movs	r3, #5
 8001abe:	2201      	movs	r2, #1
 8001ac0:	480d      	ldr	r0, [pc, #52]	@ (8001af8 <bsp_sp_CY15B108QN_erase+0xe0>)
 8001ac2:	f01e fab7 	bl	8020034 <HAL_SPI_Transmit>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <bsp_sp_CY15B108QN_erase+0xb8>
 8001acc:	f00d fffd 	bl	800faca <Error_Handler>
    for(uint32_t i = (addr + 1U);i<(addr+erase_size);i++) {
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	61bb      	str	r3, [r7, #24]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	4413      	add	r3, r2
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d3ea      	bcc.n	8001ab8 <bsp_sp_CY15B108QN_erase+0xa0>
    }
    HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	2110      	movs	r1, #16
 8001ae6:	4803      	ldr	r0, [pc, #12]	@ (8001af4 <bsp_sp_CY15B108QN_erase+0xdc>)
 8001ae8:	f014 fe8a 	bl	8016800 <HAL_GPIO_WritePin>
}
 8001aec:	bf00      	nop
 8001aee:	3720      	adds	r7, #32
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	42020000 	.word	0x42020000
 8001af8:	20009324 	.word	0x20009324
 8001afc:	431bde83 	.word	0x431bde83

08001b00 <bsp_sp_CY15B108QN_is_busy>:
 * @brief Confirm whether the serial port of CY15B108QN is busy
 * 
 * @return true The serial port is busy
 * @return false The serial port is not busy
 */
bool bsp_sp_CY15B108QN_is_busy(void) {
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
	bool ret = false;
 8001b06:	2300      	movs	r3, #0
 8001b08:	71fb      	strb	r3, [r7, #7]
	if (CY15B108QN_mem_wr_opcode > 0U) {
 8001b0a:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <bsp_sp_CY15B108QN_is_busy+0x24>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <bsp_sp_CY15B108QN_is_busy+0x16>
		ret = true;
 8001b12:	2301      	movs	r3, #1
 8001b14:	71fb      	strb	r3, [r7, #7]
	}
	return ret;
 8001b16:	79fb      	ldrb	r3, [r7, #7]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	20003f5c 	.word	0x20003f5c

08001b28 <bsp_sp_nRF52810_write>:
 * @brief Write data to the nRF52810 on the serial port
 *
 * @param p_data The data to be written to the nRF52810
 * @param data_len The length of data to be written to the nRF52810
 */
void bsp_sp_nRF52810_write(uint8_t* p_data, uint16_t data_len) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001b34:	2200      	movs	r2, #0
 8001b36:	2120      	movs	r1, #32
 8001b38:	480b      	ldr	r0, [pc, #44]	@ (8001b68 <bsp_sp_nRF52810_write+0x40>)
 8001b3a:	f014 fe61 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_ERROR_CHECK(HAL_SPI_Transmit(&HANDLE_NRF52810_CY15B108QN_SPI, p_data, data_len, 10));
 8001b3e:	887a      	ldrh	r2, [r7, #2]
 8001b40:	230a      	movs	r3, #10
 8001b42:	6879      	ldr	r1, [r7, #4]
 8001b44:	4809      	ldr	r0, [pc, #36]	@ (8001b6c <bsp_sp_nRF52810_write+0x44>)
 8001b46:	f01e fa75 	bl	8020034 <HAL_SPI_Transmit>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <bsp_sp_nRF52810_write+0x2c>
 8001b50:	f00d ffbb 	bl	800faca <Error_Handler>
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001b54:	2201      	movs	r2, #1
 8001b56:	2120      	movs	r1, #32
 8001b58:	4803      	ldr	r0, [pc, #12]	@ (8001b68 <bsp_sp_nRF52810_write+0x40>)
 8001b5a:	f014 fe51 	bl	8016800 <HAL_GPIO_WritePin>

}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	42021800 	.word	0x42021800
 8001b6c:	20009324 	.word	0x20009324

08001b70 <bsp_sp_nRF52810_read>:
 * @brief Read data from nRF52810 on the serial port
 *
 * @param p_data Data to be read from nRF52810
 * @return uint16_t The length of data to be read from nRF52810
 */
uint16_t bsp_sp_nRF52810_read(uint8_t* p_data) {
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
	uint8_t data_len = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2120      	movs	r1, #32
 8001b80:	4813      	ldr	r0, [pc, #76]	@ (8001bd0 <bsp_sp_nRF52810_read+0x60>)
 8001b82:	f014 fe3d 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_ERROR_CHECK(HAL_SPI_Receive(&HANDLE_NRF52810_CY15B108QN_SPI, &data_len, 1, 5));
 8001b86:	f107 010f 	add.w	r1, r7, #15
 8001b8a:	2305      	movs	r3, #5
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4811      	ldr	r0, [pc, #68]	@ (8001bd4 <bsp_sp_nRF52810_read+0x64>)
 8001b90:	f01e fc64 	bl	802045c <HAL_SPI_Receive>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <bsp_sp_nRF52810_read+0x2e>
 8001b9a:	f00d ff96 	bl	800faca <Error_Handler>
	if (data_len > 0U) {
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00b      	beq.n	8001bbc <bsp_sp_nRF52810_read+0x4c>
		HAL_ERROR_CHECK(HAL_SPI_Receive(&HANDLE_NRF52810_CY15B108QN_SPI, (uint8_t*)p_data, data_len, 10));
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	230a      	movs	r3, #10
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4809      	ldr	r0, [pc, #36]	@ (8001bd4 <bsp_sp_nRF52810_read+0x64>)
 8001bae:	f01e fc55 	bl	802045c <HAL_SPI_Receive>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <bsp_sp_nRF52810_read+0x4c>
 8001bb8:	f00d ff87 	bl	800faca <Error_Handler>
	}
	HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2120      	movs	r1, #32
 8001bc0:	4803      	ldr	r0, [pc, #12]	@ (8001bd0 <bsp_sp_nRF52810_read+0x60>)
 8001bc2:	f014 fe1d 	bl	8016800 <HAL_GPIO_WritePin>
	return (uint16_t)data_len;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3710      	adds	r7, #16
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	42021800 	.word	0x42021800
 8001bd4:	20009324 	.word	0x20009324

08001bd8 <bsp_sp_XL_enable>:
/**
 * @brief Enable / disable the XL I2C serial port
 *
 * @param enable Enable / disable
 */
void bsp_sp_XL_enable(bool enable) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
	if (XL_en != enable) {
 8001be2:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <bsp_sp_XL_enable+0x68>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	79fa      	ldrb	r2, [r7, #7]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d025      	beq.n	8001c38 <bsp_sp_XL_enable+0x60>
		HAL_GPIO_WritePin(ACC_EN_GPIO_Port, ACC_EN_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001bec:	2200      	movs	r2, #0
 8001bee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bf2:	4814      	ldr	r0, [pc, #80]	@ (8001c44 <bsp_sp_XL_enable+0x6c>)
 8001bf4:	f014 fe04 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CB_EN_GPIO_Port, CB_EN_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bfe:	4811      	ldr	r0, [pc, #68]	@ (8001c44 <bsp_sp_XL_enable+0x6c>)
 8001c00:	f014 fdfe 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8001c04:	200a      	movs	r0, #10
 8001c06:	f00f f88d 	bl	8010d24 <HAL_Delay>
		HAL_GPIO_WritePin(ACC_EN_GPIO_Port, ACC_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c12:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <bsp_sp_XL_enable+0x6c>)
 8001c14:	f014 fdf4 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(CB_EN_GPIO_Port, CB_EN_Pin, (!enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f083 0301 	eor.w	r3, r3, #1
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	461a      	mov	r2, r3
 8001c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c26:	4807      	ldr	r0, [pc, #28]	@ (8001c44 <bsp_sp_XL_enable+0x6c>)
 8001c28:	f014 fdea 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8001c2c:	2064      	movs	r0, #100	@ 0x64
 8001c2e:	f00f f879 	bl	8010d24 <HAL_Delay>
		XL_en = enable;
 8001c32:	4a03      	ldr	r2, [pc, #12]	@ (8001c40 <bsp_sp_XL_enable+0x68>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	7013      	strb	r3, [r2, #0]
	}
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	2000416e 	.word	0x2000416e
 8001c44:	42021800 	.word	0x42021800

08001c48 <bsp_sp_MIS2DHTR_write>:
 * @param reg_addr The address of the MIS2DHTR register
 * @param reg_data The data to be written to the MIS2DHTR register
 * @param data_len The length of data to be written to the MIS2DHTR register
 * @return uint8_t HAL status
 */
uint8_t bsp_sp_MIS2DHTR_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t* reg_data, uint16_t data_len) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b086      	sub	sp, #24
 8001c4c:	af04      	add	r7, sp, #16
 8001c4e:	603a      	str	r2, [r7, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	4603      	mov	r3, r0
 8001c54:	71fb      	strb	r3, [r7, #7]
 8001c56:	460b      	mov	r3, r1
 8001c58:	71bb      	strb	r3, [r7, #6]
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	80bb      	strh	r3, [r7, #4]
	return (uint8_t)HAL_I2C_Mem_Write(&HANDLE_ACC_I2C, dev_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, data_len, 10);
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	b299      	uxth	r1, r3
 8001c62:	79bb      	ldrb	r3, [r7, #6]
 8001c64:	b29a      	uxth	r2, r3
 8001c66:	230a      	movs	r3, #10
 8001c68:	9302      	str	r3, [sp, #8]
 8001c6a:	88bb      	ldrh	r3, [r7, #4]
 8001c6c:	9301      	str	r3, [sp, #4]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	9300      	str	r3, [sp, #0]
 8001c72:	2301      	movs	r3, #1
 8001c74:	4803      	ldr	r0, [pc, #12]	@ (8001c84 <bsp_sp_MIS2DHTR_write+0x3c>)
 8001c76:	f015 fcf5 	bl	8017664 <HAL_I2C_Mem_Write>
 8001c7a:	4603      	mov	r3, r0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20009120 	.word	0x20009120

08001c88 <bsp_sp_MIS2DHTR_read>:
 * @param reg_addr The address of the MIS2DHTR register
 * @param reg_data Data read from MIS2DHTR register
 * @param data_len The length of data read from MIS2DHTR register
 * @return uint8_t HAL status
 */
uint8_t bsp_sp_MIS2DHTR_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t* reg_data, uint16_t data_len) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af04      	add	r7, sp, #16
 8001c8e:	603a      	str	r2, [r7, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
 8001c96:	460b      	mov	r3, r1
 8001c98:	71bb      	strb	r3, [r7, #6]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	80bb      	strh	r3, [r7, #4]
	return (uint8_t)HAL_I2C_Mem_Read(&HANDLE_ACC_I2C, dev_addr, reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, data_len, 10);
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	b299      	uxth	r1, r3
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	b29a      	uxth	r2, r3
 8001ca6:	230a      	movs	r3, #10
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	88bb      	ldrh	r3, [r7, #4]
 8001cac:	9301      	str	r3, [sp, #4]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	9300      	str	r3, [sp, #0]
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <bsp_sp_MIS2DHTR_read+0x3c>)
 8001cb6:	f015 fde9 	bl	801788c <HAL_I2C_Mem_Read>
 8001cba:	4603      	mov	r3, r0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20009120 	.word	0x20009120

08001cc8 <bsp_sp_cmd_handler>:
 * @brief Handler for command communication on serial port
 * 
 * @return true The handler has been activated
 * @return false The handler has not been activated
 */
__weak bool bsp_sp_cmd_handler(void) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
	bool activated = false;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	71fb      	strb	r3, [r7, #7]
	while(bsp_sp_CY15B108QN_is_busy()) {
 8001cd2:	e000      	b.n	8001cd6 <bsp_sp_cmd_handler+0xe>
		__NOP();
 8001cd4:	bf00      	nop
	while(bsp_sp_CY15B108QN_is_busy()) {
 8001cd6:	f7ff ff13 	bl	8001b00 <bsp_sp_CY15B108QN_is_busy>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1f9      	bne.n	8001cd4 <bsp_sp_cmd_handler+0xc>
	}

	if (HAL_GPIO_ReadPin(BLE_REQ_GPIO_Port, BLE_REQ_Pin) == GPIO_PIN_SET) { /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001ce0:	2110      	movs	r1, #16
 8001ce2:	4846      	ldr	r0, [pc, #280]	@ (8001dfc <bsp_sp_cmd_handler+0x134>)
 8001ce4:	f014 fd74 	bl	80167d0 <HAL_GPIO_ReadPin>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d10a      	bne.n	8001d04 <bsp_sp_cmd_handler+0x3c>
		HAL_Delay(1);
 8001cee:	2001      	movs	r0, #1
 8001cf0:	f00f f818 	bl	8010d24 <HAL_Delay>
		sp_spi.rx.len = bsp_sp_nRF52810_read(sp_spi.rx.data);
 8001cf4:	4842      	ldr	r0, [pc, #264]	@ (8001e00 <bsp_sp_cmd_handler+0x138>)
 8001cf6:	f7ff ff3b 	bl	8001b70 <bsp_sp_nRF52810_read>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	b2da      	uxtb	r2, r3
 8001cfe:	4b41      	ldr	r3, [pc, #260]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d00:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
	}

	if (sp_spi.rx.len > 0U) {
 8001d04:	4b3f      	ldr	r3, [pc, #252]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d06:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d00e      	beq.n	8001d2c <bsp_sp_cmd_handler+0x64>
		sp_spi.tx.len = cmdParser((uint8_t*)sp_spi.rx.data, &sp_spi.rx.len, (uint8_t*)sp_spi.tx.data);
 8001d0e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e08 <bsp_sp_cmd_handler+0x140>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a3c      	ldr	r2, [pc, #240]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d14:	493d      	ldr	r1, [pc, #244]	@ (8001e0c <bsp_sp_cmd_handler+0x144>)
 8001d16:	483a      	ldr	r0, [pc, #232]	@ (8001e00 <bsp_sp_cmd_handler+0x138>)
 8001d18:	4798      	blx	r3
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4b39      	ldr	r3, [pc, #228]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d20:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		activated = true;
 8001d24:	2301      	movs	r3, #1
 8001d26:	71fb      	strb	r3, [r7, #7]
	}

	while(bsp_sp_CY15B108QN_is_busy()) {
 8001d28:	e000      	b.n	8001d2c <bsp_sp_cmd_handler+0x64>
		__NOP();
 8001d2a:	bf00      	nop
	while(bsp_sp_CY15B108QN_is_busy()) {
 8001d2c:	f7ff fee8 	bl	8001b00 <bsp_sp_CY15B108QN_is_busy>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d1f9      	bne.n	8001d2a <bsp_sp_cmd_handler+0x62>
	}

	if ((HAL_GPIO_ReadPin(BLE_RDY_GPIO_Port, BLE_RDY_Pin) == GPIO_PIN_SET) && (HAL_GPIO_ReadPin(BLE_REQ_GPIO_Port, BLE_REQ_Pin) == GPIO_PIN_RESET)) { /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001d36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d3a:	4830      	ldr	r0, [pc, #192]	@ (8001dfc <bsp_sp_cmd_handler+0x134>)
 8001d3c:	f014 fd48 	bl	80167d0 <HAL_GPIO_ReadPin>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d129      	bne.n	8001d9a <bsp_sp_cmd_handler+0xd2>
 8001d46:	2110      	movs	r1, #16
 8001d48:	482c      	ldr	r0, [pc, #176]	@ (8001dfc <bsp_sp_cmd_handler+0x134>)
 8001d4a:	f014 fd41 	bl	80167d0 <HAL_GPIO_ReadPin>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d122      	bne.n	8001d9a <bsp_sp_cmd_handler+0xd2>
		if (sp_spi.tx.len > 0U) {
 8001d54:	4b2b      	ldr	r3, [pc, #172]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d56:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00b      	beq.n	8001d76 <bsp_sp_cmd_handler+0xae>
			bsp_sp_nRF52810_write(sp_spi.tx.data, sp_spi.tx.len);
 8001d5e:	4b29      	ldr	r3, [pc, #164]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d60:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001d64:	4619      	mov	r1, r3
 8001d66:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d68:	f7ff fede 	bl	8001b28 <bsp_sp_nRF52810_write>
			sp_spi.tx.len = 0U;
 8001d6c:	4b25      	ldr	r3, [pc, #148]	@ (8001e04 <bsp_sp_cmd_handler+0x13c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
 8001d74:	e011      	b.n	8001d9a <bsp_sp_cmd_handler+0xd2>
		}
		else if (active_spi_tx.len > 0U){
 8001d76:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <bsp_sp_cmd_handler+0x148>)
 8001d78:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d00b      	beq.n	8001d98 <bsp_sp_cmd_handler+0xd0>
			bsp_sp_nRF52810_write(active_spi_tx.data, active_spi_tx.len);
 8001d80:	4b23      	ldr	r3, [pc, #140]	@ (8001e10 <bsp_sp_cmd_handler+0x148>)
 8001d82:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001d86:	4619      	mov	r1, r3
 8001d88:	4821      	ldr	r0, [pc, #132]	@ (8001e10 <bsp_sp_cmd_handler+0x148>)
 8001d8a:	f7ff fecd 	bl	8001b28 <bsp_sp_nRF52810_write>
			active_spi_tx.len = 0U;
 8001d8e:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <bsp_sp_cmd_handler+0x148>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
 8001d96:	e000      	b.n	8001d9a <bsp_sp_cmd_handler+0xd2>
		}
		else {
			__NOP();
 8001d98:	bf00      	nop
		}
	}

	//Debug Port
	if (sp_uart.rx.len > 0U) {
 8001d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001d9c:	f893 31ff 	ldrb.w	r3, [r3, #511]	@ 0x1ff
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d00c      	beq.n	8001dbe <bsp_sp_cmd_handler+0xf6>
		sp_uart.tx.len = cmdParser((uint8_t*)sp_uart.rx.data, &sp_uart.rx.len, (uint8_t*)sp_uart.tx.data);
 8001da4:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <bsp_sp_cmd_handler+0x140>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001daa:	491b      	ldr	r1, [pc, #108]	@ (8001e18 <bsp_sp_cmd_handler+0x150>)
 8001dac:	481b      	ldr	r0, [pc, #108]	@ (8001e1c <bsp_sp_cmd_handler+0x154>)
 8001dae:	4798      	blx	r3
 8001db0:	4603      	mov	r3, r0
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b17      	ldr	r3, [pc, #92]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001db6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		activated = true;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	71fb      	strb	r3, [r7, #7]
	}

	if (sp_uart.tx.len > 0U) {
 8001dbe:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001dc0:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d010      	beq.n	8001dea <bsp_sp_cmd_handler+0x122>
		HAL_ERROR_CHECK(HAL_UART_Transmit_IT(&HANDLE_DEBUG_UART, (uint8_t*)sp_uart.tx.data, sp_uart.tx.len));
 8001dc8:	4b12      	ldr	r3, [pc, #72]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001dca:	f893 30ff 	ldrb.w	r3, [r3, #255]	@ 0xff
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4910      	ldr	r1, [pc, #64]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001dd2:	4813      	ldr	r0, [pc, #76]	@ (8001e20 <bsp_sp_cmd_handler+0x158>)
 8001dd4:	f021 ff80 	bl	8023cd8 <HAL_UART_Transmit_IT>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <bsp_sp_cmd_handler+0x11a>
 8001dde:	f00d fe74 	bl	800faca <Error_Handler>
		sp_uart.tx.len = 0U;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <bsp_sp_cmd_handler+0x14c>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	}

	HAL_Delay(1);
 8001dea:	2001      	movs	r0, #1
 8001dec:	f00e ff9a 	bl	8010d24 <HAL_Delay>
	return activated;
 8001df0:	79fb      	ldrb	r3, [r7, #7]
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	42021800 	.word	0x42021800
 8001e00:	20003b5c 	.word	0x20003b5c
 8001e04:	20003a5c 	.word	0x20003a5c
 8001e08:	20004160 	.word	0x20004160
 8001e0c:	20003c5b 	.word	0x20003c5b
 8001e10:	20003c5c 	.word	0x20003c5c
 8001e14:	20003d5c 	.word	0x20003d5c
 8001e18:	20003f5b 	.word	0x20003f5b
 8001e1c:	20003e5c 	.word	0x20003e5c
 8001e20:	20009530 	.word	0x20009530

08001e24 <HAL_SPI_ErrorCallback>:
  * @brief SPI error callback.
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	HAL_ERROR_CHECK(HAL_SPI_Abort_IT(hspi));
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f01e ff77 	bl	8020d20 <HAL_SPI_Abort_IT>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <HAL_SPI_ErrorCallback+0x18>
 8001e38:	f00d fe47 	bl	800faca <Error_Handler>
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <HAL_SPI_AbortCpltCallback>:
/**
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) { /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	if (hspi == &HANDLE_NRF52810_CY15B108QN_SPI) {
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <HAL_SPI_AbortCpltCallback+0x40>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d112      	bne.n	8001e7a <HAL_SPI_AbortCpltCallback+0x36>
		(void)memset(&sp_spi, 0, sizeof(sp_spi));
 8001e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e58:	2100      	movs	r1, #0
 8001e5a:	480b      	ldr	r0, [pc, #44]	@ (8001e88 <HAL_SPI_AbortCpltCallback+0x44>)
 8001e5c:	f027 fd6e 	bl	802993c <memset>
		HAL_GPIO_WritePin(SPI1_BLE_CSn_GPIO_Port, SPI1_BLE_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001e60:	2201      	movs	r2, #1
 8001e62:	2120      	movs	r1, #32
 8001e64:	4809      	ldr	r0, [pc, #36]	@ (8001e8c <HAL_SPI_AbortCpltCallback+0x48>)
 8001e66:	f014 fccb 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4808      	ldr	r0, [pc, #32]	@ (8001e90 <HAL_SPI_AbortCpltCallback+0x4c>)
 8001e70:	f014 fcc6 	bl	8016800 <HAL_GPIO_WritePin>
		CY15B108QN_mem_wr_opcode = 0;
 8001e74:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <HAL_SPI_AbortCpltCallback+0x50>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
	}
}
 8001e7a:	bf00      	nop
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20009324 	.word	0x20009324
 8001e88:	20003a5c 	.word	0x20003a5c
 8001e8c:	42021800 	.word	0x42021800
 8001e90:	42020000 	.word	0x42020000
 8001e94:	20003f5c 	.word	0x20003f5c

08001e98 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	if (hspi == &HANDLE_NRF52810_CY15B108QN_SPI) {
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4a28      	ldr	r2, [pc, #160]	@ (8001f44 <HAL_SPI_TxCpltCallback+0xac>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	d147      	bne.n	8001f38 <HAL_SPI_TxCpltCallback+0xa0>
		if (HAL_GPIO_ReadPin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin) == GPIO_PIN_RESET) { /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001ea8:	2110      	movs	r1, #16
 8001eaa:	4827      	ldr	r0, [pc, #156]	@ (8001f48 <HAL_SPI_TxCpltCallback+0xb0>)
 8001eac:	f014 fc90 	bl	80167d0 <HAL_GPIO_ReadPin>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d141      	bne.n	8001f3a <HAL_SPI_TxCpltCallback+0xa2>
			HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2110      	movs	r1, #16
 8001eba:	4823      	ldr	r0, [pc, #140]	@ (8001f48 <HAL_SPI_TxCpltCallback+0xb0>)
 8001ebc:	f014 fca0 	bl	8016800 <HAL_GPIO_WritePin>
			if (CY15B108QN_mem_wr_opcode == CY15B108QN_CMD_WREN) {
 8001ec0:	4b22      	ldr	r3, [pc, #136]	@ (8001f4c <HAL_SPI_TxCpltCallback+0xb4>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b06      	cmp	r3, #6
 8001ec6:	d123      	bne.n	8001f10 <HAL_SPI_TxCpltCallback+0x78>
				CY15B108QN_mem_wr_opcode = CY15B108QN_CMD_WRITE;
 8001ec8:	4b20      	ldr	r3, [pc, #128]	@ (8001f4c <HAL_SPI_TxCpltCallback+0xb4>)
 8001eca:	2202      	movs	r2, #2
 8001ecc:	701a      	strb	r2, [r3, #0]
				uint32_t micros = HAL_RCC_GetSysClockFreq() / 4000000UL;
 8001ece:	f01a fb0b 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f50 <HAL_SPI_TxCpltCallback+0xb8>)
 8001ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eda:	0d1b      	lsrs	r3, r3, #20
 8001edc:	60fb      	str	r3, [r7, #12]
			    while(micros > 0U) {
 8001ede:	e002      	b.n	8001ee6 <HAL_SPI_TxCpltCallback+0x4e>
			    	micros--;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	60fb      	str	r3, [r7, #12]
			    while(micros > 0U) {
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1f9      	bne.n	8001ee0 <HAL_SPI_TxCpltCallback+0x48>
			    }
				HAL_GPIO_WritePin(SPI1_FRAM_CSn_GPIO_Port, SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8001eec:	2200      	movs	r2, #0
 8001eee:	2110      	movs	r1, #16
 8001ef0:	4815      	ldr	r0, [pc, #84]	@ (8001f48 <HAL_SPI_TxCpltCallback+0xb0>)
 8001ef2:	f014 fc85 	bl	8016800 <HAL_GPIO_WritePin>
				HAL_ERROR_CHECK(HAL_SPI_Transmit_IT(&HANDLE_NRF52810_CY15B108QN_SPI, CY15B108QN_mem_wr_buffer, CY15B108QN_mem_wr_len));
 8001ef6:	4b17      	ldr	r3, [pc, #92]	@ (8001f54 <HAL_SPI_TxCpltCallback+0xbc>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	4916      	ldr	r1, [pc, #88]	@ (8001f58 <HAL_SPI_TxCpltCallback+0xc0>)
 8001efe:	4811      	ldr	r0, [pc, #68]	@ (8001f44 <HAL_SPI_TxCpltCallback+0xac>)
 8001f00:	f01e fd46 	bl	8020990 <HAL_SPI_Transmit_IT>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d017      	beq.n	8001f3a <HAL_SPI_TxCpltCallback+0xa2>
 8001f0a:	f00d fdde 	bl	800faca <Error_Handler>
		}
	}
	else {
		__NOP();
	}
}
 8001f0e:	e014      	b.n	8001f3a <HAL_SPI_TxCpltCallback+0xa2>
			else if (CY15B108QN_mem_wr_opcode == CY15B108QN_CMD_WRITE) {
 8001f10:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <HAL_SPI_TxCpltCallback+0xb4>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d10b      	bne.n	8001f30 <HAL_SPI_TxCpltCallback+0x98>
				CY15B108QN_mem_wr_opcode = 0;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <HAL_SPI_TxCpltCallback+0xb4>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	701a      	strb	r2, [r3, #0]
				CY15B108QN_writeCallback(CY15B108QN_mem_wr_address, CY15B108QN_mem_wr_datalen);
 8001f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f5c <HAL_SPI_TxCpltCallback+0xc4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a0f      	ldr	r2, [pc, #60]	@ (8001f60 <HAL_SPI_TxCpltCallback+0xc8>)
 8001f24:	6812      	ldr	r2, [r2, #0]
 8001f26:	490f      	ldr	r1, [pc, #60]	@ (8001f64 <HAL_SPI_TxCpltCallback+0xcc>)
 8001f28:	8809      	ldrh	r1, [r1, #0]
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4798      	blx	r3
}
 8001f2e:	e004      	b.n	8001f3a <HAL_SPI_TxCpltCallback+0xa2>
				CY15B108QN_mem_wr_opcode = 0;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <HAL_SPI_TxCpltCallback+0xb4>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	701a      	strb	r2, [r3, #0]
}
 8001f36:	e000      	b.n	8001f3a <HAL_SPI_TxCpltCallback+0xa2>
		__NOP();
 8001f38:	bf00      	nop
}
 8001f3a:	bf00      	nop
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	20009324 	.word	0x20009324
 8001f48:	42020000 	.word	0x42020000
 8001f4c:	20003f5c 	.word	0x20003f5c
 8001f50:	431bde83 	.word	0x431bde83
 8001f54:	20004154 	.word	0x20004154
 8001f58:	20003f60 	.word	0x20003f60
 8001f5c:	20004164 	.word	0x20004164
 8001f60:	20004158 	.word	0x20004158
 8001f64:	2000415c 	.word	0x2000415c

08001f68 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	HAL_ERROR_CHECK(HAL_UART_Abort_IT(huart));
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f022 f82f 	bl	8023fd4 <HAL_UART_Abort_IT>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_UART_ErrorCallback+0x18>
 8001f7c:	f00d fda5 	bl	800faca <Error_Handler>
}
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	if (huart == &HANDLE_DEBUG_UART) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_UART_AbortCpltCallback+0x34>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d10d      	bne.n	8001fb4 <HAL_UART_AbortCpltCallback+0x2c>
		sp_uart.rx.len = 0;
 8001f98:	4b09      	ldr	r3, [pc, #36]	@ (8001fc0 <HAL_UART_AbortCpltCallback+0x38>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
		HAL_ERROR_CHECK(HAL_UARTEx_ReceiveToIdle_IT(&HANDLE_DEBUG_UART, sp_uart.rx.data, (uint16_t)sizeof(sp_uart.rx.data)));
 8001fa0:	22ff      	movs	r2, #255	@ 0xff
 8001fa2:	4908      	ldr	r1, [pc, #32]	@ (8001fc4 <HAL_UART_AbortCpltCallback+0x3c>)
 8001fa4:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <HAL_UART_AbortCpltCallback+0x34>)
 8001fa6:	f024 f94e 	bl	8026246 <HAL_UARTEx_ReceiveToIdle_IT>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_UART_AbortCpltCallback+0x2c>
 8001fb0:	f00d fd8b 	bl	800faca <Error_Handler>
	}
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20009530 	.word	0x20009530
 8001fc0:	20003d5c 	.word	0x20003d5c
 8001fc4:	20003e5c 	.word	0x20003e5c

08001fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	807b      	strh	r3, [r7, #2]
	if (huart == &HANDLE_DEBUG_UART) {
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a0b      	ldr	r2, [pc, #44]	@ (8002004 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d10e      	bne.n	8001ffa <HAL_UARTEx_RxEventCallback+0x32>
		sp_uart.rx.len = (uint8_t)Size;
 8001fdc:	887b      	ldrh	r3, [r7, #2]
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	4b09      	ldr	r3, [pc, #36]	@ (8002008 <HAL_UARTEx_RxEventCallback+0x40>)
 8001fe2:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
		HAL_ERROR_CHECK(HAL_UARTEx_ReceiveToIdle_IT(&HANDLE_DEBUG_UART, sp_uart.rx.data, (uint16_t)sizeof(sp_uart.rx.data)));
 8001fe6:	22ff      	movs	r2, #255	@ 0xff
 8001fe8:	4908      	ldr	r1, [pc, #32]	@ (800200c <HAL_UARTEx_RxEventCallback+0x44>)
 8001fea:	4806      	ldr	r0, [pc, #24]	@ (8002004 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001fec:	f024 f92b 	bl	8026246 <HAL_UARTEx_ReceiveToIdle_IT>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_UARTEx_RxEventCallback+0x32>
 8001ff6:	f00d fd68 	bl	800faca <Error_Handler>
	}
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20009530 	.word	0x20009530
 8002008:	20003d5c 	.word	0x20003d5c
 800200c:	20003e5c 	.word	0x20003e5c

08002010 <bsp_wdg_enable>:
/**
 * @brief Enable / Disable the watchdog
 * 
 * @param enable Enable / Disable
 */
void bsp_wdg_enable(bool enable) {
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
	HAL_ERROR_CHECK(HAL_IWDG_Refresh(&hiwdg));
 800201a:	4807      	ldr	r0, [pc, #28]	@ (8002038 <bsp_wdg_enable+0x28>)
 800201c:	f017 ff45 	bl	8019eaa <HAL_IWDG_Refresh>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <bsp_wdg_enable+0x1a>
 8002026:	f00d fd50 	bl	800faca <Error_Handler>
	wdg_enable = enable;
 800202a:	4a04      	ldr	r2, [pc, #16]	@ (800203c <bsp_wdg_enable+0x2c>)
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	7013      	strb	r3, [r2, #0]
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20009174 	.word	0x20009174
 800203c:	2000416f 	.word	0x2000416f

08002040 <bsp_wdg_refresh>:

/**
 * @brief Refresh the watchdog
 * 
 */
void bsp_wdg_refresh(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	HAL_ERROR_CHECK(HAL_IWDG_Refresh(&hiwdg));
 8002044:	4804      	ldr	r0, [pc, #16]	@ (8002058 <bsp_wdg_refresh+0x18>)
 8002046:	f017 ff30 	bl	8019eaa <HAL_IWDG_Refresh>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <bsp_wdg_refresh+0x14>
 8002050:	f00d fd3b 	bl	800faca <Error_Handler>
}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20009174 	.word	0x20009174

0800205c <HAL_IWDG_EarlyWakeupCallback>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval None
  */
void HAL_IWDG_EarlyWakeupCallback(IWDG_HandleTypeDef *hiwdg)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
	if (!wdg_enable) {
 8002064:	4b09      	ldr	r3, [pc, #36]	@ (800208c <HAL_IWDG_EarlyWakeupCallback+0x30>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	f083 0301 	eor.w	r3, r3, #1
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <HAL_IWDG_EarlyWakeupCallback+0x26>
		HAL_ERROR_CHECK(HAL_IWDG_Refresh(hiwdg));
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f017 ff19 	bl	8019eaa <HAL_IWDG_Refresh>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_IWDG_EarlyWakeupCallback+0x26>
 800207e:	f00d fd24 	bl	800faca <Error_Handler>
	}
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	2000416f 	.word	0x2000416f

08002090 <app_func_auth_verify_sign_admin>:
 * 
 * @param ecdsa_data The ECDSA signature and hash message to be verified
 * @return true Verification passed
 * @return false Verification failed
 */
bool app_func_auth_verify_sign_admin(ECDSA_Data_t ecdsa_data) {
 8002090:	b084      	sub	sp, #16
 8002092:	b5b0      	push	{r4, r5, r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	f107 0418 	add.w	r4, r7, #24
 800209c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	bool result = false;
 80020a0:	2300      	movs	r3, #0
 80020a2:	71fb      	strb	r3, [r7, #7]
	hash_verify_fail_num = 0;
 80020a4:	4b35      	ldr	r3, [pc, #212]	@ (800217c <app_func_auth_verify_sign_admin+0xec>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]

	verifIn.primeOrderSize 	= prime256v1_Order_len;
 80020aa:	4b35      	ldr	r3, [pc, #212]	@ (8002180 <app_func_auth_verify_sign_admin+0xf0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a35      	ldr	r2, [pc, #212]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020b0:	6013      	str	r3, [r2, #0]
	verifIn.modulusSize		= prime256v1_Prime_len;
 80020b2:	4b35      	ldr	r3, [pc, #212]	@ (8002188 <app_func_auth_verify_sign_admin+0xf8>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a33      	ldr	r2, [pc, #204]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020b8:	6053      	str	r3, [r2, #4]
	verifIn.coefSign 		= prime256v1_A_sign;
 80020ba:	4b34      	ldr	r3, [pc, #208]	@ (800218c <app_func_auth_verify_sign_admin+0xfc>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a31      	ldr	r2, [pc, #196]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020c0:	6093      	str	r3, [r2, #8]

	verifIn.RSign 			= ecdsa_data.RSign;
 80020c2:	4b30      	ldr	r3, [pc, #192]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020c4:	f107 0218 	add.w	r2, r7, #24
 80020c8:	625a      	str	r2, [r3, #36]	@ 0x24
	verifIn.SSign 			= ecdsa_data.SSign;
 80020ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020d0:	6293      	str	r3, [r2, #40]	@ 0x28
	verifIn.hash 			= ecdsa_data.HashMsg;
 80020d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020d4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80020d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

	verifIn.pPubKeyCurvePtX = PublicKey_Admin.PublicKeyQx;
 80020da:	4b2a      	ldr	r3, [pc, #168]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002190 <app_func_auth_verify_sign_admin+0x100>)
 80020de:	61da      	str	r2, [r3, #28]
	verifIn.pPubKeyCurvePtY = PublicKey_Admin.PublicKeyQy;
 80020e0:	4b28      	ldr	r3, [pc, #160]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020e2:	4a2c      	ldr	r2, [pc, #176]	@ (8002194 <app_func_auth_verify_sign_admin+0x104>)
 80020e4:	621a      	str	r2, [r3, #32]

	HAL_ERROR_CHECK(HAL_PKA_ECDSAVerif(&hpka, &verifIn, 5000));
 80020e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ea:	4926      	ldr	r1, [pc, #152]	@ (8002184 <app_func_auth_verify_sign_admin+0xf4>)
 80020ec:	482a      	ldr	r0, [pc, #168]	@ (8002198 <app_func_auth_verify_sign_admin+0x108>)
 80020ee:	f018 fafc 	bl	801a6ea <HAL_PKA_ECDSAVerif>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <app_func_auth_verify_sign_admin+0x6c>
 80020f8:	f00d fce7 	bl	800faca <Error_Handler>
	if (HAL_PKA_ECDSAVerif_IsValidSignature(&hpka) == 1UL) {
 80020fc:	4826      	ldr	r0, [pc, #152]	@ (8002198 <app_func_auth_verify_sign_admin+0x108>)
 80020fe:	f018 fb08 	bl	801a712 <HAL_PKA_ECDSAVerif_IsValidSignature>
 8002102:	4603      	mov	r3, r0
 8002104:	2b01      	cmp	r3, #1
 8002106:	d12e      	bne.n	8002166 <app_func_auth_verify_sign_admin+0xd6>
		(void)memcpy((uint8_t*)&fw_image_ecdsa_data.RSign, (uint8_t*)&ecdsa_data.RSign, sizeof(ecdsa_data.RSign));
 8002108:	4b24      	ldr	r3, [pc, #144]	@ (800219c <app_func_auth_verify_sign_admin+0x10c>)
 800210a:	461d      	mov	r5, r3
 800210c:	f107 0418 	add.w	r4, r7, #24
 8002110:	6820      	ldr	r0, [r4, #0]
 8002112:	6861      	ldr	r1, [r4, #4]
 8002114:	68a2      	ldr	r2, [r4, #8]
 8002116:	68e3      	ldr	r3, [r4, #12]
 8002118:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800211a:	6920      	ldr	r0, [r4, #16]
 800211c:	6961      	ldr	r1, [r4, #20]
 800211e:	69a2      	ldr	r2, [r4, #24]
 8002120:	69e3      	ldr	r3, [r4, #28]
 8002122:	c50f      	stmia	r5!, {r0, r1, r2, r3}
		(void)memcpy((uint8_t*)&fw_image_ecdsa_data.SSign, (uint8_t*)&ecdsa_data.SSign, sizeof(ecdsa_data.SSign));
 8002124:	4b1d      	ldr	r3, [pc, #116]	@ (800219c <app_func_auth_verify_sign_admin+0x10c>)
 8002126:	f103 0420 	add.w	r4, r3, #32
 800212a:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800212e:	6828      	ldr	r0, [r5, #0]
 8002130:	6869      	ldr	r1, [r5, #4]
 8002132:	68aa      	ldr	r2, [r5, #8]
 8002134:	68eb      	ldr	r3, [r5, #12]
 8002136:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002138:	6928      	ldr	r0, [r5, #16]
 800213a:	6969      	ldr	r1, [r5, #20]
 800213c:	69aa      	ldr	r2, [r5, #24]
 800213e:	69eb      	ldr	r3, [r5, #28]
 8002140:	c40f      	stmia	r4!, {r0, r1, r2, r3}
		(void)memcpy((uint8_t*)&fw_image_ecdsa_data.HashMsg, (uint8_t*)&ecdsa_data.HashMsg, sizeof(ecdsa_data.HashMsg));
 8002142:	4b16      	ldr	r3, [pc, #88]	@ (800219c <app_func_auth_verify_sign_admin+0x10c>)
 8002144:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8002148:	f107 0558 	add.w	r5, r7, #88	@ 0x58
 800214c:	6828      	ldr	r0, [r5, #0]
 800214e:	6869      	ldr	r1, [r5, #4]
 8002150:	68aa      	ldr	r2, [r5, #8]
 8002152:	68eb      	ldr	r3, [r5, #12]
 8002154:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002156:	6928      	ldr	r0, [r5, #16]
 8002158:	6969      	ldr	r1, [r5, #20]
 800215a:	69aa      	ldr	r2, [r5, #24]
 800215c:	69eb      	ldr	r3, [r5, #28]
 800215e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
		result = true;
 8002160:	2301      	movs	r3, #1
 8002162:	71fb      	strb	r3, [r7, #7]
 8002164:	e001      	b.n	800216a <app_func_auth_verify_sign_admin+0xda>
	}
	else {
		result = false;
 8002166:	2300      	movs	r3, #0
 8002168:	71fb      	strb	r3, [r7, #7]
	}
	return result;
 800216a:	79fb      	ldrb	r3, [r7, #7]
}
 800216c:	4618      	mov	r0, r3
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002176:	b004      	add	sp, #16
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20004278 	.word	0x20004278
 8002180:	0802b1d0 	.word	0x0802b1d0
 8002184:	20000050 	.word	0x20000050
 8002188:	0802b148 	.word	0x0802b148
 800218c:	0802b16c 	.word	0x0802b16c
 8002190:	0802afe4 	.word	0x0802afe4
 8002194:	0802b004 	.word	0x0802b004
 8002198:	200092c8 	.word	0x200092c8
 800219c:	20004218 	.word	0x20004218

080021a0 <app_func_auth_compare_fram_hash>:
 * @brief Compare the hash message from FRAM and the ECDSA signature
 * 
 * @param img_size The size of the firmware image to verify
 * @return uint8_t* Pointer of the number of failed verifications, 0 means verification passed. It is reset when verifying the ECDSA signature.
 */
uint8_t* app_func_auth_compare_fram_hash(uint32_t img_size) {
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b086      	sub	sp, #24
 80021a4:	af02      	add	r7, sp, #8
 80021a6:	6078      	str	r0, [r7, #4]
	if (img_size > 0U) {
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d071      	beq.n	8002292 <app_func_auth_compare_fram_hash+0xf2>
		imagePacket.ImageDataOffset = 0;
 80021ae:	4b3e      	ldr	r3, [pc, #248]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
		image_info.ImageSize = img_size;
 80021b4:	4a3d      	ldr	r2, [pc, #244]	@ (80022ac <app_func_auth_compare_fram_hash+0x10c>)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6013      	str	r3, [r2, #0]

		uint32_t accmlt_size = img_size - 1U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3b01      	subs	r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
		uint32_t datasize = SIZE_FW_IMG_PKG;
 80021c0:	2380      	movs	r3, #128	@ 0x80
 80021c2:	60bb      	str	r3, [r7, #8]
		while((accmlt_size - imagePacket.ImageDataOffset) > datasize) {
 80021c4:	e023      	b.n	800220e <app_func_auth_compare_fram_hash+0x6e>
			bsp_wdg_refresh();
 80021c6:	f7ff ff3b 	bl	8002040 <bsp_wdg_refresh>
			bsp_fram_read((uint32_t)ADDR_FW_IMG_BASE + imagePacket.ImageDataOffset, imagePacket.ImageData, (uint16_t)datasize);
 80021ca:	4b37      	ldr	r3, [pc, #220]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	b292      	uxth	r2, r2
 80021d6:	4936      	ldr	r1, [pc, #216]	@ (80022b0 <app_func_auth_compare_fram_hash+0x110>)
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff f9d3 	bl	8001584 <bsp_fram_read>
			while(HAL_HASH_GetState(&hhash) != HAL_HASH_STATE_READY) {
 80021de:	e000      	b.n	80021e2 <app_func_auth_compare_fram_hash+0x42>
				__NOP();
 80021e0:	bf00      	nop
			while(HAL_HASH_GetState(&hhash) != HAL_HASH_STATE_READY) {
 80021e2:	4834      	ldr	r0, [pc, #208]	@ (80022b4 <app_func_auth_compare_fram_hash+0x114>)
 80021e4:	f014 fbde 	bl	80169a4 <HAL_HASH_GetState>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d1f8      	bne.n	80021e0 <app_func_auth_compare_fram_hash+0x40>
			};
			HAL_ERROR_CHECK(HAL_HASHEx_SHA256_Accmlt(&hhash, imagePacket.ImageData, datasize));
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	492f      	ldr	r1, [pc, #188]	@ (80022b0 <app_func_auth_compare_fram_hash+0x110>)
 80021f2:	4830      	ldr	r0, [pc, #192]	@ (80022b4 <app_func_auth_compare_fram_hash+0x114>)
 80021f4:	f015 f971 	bl	80174da <HAL_HASHEx_SHA256_Accmlt>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <app_func_auth_compare_fram_hash+0x62>
 80021fe:	f00d fc64 	bl	800faca <Error_Handler>
			imagePacket.ImageDataOffset += datasize;
 8002202:	4b29      	ldr	r3, [pc, #164]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	4413      	add	r3, r2
 800220a:	4a27      	ldr	r2, [pc, #156]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 800220c:	6013      	str	r3, [r2, #0]
		while((accmlt_size - imagePacket.ImageDataOffset) > datasize) {
 800220e:	4b26      	ldr	r3, [pc, #152]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68fa      	ldr	r2, [r7, #12]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	429a      	cmp	r2, r3
 800221a:	d3d4      	bcc.n	80021c6 <app_func_auth_compare_fram_hash+0x26>
		}
		datasize = img_size - imagePacket.ImageDataOffset;
 800221c:	4b22      	ldr	r3, [pc, #136]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	60bb      	str	r3, [r7, #8]
		bsp_fram_read((uint32_t)ADDR_FW_IMG_BASE + imagePacket.ImageDataOffset, imagePacket.ImageData, (uint16_t)datasize);
 8002226:	4b20      	ldr	r3, [pc, #128]	@ (80022a8 <app_func_auth_compare_fram_hash+0x108>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	b292      	uxth	r2, r2
 8002232:	491f      	ldr	r1, [pc, #124]	@ (80022b0 <app_func_auth_compare_fram_hash+0x110>)
 8002234:	4618      	mov	r0, r3
 8002236:	f7ff f9a5 	bl	8001584 <bsp_fram_read>
		HAL_ERROR_CHECK(HAL_HASHEx_SHA256_Accmlt_End(&hhash, imagePacket.ImageData, datasize, image_info.ImageHash, 10));
 800223a:	230a      	movs	r3, #10
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	4b1e      	ldr	r3, [pc, #120]	@ (80022b8 <app_func_auth_compare_fram_hash+0x118>)
 8002240:	68ba      	ldr	r2, [r7, #8]
 8002242:	491b      	ldr	r1, [pc, #108]	@ (80022b0 <app_func_auth_compare_fram_hash+0x110>)
 8002244:	481b      	ldr	r0, [pc, #108]	@ (80022b4 <app_func_auth_compare_fram_hash+0x114>)
 8002246:	f015 f95a 	bl	80174fe <HAL_HASHEx_SHA256_Accmlt_End>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <app_func_auth_compare_fram_hash+0xb4>
 8002250:	f00d fc3b 	bl	800faca <Error_Handler>

		if (memcmp(fw_image_ecdsa_data.HashMsg, image_info.ImageHash, sizeof(fw_image_ecdsa_data.HashMsg)) == 0) {
 8002254:	2220      	movs	r2, #32
 8002256:	4918      	ldr	r1, [pc, #96]	@ (80022b8 <app_func_auth_compare_fram_hash+0x118>)
 8002258:	4818      	ldr	r0, [pc, #96]	@ (80022bc <app_func_auth_compare_fram_hash+0x11c>)
 800225a:	f027 fb45 	bl	80298e8 <memcmp>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d103      	bne.n	800226c <app_func_auth_compare_fram_hash+0xcc>
			hash_verify_fail_num = 0;
 8002264:	4b16      	ldr	r3, [pc, #88]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
 8002266:	2200      	movs	r2, #0
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e00a      	b.n	8002282 <app_func_auth_compare_fram_hash+0xe2>
		}
		else {
			(void)memset(&image_info, 0, sizeof(image_info));
 800226c:	2224      	movs	r2, #36	@ 0x24
 800226e:	2100      	movs	r1, #0
 8002270:	480e      	ldr	r0, [pc, #56]	@ (80022ac <app_func_auth_compare_fram_hash+0x10c>)
 8002272:	f027 fb63 	bl	802993c <memset>
			hash_verify_fail_num++;
 8002276:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	3301      	adds	r3, #1
 800227c:	b2da      	uxtb	r2, r3
 800227e:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
 8002280:	701a      	strb	r2, [r3, #0]
		}
		bsp_fram_write((uint32_t)ADDR_FW_IMG_INFO, (uint8_t*)&image_info, (uint16_t)(sizeof(image_info)), true);
 8002282:	2301      	movs	r3, #1
 8002284:	2224      	movs	r2, #36	@ 0x24
 8002286:	4909      	ldr	r1, [pc, #36]	@ (80022ac <app_func_auth_compare_fram_hash+0x10c>)
 8002288:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800228c:	f7ff f946 	bl	800151c <bsp_fram_write>
 8002290:	e005      	b.n	800229e <app_func_auth_compare_fram_hash+0xfe>
	}
	else {
		hash_verify_fail_num++;
 8002292:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	3301      	adds	r3, #1
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4b09      	ldr	r3, [pc, #36]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
 800229c:	701a      	strb	r2, [r3, #0]
	}
	return &hash_verify_fail_num;
 800229e:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <app_func_auth_compare_fram_hash+0x120>)
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20004170 	.word	0x20004170
 80022ac:	200041f4 	.word	0x200041f4
 80022b0:	20004174 	.word	0x20004174
 80022b4:	20009088 	.word	0x20009088
 80022b8:	200041f8 	.word	0x200041f8
 80022bc:	20004258 	.word	0x20004258
 80022c0:	20004278 	.word	0x20004278

080022c4 <app_func_auth_compare_flash_hash>:
 * @param img_size The size of the firmware image to verify
 * @param img_hash The hash of the firmware image to verify
 * @return true Verification passed
 * @return false Verification failed
 */
bool app_func_auth_compare_flash_hash(uint32_t img_size, uint8_t* img_hash) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b08c      	sub	sp, #48	@ 0x30
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	6078      	str	r0, [r7, #4]
 80022cc:	6039      	str	r1, [r7, #0]
	uint8_t 	ImageHash[32] = {0};
 80022ce:	f107 0308 	add.w	r3, r7, #8
 80022d2:	2220      	movs	r2, #32
 80022d4:	2100      	movs	r1, #0
 80022d6:	4618      	mov	r0, r3
 80022d8:	f027 fb30 	bl	802993c <memset>

	HAL_ERROR_CHECK(HAL_HASHEx_SHA256_Start(&hhash, (uint8_t*)BANK2_ADDR, img_size, ImageHash, 10));
 80022dc:	4b1a      	ldr	r3, [pc, #104]	@ (8002348 <app_func_auth_compare_flash_hash+0x84>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d00e      	beq.n	8002306 <app_func_auth_compare_flash_hash+0x42>
 80022e8:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <app_func_auth_compare_flash_hash+0x84>)
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d007      	beq.n	8002300 <app_func_auth_compare_flash_hash+0x3c>
 80022f0:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <app_func_auth_compare_flash_hash+0x84>)
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	029b      	lsls	r3, r3, #10
 80022f6:	085b      	lsrs	r3, r3, #1
 80022f8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80022fc:	4619      	mov	r1, r3
 80022fe:	e004      	b.n	800230a <app_func_auth_compare_flash_hash+0x46>
 8002300:	f04f 6101 	mov.w	r1, #135266304	@ 0x8100000
 8002304:	e001      	b.n	800230a <app_func_auth_compare_flash_hash+0x46>
 8002306:	f04f 6101 	mov.w	r1, #135266304	@ 0x8100000
 800230a:	f107 0308 	add.w	r3, r7, #8
 800230e:	220a      	movs	r2, #10
 8002310:	9200      	str	r2, [sp, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	480d      	ldr	r0, [pc, #52]	@ (800234c <app_func_auth_compare_flash_hash+0x88>)
 8002316:	f015 f8c9 	bl	80174ac <HAL_HASHEx_SHA256_Start>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <app_func_auth_compare_flash_hash+0x60>
 8002320:	f00d fbd3 	bl	800faca <Error_Handler>
	if (memcmp(ImageHash, img_hash, sizeof(ImageHash)) == 0) {
 8002324:	f107 0308 	add.w	r3, r7, #8
 8002328:	2220      	movs	r2, #32
 800232a:	6839      	ldr	r1, [r7, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f027 fadb 	bl	80298e8 <memcmp>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d101      	bne.n	800233c <app_func_auth_compare_flash_hash+0x78>
		return true;
 8002338:	2301      	movs	r3, #1
 800233a:	e000      	b.n	800233e <app_func_auth_compare_flash_hash+0x7a>
	}
	else {
		return false;
 800233c:	2300      	movs	r3, #0
	}
}
 800233e:	4618      	mov	r0, r3
 8002340:	3728      	adds	r7, #40	@ 0x28
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	0bfa07a0 	.word	0x0bfa07a0
 800234c:	20009088 	.word	0x20009088

08002350 <app_func_auth_user_class_get>:
 * @brief When establishing a BLE connection, verify and confirm user class.
 * 
 * @param ecdsa_data The ECDSA signature and hash message to be verified
 * @return uint8_t User class
 */
uint8_t app_func_auth_user_class_get(ECDSA_Data_t ecdsa_data) {
 8002350:	b084      	sub	sp, #16
 8002352:	b5b0      	push	{r4, r5, r7, lr}
 8002354:	b090      	sub	sp, #64	@ 0x40
 8002356:	af00      	add	r7, sp, #0
 8002358:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800235c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ECC_PublicKey_t publickey;

	verifIn.primeOrderSize 	= prime256v1_Order_len;
 8002360:	4b46      	ldr	r3, [pc, #280]	@ (800247c <app_func_auth_user_class_get+0x12c>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a46      	ldr	r2, [pc, #280]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 8002366:	6013      	str	r3, [r2, #0]
	verifIn.modulusSize		= prime256v1_Prime_len;
 8002368:	4b46      	ldr	r3, [pc, #280]	@ (8002484 <app_func_auth_user_class_get+0x134>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a44      	ldr	r2, [pc, #272]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800236e:	6053      	str	r3, [r2, #4]
	verifIn.coefSign 		= prime256v1_A_sign;
 8002370:	4b45      	ldr	r3, [pc, #276]	@ (8002488 <app_func_auth_user_class_get+0x138>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a42      	ldr	r2, [pc, #264]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 8002376:	6093      	str	r3, [r2, #8]
	verifIn.RSign 			= ecdsa_data.RSign;
 8002378:	4b41      	ldr	r3, [pc, #260]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800237a:	f107 0250 	add.w	r2, r7, #80	@ 0x50
 800237e:	625a      	str	r2, [r3, #36]	@ 0x24
	verifIn.SSign 			= ecdsa_data.SSign;
 8002380:	4a3f      	ldr	r2, [pc, #252]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 8002382:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8002386:	6293      	str	r3, [r2, #40]	@ 0x28
	verifIn.hash 			= ecdsa_data.HashMsg;
 8002388:	4a3d      	ldr	r2, [pc, #244]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800238a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800238e:	62d3      	str	r3, [r2, #44]	@ 0x2c

	//USER_CLASS_ADMIN
	(void)memcpy((uint8_t*)&publickey.PublicKeyQx, (const uint8_t*)&PublicKey_Admin.PublicKeyQx, sizeof(PublicKey_Admin.PublicKeyQx));
 8002390:	4b3e      	ldr	r3, [pc, #248]	@ (800248c <app_func_auth_user_class_get+0x13c>)
 8002392:	463c      	mov	r4, r7
 8002394:	461d      	mov	r5, r3
 8002396:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002398:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800239a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800239e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	(void)memcpy((uint8_t*)&publickey.PublicKeyQy, (const uint8_t*)&PublicKey_Admin.PublicKeyQy, sizeof(PublicKey_Admin.PublicKeyQy));
 80023a2:	4b3a      	ldr	r3, [pc, #232]	@ (800248c <app_func_auth_user_class_get+0x13c>)
 80023a4:	f107 0420 	add.w	r4, r7, #32
 80023a8:	f103 0520 	add.w	r5, r3, #32
 80023ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80023b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	verifIn.pPubKeyCurvePtX = publickey.PublicKeyQx;
 80023b8:	4a31      	ldr	r2, [pc, #196]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 80023ba:	463b      	mov	r3, r7
 80023bc:	61d3      	str	r3, [r2, #28]
	verifIn.pPubKeyCurvePtY = publickey.PublicKeyQy;
 80023be:	4a30      	ldr	r2, [pc, #192]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 80023c0:	463b      	mov	r3, r7
 80023c2:	3320      	adds	r3, #32
 80023c4:	6213      	str	r3, [r2, #32]

	if(HAL_PKA_ECDSAVerif(&hpka, &verifIn, 5000) != HAL_OK)	{
 80023c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ca:	492d      	ldr	r1, [pc, #180]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 80023cc:	4830      	ldr	r0, [pc, #192]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 80023ce:	f018 f98c 	bl	801a6ea <HAL_PKA_ECDSAVerif>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <app_func_auth_user_class_get+0x8c>
		Error_Handler();
 80023d8:	f00d fb77 	bl	800faca <Error_Handler>
	}

	if (HAL_PKA_ECDSAVerif_IsValidSignature(&hpka) == 1UL) {
 80023dc:	482c      	ldr	r0, [pc, #176]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 80023de:	f018 f998 	bl	801a712 <HAL_PKA_ECDSAVerif_IsValidSignature>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <app_func_auth_user_class_get+0x9c>
		return USER_CLASS_ADMIN;
 80023e8:	23ff      	movs	r3, #255	@ 0xff
 80023ea:	e040      	b.n	800246e <app_func_auth_user_class_get+0x11e>
	}

	//USER_CLASS_CLINICIAN
	app_func_para_data_get((const uint8_t*)HPID_LINKED_CRC_KEY, (uint8_t*)&publickey, (uint8_t)sizeof(publickey));
 80023ec:	463b      	mov	r3, r7
 80023ee:	2240      	movs	r2, #64	@ 0x40
 80023f0:	4619      	mov	r1, r3
 80023f2:	4828      	ldr	r0, [pc, #160]	@ (8002494 <app_func_auth_user_class_get+0x144>)
 80023f4:	f002 fbc7 	bl	8004b86 <app_func_para_data_get>

	verifIn.pPubKeyCurvePtX = publickey.PublicKeyQx;
 80023f8:	4a21      	ldr	r2, [pc, #132]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 80023fa:	463b      	mov	r3, r7
 80023fc:	61d3      	str	r3, [r2, #28]
	verifIn.pPubKeyCurvePtY = publickey.PublicKeyQy;
 80023fe:	4a20      	ldr	r2, [pc, #128]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 8002400:	463b      	mov	r3, r7
 8002402:	3320      	adds	r3, #32
 8002404:	6213      	str	r3, [r2, #32]

	if(HAL_PKA_ECDSAVerif(&hpka, &verifIn, 5000) != HAL_OK)	{
 8002406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800240a:	491d      	ldr	r1, [pc, #116]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800240c:	4820      	ldr	r0, [pc, #128]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 800240e:	f018 f96c 	bl	801a6ea <HAL_PKA_ECDSAVerif>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <app_func_auth_user_class_get+0xcc>
		Error_Handler();
 8002418:	f00d fb57 	bl	800faca <Error_Handler>
	}

	if (HAL_PKA_ECDSAVerif_IsValidSignature(&hpka) == 1UL) {
 800241c:	481c      	ldr	r0, [pc, #112]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 800241e:	f018 f978 	bl	801a712 <HAL_PKA_ECDSAVerif_IsValidSignature>
 8002422:	4603      	mov	r3, r0
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <app_func_auth_user_class_get+0xdc>
		return USER_CLASS_CLINICIAN;
 8002428:	2302      	movs	r3, #2
 800242a:	e020      	b.n	800246e <app_func_auth_user_class_get+0x11e>
	}

	//USER_CLASS_PATIENT
	app_func_para_data_get((const uint8_t*)HPID_LINKED_PRC_KEY, (uint8_t*)&publickey, (uint8_t)sizeof(publickey));
 800242c:	463b      	mov	r3, r7
 800242e:	2240      	movs	r2, #64	@ 0x40
 8002430:	4619      	mov	r1, r3
 8002432:	4819      	ldr	r0, [pc, #100]	@ (8002498 <app_func_auth_user_class_get+0x148>)
 8002434:	f002 fba7 	bl	8004b86 <app_func_para_data_get>

	verifIn.pPubKeyCurvePtX = publickey.PublicKeyQx;
 8002438:	4a11      	ldr	r2, [pc, #68]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800243a:	463b      	mov	r3, r7
 800243c:	61d3      	str	r3, [r2, #28]
	verifIn.pPubKeyCurvePtY = publickey.PublicKeyQy;
 800243e:	4a10      	ldr	r2, [pc, #64]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 8002440:	463b      	mov	r3, r7
 8002442:	3320      	adds	r3, #32
 8002444:	6213      	str	r3, [r2, #32]

	if(HAL_PKA_ECDSAVerif(&hpka, &verifIn, 5000) != HAL_OK)	{
 8002446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800244a:	490d      	ldr	r1, [pc, #52]	@ (8002480 <app_func_auth_user_class_get+0x130>)
 800244c:	4810      	ldr	r0, [pc, #64]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 800244e:	f018 f94c 	bl	801a6ea <HAL_PKA_ECDSAVerif>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <app_func_auth_user_class_get+0x10c>
		Error_Handler();
 8002458:	f00d fb37 	bl	800faca <Error_Handler>
	}

	if (HAL_PKA_ECDSAVerif_IsValidSignature(&hpka) == 1UL) {
 800245c:	480c      	ldr	r0, [pc, #48]	@ (8002490 <app_func_auth_user_class_get+0x140>)
 800245e:	f018 f958 	bl	801a712 <HAL_PKA_ECDSAVerif_IsValidSignature>
 8002462:	4603      	mov	r3, r0
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <app_func_auth_user_class_get+0x11c>
		return USER_CLASS_PATIENT;
 8002468:	2301      	movs	r3, #1
 800246a:	e000      	b.n	800246e <app_func_auth_user_class_get+0x11e>
	}

	return USER_CLASS_INVALID;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3740      	adds	r7, #64	@ 0x40
 8002472:	46bd      	mov	sp, r7
 8002474:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002478:	b004      	add	sp, #16
 800247a:	4770      	bx	lr
 800247c:	0802b1d0 	.word	0x0802b1d0
 8002480:	20000050 	.word	0x20000050
 8002484:	0802b148 	.word	0x0802b148
 8002488:	0802b16c 	.word	0x0802b16c
 800248c:	0802afe4 	.word	0x0802afe4
 8002490:	200092c8 	.word	0x200092c8
 8002494:	0802ad20 	.word	0x0802ad20
 8002498:	0802ad28 	.word	0x0802ad28

0800249c <app_func_ble_resp_cmd_parser>:
uint8_t magnet_reset_counter = 0;

bool	ble_whitelist_added = false;
bool	ble_peers_is_deleted = false;

static void app_func_ble_resp_cmd_parser(Cmd_Resp_t resp) {
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint8_t len_payload_min = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	75fb      	strb	r3, [r7, #23]
    uint8_t len_payload_max = 0;
 80024ac:	2300      	movs	r3, #0
 80024ae:	75bb      	strb	r3, [r7, #22]

    switch(resp.Opcode) {
 80024b0:	793b      	ldrb	r3, [r7, #4]
 80024b2:	3b50      	subs	r3, #80	@ 0x50
 80024b4:	2b05      	cmp	r3, #5
 80024b6:	f200 808f 	bhi.w	80025d8 <app_func_ble_resp_cmd_parser+0x13c>
 80024ba:	a201      	add	r2, pc, #4	@ (adr r2, 80024c0 <app_func_ble_resp_cmd_parser+0x24>)
 80024bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c0:	080024d9 	.word	0x080024d9
 80024c4:	0800251b 	.word	0x0800251b
 80024c8:	08002541 	.word	0x08002541
 80024cc:	08002567 	.word	0x08002567
 80024d0:	0800258d 	.word	0x0800258d
 80024d4:	080025b3 	.word	0x080025b3
	case OP_BLE_STAT_GET:
	{
		if(resp.Status == STATUS_SUCCESS) {
 80024d8:	797b      	ldrb	r3, [r7, #5]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d17e      	bne.n	80025dc <app_func_ble_resp_cmd_parser+0x140>
			len_payload_min = 1;
 80024de:	2301      	movs	r3, #1
 80024e0:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 2;
 80024e2:	2302      	movs	r3, #2
 80024e4:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 80024e6:	7b3b      	ldrb	r3, [r7, #12]
 80024e8:	7dfa      	ldrb	r2, [r7, #23]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d876      	bhi.n	80025dc <app_func_ble_resp_cmd_parser+0x140>
 80024ee:	7b3b      	ldrb	r3, [r7, #12]
 80024f0:	7dba      	ldrb	r2, [r7, #22]
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d372      	bcc.n	80025dc <app_func_ble_resp_cmd_parser+0x140>
				uint8_t ble_state = *(resp.Payload);
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	757b      	strb	r3, [r7, #21]
				app_func_ble_curr_state_update(ble_state);
 80024fc:	7d7b      	ldrb	r3, [r7, #21]
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 f91c 	bl	800273c <app_func_ble_curr_state_update>

				if(resp.PayloadLen == 2U) {
 8002504:	7b3b      	ldrb	r3, [r7, #12]
 8002506:	2b02      	cmp	r3, #2
 8002508:	d168      	bne.n	80025dc <app_func_ble_resp_cmd_parser+0x140>
					uint8_t reason = resp.Payload[1];
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	785b      	ldrb	r3, [r3, #1]
 800250e:	753b      	strb	r3, [r7, #20]
					app_func_ble_disc_reason_update(reason);
 8002510:	7d3b      	ldrb	r3, [r7, #20]
 8002512:	4618      	mov	r0, r3
 8002514:	f000 f934 	bl	8002780 <app_func_ble_disc_reason_update>
				}
			}
		}
	}
		break;
 8002518:	e060      	b.n	80025dc <app_func_ble_resp_cmd_parser+0x140>

	case OP_BLE_ADV_START:
	{
		if(resp.Status == STATUS_SUCCESS) {
 800251a:	797b      	ldrb	r3, [r7, #5]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d15f      	bne.n	80025e0 <app_func_ble_resp_cmd_parser+0x144>
			len_payload_min = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 0;
 8002524:	2300      	movs	r3, #0
 8002526:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 8002528:	7b3b      	ldrb	r3, [r7, #12]
 800252a:	7dfa      	ldrb	r2, [r7, #23]
 800252c:	429a      	cmp	r2, r3
 800252e:	d857      	bhi.n	80025e0 <app_func_ble_resp_cmd_parser+0x144>
 8002530:	7b3b      	ldrb	r3, [r7, #12]
 8002532:	7dba      	ldrb	r2, [r7, #22]
 8002534:	429a      	cmp	r2, r3
 8002536:	d353      	bcc.n	80025e0 <app_func_ble_resp_cmd_parser+0x144>
				app_func_ble_curr_state_update(BLE_STATE_ADV_START);
 8002538:	2001      	movs	r0, #1
 800253a:	f000 f8ff 	bl	800273c <app_func_ble_curr_state_update>
			}
		}
	}
		break;
 800253e:	e04f      	b.n	80025e0 <app_func_ble_resp_cmd_parser+0x144>

	case OP_BLE_ADV_STOP:
	{
		if(resp.Status == STATUS_SUCCESS) {
 8002540:	797b      	ldrb	r3, [r7, #5]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d14e      	bne.n	80025e4 <app_func_ble_resp_cmd_parser+0x148>
			len_payload_min = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 800254e:	7b3b      	ldrb	r3, [r7, #12]
 8002550:	7dfa      	ldrb	r2, [r7, #23]
 8002552:	429a      	cmp	r2, r3
 8002554:	d846      	bhi.n	80025e4 <app_func_ble_resp_cmd_parser+0x148>
 8002556:	7b3b      	ldrb	r3, [r7, #12]
 8002558:	7dba      	ldrb	r2, [r7, #22]
 800255a:	429a      	cmp	r2, r3
 800255c:	d342      	bcc.n	80025e4 <app_func_ble_resp_cmd_parser+0x148>
				app_func_ble_curr_state_update(BLE_STATE_ADV_STOP);
 800255e:	2000      	movs	r0, #0
 8002560:	f000 f8ec 	bl	800273c <app_func_ble_curr_state_update>
			}
		}
	}
		break;
 8002564:	e03e      	b.n	80025e4 <app_func_ble_resp_cmd_parser+0x148>

	case OP_BLE_DISCONNECT:
	{
		if(resp.Status == STATUS_SUCCESS) {
 8002566:	797b      	ldrb	r3, [r7, #5]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d13d      	bne.n	80025e8 <app_func_ble_resp_cmd_parser+0x14c>
			len_payload_min = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 0;
 8002570:	2300      	movs	r3, #0
 8002572:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 8002574:	7b3b      	ldrb	r3, [r7, #12]
 8002576:	7dfa      	ldrb	r2, [r7, #23]
 8002578:	429a      	cmp	r2, r3
 800257a:	d835      	bhi.n	80025e8 <app_func_ble_resp_cmd_parser+0x14c>
 800257c:	7b3b      	ldrb	r3, [r7, #12]
 800257e:	7dba      	ldrb	r2, [r7, #22]
 8002580:	429a      	cmp	r2, r3
 8002582:	d331      	bcc.n	80025e8 <app_func_ble_resp_cmd_parser+0x14c>
				app_func_ble_curr_state_update(BLE_STATE_ADV_STOP);
 8002584:	2000      	movs	r0, #0
 8002586:	f000 f8d9 	bl	800273c <app_func_ble_curr_state_update>
			}
		}
	}
		break;
 800258a:	e02d      	b.n	80025e8 <app_func_ble_resp_cmd_parser+0x14c>

	case OP_BLE_WL_ADD:
	{
		if(resp.Status == STATUS_SUCCESS) {
 800258c:	797b      	ldrb	r3, [r7, #5]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d12c      	bne.n	80025ec <app_func_ble_resp_cmd_parser+0x150>
			len_payload_min = 0;
 8002592:	2300      	movs	r3, #0
 8002594:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 800259a:	7b3b      	ldrb	r3, [r7, #12]
 800259c:	7dfa      	ldrb	r2, [r7, #23]
 800259e:	429a      	cmp	r2, r3
 80025a0:	d824      	bhi.n	80025ec <app_func_ble_resp_cmd_parser+0x150>
 80025a2:	7b3b      	ldrb	r3, [r7, #12]
 80025a4:	7dba      	ldrb	r2, [r7, #22]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d320      	bcc.n	80025ec <app_func_ble_resp_cmd_parser+0x150>
				ble_whitelist_added = true;
 80025aa:	4b14      	ldr	r3, [pc, #80]	@ (80025fc <app_func_ble_resp_cmd_parser+0x160>)
 80025ac:	2201      	movs	r2, #1
 80025ae:	701a      	strb	r2, [r3, #0]
			}
		}
	}
		break;
 80025b0:	e01c      	b.n	80025ec <app_func_ble_resp_cmd_parser+0x150>

	case OP_BLE_DEL_PEERS:
	{
		if(resp.Status == STATUS_SUCCESS) {
 80025b2:	797b      	ldrb	r3, [r7, #5]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d11b      	bne.n	80025f0 <app_func_ble_resp_cmd_parser+0x154>
			len_payload_min = 0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	75fb      	strb	r3, [r7, #23]
			len_payload_max = 0;
 80025bc:	2300      	movs	r3, #0
 80025be:	75bb      	strb	r3, [r7, #22]
			if ((resp.PayloadLen >= len_payload_min) && (resp.PayloadLen <= len_payload_max)) {
 80025c0:	7b3b      	ldrb	r3, [r7, #12]
 80025c2:	7dfa      	ldrb	r2, [r7, #23]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d813      	bhi.n	80025f0 <app_func_ble_resp_cmd_parser+0x154>
 80025c8:	7b3b      	ldrb	r3, [r7, #12]
 80025ca:	7dba      	ldrb	r2, [r7, #22]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d30f      	bcc.n	80025f0 <app_func_ble_resp_cmd_parser+0x154>
				ble_peers_is_deleted = true;
 80025d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <app_func_ble_resp_cmd_parser+0x164>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	701a      	strb	r2, [r3, #0]
			}
		}
	}
		break;
 80025d6:	e00b      	b.n	80025f0 <app_func_ble_resp_cmd_parser+0x154>

	default:
		break;
 80025d8:	bf00      	nop
 80025da:	e00a      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025dc:	bf00      	nop
 80025de:	e008      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025e0:	bf00      	nop
 80025e2:	e006      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025e4:	bf00      	nop
 80025e6:	e004      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025e8:	bf00      	nop
 80025ea:	e002      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025ec:	bf00      	nop
 80025ee:	e000      	b.n	80025f2 <app_func_ble_resp_cmd_parser+0x156>
		break;
 80025f0:	bf00      	nop
    }
}
 80025f2:	bf00      	nop
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	2000427b 	.word	0x2000427b
 8002600:	2000427c 	.word	0x2000427c

08002604 <app_func_ble_enable>:
/**
 * @brief Enable / Disable BLE chip
 * 
 * @param enable Enable / Disable
 */
void app_func_ble_enable(bool enable) {
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	71fb      	strb	r3, [r7, #7]
	ble_curr_state = BLE_STATE_INVALID;
 800260e:	4b32      	ldr	r3, [pc, #200]	@ (80026d8 <app_func_ble_enable+0xd4>)
 8002610:	22ff      	movs	r2, #255	@ 0xff
 8002612:	701a      	strb	r2, [r3, #0]
	bsp_wdg_refresh();
 8002614:	f7ff fd14 	bl	8002040 <bsp_wdg_refresh>

	bsp_sp_deinit();
 8002618:	f7ff f8c0 	bl	800179c <bsp_sp_deinit>
	HAL_GPIO_WritePin(BLE_PWRn_GPIO_Port, BLE_PWRn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800261c:	2201      	movs	r2, #1
 800261e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002622:	482e      	ldr	r0, [pc, #184]	@ (80026dc <app_func_ble_enable+0xd8>)
 8002624:	f014 f8ec 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLE_RSTn_GPIO_Port, BLE_RSTn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8002628:	2200      	movs	r2, #0
 800262a:	2140      	movs	r1, #64	@ 0x40
 800262c:	482c      	ldr	r0, [pc, #176]	@ (80026e0 <app_func_ble_enable+0xdc>)
 800262e:	f014 f8e7 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002632:	2064      	movs	r0, #100	@ 0x64
 8002634:	f00e fb76 	bl	8010d24 <HAL_Delay>

	if (enable) {
 8002638:	79fb      	ldrb	r3, [r7, #7]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d047      	beq.n	80026ce <app_func_ble_enable+0xca>
		app_func_command_resp_parser_set(&app_func_ble_resp_cmd_parser);
 800263e:	4829      	ldr	r0, [pc, #164]	@ (80026e4 <app_func_ble_enable+0xe0>)
 8002640:	f000 fa7a 	bl	8002b38 <app_func_command_resp_parser_set>
		HAL_GPIO_WritePin(BLE_RSTn_GPIO_Port, BLE_RSTn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8002644:	2201      	movs	r2, #1
 8002646:	2140      	movs	r1, #64	@ 0x40
 8002648:	4825      	ldr	r0, [pc, #148]	@ (80026e0 <app_func_ble_enable+0xdc>)
 800264a:	f014 f8d9 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BLE_PWRn_GPIO_Port, BLE_PWRn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800264e:	2200      	movs	r2, #0
 8002650:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002654:	4821      	ldr	r0, [pc, #132]	@ (80026dc <app_func_ble_enable+0xd8>)
 8002656:	f014 f8d3 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800265a:	2064      	movs	r0, #100	@ 0x64
 800265c:	f00e fb62 	bl	8010d24 <HAL_Delay>
		bsp_sp_init(&app_func_command_parser, &bsp_fram_write_cplt_cb);
 8002660:	4921      	ldr	r1, [pc, #132]	@ (80026e8 <app_func_ble_enable+0xe4>)
 8002662:	4822      	ldr	r0, [pc, #136]	@ (80026ec <app_func_ble_enable+0xe8>)
 8002664:	f7ff f83a 	bl	80016dc <bsp_sp_init>
		HAL_Delay(10);
 8002668:	200a      	movs	r0, #10
 800266a:	f00e fb5b 	bl	8010d24 <HAL_Delay>
		while(HAL_GPIO_ReadPin(BLE_RDY_GPIO_Port, BLE_RDY_Pin) == GPIO_PIN_RESET) { /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800266e:	e011      	b.n	8002694 <app_func_ble_enable+0x90>
			bsp_wdg_refresh();
 8002670:	f7ff fce6 	bl	8002040 <bsp_wdg_refresh>
			HAL_GPIO_WritePin(BLE_RSTn_GPIO_Port, BLE_RSTn_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8002674:	2200      	movs	r2, #0
 8002676:	2140      	movs	r1, #64	@ 0x40
 8002678:	4819      	ldr	r0, [pc, #100]	@ (80026e0 <app_func_ble_enable+0xdc>)
 800267a:	f014 f8c1 	bl	8016800 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800267e:	2064      	movs	r0, #100	@ 0x64
 8002680:	f00e fb50 	bl	8010d24 <HAL_Delay>
			HAL_GPIO_WritePin(BLE_RSTn_GPIO_Port, BLE_RSTn_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8002684:	2201      	movs	r2, #1
 8002686:	2140      	movs	r1, #64	@ 0x40
 8002688:	4815      	ldr	r0, [pc, #84]	@ (80026e0 <app_func_ble_enable+0xdc>)
 800268a:	f014 f8b9 	bl	8016800 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800268e:	2064      	movs	r0, #100	@ 0x64
 8002690:	f00e fb48 	bl	8010d24 <HAL_Delay>
		while(HAL_GPIO_ReadPin(BLE_RDY_GPIO_Port, BLE_RDY_Pin) == GPIO_PIN_RESET) { /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8002694:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002698:	4811      	ldr	r0, [pc, #68]	@ (80026e0 <app_func_ble_enable+0xdc>)
 800269a:	f014 f899 	bl	80167d0 <HAL_GPIO_ReadPin>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0e5      	beq.n	8002670 <app_func_ble_enable+0x6c>
		}

		while(ble_curr_state == BLE_STATE_INVALID) {	//Wait for BLE to be ready
 80026a4:	e00f      	b.n	80026c6 <app_func_ble_enable+0xc2>
			bsp_wdg_refresh();
 80026a6:	f7ff fccb 	bl	8002040 <bsp_wdg_refresh>
			app_func_ble_new_state_get();
 80026aa:	f000 f87d 	bl	80027a8 <app_func_ble_new_state_get>
			while(!bsp_sp_cmd_handler()) {
 80026ae:	e002      	b.n	80026b6 <app_func_ble_enable+0xb2>
				HAL_Delay(1);
 80026b0:	2001      	movs	r0, #1
 80026b2:	f00e fb37 	bl	8010d24 <HAL_Delay>
			while(!bsp_sp_cmd_handler()) {
 80026b6:	f7ff fb07 	bl	8001cc8 <bsp_sp_cmd_handler>
 80026ba:	4603      	mov	r3, r0
 80026bc:	f083 0301 	eor.w	r3, r3, #1
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f4      	bne.n	80026b0 <app_func_ble_enable+0xac>
		while(ble_curr_state == BLE_STATE_INVALID) {	//Wait for BLE to be ready
 80026c6:	4b04      	ldr	r3, [pc, #16]	@ (80026d8 <app_func_ble_enable+0xd4>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2bff      	cmp	r3, #255	@ 0xff
 80026cc:	d0eb      	beq.n	80026a6 <app_func_ble_enable+0xa2>
			}
		}
	}
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000084 	.word	0x20000084
 80026dc:	42020000 	.word	0x42020000
 80026e0:	42021800 	.word	0x42021800
 80026e4:	0800249d 	.word	0x0800249d
 80026e8:	080015c1 	.word	0x080015c1
 80026ec:	08002b59 	.word	0x08002b59

080026f0 <app_func_ble_adv_start>:
/**
 * @brief Start BLE advertising
 * 
 * @param p_setting BLE advertising settings
 */
void app_func_ble_adv_start(BLE_ADV_Setting_t* p_setting) {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
	Cmd_Req_t cmd = {
 80026f8:	2351      	movs	r3, #81	@ 0x51
 80026fa:	733b      	strb	r3, [r7, #12]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	2329      	movs	r3, #41	@ 0x29
 8002702:	753b      	strb	r3, [r7, #20]
			.Opcode = OP_BLE_ADV_START,
			.Payload = (uint8_t*)p_setting,
			.PayloadLen = (uint8_t)sizeof(BLE_ADV_Setting_t),
	};
	app_func_command_req_send(cmd);
 8002704:	f107 030c 	add.w	r3, r7, #12
 8002708:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800270c:	f000 faa8 	bl	8002c60 <app_func_command_req_send>
}
 8002710:	bf00      	nop
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <app_func_ble_disconnect>:

/**
 * @brief Disconnect BLE connection
 * 
 */
void app_func_ble_disconnect(void) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
	Cmd_Req_t cmd = {
 800271e:	2353      	movs	r3, #83	@ 0x53
 8002720:	713b      	strb	r3, [r7, #4]
 8002722:	2300      	movs	r3, #0
 8002724:	60bb      	str	r3, [r7, #8]
 8002726:	2300      	movs	r3, #0
 8002728:	733b      	strb	r3, [r7, #12]
			.Opcode = OP_BLE_DISCONNECT,
			.Payload = NULL,
			.PayloadLen = 0,
	};
	app_func_command_req_send(cmd);
 800272a:	1d3b      	adds	r3, r7, #4
 800272c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002730:	f000 fa96 	bl	8002c60 <app_func_command_req_send>
}
 8002734:	bf00      	nop
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <app_func_ble_curr_state_update>:
/**
 * @brief Update BLE state
 * 
 * @param new_ble_state New BLE state
 */
void app_func_ble_curr_state_update(uint8_t new_ble_state) {
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]
	if (ble_curr_state != new_ble_state) {
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <app_func_ble_curr_state_update+0x28>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	79fa      	ldrb	r2, [r7, #7]
 800274c:	429a      	cmp	r2, r3
 800274e:	d002      	beq.n	8002756 <app_func_ble_curr_state_update+0x1a>
		ble_curr_state = new_ble_state;
 8002750:	4a04      	ldr	r2, [pc, #16]	@ (8002764 <app_func_ble_curr_state_update+0x28>)
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	7013      	strb	r3, [r2, #0]
	}
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000084 	.word	0x20000084

08002768 <app_func_ble_curr_state_get>:
/**
 * @brief Get the current BLE state
 * 
 * @return uint8_t Current BLE state
 */
uint8_t app_func_ble_curr_state_get(void) {
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
	return ble_curr_state;
 800276c:	4b03      	ldr	r3, [pc, #12]	@ (800277c <app_func_ble_curr_state_get+0x14>)
 800276e:	781b      	ldrb	r3, [r3, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20000084 	.word	0x20000084

08002780 <app_func_ble_disc_reason_update>:
/**
 * @brief Update the reason for BLE disconnection
 * 
 * @param reason The reason for BLE disconnection
 */
void app_func_ble_disc_reason_update(uint8_t reason) {
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
	if (reason > 0) {
 800278a:	79fb      	ldrb	r3, [r7, #7]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <app_func_ble_disc_reason_update+0x16>
		disconnection_reason = reason;
 8002790:	4a04      	ldr	r2, [pc, #16]	@ (80027a4 <app_func_ble_disc_reason_update+0x24>)
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	7013      	strb	r3, [r2, #0]
	}
}
 8002796:	bf00      	nop
 8002798:	370c      	adds	r7, #12
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	20004279 	.word	0x20004279

080027a8 <app_func_ble_new_state_get>:

/**
 * @brief Get new BLE state from the BLE chip
 * 
 */
void app_func_ble_new_state_get(void) {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
	Cmd_Req_t cmd = {
 80027ae:	2350      	movs	r3, #80	@ 0x50
 80027b0:	713b      	strb	r3, [r7, #4]
 80027b2:	2300      	movs	r3, #0
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	2300      	movs	r3, #0
 80027b8:	733b      	strb	r3, [r7, #12]
			.Opcode = OP_BLE_STAT_GET,
			.Payload = NULL,
			.PayloadLen = 0,
	};
	app_func_command_req_send(cmd);
 80027ba:	1d3b      	adds	r3, r7, #4
 80027bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027c0:	f000 fa4e 	bl	8002c60 <app_func_command_req_send>
}
 80027c4:	bf00      	nop
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <app_func_ble_peers_del>:

/**
 * @brief Get new BLE state from the BLE chip
 *
 */
void app_func_ble_peers_del(void) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
	ble_peers_is_deleted = false;
 80027d2:	4b09      	ldr	r3, [pc, #36]	@ (80027f8 <app_func_ble_peers_del+0x2c>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
	Cmd_Req_t cmd = {
 80027d8:	2355      	movs	r3, #85	@ 0x55
 80027da:	713b      	strb	r3, [r7, #4]
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	2300      	movs	r3, #0
 80027e2:	733b      	strb	r3, [r7, #12]
			.Opcode = OP_BLE_DEL_PEERS,
			.Payload = NULL,
			.PayloadLen = 0,
	};
	app_func_command_req_send(cmd);
 80027e4:	1d3b      	adds	r3, r7, #4
 80027e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027ea:	f000 fa39 	bl	8002c60 <app_func_command_req_send>
}
 80027ee:	bf00      	nop
 80027f0:	3710      	adds	r7, #16
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	2000427c 	.word	0x2000427c

080027fc <app_func_ble_default_timer_cb>:

/**
 * @brief Callback for BLE dafault timer in sleep or active state
 *
 */
void app_func_ble_default_timer_cb(void) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	if (magnet_rst_ble_def_min_timer > 0) {
 8002800:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <app_func_ble_default_timer_cb+0x40>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	dd04      	ble.n	8002812 <app_func_ble_default_timer_cb+0x16>
		magnet_rst_ble_def_min_timer--;
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <app_func_ble_default_timer_cb+0x40>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	3b01      	subs	r3, #1
 800280e:	4a0b      	ldr	r2, [pc, #44]	@ (800283c <app_func_ble_default_timer_cb+0x40>)
 8002810:	6013      	str	r3, [r2, #0]
	}

	if (magnet_rst_ble_def_min_timer == 0) {
 8002812:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <app_func_ble_default_timer_cb+0x40>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10e      	bne.n	8002838 <app_func_ble_default_timer_cb+0x3c>
		HAL_ERROR_CHECK(HAL_LPTIM_Counter_Stop_IT(&HANDLE_BLE_DEFAULT_LPTIM));
 800281a:	4809      	ldr	r0, [pc, #36]	@ (8002840 <app_func_ble_default_timer_cb+0x44>)
 800281c:	f017 fcb9 	bl	801a192 <HAL_LPTIM_Counter_Stop_IT>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <app_func_ble_default_timer_cb+0x2e>
 8002826:	f00d f950 	bl	800faca <Error_Handler>
		magnet_rst_ble_def_min_timer = -1;
 800282a:	4b04      	ldr	r3, [pc, #16]	@ (800283c <app_func_ble_default_timer_cb+0x40>)
 800282c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002830:	601a      	str	r2, [r3, #0]
		magnet_reset_counter = 0;
 8002832:	4b04      	ldr	r3, [pc, #16]	@ (8002844 <app_func_ble_default_timer_cb+0x48>)
 8002834:	2200      	movs	r2, #0
 8002836:	701a      	strb	r2, [r3, #0]
	}
}
 8002838:	bf00      	nop
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000088 	.word	0x20000088
 8002840:	20009228 	.word	0x20009228
 8002844:	2000427a 	.word	0x2000427a

08002848 <app_func_ble_is_default>:
/**
 * @brief Confirm that BLE is the default.
 *
 * @return bool BLE is default or not.
 */
bool app_func_ble_is_default (void) {
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
	if ((magnet_rst_ble_def_min_timer > 0) && (magnet_reset_counter >= MAGNET_RESET_COUNT)) {
 800284c:	4b07      	ldr	r3, [pc, #28]	@ (800286c <app_func_ble_is_default+0x24>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2b00      	cmp	r3, #0
 8002852:	dd05      	ble.n	8002860 <app_func_ble_is_default+0x18>
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <app_func_ble_is_default+0x28>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	2b04      	cmp	r3, #4
 800285a:	d901      	bls.n	8002860 <app_func_ble_is_default+0x18>
		return true;
 800285c:	2301      	movs	r3, #1
 800285e:	e000      	b.n	8002862 <app_func_ble_is_default+0x1a>
	}
	else {
		return false;
 8002860:	2300      	movs	r3, #0
	}
}
 8002862:	4618      	mov	r0, r3
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	20000088 	.word	0x20000088
 8002870:	2000427a 	.word	0x2000427a

08002874 <app_func_ble_magnet_lost_cb>:
/**
 * @brief Callback when magnet lost
 *
 * @param detected_time Detected time
 */
void app_func_ble_magnet_lost_cb(uint8_t detected_time) {
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	71fb      	strb	r3, [r7, #7]
	_Float64 magnet_reset_min_time_f = 0.0;
 800287e:	f04f 0200 	mov.w	r2, #0
 8002882:	f04f 0300 	mov.w	r3, #0
 8002886:	e9c7 2304 	strd	r2, r3, [r7, #16]
	app_func_para_data_get((const uint8_t*)HPID_MAGNET_RESET_MIN_TIME, (uint8_t*)&magnet_reset_min_time_f, (uint8_t)sizeof(magnet_reset_min_time_f));
 800288a:	f107 0310 	add.w	r3, r7, #16
 800288e:	2208      	movs	r2, #8
 8002890:	4619      	mov	r1, r3
 8002892:	4826      	ldr	r0, [pc, #152]	@ (800292c <app_func_ble_magnet_lost_cb+0xb8>)
 8002894:	f002 f977 	bl	8004b86 <app_func_para_data_get>
	uint8_t magnet_reset_min_time = (uint8_t)magnet_reset_min_time_f;
 8002898:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800289c:	4610      	mov	r0, r2
 800289e:	4619      	mov	r1, r3
 80028a0:	f7fe f970 	bl	8000b84 <__aeabi_d2uiz>
 80028a4:	4603      	mov	r3, r0
 80028a6:	77fb      	strb	r3, [r7, #31]

	_Float64 magnet_reset_max_time_f = 0.0;
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	f04f 0300 	mov.w	r3, #0
 80028b0:	e9c7 2302 	strd	r2, r3, [r7, #8]
	app_func_para_data_get((const uint8_t*)HPID_MAGNET_RESET_MAX_TIME, (uint8_t*)&magnet_reset_max_time_f, (uint8_t)sizeof(magnet_reset_max_time_f));
 80028b4:	f107 0308 	add.w	r3, r7, #8
 80028b8:	2208      	movs	r2, #8
 80028ba:	4619      	mov	r1, r3
 80028bc:	481c      	ldr	r0, [pc, #112]	@ (8002930 <app_func_ble_magnet_lost_cb+0xbc>)
 80028be:	f002 f962 	bl	8004b86 <app_func_para_data_get>
	uint8_t magnet_reset_max_time = (uint8_t)magnet_reset_max_time_f;
 80028c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	f7fe f95b 	bl	8000b84 <__aeabi_d2uiz>
 80028ce:	4603      	mov	r3, r0
 80028d0:	77bb      	strb	r3, [r7, #30]

	if ((detected_time >= magnet_reset_min_time) && (detected_time <= magnet_reset_max_time)) {
 80028d2:	79fa      	ldrb	r2, [r7, #7]
 80028d4:	7ffb      	ldrb	r3, [r7, #31]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d324      	bcc.n	8002924 <app_func_ble_magnet_lost_cb+0xb0>
 80028da:	79fa      	ldrb	r2, [r7, #7]
 80028dc:	7fbb      	ldrb	r3, [r7, #30]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d820      	bhi.n	8002924 <app_func_ble_magnet_lost_cb+0xb0>
		app_func_logs_event_write(EVENT_MAGNET_DETECTION, NULL);
 80028e2:	2100      	movs	r1, #0
 80028e4:	4813      	ldr	r0, [pc, #76]	@ (8002934 <app_func_ble_magnet_lost_cb+0xc0>)
 80028e6:	f000 fbd9 	bl	800309c <app_func_logs_event_write>
		magnet_reset_counter++;
 80028ea:	4b13      	ldr	r3, [pc, #76]	@ (8002938 <app_func_ble_magnet_lost_cb+0xc4>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	3301      	adds	r3, #1
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <app_func_ble_magnet_lost_cb+0xc4>)
 80028f4:	701a      	strb	r2, [r3, #0]
		if (magnet_reset_counter == 1U) {
 80028f6:	4b10      	ldr	r3, [pc, #64]	@ (8002938 <app_func_ble_magnet_lost_cb+0xc4>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d10b      	bne.n	8002916 <app_func_ble_magnet_lost_cb+0xa2>
			magnet_rst_ble_def_min_timer = MAGNET_RESET_MINUTE_DURATION;
 80028fe:	4b0f      	ldr	r3, [pc, #60]	@ (800293c <app_func_ble_magnet_lost_cb+0xc8>)
 8002900:	220a      	movs	r2, #10
 8002902:	601a      	str	r2, [r3, #0]
			HAL_ERROR_CHECK(HAL_LPTIM_Counter_Start_IT(&HANDLE_BLE_DEFAULT_LPTIM));
 8002904:	480e      	ldr	r0, [pc, #56]	@ (8002940 <app_func_ble_magnet_lost_cb+0xcc>)
 8002906:	f017 fbfb 	bl	801a100 <HAL_LPTIM_Counter_Start_IT>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d009      	beq.n	8002924 <app_func_ble_magnet_lost_cb+0xb0>
 8002910:	f00d f8db 	bl	800faca <Error_Handler>
		} else if (magnet_reset_counter == MAGNET_RESET_COUNT) {
			magnet_rst_ble_def_min_timer = BLE_DEFAULT_MINUTE_DURATION;
		}
	}
}
 8002914:	e006      	b.n	8002924 <app_func_ble_magnet_lost_cb+0xb0>
		} else if (magnet_reset_counter == MAGNET_RESET_COUNT) {
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <app_func_ble_magnet_lost_cb+0xc4>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b05      	cmp	r3, #5
 800291c:	d102      	bne.n	8002924 <app_func_ble_magnet_lost_cb+0xb0>
			magnet_rst_ble_def_min_timer = BLE_DEFAULT_MINUTE_DURATION;
 800291e:	4b07      	ldr	r3, [pc, #28]	@ (800293c <app_func_ble_magnet_lost_cb+0xc8>)
 8002920:	220a      	movs	r2, #10
 8002922:	601a      	str	r2, [r3, #0]
}
 8002924:	bf00      	nop
 8002926:	3720      	adds	r7, #32
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	0802ad30 	.word	0x0802ad30
 8002930:	0802ad38 	.word	0x0802ad38
 8002934:	0802ad40 	.word	0x0802ad40
 8002938:	2000427a 	.word	0x2000427a
 800293c:	20000088 	.word	0x20000088
 8002940:	20009228 	.word	0x20009228

08002944 <app_func_command_crc_confirm>:
 * @param p_cmd Command to confirm CRC value
 * @param cmd_len The length of the command to confirm the CRC value
 * @return true Confirmation is passed
 * @return false Confirmation is failed
 */
static bool app_func_command_crc_confirm(const uint8_t* p_cmd, uint8_t cmd_len) {
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	70fb      	strb	r3, [r7, #3]
	bool result = false;
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]
	uint16_t cmd_crc16 = 0;
 8002954:	2300      	movs	r3, #0
 8002956:	817b      	strh	r3, [r7, #10]

	(void)memcpy((uint8_t*)crc_buffer, p_cmd, (uint32_t)cmd_len - LEN_CRC);
 8002958:	78fb      	ldrb	r3, [r7, #3]
 800295a:	3b02      	subs	r3, #2
 800295c:	461a      	mov	r2, r3
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	4810      	ldr	r0, [pc, #64]	@ (80029a4 <app_func_command_crc_confirm+0x60>)
 8002962:	f027 f82f 	bl	80299c4 <memcpy>
	(void)memcpy((uint8_t*)&cmd_crc16, &p_cmd[cmd_len - LEN_CRC], LEN_CRC);
 8002966:	78fb      	ldrb	r3, [r7, #3]
 8002968:	3b02      	subs	r3, #2
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	4413      	add	r3, r2
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	b29b      	uxth	r3, r3
 8002972:	817b      	strh	r3, [r7, #10]
    uint16_t cal_crc16 = (uint16_t)HAL_CRC_Calculate(&hcrc, crc_buffer, (uint32_t)cmd_len - LEN_CRC);
 8002974:	78fb      	ldrb	r3, [r7, #3]
 8002976:	3b02      	subs	r3, #2
 8002978:	461a      	mov	r2, r3
 800297a:	490a      	ldr	r1, [pc, #40]	@ (80029a4 <app_func_command_crc_confirm+0x60>)
 800297c:	480a      	ldr	r0, [pc, #40]	@ (80029a8 <app_func_command_crc_confirm+0x64>)
 800297e:	f011 fbc3 	bl	8014108 <HAL_CRC_Calculate>
 8002982:	4603      	mov	r3, r0
 8002984:	81bb      	strh	r3, [r7, #12]
    if (cmd_crc16 == cal_crc16) {
 8002986:	897b      	ldrh	r3, [r7, #10]
 8002988:	89ba      	ldrh	r2, [r7, #12]
 800298a:	429a      	cmp	r2, r3
 800298c:	d102      	bne.n	8002994 <app_func_command_crc_confirm+0x50>
    	result = true;
 800298e:	2301      	movs	r3, #1
 8002990:	73fb      	strb	r3, [r7, #15]
 8002992:	e001      	b.n	8002998 <app_func_command_crc_confirm+0x54>
    }
    else {
    	result = false;
 8002994:	2300      	movs	r3, #0
 8002996:	73fb      	strb	r3, [r7, #15]
    }
    return result;
 8002998:	7bfb      	ldrb	r3, [r7, #15]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3710      	adds	r7, #16
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
 80029a2:	bf00      	nop
 80029a4:	20004288 	.word	0x20004288
 80029a8:	20009064 	.word	0x20009064

080029ac <app_func_command_resp_parser>:
 * @brief Parser for response commands, used to control the BLE chip
 * 
 * @param p_cmd_resp Response command to be parsed
 * @param cmd_resp_len The length of the response command to be parsed
 */
static void app_func_command_resp_parser(uint8_t* p_cmd_resp, uint8_t cmd_resp_len) {
 80029ac:	b590      	push	{r4, r7, lr}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	460b      	mov	r3, r1
 80029b6:	70fb      	strb	r3, [r7, #3]
	UNUSED(cmd_resp_len);
	if (curr_cmd_resp_parser != NULL) {
 80029b8:	4b12      	ldr	r3, [pc, #72]	@ (8002a04 <app_func_command_resp_parser+0x58>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d01c      	beq.n	80029fa <app_func_command_resp_parser+0x4e>
		cmd_resp.Opcode = p_cmd_resp[0];
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	4b10      	ldr	r3, [pc, #64]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029c6:	701a      	strb	r2, [r3, #0]
		cmd_resp.Status = p_cmd_resp[2];
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	789a      	ldrb	r2, [r3, #2]
 80029cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029ce:	705a      	strb	r2, [r3, #1]
		cmd_resp.Payload = NULL;
 80029d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	605a      	str	r2, [r3, #4]
		cmd_resp.PayloadLen = p_cmd_resp[1];
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	785a      	ldrb	r2, [r3, #1]
 80029da:	4b0b      	ldr	r3, [pc, #44]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029dc:	721a      	strb	r2, [r3, #8]
		if (cmd_resp.PayloadLen > 0) {
 80029de:	4b0a      	ldr	r3, [pc, #40]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029e0:	7a1b      	ldrb	r3, [r3, #8]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <app_func_command_resp_parser+0x42>
			cmd_resp.Payload = &p_cmd_resp[LEN_RESP_HEADER];
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3303      	adds	r3, #3
 80029ea:	4a07      	ldr	r2, [pc, #28]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029ec:	6053      	str	r3, [r2, #4]
		}
		curr_cmd_resp_parser(cmd_resp);
 80029ee:	4b05      	ldr	r3, [pc, #20]	@ (8002a04 <app_func_command_resp_parser+0x58>)
 80029f0:	681c      	ldr	r4, [r3, #0]
 80029f2:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <app_func_command_resp_parser+0x5c>)
 80029f4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80029f8:	47a0      	blx	r4
	}
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20004284 	.word	0x20004284
 8002a08:	2000437c 	.word	0x2000437c

08002a0c <app_func_command_req_parser>:
 * @param p_cmd_req Request command to be parsed
 * @param cmd_req_len The length of the request command to be parsed
 * @param p_cmd_resp The response command to be replied after parsing the request command
 * @return uint8_t The length of the reply response command
 */
static uint8_t app_func_command_req_parser(uint8_t* p_cmd_req, uint8_t cmd_req_len, uint8_t* p_cmd_resp) {
 8002a0c:	b5b0      	push	{r4, r5, r7, lr}
 8002a0e:	b08a      	sub	sp, #40	@ 0x28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	61f8      	str	r0, [r7, #28]
 8002a14:	460b      	mov	r3, r1
 8002a16:	617a      	str	r2, [r7, #20]
 8002a18:	76fb      	strb	r3, [r7, #27]
	UNUSED(cmd_req_len);
	cmd_resp.Opcode = p_cmd_req[0];
 8002a1a:	69fb      	ldr	r3, [r7, #28]
 8002a1c:	781a      	ldrb	r2, [r3, #0]
 8002a1e:	4b39      	ldr	r3, [pc, #228]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a20:	701a      	strb	r2, [r3, #0]
	cmd_resp.Status = STATUS_OPCODE_ERR;
 8002a22:	4b38      	ldr	r3, [pc, #224]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a24:	22f2      	movs	r2, #242	@ 0xf2
 8002a26:	705a      	strb	r2, [r3, #1]
	cmd_resp.Payload = NULL;
 8002a28:	4b36      	ldr	r3, [pc, #216]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	605a      	str	r2, [r3, #4]
	cmd_resp.PayloadLen = 0;
 8002a2e:	4b35      	ldr	r3, [pc, #212]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	721a      	strb	r2, [r3, #8]

	if (curr_cmd_req_parser != NULL) {
 8002a34:	4b34      	ldr	r3, [pc, #208]	@ (8002b08 <app_func_command_req_parser+0xfc>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01f      	beq.n	8002a7c <app_func_command_req_parser+0x70>
		cmd_req.Opcode = p_cmd_req[0];
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	781a      	ldrb	r2, [r3, #0]
 8002a40:	4b32      	ldr	r3, [pc, #200]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a42:	701a      	strb	r2, [r3, #0]
		cmd_req.Payload = NULL;
 8002a44:	4b31      	ldr	r3, [pc, #196]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	605a      	str	r2, [r3, #4]
		cmd_req.PayloadLen = p_cmd_req[1];
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	785a      	ldrb	r2, [r3, #1]
 8002a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a50:	721a      	strb	r2, [r3, #8]
		if (cmd_req.PayloadLen > 0) {
 8002a52:	4b2e      	ldr	r3, [pc, #184]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a54:	7a1b      	ldrb	r3, [r3, #8]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <app_func_command_req_parser+0x56>
			cmd_req.Payload = &p_cmd_req[LEN_REQ_HEADER];
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a60:	6053      	str	r3, [r2, #4]
		}
		cmd_resp = curr_cmd_req_parser(cmd_req);
 8002a62:	4b29      	ldr	r3, [pc, #164]	@ (8002b08 <app_func_command_req_parser+0xfc>)
 8002a64:	681c      	ldr	r4, [r3, #0]
 8002a66:	4d27      	ldr	r5, [pc, #156]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a68:	4638      	mov	r0, r7
 8002a6a:	4b28      	ldr	r3, [pc, #160]	@ (8002b0c <app_func_command_req_parser+0x100>)
 8002a6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a6e:	47a0      	blx	r4
 8002a70:	462c      	mov	r4, r5
 8002a72:	463b      	mov	r3, r7
 8002a74:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

    uint8_t cmd_resp_len = LEN_RESP_HEADER + cmd_resp.PayloadLen + LEN_CRC;
 8002a7c:	4b21      	ldr	r3, [pc, #132]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a7e:	7a1b      	ldrb	r3, [r3, #8]
 8002a80:	3305      	adds	r3, #5
 8002a82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    p_cmd_resp[0] = cmd_resp.Opcode;
 8002a86:	4b1f      	ldr	r3, [pc, #124]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a88:	781a      	ldrb	r2, [r3, #0]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	701a      	strb	r2, [r3, #0]
    p_cmd_resp[1] = cmd_resp.PayloadLen;
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	3301      	adds	r3, #1
 8002a92:	4a1c      	ldr	r2, [pc, #112]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a94:	7a12      	ldrb	r2, [r2, #8]
 8002a96:	701a      	strb	r2, [r3, #0]
    p_cmd_resp[2] = cmd_resp.Status;
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	3302      	adds	r3, #2
 8002a9c:	4a19      	ldr	r2, [pc, #100]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002a9e:	7852      	ldrb	r2, [r2, #1]
 8002aa0:	701a      	strb	r2, [r3, #0]
    if ((cmd_resp.PayloadLen > 0U) && (cmd_resp.Payload != NULL)) {
 8002aa2:	4b18      	ldr	r3, [pc, #96]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002aa4:	7a1b      	ldrb	r3, [r3, #8]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d00c      	beq.n	8002ac4 <app_func_command_req_parser+0xb8>
 8002aaa:	4b16      	ldr	r3, [pc, #88]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d008      	beq.n	8002ac4 <app_func_command_req_parser+0xb8>
        (void)memcpy(&p_cmd_resp[LEN_RESP_HEADER], cmd_resp.Payload, cmd_resp.PayloadLen);
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	3303      	adds	r3, #3
 8002ab6:	4a13      	ldr	r2, [pc, #76]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002ab8:	6851      	ldr	r1, [r2, #4]
 8002aba:	4a12      	ldr	r2, [pc, #72]	@ (8002b04 <app_func_command_req_parser+0xf8>)
 8002abc:	7a12      	ldrb	r2, [r2, #8]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f026 ff80 	bl	80299c4 <memcpy>
    }

	(void)memcpy((uint8_t*)crc_buffer, p_cmd_resp, (uint32_t)cmd_resp_len - LEN_CRC);
 8002ac4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ac8:	3b02      	subs	r3, #2
 8002aca:	461a      	mov	r2, r3
 8002acc:	6979      	ldr	r1, [r7, #20]
 8002ace:	4810      	ldr	r0, [pc, #64]	@ (8002b10 <app_func_command_req_parser+0x104>)
 8002ad0:	f026 ff78 	bl	80299c4 <memcpy>
    uint16_t cal_crc16 = (uint16_t)HAL_CRC_Calculate(&hcrc, crc_buffer, (uint32_t)cmd_resp_len - LEN_CRC);
 8002ad4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ad8:	3b02      	subs	r3, #2
 8002ada:	461a      	mov	r2, r3
 8002adc:	490c      	ldr	r1, [pc, #48]	@ (8002b10 <app_func_command_req_parser+0x104>)
 8002ade:	480d      	ldr	r0, [pc, #52]	@ (8002b14 <app_func_command_req_parser+0x108>)
 8002ae0:	f011 fb12 	bl	8014108 <HAL_CRC_Calculate>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    (void)memcpy(&p_cmd_resp[cmd_resp_len - LEN_CRC], (uint8_t*)&cal_crc16, LEN_CRC);
 8002aea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002aee:	3b02      	subs	r3, #2
 8002af0:	697a      	ldr	r2, [r7, #20]
 8002af2:	4413      	add	r3, r2
 8002af4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002af6:	801a      	strh	r2, [r3, #0]
    return cmd_resp_len;
 8002af8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3728      	adds	r7, #40	@ 0x28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bdb0      	pop	{r4, r5, r7, pc}
 8002b04:	2000437c 	.word	0x2000437c
 8002b08:	20004280 	.word	0x20004280
 8002b0c:	20004388 	.word	0x20004388
 8002b10:	20004288 	.word	0x20004288
 8002b14:	20009064 	.word	0x20009064

08002b18 <app_func_command_req_parser_set>:
/**
 * @brief Update parser for request commands
 * 
 * @param new_cmd_req_parser New request command parser
 */
void app_func_command_req_parser_set(Cmd_Req_Parser new_cmd_req_parser) {
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	curr_cmd_req_parser = new_cmd_req_parser;
 8002b20:	4a04      	ldr	r2, [pc, #16]	@ (8002b34 <app_func_command_req_parser_set+0x1c>)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6013      	str	r3, [r2, #0]
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	20004280 	.word	0x20004280

08002b38 <app_func_command_resp_parser_set>:
/**
 * @brief Update parser for response commands
 *
 * @param new_cmd_resp_parser New response command parser
 */
void app_func_command_resp_parser_set(Cmd_Resp_Parser new_cmd_resp_parser) {
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
	curr_cmd_resp_parser = new_cmd_resp_parser;
 8002b40:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <app_func_command_resp_parser_set+0x1c>)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6013      	str	r3, [r2, #0]
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	20004284 	.word	0x20004284

08002b58 <app_func_command_parser>:
 * @param p_data_rx The data received
 * @param p_data_rx_len The length of data received
 * @param p_data_tx The data to be transferred
 * @return uint8_t The length of data to be transferred
 */
uint8_t app_func_command_parser(uint8_t* p_data_rx, uint8_t* p_data_rx_len, uint8_t* p_data_tx) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
	uint8_t data_tx_len = 0;
 8002b64:	2300      	movs	r3, #0
 8002b66:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd_len = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	75bb      	strb	r3, [r7, #22]
	uint8_t payload_length = p_data_rx[1];
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	785b      	ldrb	r3, [r3, #1]
 8002b70:	757b      	strb	r3, [r7, #21]

	if (app_func_command_crc_confirm(p_data_rx, LEN_RESP_HEADER + payload_length + LEN_CRC)) {
 8002b72:	7d7b      	ldrb	r3, [r7, #21]
 8002b74:	3305      	adds	r3, #5
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	4619      	mov	r1, r3
 8002b7a:	68f8      	ldr	r0, [r7, #12]
 8002b7c:	f7ff fee2 	bl	8002944 <app_func_command_crc_confirm>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d019      	beq.n	8002bba <app_func_command_parser+0x62>
		cmd_len = (LEN_RESP_HEADER + payload_length + LEN_CRC);
 8002b86:	7d7b      	ldrb	r3, [r7, #21]
 8002b88:	3305      	adds	r3, #5
 8002b8a:	75bb      	strb	r3, [r7, #22]
		app_func_command_resp_parser(p_data_rx, cmd_len);
 8002b8c:	7dbb      	ldrb	r3, [r7, #22]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	68f8      	ldr	r0, [r7, #12]
 8002b92:	f7ff ff0b 	bl	80029ac <app_func_command_resp_parser>
		(void)memmove(p_data_rx, &p_data_rx[cmd_len], (size_t)SP_BUF_SIZE - cmd_len);
 8002b96:	7dbb      	ldrb	r3, [r7, #22]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	18d1      	adds	r1, r2, r3
 8002b9c:	7dbb      	ldrb	r3, [r7, #22]
 8002b9e:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f026 feaf 	bl	8029908 <memmove>
		*p_data_rx_len -= cmd_len;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	781a      	ldrb	r2, [r3, #0]
 8002bae:	7dbb      	ldrb	r3, [r7, #22]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	b2da      	uxtb	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	701a      	strb	r2, [r3, #0]
 8002bb8:	e048      	b.n	8002c4c <app_func_command_parser+0xf4>
	}
	else if (app_func_command_crc_confirm(p_data_rx, LEN_REQ_HEADER + payload_length + LEN_CRC)) {
 8002bba:	7d7b      	ldrb	r3, [r7, #21]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	68f8      	ldr	r0, [r7, #12]
 8002bc4:	f7ff febe 	bl	8002944 <app_func_command_crc_confirm>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d01c      	beq.n	8002c08 <app_func_command_parser+0xb0>
		cmd_len = (LEN_REQ_HEADER + payload_length + LEN_CRC);
 8002bce:	7d7b      	ldrb	r3, [r7, #21]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	75bb      	strb	r3, [r7, #22]
		data_tx_len = app_func_command_req_parser(p_data_rx, cmd_len, p_data_tx);
 8002bd4:	7dbb      	ldrb	r3, [r7, #22]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	68f8      	ldr	r0, [r7, #12]
 8002bdc:	f7ff ff16 	bl	8002a0c <app_func_command_req_parser>
 8002be0:	4603      	mov	r3, r0
 8002be2:	75fb      	strb	r3, [r7, #23]
		(void)memmove(p_data_rx, &p_data_rx[cmd_len], (size_t)SP_BUF_SIZE - cmd_len);
 8002be4:	7dbb      	ldrb	r3, [r7, #22]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	18d1      	adds	r1, r2, r3
 8002bea:	7dbb      	ldrb	r3, [r7, #22]
 8002bec:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f026 fe88 	bl	8029908 <memmove>
		*p_data_rx_len -= cmd_len;
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	781a      	ldrb	r2, [r3, #0]
 8002bfc:	7dbb      	ldrb	r3, [r7, #22]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e021      	b.n	8002c4c <app_func_command_parser+0xf4>
	}
	else {
		p_data_tx[0] = p_data_rx[0];
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	781a      	ldrb	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	701a      	strb	r2, [r3, #0]
		p_data_tx[1] = 0;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3301      	adds	r3, #1
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
		p_data_tx[2] = STATUS_CRC_ERR;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3302      	adds	r3, #2
 8002c1c:	22f0      	movs	r2, #240	@ 0xf0
 8002c1e:	701a      	strb	r2, [r3, #0]

		(void)memcpy((uint8_t*)crc_buffer, p_data_tx, (uint32_t)LEN_RESP_HEADER);
 8002c20:	2203      	movs	r2, #3
 8002c22:	6879      	ldr	r1, [r7, #4]
 8002c24:	480c      	ldr	r0, [pc, #48]	@ (8002c58 <app_func_command_parser+0x100>)
 8002c26:	f026 fecd 	bl	80299c4 <memcpy>
	    uint16_t cal_crc16 = (uint16_t)HAL_CRC_Calculate(&hcrc, crc_buffer, LEN_RESP_HEADER);
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	490a      	ldr	r1, [pc, #40]	@ (8002c58 <app_func_command_parser+0x100>)
 8002c2e:	480b      	ldr	r0, [pc, #44]	@ (8002c5c <app_func_command_parser+0x104>)
 8002c30:	f011 fa6a 	bl	8014108 <HAL_CRC_Calculate>
 8002c34:	4603      	mov	r3, r0
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	827b      	strh	r3, [r7, #18]
	    (void)memcpy(&p_data_tx[LEN_RESP_HEADER], (uint8_t*)&cal_crc16, LEN_CRC);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3303      	adds	r3, #3
 8002c3e:	8a7a      	ldrh	r2, [r7, #18]
 8002c40:	801a      	strh	r2, [r3, #0]
	    data_tx_len = LEN_RESP_HEADER + LEN_CRC;
 8002c42:	2305      	movs	r3, #5
 8002c44:	75fb      	strb	r3, [r7, #23]
	    *p_data_rx_len = 0;
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	701a      	strb	r2, [r3, #0]
	}
	return data_tx_len;
 8002c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20004288 	.word	0x20004288
 8002c5c:	20009064 	.word	0x20009064

08002c60 <app_func_command_req_send>:
/**
 * @brief Generate and send a request command
 * 
 * @param cmd The definition of the request command to be generated
 */
void app_func_command_req_send(Cmd_Req_t cmd) {
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b0c2      	sub	sp, #264	@ 0x108
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002c6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t req_cmd[LEN_CMD_MAX];
	req_cmd[0] = cmd.Opcode;
 8002c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002c76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	753b      	strb	r3, [r7, #20]
	req_cmd[1] = cmd.PayloadLen;
 8002c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002c82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c86:	7a1b      	ldrb	r3, [r3, #8]
 8002c88:	757b      	strb	r3, [r7, #21]

    if ((cmd.PayloadLen > 0U) && (cmd.Payload != NULL)) {
 8002c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002c8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c92:	7a1b      	ldrb	r3, [r3, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d017      	beq.n	8002cc8 <app_func_command_req_send+0x68>
 8002c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002c9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d010      	beq.n	8002cc8 <app_func_command_req_send+0x68>
        (void)memcpy(&req_cmd[LEN_REQ_HEADER], cmd.Payload, cmd.PayloadLen);
 8002ca6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002caa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cae:	6859      	ldr	r1, [r3, #4]
 8002cb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002cb4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cb8:	7a1b      	ldrb	r3, [r3, #8]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	f107 0314 	add.w	r3, r7, #20
 8002cc0:	3302      	adds	r3, #2
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f026 fe7e 	bl	80299c4 <memcpy>
    }

	(void)memcpy((uint8_t*)crc_buffer, req_cmd, (uint32_t)LEN_REQ_HEADER + cmd.PayloadLen);
 8002cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ccc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cd0:	7a1b      	ldrb	r3, [r3, #8]
 8002cd2:	1c9a      	adds	r2, r3, #2
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4817      	ldr	r0, [pc, #92]	@ (8002d38 <app_func_command_req_send+0xd8>)
 8002cdc:	f026 fe72 	bl	80299c4 <memcpy>
    uint16_t cal_crc16 = (uint16_t)HAL_CRC_Calculate(&hcrc, crc_buffer, (uint32_t)LEN_REQ_HEADER + cmd.PayloadLen);
 8002ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002ce4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ce8:	7a1b      	ldrb	r3, [r3, #8]
 8002cea:	3302      	adds	r3, #2
 8002cec:	461a      	mov	r2, r3
 8002cee:	4912      	ldr	r1, [pc, #72]	@ (8002d38 <app_func_command_req_send+0xd8>)
 8002cf0:	4812      	ldr	r0, [pc, #72]	@ (8002d3c <app_func_command_req_send+0xdc>)
 8002cf2:	f011 fa09 	bl	8014108 <HAL_CRC_Calculate>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	827b      	strh	r3, [r7, #18]
    (void)memcpy(&req_cmd[LEN_REQ_HEADER + cmd.PayloadLen], (uint8_t*)&cal_crc16, LEN_CRC);
 8002cfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d04:	7a1b      	ldrb	r3, [r3, #8]
 8002d06:	3302      	adds	r3, #2
 8002d08:	f107 0214 	add.w	r2, r7, #20
 8002d0c:	4413      	add	r3, r2
 8002d0e:	8a7a      	ldrh	r2, [r7, #18]
 8002d10:	801a      	strh	r2, [r3, #0]
    bsp_sp_cmd_send(req_cmd, LEN_REQ_HEADER + cmd.PayloadLen + LEN_CRC);
 8002d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d1a:	7a1b      	ldrb	r3, [r3, #8]
 8002d1c:	3304      	adds	r3, #4
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	f107 0314 	add.w	r3, r7, #20
 8002d24:	4611      	mov	r1, r2
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fe fd78 	bl	800181c <bsp_sp_cmd_send>
}
 8002d2c:	bf00      	nop
 8002d2e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	20004288 	.word	0x20004288
 8002d3c:	20009064 	.word	0x20009064

08002d40 <app_func_command_resp_send>:
/**
 * @brief Generate and send a response command
 *
 * @param cmd The definition of the response command to be generated
 */
void app_func_command_resp_send(Cmd_Resp_t cmd) {
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b0c2      	sub	sp, #264	@ 0x108
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t resp_cmd[LEN_CMD_MAX];
	resp_cmd[0] = cmd.Opcode;
 8002d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	753b      	strb	r3, [r7, #20]
	resp_cmd[1] = cmd.PayloadLen;
 8002d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d66:	7a1b      	ldrb	r3, [r3, #8]
 8002d68:	757b      	strb	r3, [r7, #21]
	resp_cmd[2] = cmd.Status;
 8002d6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d72:	785b      	ldrb	r3, [r3, #1]
 8002d74:	75bb      	strb	r3, [r7, #22]

    if ((cmd.PayloadLen > 0U) && (cmd.Payload != NULL)) {
 8002d76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d7e:	7a1b      	ldrb	r3, [r3, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d017      	beq.n	8002db4 <app_func_command_resp_send+0x74>
 8002d84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d010      	beq.n	8002db4 <app_func_command_resp_send+0x74>
        (void)memcpy(&resp_cmd[LEN_RESP_HEADER], cmd.Payload, cmd.PayloadLen);
 8002d92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002d96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002d9a:	6859      	ldr	r1, [r3, #4]
 8002d9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002da0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002da4:	7a1b      	ldrb	r3, [r3, #8]
 8002da6:	461a      	mov	r2, r3
 8002da8:	f107 0314 	add.w	r3, r7, #20
 8002dac:	3303      	adds	r3, #3
 8002dae:	4618      	mov	r0, r3
 8002db0:	f026 fe08 	bl	80299c4 <memcpy>
    }

	(void)memcpy((uint8_t*)crc_buffer, resp_cmd, (uint32_t)LEN_RESP_HEADER + cmd.PayloadLen);
 8002db4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002db8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002dbc:	7a1b      	ldrb	r3, [r3, #8]
 8002dbe:	1cda      	adds	r2, r3, #3
 8002dc0:	f107 0314 	add.w	r3, r7, #20
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4817      	ldr	r0, [pc, #92]	@ (8002e24 <app_func_command_resp_send+0xe4>)
 8002dc8:	f026 fdfc 	bl	80299c4 <memcpy>
    uint16_t cal_crc16 = (uint16_t)HAL_CRC_Calculate(&hcrc, crc_buffer, (uint32_t)LEN_RESP_HEADER + cmd.PayloadLen);
 8002dcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002dd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002dd4:	7a1b      	ldrb	r3, [r3, #8]
 8002dd6:	3303      	adds	r3, #3
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4912      	ldr	r1, [pc, #72]	@ (8002e24 <app_func_command_resp_send+0xe4>)
 8002ddc:	4812      	ldr	r0, [pc, #72]	@ (8002e28 <app_func_command_resp_send+0xe8>)
 8002dde:	f011 f993 	bl	8014108 <HAL_CRC_Calculate>
 8002de2:	4603      	mov	r3, r0
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	827b      	strh	r3, [r7, #18]
    (void)memcpy(&resp_cmd[LEN_RESP_HEADER + cmd.PayloadLen], (uint8_t*)&cal_crc16, LEN_CRC);
 8002de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002dec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002df0:	7a1b      	ldrb	r3, [r3, #8]
 8002df2:	3303      	adds	r3, #3
 8002df4:	f107 0214 	add.w	r2, r7, #20
 8002df8:	4413      	add	r3, r2
 8002dfa:	8a7a      	ldrh	r2, [r7, #18]
 8002dfc:	801a      	strh	r2, [r3, #0]
    bsp_sp_cmd_send(resp_cmd, LEN_RESP_HEADER + cmd.PayloadLen + LEN_CRC);
 8002dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002e02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e06:	7a1b      	ldrb	r3, [r3, #8]
 8002e08:	3305      	adds	r3, #5
 8002e0a:	b2da      	uxtb	r2, r3
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7fe fd02 	bl	800181c <bsp_sp_cmd_send>
}
 8002e18:	bf00      	nop
 8002e1a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20004288 	.word	0x20004288
 8002e28:	20009064 	.word	0x20009064

08002e2c <app_func_logs_timestamp_gen>:
 * @brief Generate timestamp string
 *
 * @param p_timestamp The timestamp used to generate the string. If null, the real time is used
 * @return uint16_t The length of the generated string
 */
static uint16_t app_func_logs_timestamp_gen(const uint8_t* p_timestamp) {
 8002e2c:	b5b0      	push	{r4, r5, r7, lr}
 8002e2e:	b096      	sub	sp, #88	@ 0x58
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef curr_time;
	RTC_DateTypeDef curr_date;
	HAL_ERROR_CHECK(HAL_RTC_GetTime(&hrtc, &curr_time, RTC_FORMAT_BIN));
 8002e34:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002e38:	2200      	movs	r2, #0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4872      	ldr	r0, [pc, #456]	@ (8003008 <app_func_logs_timestamp_gen+0x1dc>)
 8002e3e:	f01c fc63 	bl	801f708 <HAL_RTC_GetTime>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <app_func_logs_timestamp_gen+0x20>
 8002e48:	f00c fe3f 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_RTC_GetDate(&hrtc, &curr_date, RTC_FORMAT_BIN));
 8002e4c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002e50:	2200      	movs	r2, #0
 8002e52:	4619      	mov	r1, r3
 8002e54:	486c      	ldr	r0, [pc, #432]	@ (8003008 <app_func_logs_timestamp_gen+0x1dc>)
 8002e56:	f01c fd4f 	bl	801f8f8 <HAL_RTC_GetDate>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <app_func_logs_timestamp_gen+0x38>
 8002e60:	f00c fe33 	bl	800faca <Error_Handler>
	uint8_t timestamp[] = {
			curr_date.Year,
 8002e64:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
	uint8_t timestamp[] = {
 8002e68:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
			curr_date.Month,
 8002e6c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
	uint8_t timestamp[] = {
 8002e70:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
			curr_date.Date,
 8002e74:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
	uint8_t timestamp[] = {
 8002e78:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
			curr_time.Hours,
 8002e7c:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
	uint8_t timestamp[] = {
 8002e80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			curr_time.Minutes,
 8002e84:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
	uint8_t timestamp[] = {
 8002e88:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
			curr_time.Seconds,
 8002e8c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
	uint8_t timestamp[] = {
 8002e90:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
			(255U - (uint8_t)curr_time.SubSeconds),
 8002e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	b2db      	uxtb	r3, r3
	uint8_t timestamp[] = {
 8002e9c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	};
	char* p_log_buff;
	if (p_timestamp != NULL) {
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00b      	beq.n	8002ebe <app_func_logs_timestamp_gen+0x92>
		(void)memcpy(timestamp, p_timestamp, sizeof(timestamp));
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002eac:	6810      	ldr	r0, [r2, #0]
 8002eae:	6018      	str	r0, [r3, #0]
 8002eb0:	8891      	ldrh	r1, [r2, #4]
 8002eb2:	7992      	ldrb	r2, [r2, #6]
 8002eb4:	8099      	strh	r1, [r3, #4]
 8002eb6:	719a      	strb	r2, [r3, #6]
		p_log_buff = log_buff_read;
 8002eb8:	4b54      	ldr	r3, [pc, #336]	@ (800300c <app_func_logs_timestamp_gen+0x1e0>)
 8002eba:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ebc:	e007      	b.n	8002ece <app_func_logs_timestamp_gen+0xa2>
	}
	else {
		(void)memset(log_buff_write, 0, sizeof(log_buff_write));
 8002ebe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	4852      	ldr	r0, [pc, #328]	@ (8003010 <app_func_logs_timestamp_gen+0x1e4>)
 8002ec6:	f026 fd39 	bl	802993c <memset>
		p_log_buff = log_buff_write;
 8002eca:	4b51      	ldr	r3, [pc, #324]	@ (8003010 <app_func_logs_timestamp_gen+0x1e4>)
 8002ecc:	657b      	str	r3, [r7, #84]	@ 0x54
	}

	char str_pattern[] = PATTERN_TIMESTAMP;
 8002ece:	4b51      	ldr	r3, [pc, #324]	@ (8003014 <app_func_logs_timestamp_gen+0x1e8>)
 8002ed0:	f107 0414 	add.w	r4, r7, #20
 8002ed4:	461d      	mov	r5, r3
 8002ed6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ed8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002eda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002ede:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	char keyword[] = "YMDhms";
 8002ee2:	4a4d      	ldr	r2, [pc, #308]	@ (8003018 <app_func_logs_timestamp_gen+0x1ec>)
 8002ee4:	f107 030c 	add.w	r3, r7, #12
 8002ee8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002eec:	6018      	str	r0, [r3, #0]
 8002eee:	3304      	adds	r3, #4
 8002ef0:	8019      	strh	r1, [r3, #0]
 8002ef2:	3302      	adds	r3, #2
 8002ef4:	0c0a      	lsrs	r2, r1, #16
 8002ef6:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0;i < sizeof(timestamp);i++) {
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8002efe:	e03e      	b.n	8002f7e <app_func_logs_timestamp_gen+0x152>
		uint8_t posi = (uint8_t)strcspn(str_pattern, &keyword[i]);
 8002f00:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002f04:	f107 020c 	add.w	r2, r7, #12
 8002f08:	441a      	add	r2, r3
 8002f0a:	f107 0314 	add.w	r3, r7, #20
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f026 fd1b 	bl	802994c <strcspn>
 8002f16:	4603      	mov	r3, r0
 8002f18:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
		str_pattern[posi] 		= '0' + (timestamp[i] / 10U);
 8002f1c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002f20:	3358      	adds	r3, #88	@ 0x58
 8002f22:	443b      	add	r3, r7
 8002f24:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002f28:	4a3c      	ldr	r2, [pc, #240]	@ (800301c <app_func_logs_timestamp_gen+0x1f0>)
 8002f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f2e:	08db      	lsrs	r3, r3, #3
 8002f30:	b2da      	uxtb	r2, r3
 8002f32:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8002f36:	3230      	adds	r2, #48	@ 0x30
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	3358      	adds	r3, #88	@ 0x58
 8002f3c:	443b      	add	r3, r7
 8002f3e:	f803 2c44 	strb.w	r2, [r3, #-68]
		str_pattern[posi+1U] 	= '0' + (timestamp[i] % 10U);
 8002f42:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002f46:	3358      	adds	r3, #88	@ 0x58
 8002f48:	443b      	add	r3, r7
 8002f4a:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8002f4e:	4b33      	ldr	r3, [pc, #204]	@ (800301c <app_func_logs_timestamp_gen+0x1f0>)
 8002f50:	fba3 1302 	umull	r1, r3, r3, r2
 8002f54:	08d9      	lsrs	r1, r3, #3
 8002f56:	460b      	mov	r3, r1
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	b2da      	uxtb	r2, r3
 8002f62:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8002f66:	3301      	adds	r3, #1
 8002f68:	3230      	adds	r2, #48	@ 0x30
 8002f6a:	b2d2      	uxtb	r2, r2
 8002f6c:	3358      	adds	r3, #88	@ 0x58
 8002f6e:	443b      	add	r3, r7
 8002f70:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(uint8_t i = 0;i < sizeof(timestamp);i++) {
 8002f74:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002f78:	3301      	adds	r3, #1
 8002f7a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8002f7e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8002f82:	2b06      	cmp	r3, #6
 8002f84:	d9bc      	bls.n	8002f00 <app_func_logs_timestamp_gen+0xd4>
	}
	str_pattern[22] = '0' + (timestamp[6] / 100U);
 8002f86:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002f8a:	4a25      	ldr	r2, [pc, #148]	@ (8003020 <app_func_logs_timestamp_gen+0x1f4>)
 8002f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f90:	095b      	lsrs	r3, r3, #5
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	3330      	adds	r3, #48	@ 0x30
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	str_pattern[23] = '0' + (timestamp[6] % 100U / 10U);
 8002f9c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002fa0:	4a1f      	ldr	r2, [pc, #124]	@ (8003020 <app_func_logs_timestamp_gen+0x1f4>)
 8002fa2:	fba2 1203 	umull	r1, r2, r2, r3
 8002fa6:	0952      	lsrs	r2, r2, #5
 8002fa8:	2164      	movs	r1, #100	@ 0x64
 8002faa:	fb01 f202 	mul.w	r2, r1, r2
 8002fae:	1a9b      	subs	r3, r3, r2
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800301c <app_func_logs_timestamp_gen+0x1f0>)
 8002fb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb8:	08db      	lsrs	r3, r3, #3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3330      	adds	r3, #48	@ 0x30
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	str_pattern[24] = '0' + (timestamp[6] % 10U);
 8002fc4:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8002fc8:	4b14      	ldr	r3, [pc, #80]	@ (800301c <app_func_logs_timestamp_gen+0x1f0>)
 8002fca:	fba3 1302 	umull	r1, r3, r3, r2
 8002fce:	08d9      	lsrs	r1, r3, #3
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	3330      	adds	r3, #48	@ 0x30
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	(void)memcpy(p_log_buff, str_pattern, sizeof(str_pattern));
 8002fe4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fe6:	461d      	mov	r5, r3
 8002fe8:	f107 0414 	add.w	r4, r7, #20
 8002fec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fee:	6028      	str	r0, [r5, #0]
 8002ff0:	6069      	str	r1, [r5, #4]
 8002ff2:	60aa      	str	r2, [r5, #8]
 8002ff4:	60eb      	str	r3, [r5, #12]
 8002ff6:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002ff8:	6128      	str	r0, [r5, #16]
 8002ffa:	6169      	str	r1, [r5, #20]
 8002ffc:	61aa      	str	r2, [r5, #24]
	return (uint16_t)(sizeof(str_pattern) - 1U);
 8002ffe:	231b      	movs	r3, #27
}
 8003000:	4618      	mov	r0, r3
 8003002:	3758      	adds	r7, #88	@ 0x58
 8003004:	46bd      	mov	sp, r7
 8003006:	bdb0      	pop	{r4, r5, r7, pc}
 8003008:	200092f4 	.word	0x200092f4
 800300c:	20004598 	.word	0x20004598
 8003010:	20004398 	.word	0x20004398
 8003014:	0802ad48 	.word	0x0802ad48
 8003018:	0802ad64 	.word	0x0802ad64
 800301c:	cccccccd 	.word	0xcccccccd
 8003020:	51eb851f 	.word	0x51eb851f

08003024 <app_func_logs_write>:
 * @brief Write logs to FRAM
 * 
 * @param str The string of logs
 * @param len_str The length of string of logs
 */
static void app_func_logs_write(char* str, uint16_t len_str) {
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	807b      	strh	r3, [r7, #2]
	uint8_t* p_log = (uint8_t*)str;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	60fb      	str	r3, [r7, #12]

	if ((logInfo.LogPointer + len_str) >= (ADDR_LOG_BASE + SIZE_LOG)) {
 8003034:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <app_func_logs_write+0x3c>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	887b      	ldrh	r3, [r7, #2]
 800303a:	4413      	add	r3, r2
 800303c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003040:	d302      	bcc.n	8003048 <app_func_logs_write+0x24>
		logInfo.LogPointer = ADDR_LOG_BASE;
 8003042:	4b07      	ldr	r3, [pc, #28]	@ (8003060 <app_func_logs_write+0x3c>)
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
	}

	bsp_fram_write(logInfo.LogPointer, p_log, len_str, false);
 8003048:	4b05      	ldr	r3, [pc, #20]	@ (8003060 <app_func_logs_write+0x3c>)
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	887a      	ldrh	r2, [r7, #2]
 800304e:	2300      	movs	r3, #0
 8003050:	68f9      	ldr	r1, [r7, #12]
 8003052:	f7fe fa63 	bl	800151c <bsp_fram_write>
}
 8003056:	bf00      	nop
 8003058:	3710      	adds	r7, #16
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	20004394 	.word	0x20004394

08003064 <app_func_logs_init>:

/**
 * @brief Initialization of log
 * 
 */
void app_func_logs_init(void) {
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
	bsp_fram_read(ADDR_LOG_INFO, (uint8_t*)&logInfo, sizeof(logInfo));
 8003068:	2204      	movs	r2, #4
 800306a:	490b      	ldr	r1, [pc, #44]	@ (8003098 <app_func_logs_init+0x34>)
 800306c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003070:	f7fe fa88 	bl	8001584 <bsp_fram_read>
	if ((logInfo.LogPointer < ADDR_LOG_BASE) || (logInfo.LogPointer >= (ADDR_LOG_BASE + SIZE_LOG))) {
 8003074:	4b08      	ldr	r3, [pc, #32]	@ (8003098 <app_func_logs_init+0x34>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800307c:	d309      	bcc.n	8003092 <app_func_logs_init+0x2e>
		logInfo.LogPointer = ADDR_LOG_BASE;
 800307e:	4b06      	ldr	r3, [pc, #24]	@ (8003098 <app_func_logs_init+0x34>)
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]
		bsp_fram_write(ADDR_LOG_INFO, (uint8_t*)&logInfo, sizeof(logInfo), false);
 8003084:	2300      	movs	r3, #0
 8003086:	2204      	movs	r2, #4
 8003088:	4903      	ldr	r1, [pc, #12]	@ (8003098 <app_func_logs_init+0x34>)
 800308a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800308e:	f7fe fa45 	bl	800151c <bsp_fram_write>
	}
}
 8003092:	bf00      	nop
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	20004394 	.word	0x20004394

0800309c <app_func_logs_event_write>:
 * @brief Write the event to the log
 * 
 * @param event_type The type of event
 * @param callback Callback after writing event
 */
void app_func_logs_event_write(const char* event_type, Log_Event_Write_Callback callback) {
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
	uint16_t offset = app_func_logs_timestamp_gen(NULL);
 80030a6:	2000      	movs	r0, #0
 80030a8:	f7ff fec0 	bl	8002e2c <app_func_logs_timestamp_gen>
 80030ac:	4603      	mov	r3, r0
 80030ae:	81fb      	strh	r3, [r7, #14]

	(void)memcpy(&log_buff_write[offset], DATA_TYPE_EVENT, LEN_DATA_TYPE_STR);
 80030b0:	89fb      	ldrh	r3, [r7, #14]
 80030b2:	4a14      	ldr	r2, [pc, #80]	@ (8003104 <app_func_logs_event_write+0x68>)
 80030b4:	4413      	add	r3, r2
 80030b6:	2204      	movs	r2, #4
 80030b8:	4913      	ldr	r1, [pc, #76]	@ (8003108 <app_func_logs_event_write+0x6c>)
 80030ba:	4618      	mov	r0, r3
 80030bc:	f026 fc82 	bl	80299c4 <memcpy>
	offset += LEN_DATA_TYPE_STR;
 80030c0:	89fb      	ldrh	r3, [r7, #14]
 80030c2:	3304      	adds	r3, #4
 80030c4:	81fb      	strh	r3, [r7, #14]

	(void)memcpy(&log_buff_write[offset], event_type, LEN_EVENT_TYPE_STR);
 80030c6:	89fb      	ldrh	r3, [r7, #14]
 80030c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003104 <app_func_logs_event_write+0x68>)
 80030ca:	4413      	add	r3, r2
 80030cc:	2205      	movs	r2, #5
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f026 fc77 	bl	80299c4 <memcpy>
	offset += LEN_EVENT_TYPE_STR;
 80030d6:	89fb      	ldrh	r3, [r7, #14]
 80030d8:	3305      	adds	r3, #5
 80030da:	81fb      	strh	r3, [r7, #14]

	(void)memcpy(&log_buff_write[offset], log_end, sizeof(log_end));
 80030dc:	89fb      	ldrh	r3, [r7, #14]
 80030de:	4a09      	ldr	r2, [pc, #36]	@ (8003104 <app_func_logs_event_write+0x68>)
 80030e0:	4413      	add	r3, r2
 80030e2:	4a0a      	ldr	r2, [pc, #40]	@ (800310c <app_func_logs_event_write+0x70>)
 80030e4:	8811      	ldrh	r1, [r2, #0]
 80030e6:	7892      	ldrb	r2, [r2, #2]
 80030e8:	8019      	strh	r1, [r3, #0]
 80030ea:	709a      	strb	r2, [r3, #2]
	offset += (uint16_t)(sizeof(log_end));
 80030ec:	89fb      	ldrh	r3, [r7, #14]
 80030ee:	3303      	adds	r3, #3
 80030f0:	81fb      	strh	r3, [r7, #14]

	app_func_logs_write(log_buff_write, offset);
 80030f2:	89fb      	ldrh	r3, [r7, #14]
 80030f4:	4619      	mov	r1, r3
 80030f6:	4803      	ldr	r0, [pc, #12]	@ (8003104 <app_func_logs_event_write+0x68>)
 80030f8:	f7ff ff94 	bl	8003024 <app_func_logs_write>
}
 80030fc:	bf00      	nop
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	20004398 	.word	0x20004398
 8003108:	0802ad6c 	.word	0x0802ad6c
 800310c:	0802b024 	.word	0x0802b024

08003110 <app_func_logs_batt_volt_write>:
 * @brief Write battery voltage to log
 * 
 * @param vbatA The voltage of battery 1
 * @param vbatB The voltage of battery 2
 */
void app_func_logs_batt_volt_write(uint16_t vbatA, uint16_t vbatB) {
 8003110:	b590      	push	{r4, r7, lr}
 8003112:	b089      	sub	sp, #36	@ 0x24
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	460a      	mov	r2, r1
 800311a:	80fb      	strh	r3, [r7, #6]
 800311c:	4613      	mov	r3, r2
 800311e:	80bb      	strh	r3, [r7, #4]
	uint16_t offset = app_func_logs_timestamp_gen(NULL);
 8003120:	2000      	movs	r0, #0
 8003122:	f7ff fe83 	bl	8002e2c <app_func_logs_timestamp_gen>
 8003126:	4603      	mov	r3, r0
 8003128:	83fb      	strh	r3, [r7, #30]

	(void)memcpy(&log_buff_write[offset], DATA_TYPE_BATT_VOLT, LEN_DATA_TYPE_STR);
 800312a:	8bfb      	ldrh	r3, [r7, #30]
 800312c:	4a5f      	ldr	r2, [pc, #380]	@ (80032ac <app_func_logs_batt_volt_write+0x19c>)
 800312e:	4413      	add	r3, r2
 8003130:	2204      	movs	r2, #4
 8003132:	495f      	ldr	r1, [pc, #380]	@ (80032b0 <app_func_logs_batt_volt_write+0x1a0>)
 8003134:	4618      	mov	r0, r3
 8003136:	f026 fc45 	bl	80299c4 <memcpy>
	offset += LEN_DATA_TYPE_STR;
 800313a:	8bfb      	ldrh	r3, [r7, #30]
 800313c:	3304      	adds	r3, #4
 800313e:	83fb      	strh	r3, [r7, #30]

	char str_pattern[] = "A=X.XV, B=Y.YV";
 8003140:	4b5c      	ldr	r3, [pc, #368]	@ (80032b4 <app_func_logs_batt_volt_write+0x1a4>)
 8003142:	f107 040c 	add.w	r4, r7, #12
 8003146:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003148:	c407      	stmia	r4!, {r0, r1, r2}
 800314a:	8023      	strh	r3, [r4, #0]
 800314c:	3402      	adds	r4, #2
 800314e:	0c1b      	lsrs	r3, r3, #16
 8003150:	7023      	strb	r3, [r4, #0]
	char keyword[] = "XY";
 8003152:	4a59      	ldr	r2, [pc, #356]	@ (80032b8 <app_func_logs_batt_volt_write+0x1a8>)
 8003154:	f107 0308 	add.w	r3, r7, #8
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	4611      	mov	r1, r2
 800315c:	8019      	strh	r1, [r3, #0]
 800315e:	3302      	adds	r3, #2
 8003160:	0c12      	lsrs	r2, r2, #16
 8003162:	701a      	strb	r2, [r3, #0]
	uint8_t posi = (uint8_t)strcspn(str_pattern, &keyword[0]);
 8003164:	f107 0208 	add.w	r2, r7, #8
 8003168:	f107 030c 	add.w	r3, r7, #12
 800316c:	4611      	mov	r1, r2
 800316e:	4618      	mov	r0, r3
 8003170:	f026 fbec 	bl	802994c <strcspn>
 8003174:	4603      	mov	r3, r0
 8003176:	777b      	strb	r3, [r7, #29]
	str_pattern[posi] 		= '0' + (vbatA % 10000U / 1000U);
 8003178:	88fb      	ldrh	r3, [r7, #6]
 800317a:	4a50      	ldr	r2, [pc, #320]	@ (80032bc <app_func_logs_batt_volt_write+0x1ac>)
 800317c:	fba2 1203 	umull	r1, r2, r2, r3
 8003180:	0b52      	lsrs	r2, r2, #13
 8003182:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003186:	fb01 f202 	mul.w	r2, r1, r2
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	b29b      	uxth	r3, r3
 800318e:	4a4c      	ldr	r2, [pc, #304]	@ (80032c0 <app_func_logs_batt_volt_write+0x1b0>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	099b      	lsrs	r3, r3, #6
 8003196:	b29b      	uxth	r3, r3
 8003198:	b2da      	uxtb	r2, r3
 800319a:	7f7b      	ldrb	r3, [r7, #29]
 800319c:	3230      	adds	r2, #48	@ 0x30
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	3320      	adds	r3, #32
 80031a2:	443b      	add	r3, r7
 80031a4:	f803 2c14 	strb.w	r2, [r3, #-20]
	//'.'
	str_pattern[posi+2U] 	= '0' + (vbatA % 1000U / 100U);
 80031a8:	88fb      	ldrh	r3, [r7, #6]
 80031aa:	4a45      	ldr	r2, [pc, #276]	@ (80032c0 <app_func_logs_batt_volt_write+0x1b0>)
 80031ac:	fba2 1203 	umull	r1, r2, r2, r3
 80031b0:	0992      	lsrs	r2, r2, #6
 80031b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80031b6:	fb01 f202 	mul.w	r2, r1, r2
 80031ba:	1a9b      	subs	r3, r3, r2
 80031bc:	b29b      	uxth	r3, r3
 80031be:	4a41      	ldr	r2, [pc, #260]	@ (80032c4 <app_func_logs_batt_volt_write+0x1b4>)
 80031c0:	fba2 2303 	umull	r2, r3, r2, r3
 80031c4:	095b      	lsrs	r3, r3, #5
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	b2da      	uxtb	r2, r3
 80031ca:	7f7b      	ldrb	r3, [r7, #29]
 80031cc:	3302      	adds	r3, #2
 80031ce:	3230      	adds	r2, #48	@ 0x30
 80031d0:	b2d2      	uxtb	r2, r2
 80031d2:	3320      	adds	r3, #32
 80031d4:	443b      	add	r3, r7
 80031d6:	f803 2c14 	strb.w	r2, [r3, #-20]

	posi = (uint8_t)strcspn(str_pattern, &keyword[1]);
 80031da:	f107 0308 	add.w	r3, r7, #8
 80031de:	1c5a      	adds	r2, r3, #1
 80031e0:	f107 030c 	add.w	r3, r7, #12
 80031e4:	4611      	mov	r1, r2
 80031e6:	4618      	mov	r0, r3
 80031e8:	f026 fbb0 	bl	802994c <strcspn>
 80031ec:	4603      	mov	r3, r0
 80031ee:	777b      	strb	r3, [r7, #29]
	str_pattern[posi] 		= '0' + (vbatB % 10000U / 1000U);
 80031f0:	88bb      	ldrh	r3, [r7, #4]
 80031f2:	4a32      	ldr	r2, [pc, #200]	@ (80032bc <app_func_logs_batt_volt_write+0x1ac>)
 80031f4:	fba2 1203 	umull	r1, r2, r2, r3
 80031f8:	0b52      	lsrs	r2, r2, #13
 80031fa:	f242 7110 	movw	r1, #10000	@ 0x2710
 80031fe:	fb01 f202 	mul.w	r2, r1, r2
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	4a2e      	ldr	r2, [pc, #184]	@ (80032c0 <app_func_logs_batt_volt_write+0x1b0>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	099b      	lsrs	r3, r3, #6
 800320e:	b29b      	uxth	r3, r3
 8003210:	b2da      	uxtb	r2, r3
 8003212:	7f7b      	ldrb	r3, [r7, #29]
 8003214:	3230      	adds	r2, #48	@ 0x30
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	3320      	adds	r3, #32
 800321a:	443b      	add	r3, r7
 800321c:	f803 2c14 	strb.w	r2, [r3, #-20]
	//'.'
	str_pattern[posi+2U] 	= '0' + (vbatB % 1000U / 100U);
 8003220:	88bb      	ldrh	r3, [r7, #4]
 8003222:	4a27      	ldr	r2, [pc, #156]	@ (80032c0 <app_func_logs_batt_volt_write+0x1b0>)
 8003224:	fba2 1203 	umull	r1, r2, r2, r3
 8003228:	0992      	lsrs	r2, r2, #6
 800322a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800322e:	fb01 f202 	mul.w	r2, r1, r2
 8003232:	1a9b      	subs	r3, r3, r2
 8003234:	b29b      	uxth	r3, r3
 8003236:	4a23      	ldr	r2, [pc, #140]	@ (80032c4 <app_func_logs_batt_volt_write+0x1b4>)
 8003238:	fba2 2303 	umull	r2, r3, r2, r3
 800323c:	095b      	lsrs	r3, r3, #5
 800323e:	b29b      	uxth	r3, r3
 8003240:	b2da      	uxtb	r2, r3
 8003242:	7f7b      	ldrb	r3, [r7, #29]
 8003244:	3302      	adds	r3, #2
 8003246:	3230      	adds	r2, #48	@ 0x30
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	3320      	adds	r3, #32
 800324c:	443b      	add	r3, r7
 800324e:	f803 2c14 	strb.w	r2, [r3, #-20]

	(void)memcpy(&log_buff_write[offset], str_pattern, strlen(str_pattern));
 8003252:	8bfb      	ldrh	r3, [r7, #30]
 8003254:	4a15      	ldr	r2, [pc, #84]	@ (80032ac <app_func_logs_batt_volt_write+0x19c>)
 8003256:	189c      	adds	r4, r3, r2
 8003258:	f107 030c 	add.w	r3, r7, #12
 800325c:	4618      	mov	r0, r3
 800325e:	f7fd f80b 	bl	8000278 <strlen>
 8003262:	4602      	mov	r2, r0
 8003264:	f107 030c 	add.w	r3, r7, #12
 8003268:	4619      	mov	r1, r3
 800326a:	4620      	mov	r0, r4
 800326c:	f026 fbaa 	bl	80299c4 <memcpy>
	offset += (uint16_t)(strlen(str_pattern));
 8003270:	f107 030c 	add.w	r3, r7, #12
 8003274:	4618      	mov	r0, r3
 8003276:	f7fc ffff 	bl	8000278 <strlen>
 800327a:	4603      	mov	r3, r0
 800327c:	b29a      	uxth	r2, r3
 800327e:	8bfb      	ldrh	r3, [r7, #30]
 8003280:	4413      	add	r3, r2
 8003282:	83fb      	strh	r3, [r7, #30]

	(void)memcpy(&log_buff_write[offset], log_end, sizeof(log_end));
 8003284:	8bfb      	ldrh	r3, [r7, #30]
 8003286:	4a09      	ldr	r2, [pc, #36]	@ (80032ac <app_func_logs_batt_volt_write+0x19c>)
 8003288:	4413      	add	r3, r2
 800328a:	4a0f      	ldr	r2, [pc, #60]	@ (80032c8 <app_func_logs_batt_volt_write+0x1b8>)
 800328c:	8811      	ldrh	r1, [r2, #0]
 800328e:	7892      	ldrb	r2, [r2, #2]
 8003290:	8019      	strh	r1, [r3, #0]
 8003292:	709a      	strb	r2, [r3, #2]
	offset += (uint16_t)(sizeof(log_end));
 8003294:	8bfb      	ldrh	r3, [r7, #30]
 8003296:	3303      	adds	r3, #3
 8003298:	83fb      	strh	r3, [r7, #30]

	app_func_logs_write(log_buff_write, offset);
 800329a:	8bfb      	ldrh	r3, [r7, #30]
 800329c:	4619      	mov	r1, r3
 800329e:	4803      	ldr	r0, [pc, #12]	@ (80032ac <app_func_logs_batt_volt_write+0x19c>)
 80032a0:	f7ff fec0 	bl	8003024 <app_func_logs_write>
}
 80032a4:	bf00      	nop
 80032a6:	3724      	adds	r7, #36	@ 0x24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd90      	pop	{r4, r7, pc}
 80032ac:	20004398 	.word	0x20004398
 80032b0:	0802ad74 	.word	0x0802ad74
 80032b4:	0802ad7c 	.word	0x0802ad7c
 80032b8:	0802ad8c 	.word	0x0802ad8c
 80032bc:	d1b71759 	.word	0xd1b71759
 80032c0:	10624dd3 	.word	0x10624dd3
 80032c4:	51eb851f 	.word	0x51eb851f
 80032c8:	0802b024 	.word	0x0802b024

080032cc <app_func_logs_imped_write>:
/**
 * @brief Write impedance to log
 *
 * @param imp The impedance calculated
 */
void app_func_logs_imped_write(uint32_t imp) {
 80032cc:	b5b0      	push	{r4, r5, r7, lr}
 80032ce:	b088      	sub	sp, #32
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	uint16_t offset = app_func_logs_timestamp_gen(NULL);
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7ff fda9 	bl	8002e2c <app_func_logs_timestamp_gen>
 80032da:	4603      	mov	r3, r0
 80032dc:	83bb      	strh	r3, [r7, #28]

	(void)memcpy(&log_buff_write[offset], DATA_TYPE_IMPEDANCE, LEN_DATA_TYPE_STR);
 80032de:	8bbb      	ldrh	r3, [r7, #28]
 80032e0:	4a7d      	ldr	r2, [pc, #500]	@ (80034d8 <app_func_logs_imped_write+0x20c>)
 80032e2:	4413      	add	r3, r2
 80032e4:	2204      	movs	r2, #4
 80032e6:	497d      	ldr	r1, [pc, #500]	@ (80034dc <app_func_logs_imped_write+0x210>)
 80032e8:	4618      	mov	r0, r3
 80032ea:	f026 fb6b 	bl	80299c4 <memcpy>
	offset += LEN_DATA_TYPE_STR;
 80032ee:	8bbb      	ldrh	r3, [r7, #28]
 80032f0:	3304      	adds	r3, #4
 80032f2:	83bb      	strh	r3, [r7, #28]

	char str_pattern[] = "X,XXX,XXXohm";
 80032f4:	4b7a      	ldr	r3, [pc, #488]	@ (80034e0 <app_func_logs_imped_write+0x214>)
 80032f6:	f107 040c 	add.w	r4, r7, #12
 80032fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032fc:	c407      	stmia	r4!, {r0, r1, r2}
 80032fe:	7023      	strb	r3, [r4, #0]
	char keyword[] = "X";
 8003300:	2358      	movs	r3, #88	@ 0x58
 8003302:	813b      	strh	r3, [r7, #8]
	uint8_t posi = (uint8_t)strcspn(str_pattern, &keyword[0]);
 8003304:	f107 0208 	add.w	r2, r7, #8
 8003308:	f107 030c 	add.w	r3, r7, #12
 800330c:	4611      	mov	r1, r2
 800330e:	4618      	mov	r0, r3
 8003310:	f026 fb1c 	bl	802994c <strcspn>
 8003314:	4603      	mov	r3, r0
 8003316:	76fb      	strb	r3, [r7, #27]
	str_pattern[posi] 		= '0' + (imp % 10000000U / 1000000U);
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	4b72      	ldr	r3, [pc, #456]	@ (80034e4 <app_func_logs_imped_write+0x218>)
 800331c:	fba3 1302 	umull	r1, r3, r3, r2
 8003320:	0d9b      	lsrs	r3, r3, #22
 8003322:	4971      	ldr	r1, [pc, #452]	@ (80034e8 <app_func_logs_imped_write+0x21c>)
 8003324:	fb01 f303 	mul.w	r3, r1, r3
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	4a70      	ldr	r2, [pc, #448]	@ (80034ec <app_func_logs_imped_write+0x220>)
 800332c:	fba2 2303 	umull	r2, r3, r2, r3
 8003330:	0c9b      	lsrs	r3, r3, #18
 8003332:	b2da      	uxtb	r2, r3
 8003334:	7efb      	ldrb	r3, [r7, #27]
 8003336:	3230      	adds	r2, #48	@ 0x30
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	3320      	adds	r3, #32
 800333c:	443b      	add	r3, r7
 800333e:	f803 2c14 	strb.w	r2, [r3, #-20]
	//','
	str_pattern[posi+2U] 	= '0' + (imp % 1000000U / 100000U);
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	4b69      	ldr	r3, [pc, #420]	@ (80034ec <app_func_logs_imped_write+0x220>)
 8003346:	fba3 1302 	umull	r1, r3, r3, r2
 800334a:	0c9b      	lsrs	r3, r3, #18
 800334c:	4968      	ldr	r1, [pc, #416]	@ (80034f0 <app_func_logs_imped_write+0x224>)
 800334e:	fb01 f303 	mul.w	r3, r1, r3
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	095b      	lsrs	r3, r3, #5
 8003356:	4a67      	ldr	r2, [pc, #412]	@ (80034f4 <app_func_logs_imped_write+0x228>)
 8003358:	fba2 2303 	umull	r2, r3, r2, r3
 800335c:	09db      	lsrs	r3, r3, #7
 800335e:	b2da      	uxtb	r2, r3
 8003360:	7efb      	ldrb	r3, [r7, #27]
 8003362:	3302      	adds	r3, #2
 8003364:	3230      	adds	r2, #48	@ 0x30
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	3320      	adds	r3, #32
 800336a:	443b      	add	r3, r7
 800336c:	f803 2c14 	strb.w	r2, [r3, #-20]
	str_pattern[posi+3U] 	= '0' + (imp % 100000U / 10000U);
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	0953      	lsrs	r3, r2, #5
 8003374:	495f      	ldr	r1, [pc, #380]	@ (80034f4 <app_func_logs_imped_write+0x228>)
 8003376:	fba1 1303 	umull	r1, r3, r1, r3
 800337a:	09db      	lsrs	r3, r3, #7
 800337c:	495e      	ldr	r1, [pc, #376]	@ (80034f8 <app_func_logs_imped_write+0x22c>)
 800337e:	fb01 f303 	mul.w	r3, r1, r3
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	4a5d      	ldr	r2, [pc, #372]	@ (80034fc <app_func_logs_imped_write+0x230>)
 8003386:	fba2 2303 	umull	r2, r3, r2, r3
 800338a:	0b5b      	lsrs	r3, r3, #13
 800338c:	b2da      	uxtb	r2, r3
 800338e:	7efb      	ldrb	r3, [r7, #27]
 8003390:	3303      	adds	r3, #3
 8003392:	3230      	adds	r2, #48	@ 0x30
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	3320      	adds	r3, #32
 8003398:	443b      	add	r3, r7
 800339a:	f803 2c14 	strb.w	r2, [r3, #-20]
	str_pattern[posi+4U] 	= '0' + (imp % 10000U / 1000U);
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	4b56      	ldr	r3, [pc, #344]	@ (80034fc <app_func_logs_imped_write+0x230>)
 80033a2:	fba3 1302 	umull	r1, r3, r3, r2
 80033a6:	0b5b      	lsrs	r3, r3, #13
 80033a8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80033ac:	fb01 f303 	mul.w	r3, r1, r3
 80033b0:	1ad3      	subs	r3, r2, r3
 80033b2:	4a53      	ldr	r2, [pc, #332]	@ (8003500 <app_func_logs_imped_write+0x234>)
 80033b4:	fba2 2303 	umull	r2, r3, r2, r3
 80033b8:	099b      	lsrs	r3, r3, #6
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	7efb      	ldrb	r3, [r7, #27]
 80033be:	3304      	adds	r3, #4
 80033c0:	3230      	adds	r2, #48	@ 0x30
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	3320      	adds	r3, #32
 80033c6:	443b      	add	r3, r7
 80033c8:	f803 2c14 	strb.w	r2, [r3, #-20]
	//','
	str_pattern[posi+6U] 	= '0' + (imp % 1000U / 100U);
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003500 <app_func_logs_imped_write+0x234>)
 80033d0:	fba3 1302 	umull	r1, r3, r3, r2
 80033d4:	099b      	lsrs	r3, r3, #6
 80033d6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80033da:	fb01 f303 	mul.w	r3, r1, r3
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	4a48      	ldr	r2, [pc, #288]	@ (8003504 <app_func_logs_imped_write+0x238>)
 80033e2:	fba2 2303 	umull	r2, r3, r2, r3
 80033e6:	095b      	lsrs	r3, r3, #5
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	7efb      	ldrb	r3, [r7, #27]
 80033ec:	3306      	adds	r3, #6
 80033ee:	3230      	adds	r2, #48	@ 0x30
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	3320      	adds	r3, #32
 80033f4:	443b      	add	r3, r7
 80033f6:	f803 2c14 	strb.w	r2, [r3, #-20]
	str_pattern[posi+7U] 	= '0' + (imp % 100U / 10U);
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	4b41      	ldr	r3, [pc, #260]	@ (8003504 <app_func_logs_imped_write+0x238>)
 80033fe:	fba3 1302 	umull	r1, r3, r3, r2
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	2164      	movs	r1, #100	@ 0x64
 8003406:	fb01 f303 	mul.w	r3, r1, r3
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	4a3e      	ldr	r2, [pc, #248]	@ (8003508 <app_func_logs_imped_write+0x23c>)
 800340e:	fba2 2303 	umull	r2, r3, r2, r3
 8003412:	08db      	lsrs	r3, r3, #3
 8003414:	b2da      	uxtb	r2, r3
 8003416:	7efb      	ldrb	r3, [r7, #27]
 8003418:	3307      	adds	r3, #7
 800341a:	3230      	adds	r2, #48	@ 0x30
 800341c:	b2d2      	uxtb	r2, r2
 800341e:	3320      	adds	r3, #32
 8003420:	443b      	add	r3, r7
 8003422:	f803 2c14 	strb.w	r2, [r3, #-20]
	str_pattern[posi+8U] 	= '0' + (imp % 10U);
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	4b37      	ldr	r3, [pc, #220]	@ (8003508 <app_func_logs_imped_write+0x23c>)
 800342a:	fba3 2301 	umull	r2, r3, r3, r1
 800342e:	08da      	lsrs	r2, r3, #3
 8003430:	4613      	mov	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	1aca      	subs	r2, r1, r3
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	7efb      	ldrb	r3, [r7, #27]
 800343e:	3308      	adds	r3, #8
 8003440:	3230      	adds	r2, #48	@ 0x30
 8003442:	b2d2      	uxtb	r2, r2
 8003444:	3320      	adds	r3, #32
 8003446:	443b      	add	r3, r7
 8003448:	f803 2c14 	strb.w	r2, [r3, #-20]

	uint8_t str_offset = 0;
 800344c:	2300      	movs	r3, #0
 800344e:	77fb      	strb	r3, [r7, #31]
	while (str_pattern[str_offset] == '0' || str_pattern[str_offset] == ',') {
 8003450:	e002      	b.n	8003458 <app_func_logs_imped_write+0x18c>
		str_offset++;
 8003452:	7ffb      	ldrb	r3, [r7, #31]
 8003454:	3301      	adds	r3, #1
 8003456:	77fb      	strb	r3, [r7, #31]
	while (str_pattern[str_offset] == '0' || str_pattern[str_offset] == ',') {
 8003458:	7ffb      	ldrb	r3, [r7, #31]
 800345a:	3320      	adds	r3, #32
 800345c:	443b      	add	r3, r7
 800345e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003462:	2b30      	cmp	r3, #48	@ 0x30
 8003464:	d0f5      	beq.n	8003452 <app_func_logs_imped_write+0x186>
 8003466:	7ffb      	ldrb	r3, [r7, #31]
 8003468:	3320      	adds	r3, #32
 800346a:	443b      	add	r3, r7
 800346c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003470:	2b2c      	cmp	r3, #44	@ 0x2c
 8003472:	d0ee      	beq.n	8003452 <app_func_logs_imped_write+0x186>
	}

	(void)memcpy(&log_buff_write[offset], &str_pattern[str_offset], strlen(str_pattern)-str_offset);
 8003474:	8bbb      	ldrh	r3, [r7, #28]
 8003476:	4a18      	ldr	r2, [pc, #96]	@ (80034d8 <app_func_logs_imped_write+0x20c>)
 8003478:	189c      	adds	r4, r3, r2
 800347a:	7ffb      	ldrb	r3, [r7, #31]
 800347c:	f107 020c 	add.w	r2, r7, #12
 8003480:	18d5      	adds	r5, r2, r3
 8003482:	f107 030c 	add.w	r3, r7, #12
 8003486:	4618      	mov	r0, r3
 8003488:	f7fc fef6 	bl	8000278 <strlen>
 800348c:	4602      	mov	r2, r0
 800348e:	7ffb      	ldrb	r3, [r7, #31]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	461a      	mov	r2, r3
 8003494:	4629      	mov	r1, r5
 8003496:	4620      	mov	r0, r4
 8003498:	f026 fa94 	bl	80299c4 <memcpy>
	offset += (uint16_t)(strlen(str_pattern));
 800349c:	f107 030c 	add.w	r3, r7, #12
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7fc fee9 	bl	8000278 <strlen>
 80034a6:	4603      	mov	r3, r0
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	8bbb      	ldrh	r3, [r7, #28]
 80034ac:	4413      	add	r3, r2
 80034ae:	83bb      	strh	r3, [r7, #28]

	(void)memcpy(&log_buff_write[offset], log_end, sizeof(log_end));
 80034b0:	8bbb      	ldrh	r3, [r7, #28]
 80034b2:	4a09      	ldr	r2, [pc, #36]	@ (80034d8 <app_func_logs_imped_write+0x20c>)
 80034b4:	4413      	add	r3, r2
 80034b6:	4a15      	ldr	r2, [pc, #84]	@ (800350c <app_func_logs_imped_write+0x240>)
 80034b8:	8811      	ldrh	r1, [r2, #0]
 80034ba:	7892      	ldrb	r2, [r2, #2]
 80034bc:	8019      	strh	r1, [r3, #0]
 80034be:	709a      	strb	r2, [r3, #2]
	offset += (uint16_t)(sizeof(log_end));
 80034c0:	8bbb      	ldrh	r3, [r7, #28]
 80034c2:	3303      	adds	r3, #3
 80034c4:	83bb      	strh	r3, [r7, #28]

	app_func_logs_write(log_buff_write, offset);
 80034c6:	8bbb      	ldrh	r3, [r7, #28]
 80034c8:	4619      	mov	r1, r3
 80034ca:	4803      	ldr	r0, [pc, #12]	@ (80034d8 <app_func_logs_imped_write+0x20c>)
 80034cc:	f7ff fdaa 	bl	8003024 <app_func_logs_write>
}
 80034d0:	bf00      	nop
 80034d2:	3720      	adds	r7, #32
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bdb0      	pop	{r4, r5, r7, pc}
 80034d8:	20004398 	.word	0x20004398
 80034dc:	0802ad90 	.word	0x0802ad90
 80034e0:	0802ad98 	.word	0x0802ad98
 80034e4:	6b5fca6b 	.word	0x6b5fca6b
 80034e8:	00989680 	.word	0x00989680
 80034ec:	431bde83 	.word	0x431bde83
 80034f0:	000f4240 	.word	0x000f4240
 80034f4:	0a7c5ac5 	.word	0x0a7c5ac5
 80034f8:	000186a0 	.word	0x000186a0
 80034fc:	d1b71759 	.word	0xd1b71759
 8003500:	10624dd3 	.word	0x10624dd3
 8003504:	51eb851f 	.word	0x51eb851f
 8003508:	cccccccd 	.word	0xcccccccd
 800350c:	0802b024 	.word	0x0802b024

08003510 <app_func_logs_parameter_write>:
 * @param p_id The ID of the parameter
 * @param data_format The type of parameter data.
 * @param p_data Parameter data
 * @param data_len The data length of the parameter
 */
void app_func_logs_parameter_write(uint8_t* p_id, uint8_t data_format, const uint8_t* p_data, uint16_t data_len) {
 8003510:	b5b0      	push	{r4, r5, r7, lr}
 8003512:	b094      	sub	sp, #80	@ 0x50
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	461a      	mov	r2, r3
 800351c:	460b      	mov	r3, r1
 800351e:	72fb      	strb	r3, [r7, #11]
 8003520:	4613      	mov	r3, r2
 8003522:	813b      	strh	r3, [r7, #8]
	uint16_t offset = app_func_logs_timestamp_gen(NULL);
 8003524:	2000      	movs	r0, #0
 8003526:	f7ff fc81 	bl	8002e2c <app_func_logs_timestamp_gen>
 800352a:	4603      	mov	r3, r0
 800352c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	(void)memcpy(&log_buff_write[offset], DATA_TYPE_PARAMETER, LEN_DATA_TYPE_STR);
 8003530:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003534:	4ab0      	ldr	r2, [pc, #704]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 8003536:	4413      	add	r3, r2
 8003538:	2204      	movs	r2, #4
 800353a:	49b0      	ldr	r1, [pc, #704]	@ (80037fc <app_func_logs_parameter_write+0x2ec>)
 800353c:	4618      	mov	r0, r3
 800353e:	f026 fa41 	bl	80299c4 <memcpy>
	offset += LEN_DATA_TYPE_STR;
 8003542:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003546:	3304      	adds	r3, #4
 8003548:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	char strID[] = "(xPID)";
 800354c:	4aac      	ldr	r2, [pc, #688]	@ (8003800 <app_func_logs_parameter_write+0x2f0>)
 800354e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003552:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003556:	6018      	str	r0, [r3, #0]
 8003558:	3304      	adds	r3, #4
 800355a:	8019      	strh	r1, [r3, #0]
 800355c:	3302      	adds	r3, #2
 800355e:	0c0a      	lsrs	r2, r1, #16
 8003560:	701a      	strb	r2, [r3, #0]
	(void)memcpy(&strID[1], (char*)p_id, LEN_ID);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f8c7 3041 	str.w	r3, [r7, #65]	@ 0x41
	(void)memcpy(&log_buff_write[offset], strID, LEN_ID + 2U);
 800356a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800356e:	4aa2      	ldr	r2, [pc, #648]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 8003570:	4413      	add	r3, r2
 8003572:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8003576:	2206      	movs	r2, #6
 8003578:	4618      	mov	r0, r3
 800357a:	f026 fa23 	bl	80299c4 <memcpy>
	offset += (LEN_ID + 2U);
 800357e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003582:	3306      	adds	r3, #6
 8003584:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	if (data_format == FORMAT_TYPE_VALUE) {
 8003588:	7afb      	ldrb	r3, [r7, #11]
 800358a:	2b02      	cmp	r3, #2
 800358c:	f040 80da 	bne.w	8003744 <app_func_logs_parameter_write+0x234>
		_Float64 valx10f = 0.0;
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	f04f 0300 	mov.w	r3, #0
 8003598:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		(void)memcpy((uint8_t*)&valx10f, p_data, sizeof(_Float64));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681c      	ldr	r4, [r3, #0]
 80035a0:	685d      	ldr	r5, [r3, #4]
 80035a2:	4622      	mov	r2, r4
 80035a4:	462b      	mov	r3, r5
 80035a6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		valx10f *= 10.0;
 80035aa:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	4b94      	ldr	r3, [pc, #592]	@ (8003804 <app_func_logs_parameter_write+0x2f4>)
 80035b4:	f7fd f824 	bl	8000600 <__aeabi_dmul>
 80035b8:	4602      	mov	r2, r0
 80035ba:	460b      	mov	r3, r1
 80035bc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
		uint16_t valx10 = (uint16_t)valx10f;
 80035c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035c4:	4610      	mov	r0, r2
 80035c6:	4619      	mov	r1, r3
 80035c8:	f7fd fadc 	bl	8000b84 <__aeabi_d2uiz>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

		char str_pattern[] = "Val=xxxxxx";
 80035d2:	4a8d      	ldr	r2, [pc, #564]	@ (8003808 <app_func_logs_parameter_write+0x2f8>)
 80035d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80035da:	c303      	stmia	r3!, {r0, r1}
 80035dc:	801a      	strh	r2, [r3, #0]
 80035de:	3302      	adds	r3, #2
 80035e0:	0c12      	lsrs	r2, r2, #16
 80035e2:	701a      	strb	r2, [r3, #0]
		char keyword[] = "x";
 80035e4:	2378      	movs	r3, #120	@ 0x78
 80035e6:	853b      	strh	r3, [r7, #40]	@ 0x28
		uint8_t posi = (uint8_t)strcspn(str_pattern, &keyword[0]);
 80035e8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80035ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035f0:	4611      	mov	r1, r2
 80035f2:	4618      	mov	r0, r3
 80035f4:	f026 f9aa 	bl	802994c <strcspn>
 80035f8:	4603      	mov	r3, r0
 80035fa:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
		str_pattern[posi] 		= '0' + (valx10 % 100000U / 10000U);
 80035fe:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8003602:	0953      	lsrs	r3, r2, #5
 8003604:	4981      	ldr	r1, [pc, #516]	@ (800380c <app_func_logs_parameter_write+0x2fc>)
 8003606:	fba1 1303 	umull	r1, r3, r1, r3
 800360a:	09db      	lsrs	r3, r3, #7
 800360c:	4980      	ldr	r1, [pc, #512]	@ (8003810 <app_func_logs_parameter_write+0x300>)
 800360e:	fb01 f303 	mul.w	r3, r1, r3
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	4a7f      	ldr	r2, [pc, #508]	@ (8003814 <app_func_logs_parameter_write+0x304>)
 8003616:	fba2 2303 	umull	r2, r3, r2, r3
 800361a:	0b5b      	lsrs	r3, r3, #13
 800361c:	b2da      	uxtb	r2, r3
 800361e:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8003622:	3230      	adds	r2, #48	@ 0x30
 8003624:	b2d2      	uxtb	r2, r2
 8003626:	3350      	adds	r3, #80	@ 0x50
 8003628:	443b      	add	r3, r7
 800362a:	f803 2c24 	strb.w	r2, [r3, #-36]
		str_pattern[posi+1U] 	= '0' + (valx10 % 10000U / 1000U);
 800362e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003632:	4a78      	ldr	r2, [pc, #480]	@ (8003814 <app_func_logs_parameter_write+0x304>)
 8003634:	fba2 1203 	umull	r1, r2, r2, r3
 8003638:	0b52      	lsrs	r2, r2, #13
 800363a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800363e:	fb01 f202 	mul.w	r2, r1, r2
 8003642:	1a9b      	subs	r3, r3, r2
 8003644:	b29b      	uxth	r3, r3
 8003646:	4a74      	ldr	r2, [pc, #464]	@ (8003818 <app_func_logs_parameter_write+0x308>)
 8003648:	fba2 2303 	umull	r2, r3, r2, r3
 800364c:	099b      	lsrs	r3, r3, #6
 800364e:	b29b      	uxth	r3, r3
 8003650:	b2da      	uxtb	r2, r3
 8003652:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8003656:	3301      	adds	r3, #1
 8003658:	3230      	adds	r2, #48	@ 0x30
 800365a:	b2d2      	uxtb	r2, r2
 800365c:	3350      	adds	r3, #80	@ 0x50
 800365e:	443b      	add	r3, r7
 8003660:	f803 2c24 	strb.w	r2, [r3, #-36]
		str_pattern[posi+2U] 	= '0' + (valx10 % 1000U / 100U);
 8003664:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003668:	4a6b      	ldr	r2, [pc, #428]	@ (8003818 <app_func_logs_parameter_write+0x308>)
 800366a:	fba2 1203 	umull	r1, r2, r2, r3
 800366e:	0992      	lsrs	r2, r2, #6
 8003670:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003674:	fb01 f202 	mul.w	r2, r1, r2
 8003678:	1a9b      	subs	r3, r3, r2
 800367a:	b29b      	uxth	r3, r3
 800367c:	4a67      	ldr	r2, [pc, #412]	@ (800381c <app_func_logs_parameter_write+0x30c>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	095b      	lsrs	r3, r3, #5
 8003684:	b29b      	uxth	r3, r3
 8003686:	b2da      	uxtb	r2, r3
 8003688:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800368c:	3302      	adds	r3, #2
 800368e:	3230      	adds	r2, #48	@ 0x30
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	3350      	adds	r3, #80	@ 0x50
 8003694:	443b      	add	r3, r7
 8003696:	f803 2c24 	strb.w	r2, [r3, #-36]
		str_pattern[posi+3U] 	= '0' + (valx10 % 100U / 10U);
 800369a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800369e:	4a5f      	ldr	r2, [pc, #380]	@ (800381c <app_func_logs_parameter_write+0x30c>)
 80036a0:	fba2 1203 	umull	r1, r2, r2, r3
 80036a4:	0952      	lsrs	r2, r2, #5
 80036a6:	2164      	movs	r1, #100	@ 0x64
 80036a8:	fb01 f202 	mul.w	r2, r1, r2
 80036ac:	1a9b      	subs	r3, r3, r2
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	4a5b      	ldr	r2, [pc, #364]	@ (8003820 <app_func_logs_parameter_write+0x310>)
 80036b2:	fba2 2303 	umull	r2, r3, r2, r3
 80036b6:	08db      	lsrs	r3, r3, #3
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80036c0:	3303      	adds	r3, #3
 80036c2:	3230      	adds	r2, #48	@ 0x30
 80036c4:	b2d2      	uxtb	r2, r2
 80036c6:	3350      	adds	r3, #80	@ 0x50
 80036c8:	443b      	add	r3, r7
 80036ca:	f803 2c24 	strb.w	r2, [r3, #-36]
		str_pattern[posi+4U] 	= '.';
 80036ce:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80036d2:	3304      	adds	r3, #4
 80036d4:	3350      	adds	r3, #80	@ 0x50
 80036d6:	443b      	add	r3, r7
 80036d8:	222e      	movs	r2, #46	@ 0x2e
 80036da:	f803 2c24 	strb.w	r2, [r3, #-36]
		str_pattern[posi+5U] 	= '0' + (valx10 % 10U);
 80036de:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80036e2:	4b4f      	ldr	r3, [pc, #316]	@ (8003820 <app_func_logs_parameter_write+0x310>)
 80036e4:	fba3 1302 	umull	r1, r3, r3, r2
 80036e8:	08d9      	lsrs	r1, r3, #3
 80036ea:	460b      	mov	r3, r1
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80036fc:	3305      	adds	r3, #5
 80036fe:	3230      	adds	r2, #48	@ 0x30
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	3350      	adds	r3, #80	@ 0x50
 8003704:	443b      	add	r3, r7
 8003706:	f803 2c24 	strb.w	r2, [r3, #-36]

		(void)memcpy(&log_buff_write[offset], str_pattern, strlen(str_pattern));
 800370a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800370e:	4a3a      	ldr	r2, [pc, #232]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 8003710:	189c      	adds	r4, r3, r2
 8003712:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003716:	4618      	mov	r0, r3
 8003718:	f7fc fdae 	bl	8000278 <strlen>
 800371c:	4602      	mov	r2, r0
 800371e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003722:	4619      	mov	r1, r3
 8003724:	4620      	mov	r0, r4
 8003726:	f026 f94d 	bl	80299c4 <memcpy>
		offset += (uint16_t)strlen(str_pattern);
 800372a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800372e:	4618      	mov	r0, r3
 8003730:	f7fc fda2 	bl	8000278 <strlen>
 8003734:	4603      	mov	r3, r0
 8003736:	b29a      	uxth	r2, r3
 8003738:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800373c:	4413      	add	r3, r2
 800373e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003742:	e041      	b.n	80037c8 <app_func_logs_parameter_write+0x2b8>
	}
	else {
		char hex[] = "0123456789ABCDEF";
 8003744:	4b37      	ldr	r3, [pc, #220]	@ (8003824 <app_func_logs_parameter_write+0x314>)
 8003746:	f107 0414 	add.w	r4, r7, #20
 800374a:	461d      	mov	r5, r3
 800374c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800374e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	7023      	strb	r3, [r4, #0]
		char num[] = "00";
 8003754:	4a34      	ldr	r2, [pc, #208]	@ (8003828 <app_func_logs_parameter_write+0x318>)
 8003756:	f107 0310 	add.w	r3, r7, #16
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	4611      	mov	r1, r2
 800375e:	8019      	strh	r1, [r3, #0]
 8003760:	3302      	adds	r3, #2
 8003762:	0c12      	lsrs	r2, r2, #16
 8003764:	701a      	strb	r2, [r3, #0]
		for(uint16_t i=0;i<data_len;i++) {
 8003766:	2300      	movs	r3, #0
 8003768:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800376c:	e027      	b.n	80037be <app_func_logs_parameter_write+0x2ae>
			num[0] = hex[p_data[i] / 16U];
 800376e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	4413      	add	r3, r2
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	091b      	lsrs	r3, r3, #4
 800377a:	b2db      	uxtb	r3, r3
 800377c:	3350      	adds	r3, #80	@ 0x50
 800377e:	443b      	add	r3, r7
 8003780:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8003784:	743b      	strb	r3, [r7, #16]
			num[1] = hex[p_data[i] % 16U];
 8003786:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	4413      	add	r3, r2
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	f003 030f 	and.w	r3, r3, #15
 8003794:	3350      	adds	r3, #80	@ 0x50
 8003796:	443b      	add	r3, r7
 8003798:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800379c:	747b      	strb	r3, [r7, #17]
			(void)memcpy(&log_buff_write[offset], num, 2U);
 800379e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80037a2:	4a15      	ldr	r2, [pc, #84]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 80037a4:	4413      	add	r3, r2
 80037a6:	8a3a      	ldrh	r2, [r7, #16]
 80037a8:	801a      	strh	r2, [r3, #0]
			offset += 2U;
 80037aa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80037ae:	3302      	adds	r3, #2
 80037b0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		for(uint16_t i=0;i<data_len;i++) {
 80037b4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80037b8:	3301      	adds	r3, #1
 80037ba:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80037be:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80037c2:	893b      	ldrh	r3, [r7, #8]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d3d2      	bcc.n	800376e <app_func_logs_parameter_write+0x25e>
		}
	}
	(void)memcpy(&log_buff_write[offset], log_end, sizeof(log_end));
 80037c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80037cc:	4a0a      	ldr	r2, [pc, #40]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 80037ce:	4413      	add	r3, r2
 80037d0:	4a16      	ldr	r2, [pc, #88]	@ (800382c <app_func_logs_parameter_write+0x31c>)
 80037d2:	8811      	ldrh	r1, [r2, #0]
 80037d4:	7892      	ldrb	r2, [r2, #2]
 80037d6:	8019      	strh	r1, [r3, #0]
 80037d8:	709a      	strb	r2, [r3, #2]
	offset += (uint16_t)(sizeof(log_end));
 80037da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80037de:	3303      	adds	r3, #3
 80037e0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	app_func_logs_write(log_buff_write, offset);
 80037e4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80037e8:	4619      	mov	r1, r3
 80037ea:	4803      	ldr	r0, [pc, #12]	@ (80037f8 <app_func_logs_parameter_write+0x2e8>)
 80037ec:	f7ff fc1a 	bl	8003024 <app_func_logs_write>
}
 80037f0:	bf00      	nop
 80037f2:	3750      	adds	r7, #80	@ 0x50
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bdb0      	pop	{r4, r5, r7, pc}
 80037f8:	20004398 	.word	0x20004398
 80037fc:	0802ada8 	.word	0x0802ada8
 8003800:	0802adb0 	.word	0x0802adb0
 8003804:	40240000 	.word	0x40240000
 8003808:	0802adb8 	.word	0x0802adb8
 800380c:	0a7c5ac5 	.word	0x0a7c5ac5
 8003810:	000186a0 	.word	0x000186a0
 8003814:	d1b71759 	.word	0xd1b71759
 8003818:	10624dd3 	.word	0x10624dd3
 800381c:	51eb851f 	.word	0x51eb851f
 8003820:	cccccccd 	.word	0xcccccccd
 8003824:	0802adc4 	.word	0x0802adc4
 8003828:	0802add8 	.word	0x0802add8
 800382c:	0802b024 	.word	0x0802b024

08003830 <app_func_logs_event_search>:
 * 
 * @param event_type The type of event
 * @return true This event exists in the log
 * @return false This event does not exist in the log
 */
bool app_func_logs_event_search(const char* event_type) {
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
	bool result = false;
 8003838:	2300      	movs	r3, #0
 800383a:	75fb      	strb	r3, [r7, #23]
	(void)memset(log_buff_write, 0, sizeof(log_buff_write));
 800383c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003840:	2100      	movs	r1, #0
 8003842:	4820      	ldr	r0, [pc, #128]	@ (80038c4 <app_func_logs_event_search+0x94>)
 8003844:	f026 f87a 	bl	802993c <memset>
	uint16_t offset = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	81fb      	strh	r3, [r7, #14]
	char* str_event = log_buff_write;
 800384c:	4b1d      	ldr	r3, [pc, #116]	@ (80038c4 <app_func_logs_event_search+0x94>)
 800384e:	60bb      	str	r3, [r7, #8]

	(void)memcpy(&str_event[offset], DATA_TYPE_EVENT, LEN_DATA_TYPE_STR);
 8003850:	89fb      	ldrh	r3, [r7, #14]
 8003852:	68ba      	ldr	r2, [r7, #8]
 8003854:	4413      	add	r3, r2
 8003856:	2204      	movs	r2, #4
 8003858:	491b      	ldr	r1, [pc, #108]	@ (80038c8 <app_func_logs_event_search+0x98>)
 800385a:	4618      	mov	r0, r3
 800385c:	f026 f8b2 	bl	80299c4 <memcpy>
	offset += LEN_DATA_TYPE_STR;
 8003860:	89fb      	ldrh	r3, [r7, #14]
 8003862:	3304      	adds	r3, #4
 8003864:	81fb      	strh	r3, [r7, #14]

	(void)memcpy(&str_event[offset], event_type, LEN_EVENT_TYPE_STR);
 8003866:	89fb      	ldrh	r3, [r7, #14]
 8003868:	68ba      	ldr	r2, [r7, #8]
 800386a:	4413      	add	r3, r2
 800386c:	2205      	movs	r2, #5
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4618      	mov	r0, r3
 8003872:	f026 f8a7 	bl	80299c4 <memcpy>
	offset += LEN_EVENT_TYPE_STR;
 8003876:	89fb      	ldrh	r3, [r7, #14]
 8003878:	3305      	adds	r3, #5
 800387a:	81fb      	strh	r3, [r7, #14]

	for(uint32_t i=0;i<SIZE_LOG;i++) {
 800387c:	2300      	movs	r3, #0
 800387e:	613b      	str	r3, [r7, #16]
 8003880:	e016      	b.n	80038b0 <app_func_logs_event_search+0x80>
		bsp_fram_read(ADDR_LOG_BASE + i, (uint8_t*)log_buff_read, offset);
 8003882:	89fb      	ldrh	r3, [r7, #14]
 8003884:	461a      	mov	r2, r3
 8003886:	4911      	ldr	r1, [pc, #68]	@ (80038cc <app_func_logs_event_search+0x9c>)
 8003888:	6938      	ldr	r0, [r7, #16]
 800388a:	f7fd fe7b 	bl	8001584 <bsp_fram_read>
		if (memcmp((uint8_t*)str_event, (uint8_t*)log_buff_read, offset) == 0) {
 800388e:	89fb      	ldrh	r3, [r7, #14]
 8003890:	461a      	mov	r2, r3
 8003892:	490e      	ldr	r1, [pc, #56]	@ (80038cc <app_func_logs_event_search+0x9c>)
 8003894:	68b8      	ldr	r0, [r7, #8]
 8003896:	f026 f827 	bl	80298e8 <memcmp>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <app_func_logs_event_search+0x76>
			result = true;
 80038a0:	2301      	movs	r3, #1
 80038a2:	75fb      	strb	r3, [r7, #23]
			break;
 80038a4:	e008      	b.n	80038b8 <app_func_logs_event_search+0x88>
		}
		bsp_wdg_refresh();
 80038a6:	f7fe fbcb 	bl	8002040 <bsp_wdg_refresh>
	for(uint32_t i=0;i<SIZE_LOG;i++) {
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	3301      	adds	r3, #1
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038b6:	d3e4      	bcc.n	8003882 <app_func_logs_event_search+0x52>
	}
	return result;
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20004398 	.word	0x20004398
 80038c8:	0802ad6c 	.word	0x0802ad6c
 80038cc:	20004598 	.word	0x20004598

080038d0 <app_func_logs_read>:
 * 
 * @param p_timestamp The timestamp used to search logs
 * @param p_data The log data read.
 * @return uint8_t The length of the log data read
 */
uint8_t app_func_logs_read(const uint8_t* p_timestamp, uint8_t* p_data) {
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	uint8_t len_read = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	77fb      	strb	r3, [r7, #31]
	uint16_t len_timestamp = app_func_logs_timestamp_gen(p_timestamp);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff faa4 	bl	8002e2c <app_func_logs_timestamp_gen>
 80038e4:	4603      	mov	r3, r0
 80038e6:	823b      	strh	r3, [r7, #16]
	char* str_timestamp = log_buff_read;
 80038e8:	4b3d      	ldr	r3, [pc, #244]	@ (80039e0 <app_func_logs_read+0x110>)
 80038ea:	60fb      	str	r3, [r7, #12]
	uint32_t addr_base = logInfo.LogPointer;
 80038ec:	4b3d      	ldr	r3, [pc, #244]	@ (80039e4 <app_func_logs_read+0x114>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	61bb      	str	r3, [r7, #24]
	if (memcmp((uint8_t*)lastReadTimeStamp, (uint8_t*)str_timestamp, len_timestamp) == 0) {
 80038f2:	8a3b      	ldrh	r3, [r7, #16]
 80038f4:	461a      	mov	r2, r3
 80038f6:	68f9      	ldr	r1, [r7, #12]
 80038f8:	483b      	ldr	r0, [pc, #236]	@ (80039e8 <app_func_logs_read+0x118>)
 80038fa:	f025 fff5 	bl	80298e8 <memcmp>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d102      	bne.n	800390a <app_func_logs_read+0x3a>
		addr_base = lastReadAddress;
 8003904:	4b39      	ldr	r3, [pc, #228]	@ (80039ec <app_func_logs_read+0x11c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	61bb      	str	r3, [r7, #24]
	}

	uint32_t addr_pointer = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
	for(uint32_t i=0;i<SIZE_LOG;i++) {
 800390e:	2300      	movs	r3, #0
 8003910:	617b      	str	r3, [r7, #20]
 8003912:	e05c      	b.n	80039ce <app_func_logs_read+0xfe>
		addr_pointer = ((addr_base + i)%(ADDR_LOG_BASE + SIZE_LOG)) + ADDR_LOG_BASE;
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	4413      	add	r3, r2
 800391a:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800391e:	60bb      	str	r3, [r7, #8]
		bsp_fram_read(addr_pointer, p_data, 1);
 8003920:	2201      	movs	r2, #1
 8003922:	6839      	ldr	r1, [r7, #0]
 8003924:	68b8      	ldr	r0, [r7, #8]
 8003926:	f7fd fe2d 	bl	8001584 <bsp_fram_read>
		if (p_data[0] == '[') {
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	2b5b      	cmp	r3, #91	@ 0x5b
 8003930:	d148      	bne.n	80039c4 <app_func_logs_read+0xf4>
			bsp_fram_read(addr_pointer, p_data, len_timestamp);
 8003932:	8a3b      	ldrh	r3, [r7, #16]
 8003934:	461a      	mov	r2, r3
 8003936:	6839      	ldr	r1, [r7, #0]
 8003938:	68b8      	ldr	r0, [r7, #8]
 800393a:	f7fd fe23 	bl	8001584 <bsp_fram_read>
			if (p_data[len_timestamp - 1U] == ']') {
 800393e:	8a3b      	ldrh	r3, [r7, #16]
 8003940:	3b01      	subs	r3, #1
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	4413      	add	r3, r2
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b5d      	cmp	r3, #93	@ 0x5d
 800394a:	d13b      	bne.n	80039c4 <app_func_logs_read+0xf4>
				if (memcmp(p_data, (uint8_t*)str_timestamp, len_timestamp) > 0) {
 800394c:	8a3b      	ldrh	r3, [r7, #16]
 800394e:	461a      	mov	r2, r3
 8003950:	68f9      	ldr	r1, [r7, #12]
 8003952:	6838      	ldr	r0, [r7, #0]
 8003954:	f025 ffc8 	bl	80298e8 <memcmp>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	dd32      	ble.n	80039c4 <app_func_logs_read+0xf4>
					len_read = len_timestamp;
 800395e:	8a3b      	ldrh	r3, [r7, #16]
 8003960:	77fb      	strb	r3, [r7, #31]
					for(uint8_t j=0;j<LEN_RESP_PAYLOAD_MAX;j++) {
 8003962:	2300      	movs	r3, #0
 8003964:	74fb      	strb	r3, [r7, #19]
 8003966:	e02a      	b.n	80039be <app_func_logs_read+0xee>
						bsp_wdg_refresh();
 8003968:	f7fe fb6a 	bl	8002040 <bsp_wdg_refresh>
						bsp_fram_read(addr_pointer + len_read, &p_data[len_read], 1);
 800396c:	7ffa      	ldrb	r2, [r7, #31]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	18d0      	adds	r0, r2, r3
 8003972:	7ffb      	ldrb	r3, [r7, #31]
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	4413      	add	r3, r2
 8003978:	2201      	movs	r2, #1
 800397a:	4619      	mov	r1, r3
 800397c:	f7fd fe02 	bl	8001584 <bsp_fram_read>
						if ((char)p_data[len_read] == '\n' || (char)p_data[len_read] == '\0') {
 8003980:	7ffb      	ldrb	r3, [r7, #31]
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	4413      	add	r3, r2
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	2b0a      	cmp	r3, #10
 800398a:	d005      	beq.n	8003998 <app_func_logs_read+0xc8>
 800398c:	7ffb      	ldrb	r3, [r7, #31]
 800398e:	683a      	ldr	r2, [r7, #0]
 8003990:	4413      	add	r3, r2
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10c      	bne.n	80039b2 <app_func_logs_read+0xe2>
							memcpy((uint8_t*)lastReadTimeStamp, p_data, len_timestamp);
 8003998:	8a3b      	ldrh	r3, [r7, #16]
 800399a:	461a      	mov	r2, r3
 800399c:	6839      	ldr	r1, [r7, #0]
 800399e:	4812      	ldr	r0, [pc, #72]	@ (80039e8 <app_func_logs_read+0x118>)
 80039a0:	f026 f810 	bl	80299c4 <memcpy>
							lastReadAddress = addr_pointer;
 80039a4:	4a11      	ldr	r2, [pc, #68]	@ (80039ec <app_func_logs_read+0x11c>)
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	6013      	str	r3, [r2, #0]
							return len_read + 1U;
 80039aa:	7ffb      	ldrb	r3, [r7, #31]
 80039ac:	3301      	adds	r3, #1
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	e012      	b.n	80039d8 <app_func_logs_read+0x108>
						}
						len_read++;
 80039b2:	7ffb      	ldrb	r3, [r7, #31]
 80039b4:	3301      	adds	r3, #1
 80039b6:	77fb      	strb	r3, [r7, #31]
					for(uint8_t j=0;j<LEN_RESP_PAYLOAD_MAX;j++) {
 80039b8:	7cfb      	ldrb	r3, [r7, #19]
 80039ba:	3301      	adds	r3, #1
 80039bc:	74fb      	strb	r3, [r7, #19]
 80039be:	7cfb      	ldrb	r3, [r7, #19]
 80039c0:	2bee      	cmp	r3, #238	@ 0xee
 80039c2:	d9d1      	bls.n	8003968 <app_func_logs_read+0x98>
					}
				}
			}
		}
		bsp_wdg_refresh();
 80039c4:	f7fe fb3c 	bl	8002040 <bsp_wdg_refresh>
	for(uint32_t i=0;i<SIZE_LOG;i++) {
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	3301      	adds	r3, #1
 80039cc:	617b      	str	r3, [r7, #20]
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80039d4:	d39e      	bcc.n	8003914 <app_func_logs_read+0x44>
	}
	return 0;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3720      	adds	r7, #32
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20004598 	.word	0x20004598
 80039e4:	20004394 	.word	0x20004394
 80039e8:	2000008c 	.word	0x2000008c
 80039ec:	20004798 	.word	0x20004798

080039f0 <app_func_logs_erase>:

/**
 * @brief Erase log data
 * 
 */
void app_func_logs_erase(void) {
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
	bsp_wdg_refresh();
 80039f4:	f7fe fb24 	bl	8002040 <bsp_wdg_refresh>
	bsp_fram_erase(ADDR_LOG_BASE, SIZE_LOG);
 80039f8:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80039fc:	2000      	movs	r0, #0
 80039fe:	f7fd fdd2 	bl	80015a6 <bsp_fram_erase>
	bsp_fram_erase(ADDR_LOG_INFO, sizeof(Log_Info_t));
 8003a02:	2104      	movs	r1, #4
 8003a04:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003a08:	f7fd fdcd 	bl	80015a6 <bsp_fram_erase>
	memset(&logInfo, 0, sizeof(Log_Info_t));
 8003a0c:	2204      	movs	r2, #4
 8003a0e:	2100      	movs	r1, #0
 8003a10:	4803      	ldr	r0, [pc, #12]	@ (8003a20 <app_func_logs_erase+0x30>)
 8003a12:	f025 ff93 	bl	802993c <memset>
	logInfo.LogPointer = ADDR_LOG_BASE;
 8003a16:	4b02      	ldr	r3, [pc, #8]	@ (8003a20 <app_func_logs_erase+0x30>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
}
 8003a1c:	bf00      	nop
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	20004394 	.word	0x20004394

08003a24 <app_func_logs_write_cplt_cb>:
 * @brief Log writing completion callback
 *
 * @param write_addr The address of the data to write
 * @param write_size The size of the data to write
 */
void app_func_logs_write_cplt_cb(uint32_t write_addr, uint16_t write_size) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b082      	sub	sp, #8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	807b      	strh	r3, [r7, #2]
	if ((write_addr >= ADDR_LOG_BASE) && (write_addr < (ADDR_LOG_BASE + SIZE_LOG))) {
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a36:	d20d      	bcs.n	8003a54 <app_func_logs_write_cplt_cb+0x30>
		logInfo.LogPointer += ((uint32_t)write_size - 1U);
 8003a38:	4b08      	ldr	r3, [pc, #32]	@ (8003a5c <app_func_logs_write_cplt_cb+0x38>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	887b      	ldrh	r3, [r7, #2]
 8003a3e:	4413      	add	r3, r2
 8003a40:	3b01      	subs	r3, #1
 8003a42:	4a06      	ldr	r2, [pc, #24]	@ (8003a5c <app_func_logs_write_cplt_cb+0x38>)
 8003a44:	6013      	str	r3, [r2, #0]
		bsp_fram_write(ADDR_LOG_INFO, (uint8_t*)&logInfo, sizeof(logInfo), false);
 8003a46:	2300      	movs	r3, #0
 8003a48:	2204      	movs	r2, #4
 8003a4a:	4904      	ldr	r1, [pc, #16]	@ (8003a5c <app_func_logs_write_cplt_cb+0x38>)
 8003a4c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8003a50:	f7fd fd64 	bl	800151c <bsp_fram_write>
	}
}
 8003a54:	bf00      	nop
 8003a56:	3708      	adds	r7, #8
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	20004394 	.word	0x20004394

08003a60 <app_func_meas_batt_mon_enable>:
/**
 * @brief Enable / Disable battery monitor
 * 
 * @param enable Enable / Disable
 */
void app_func_meas_batt_mon_enable(bool enable) {
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	4603      	mov	r3, r0
 8003a68:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(BATT_MON_EN_GPIO_Port, BATT_MON_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003a6a:	79fb      	ldrb	r3, [r7, #7]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	2104      	movs	r1, #4
 8003a70:	4803      	ldr	r0, [pc, #12]	@ (8003a80 <app_func_meas_batt_mon_enable+0x20>)
 8003a72:	f012 fec5 	bl	8016800 <HAL_GPIO_WritePin>
}
 8003a76:	bf00      	nop
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	42020000 	.word	0x42020000

08003a84 <app_func_meas_batt_mon_meas>:
 * @brief The battery monitor measures and obtains the battery voltages
 * 
 * @param p_vbatA The battery voltage of battery 1, unit: mV
 * @param p_vbatB The battery voltage of battery 2, unit: mV
 */
void app_func_meas_batt_mon_meas(uint16_t* p_vbatA, uint16_t* p_vbatB) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
	bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_BATT_MON1, battA, 100, 100);
 8003a8e:	2364      	movs	r3, #100	@ 0x64
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2364      	movs	r3, #100	@ 0x64
 8003a94:	4a22      	ldr	r2, [pc, #136]	@ (8003b20 <app_func_meas_batt_mon_meas+0x9c>)
 8003a96:	4923      	ldr	r1, [pc, #140]	@ (8003b24 <app_func_meas_batt_mon_meas+0xa0>)
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f7fd fc45 	bl	8001328 <bsp_adc_single_sampling>
	bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_BATT_MON2, battB, 100, 100);
 8003a9e:	2364      	movs	r3, #100	@ 0x64
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	2364      	movs	r3, #100	@ 0x64
 8003aa4:	4a20      	ldr	r2, [pc, #128]	@ (8003b28 <app_func_meas_batt_mon_meas+0xa4>)
 8003aa6:	4921      	ldr	r1, [pc, #132]	@ (8003b2c <app_func_meas_batt_mon_meas+0xa8>)
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	f7fd fc3d 	bl	8001328 <bsp_adc_single_sampling>
	uint32_t vAavg = 0;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	617b      	str	r3, [r7, #20]
	uint32_t vBavg = 0;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
	for(uint8_t i=0;i<100;i++) {
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	73fb      	strb	r3, [r7, #15]
 8003aba:	e012      	b.n	8003ae2 <app_func_meas_batt_mon_meas+0x5e>
		vAavg += battA[i];
 8003abc:	7bfb      	ldrb	r3, [r7, #15]
 8003abe:	4a18      	ldr	r2, [pc, #96]	@ (8003b20 <app_func_meas_batt_mon_meas+0x9c>)
 8003ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ac4:	461a      	mov	r2, r3
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	4413      	add	r3, r2
 8003aca:	617b      	str	r3, [r7, #20]
		vBavg += battB[i];
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	4a16      	ldr	r2, [pc, #88]	@ (8003b28 <app_func_meas_batt_mon_meas+0xa4>)
 8003ad0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4413      	add	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
	for(uint8_t i=0;i<100;i++) {
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	73fb      	strb	r3, [r7, #15]
 8003ae2:	7bfb      	ldrb	r3, [r7, #15]
 8003ae4:	2b63      	cmp	r3, #99	@ 0x63
 8003ae6:	d9e9      	bls.n	8003abc <app_func_meas_batt_mon_meas+0x38>
	}
	vAavg /= 100;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	4a11      	ldr	r2, [pc, #68]	@ (8003b30 <app_func_meas_batt_mon_meas+0xac>)
 8003aec:	fba2 2303 	umull	r2, r3, r2, r3
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	617b      	str	r3, [r7, #20]
	vBavg /= 100;
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	4a0e      	ldr	r2, [pc, #56]	@ (8003b30 <app_func_meas_batt_mon_meas+0xac>)
 8003af8:	fba2 2303 	umull	r2, r3, r2, r3
 8003afc:	095b      	lsrs	r3, r3, #5
 8003afe:	613b      	str	r3, [r7, #16]
	p_vbatA[0] = vAavg * BSP_BATT_FACTOR;
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	801a      	strh	r2, [r3, #0]
	p_vbatB[0] = vBavg * BSP_BATT_FACTOR;
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	b29b      	uxth	r3, r3
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	b29a      	uxth	r2, r3
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	801a      	strh	r2, [r3, #0]
}
 8003b18:	bf00      	nop
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	2000479c 	.word	0x2000479c
 8003b24:	14000020 	.word	0x14000020
 8003b28:	20004864 	.word	0x20004864
 8003b2c:	18000040 	.word	0x18000040
 8003b30:	51eb851f 	.word	0x51eb851f

08003b34 <app_func_meas_imp_enable>:
/**
 * @brief Enable / disable the impedance monitor.
 *
 * @param enable Enable / disable
 */
void app_func_meas_imp_enable(bool enable) {
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMP_EN_GPIO_Port, IMP_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003b3e:	79fb      	ldrb	r3, [r7, #7]
 8003b40:	461a      	mov	r2, r3
 8003b42:	2104      	movs	r1, #4
 8003b44:	4803      	ldr	r0, [pc, #12]	@ (8003b54 <app_func_meas_imp_enable+0x20>)
 8003b46:	f012 fe5b 	bl	8016800 <HAL_GPIO_WritePin>
}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	42021400 	.word	0x42021400

08003b58 <app_func_meas_imp_sel_set>:
 * @param impin_n_sel0 Select multiplexer U900 input X(SINK_CH1(LL)/CH2(LH)/CH3(HL)/CH4(HH)) to IMP_SINK
 * @param impin_n_sel1 Select multiplexer U900 input X(SINK_CH1(LL)/CH2(LH)/CH3(HL)/CH4(HH)) to IMP_SINK
 * @param impin_n_sel2 Select multiplexer U901 input X(IMP_SINK(L)/SINK_ENCL(H)) to VIMC_IN-
 * @param impin_p_sel Select multiplexer U901 input Y(STIMA(L)/STIMB(H)) to VIMC_IN+
 */
void app_func_meas_imp_sel_set(bool impin_n_sel0, bool impin_n_sel1, bool impin_n_sel2, bool impin_p_sel) {
 8003b58:	b590      	push	{r4, r7, lr}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	4604      	mov	r4, r0
 8003b60:	4608      	mov	r0, r1
 8003b62:	4611      	mov	r1, r2
 8003b64:	461a      	mov	r2, r3
 8003b66:	4623      	mov	r3, r4
 8003b68:	71fb      	strb	r3, [r7, #7]
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	71bb      	strb	r3, [r7, #6]
 8003b6e:	460b      	mov	r3, r1
 8003b70:	717b      	strb	r3, [r7, #5]
 8003b72:	4613      	mov	r3, r2
 8003b74:	713b      	strb	r3, [r7, #4]
	HAL_GPIO_WritePin(IMP_IN_N_SEL0_GPIO_Port, IMP_IN_N_SEL0_Pin, (impin_n_sel0)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003b76:	79fb      	ldrb	r3, [r7, #7]
 8003b78:	461a      	mov	r2, r3
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	480c      	ldr	r0, [pc, #48]	@ (8003bb0 <app_func_meas_imp_sel_set+0x58>)
 8003b7e:	f012 fe3f 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMP_IN_N_SEL1_GPIO_Port, IMP_IN_N_SEL1_Pin, (impin_n_sel1)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003b82:	79bb      	ldrb	r3, [r7, #6]
 8003b84:	461a      	mov	r2, r3
 8003b86:	2108      	movs	r1, #8
 8003b88:	4809      	ldr	r0, [pc, #36]	@ (8003bb0 <app_func_meas_imp_sel_set+0x58>)
 8003b8a:	f012 fe39 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMP_IN_N_SEL2_GPIO_Port, IMP_IN_N_SEL2_Pin, (impin_n_sel2)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003b8e:	797b      	ldrb	r3, [r7, #5]
 8003b90:	461a      	mov	r2, r3
 8003b92:	2110      	movs	r1, #16
 8003b94:	4806      	ldr	r0, [pc, #24]	@ (8003bb0 <app_func_meas_imp_sel_set+0x58>)
 8003b96:	f012 fe33 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMP_IN_P_SEL_GPIO_Port, IMP_IN_P_SEL_Pin, (impin_p_sel)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003b9a:	793b      	ldrb	r3, [r7, #4]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	4803      	ldr	r0, [pc, #12]	@ (8003bb0 <app_func_meas_imp_sel_set+0x58>)
 8003ba2:	f012 fe2d 	bl	8016800 <HAL_GPIO_WritePin>
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd90      	pop	{r4, r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	42021400 	.word	0x42021400
 8003bb4:	00000000 	.word	0x00000000

08003bb8 <app_func_meas_imp_sampPoints_get>:
 * @param samplingFrequency_hz Sampling frequency of the ADC in Hz
 * @param samplingTime_us Sampling duration in s
 *
 * @return uint16_t Number of sampling points (in samples) required to cover the given sampling time
 */
uint16_t app_func_meas_imp_sampPoints_get(uint32_t samplingFrequency_hz, uint32_t samplingTime_us) {
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
	_Float64 samplingTime_s = samplingTime_us * 1e-6;
 8003bc2:	6838      	ldr	r0, [r7, #0]
 8003bc4:	f7fc fca2 	bl	800050c <__aeabi_ui2d>
 8003bc8:	a31a      	add	r3, pc, #104	@ (adr r3, 8003c34 <app_func_meas_imp_sampPoints_get+0x7c>)
 8003bca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bce:	f7fc fd17 	bl	8000600 <__aeabi_dmul>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    uint32_t samplingPoints = (uint32_t)(samplingFrequency_hz * samplingTime_s + 0.5);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7fc fc96 	bl	800050c <__aeabi_ui2d>
 8003be0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003be4:	f7fc fd0c 	bl	8000600 <__aeabi_dmul>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4610      	mov	r0, r2
 8003bee:	4619      	mov	r1, r3
 8003bf0:	f04f 0200 	mov.w	r2, #0
 8003bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8003c30 <app_func_meas_imp_sampPoints_get+0x78>)
 8003bf6:	f7fc fb4d 	bl	8000294 <__adddf3>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	f7fc ffbf 	bl	8000b84 <__aeabi_d2uiz>
 8003c06:	4603      	mov	r3, r0
 8003c08:	617b      	str	r3, [r7, #20]

    if (samplingPoints == 0)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d102      	bne.n	8003c16 <app_func_meas_imp_sampPoints_get+0x5e>
    	samplingPoints = 1;
 8003c10:	2301      	movs	r3, #1
 8003c12:	617b      	str	r3, [r7, #20]
 8003c14:	e006      	b.n	8003c24 <app_func_meas_imp_sampPoints_get+0x6c>
    else if (samplingPoints > ADC_MAX_SAMPLE_POINTS)
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003c1c:	d902      	bls.n	8003c24 <app_func_meas_imp_sampPoints_get+0x6c>
    	samplingPoints = ADC_MAX_SAMPLE_POINTS;
 8003c1e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003c22:	617b      	str	r3, [r7, #20]

    return samplingPoints;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	b29b      	uxth	r3, r3
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3718      	adds	r7, #24
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	3fe00000 	.word	0x3fe00000
 8003c34:	a0b5ed8d 	.word	0xa0b5ed8d
 8003c38:	3eb0c6f7 	.word	0x3eb0c6f7

08003c3c <app_func_meas_imp_volt_meas>:
 * @param channel The channel to sample, IMP_OUT+ or IMP_OUT-
 * @param voltageBuffer Buffer for storing the sampled voltage from IMP_OUT+ or IMP_OUT-
 * @param samplingPoints Number of the sampling points
 * @param samplingFrequency_hz 	Sampling frequency of the Measurement
 */
void app_func_meas_imp_volt_meas(uint32_t channel, uint16_t voltageBuffer[], uint16_t samplingPoints, uint16_t samplingFrequency_hz) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af02      	add	r7, sp, #8
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	4611      	mov	r1, r2
 8003c48:	461a      	mov	r2, r3
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	80fb      	strh	r3, [r7, #6]
 8003c4e:	4613      	mov	r3, r2
 8003c50:	80bb      	strh	r3, [r7, #4]
	bsp_adc_single_sampling(HANDLE_ID_ADC4, channel, voltageBuffer, samplingPoints, samplingFrequency_hz);
 8003c52:	88fa      	ldrh	r2, [r7, #6]
 8003c54:	88bb      	ldrh	r3, [r7, #4]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	68f9      	ldr	r1, [r7, #12]
 8003c5e:	2001      	movs	r0, #1
 8003c60:	f7fd fb62 	bl	8001328 <bsp_adc_single_sampling>
}
 8003c64:	bf00      	nop
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	0000      	movs	r0, r0
	...

08003c70 <app_func_meas_imp_volt_calc>:
 * @param widthPoints Number of sampling points used in the calculation,
 *                   corresponding to the pulse width.
 *
 * @return _Float64 Differential load voltage in mV
 */
_Float64 app_func_meas_imp_volt_calc(uint16_t voltageBuffer[], uint16_t periodPoints, uint16_t widthPoints) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08a      	sub	sp, #40	@ 0x28
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	460b      	mov	r3, r1
 8003c7a:	807b      	strh	r3, [r7, #2]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	803b      	strh	r3, [r7, #0]
	uint16_t* p_buff = (uint16_t*)voltageBuffer;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	617b      	str	r3, [r7, #20]
	_Float64 impVolt = 0;
 8003c84:	f04f 0200 	mov.w	r2, #0
 8003c88:	f04f 0300 	mov.w	r3, #0
 8003c8c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uint8_t periodPulses = 2;
 8003c90:	2302      	movs	r3, #2
 8003c92:	74fb      	strb	r3, [r7, #19]
	uint16_t halfPeriodPoints = periodPoints / 2;
 8003c94:	887b      	ldrh	r3, [r7, #2]
 8003c96:	085b      	lsrs	r3, r3, #1
 8003c98:	823b      	strh	r3, [r7, #16]
	uint16_t halfWidthPoints = widthPoints / 2;
 8003c9a:	883b      	ldrh	r3, [r7, #0]
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	81fb      	strh	r3, [r7, #14]
	uint16_t startPoint, stopPoint;
	uint16_t maxV, minV;

	for (uint8_t pulse = 0;pulse < periodPulses;pulse++) {
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	76fb      	strb	r3, [r7, #27]
 8003ca4:	e044      	b.n	8003d30 <app_func_meas_imp_volt_calc+0xc0>
		maxV = 0;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	83fb      	strh	r3, [r7, #30]
		minV = 0xFFFF;
 8003caa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003cae:	83bb      	strh	r3, [r7, #28]
		startPoint = halfWidthPoints + (halfPeriodPoints * pulse);
 8003cb0:	7efb      	ldrb	r3, [r7, #27]
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	8a3a      	ldrh	r2, [r7, #16]
 8003cb6:	fb12 f303 	smulbb	r3, r2, r3
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	89fb      	ldrh	r3, [r7, #14]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	81bb      	strh	r3, [r7, #12]
		stopPoint = startPoint + (halfPeriodPoints / 2);
 8003cc2:	8a3b      	ldrh	r3, [r7, #16]
 8003cc4:	085b      	lsrs	r3, r3, #1
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	89bb      	ldrh	r3, [r7, #12]
 8003cca:	4413      	add	r3, r2
 8003ccc:	817b      	strh	r3, [r7, #10]

		for(uint16_t i = startPoint; i < stopPoint; i++) {
 8003cce:	89bb      	ldrh	r3, [r7, #12]
 8003cd0:	833b      	strh	r3, [r7, #24]
 8003cd2:	e016      	b.n	8003d02 <app_func_meas_imp_volt_calc+0x92>
			maxV = (maxV > p_buff[i])?maxV:p_buff[i];
 8003cd4:	8b3b      	ldrh	r3, [r7, #24]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	697a      	ldr	r2, [r7, #20]
 8003cda:	4413      	add	r3, r2
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	8bfa      	ldrh	r2, [r7, #30]
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	bf38      	it	cc
 8003ce4:	4613      	movcc	r3, r2
 8003ce6:	83fb      	strh	r3, [r7, #30]
			minV = (minV < p_buff[i])?minV:p_buff[i];
 8003ce8:	8b3b      	ldrh	r3, [r7, #24]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4413      	add	r3, r2
 8003cf0:	881b      	ldrh	r3, [r3, #0]
 8003cf2:	8bba      	ldrh	r2, [r7, #28]
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	bf28      	it	cs
 8003cf8:	4613      	movcs	r3, r2
 8003cfa:	83bb      	strh	r3, [r7, #28]
		for(uint16_t i = startPoint; i < stopPoint; i++) {
 8003cfc:	8b3b      	ldrh	r3, [r7, #24]
 8003cfe:	3301      	adds	r3, #1
 8003d00:	833b      	strh	r3, [r7, #24]
 8003d02:	8b3a      	ldrh	r2, [r7, #24]
 8003d04:	897b      	ldrh	r3, [r7, #10]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d3e4      	bcc.n	8003cd4 <app_func_meas_imp_volt_calc+0x64>
		}
		impVolt += (_Float64)(maxV - minV);
 8003d0a:	8bfa      	ldrh	r2, [r7, #30]
 8003d0c:	8bbb      	ldrh	r3, [r7, #28]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fc fc0b 	bl	800052c <__aeabi_i2d>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d1e:	f7fc fab9 	bl	8000294 <__adddf3>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	e9c7 2308 	strd	r2, r3, [r7, #32]
	for (uint8_t pulse = 0;pulse < periodPulses;pulse++) {
 8003d2a:	7efb      	ldrb	r3, [r7, #27]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	76fb      	strb	r3, [r7, #27]
 8003d30:	7efa      	ldrb	r2, [r7, #27]
 8003d32:	7cfb      	ldrb	r3, [r7, #19]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d3b6      	bcc.n	8003ca6 <app_func_meas_imp_volt_calc+0x36>
	}
	impVolt = impVolt / (_Float64)periodPulses;
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fc fbe6 	bl	800050c <__aeabi_ui2d>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d48:	f7fc fd84 	bl	8000854 <__aeabi_ddiv>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return (impVolt * BSP_IMP_FACTOR);
 8003d54:	a308      	add	r3, pc, #32	@ (adr r3, 8003d78 <app_func_meas_imp_volt_calc+0x108>)
 8003d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d5e:	f7fc fc4f 	bl	8000600 <__aeabi_dmul>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	ec43 2b17 	vmov	d7, r2, r3
}
 8003d6a:	eeb0 0a47 	vmov.f32	s0, s14
 8003d6e:	eef0 0a67 	vmov.f32	s1, s15
 8003d72:	3728      	adds	r7, #40	@ 0x28
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	aaaaaaaa 	.word	0xaaaaaaaa
 8003d7c:	3feaaaaa 	.word	0x3feaaaaa

08003d80 <app_func_meas_imp_calc>:
 *
 * @param vdac_mV The output voltage of the DAC that generates the current IREF
 * @param vload_mV The voltage difference across the load
 * @return _Float64 The resistance of the load
 */
_Float64 app_func_meas_imp_calc(_Float64 vdac_mV, _Float64 vload_mV) {
 8003d80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d84:	b090      	sub	sp, #64	@ 0x40
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	ed87 0b02 	vstr	d0, [r7, #8]
 8003d8c:	ed87 1b00 	vstr	d1, [r7]
	_Float64 iref = vdac_mV / 1000.0f / BSP_STIM_RREF;
 8003d90:	f04f 0200 	mov.w	r2, #0
 8003d94:	4b7a      	ldr	r3, [pc, #488]	@ (8003f80 <app_func_meas_imp_calc+0x200>)
 8003d96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d9a:	f7fc fd5b 	bl	8000854 <__aeabi_ddiv>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	4610      	mov	r0, r2
 8003da4:	4619      	mov	r1, r3
 8003da6:	a36c      	add	r3, pc, #432	@ (adr r3, 8003f58 <app_func_meas_imp_calc+0x1d8>)
 8003da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dac:	f7fc fd52 	bl	8000854 <__aeabi_ddiv>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    if (iref <= 0.0f)
 8003db8:	f04f 0200 	mov.w	r2, #0
 8003dbc:	f04f 0300 	mov.w	r3, #0
 8003dc0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003dc4:	f7fc fe98 	bl	8000af8 <__aeabi_dcmple>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d004      	beq.n	8003dd8 <app_func_meas_imp_calc+0x58>
    	return 0.0f;
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e0b3      	b.n	8003f40 <app_func_meas_imp_calc+0x1c0>

    _Float64 iout = iref * (BSP_MIRROR_RREF / BSP_MIRROR_ROUT);
 8003dd8:	a361      	add	r3, pc, #388	@ (adr r3, 8003f60 <app_func_meas_imp_calc+0x1e0>)
 8003dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dde:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003de2:	f7fc fc0d 	bl	8000600 <__aeabi_dmul>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    for (uint8_t iter = 0; iter < 20; iter++) {
 8003dee:	2300      	movs	r3, #0
 8003df0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003df4:	e08e      	b.n	8003f14 <app_func_meas_imp_calc+0x194>
    	_Float64 f  = BSP_VT * logf(iref / iout) - (iout * BSP_MIRROR_ROUT - iref * BSP_MIRROR_RREF);
 8003df6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003dfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003dfe:	f7fc fd29 	bl	8000854 <__aeabi_ddiv>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f7fc fedb 	bl	8000bc4 <__aeabi_d2f>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	ee00 3a10 	vmov	s0, r3
 8003e14:	f025 fde4 	bl	80299e0 <logf>
 8003e18:	eef0 7a40 	vmov.f32	s15, s0
 8003e1c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8003f84 <app_func_meas_imp_calc+0x204>
 8003e20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e24:	ee17 0a90 	vmov	r0, s15
 8003e28:	f7fc fb92 	bl	8000550 <__aeabi_f2d>
 8003e2c:	4680      	mov	r8, r0
 8003e2e:	4689      	mov	r9, r1
 8003e30:	a34d      	add	r3, pc, #308	@ (adr r3, 8003f68 <app_func_meas_imp_calc+0x1e8>)
 8003e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e36:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003e3a:	f7fc fbe1 	bl	8000600 <__aeabi_dmul>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	460b      	mov	r3, r1
 8003e42:	4692      	mov	sl, r2
 8003e44:	469b      	mov	fp, r3
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	4b4d      	ldr	r3, [pc, #308]	@ (8003f80 <app_func_meas_imp_calc+0x200>)
 8003e4c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e50:	f7fc fbd6 	bl	8000600 <__aeabi_dmul>
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4650      	mov	r0, sl
 8003e5a:	4659      	mov	r1, fp
 8003e5c:	f7fc fa18 	bl	8000290 <__aeabi_dsub>
 8003e60:	4602      	mov	r2, r0
 8003e62:	460b      	mov	r3, r1
 8003e64:	4640      	mov	r0, r8
 8003e66:	4649      	mov	r1, r9
 8003e68:	f7fc fa12 	bl	8000290 <__aeabi_dsub>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	e9c7 2308 	strd	r2, r3, [r7, #32]
    	_Float64 df = -(BSP_VT / iout) - BSP_MIRROR_ROUT;
 8003e74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e78:	a13d      	add	r1, pc, #244	@ (adr r1, 8003f70 <app_func_meas_imp_calc+0x1f0>)
 8003e7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003e7e:	f7fc fce9 	bl	8000854 <__aeabi_ddiv>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	4614      	mov	r4, r2
 8003e88:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8003e8c:	a336      	add	r3, pc, #216	@ (adr r3, 8003f68 <app_func_meas_imp_calc+0x1e8>)
 8003e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e92:	4620      	mov	r0, r4
 8003e94:	4629      	mov	r1, r5
 8003e96:	f7fc f9fb 	bl	8000290 <__aeabi_dsub>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    	_Float64 delta = f / df;
 8003ea2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ea6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003eaa:	f7fc fcd3 	bl	8000854 <__aeabi_ddiv>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	e9c7 2304 	strd	r2, r3, [r7, #16]
        iout -= delta;
 8003eb6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003eba:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003ebe:	f7fc f9e7 	bl	8000290 <__aeabi_dsub>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        if (fabsf(delta) < 1e-12f)
 8003eca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ece:	f7fc fe79 	bl	8000bc4 <__aeabi_d2f>
 8003ed2:	ee07 0a90 	vmov	s15, r0
 8003ed6:	eef0 7ae7 	vabs.f32	s15, s15
 8003eda:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8003f88 <app_func_meas_imp_calc+0x208>
 8003ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee6:	d41b      	bmi.n	8003f20 <app_func_meas_imp_calc+0x1a0>
        	break;

        if (iout <= 0.0f) {
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003ef4:	f7fc fe00 	bl	8000af8 <__aeabi_dcmple>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d005      	beq.n	8003f0a <app_func_meas_imp_calc+0x18a>
            iout = 1e-12f;
 8003efe:	a31e      	add	r3, pc, #120	@ (adr r3, 8003f78 <app_func_meas_imp_calc+0x1f8>)
 8003f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f04:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
            break;
 8003f08:	e00b      	b.n	8003f22 <app_func_meas_imp_calc+0x1a2>
    for (uint8_t iter = 0; iter < 20; iter++) {
 8003f0a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f0e:	3301      	adds	r3, #1
 8003f10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003f14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f18:	2b13      	cmp	r3, #19
 8003f1a:	f67f af6c 	bls.w	8003df6 <app_func_meas_imp_calc+0x76>
 8003f1e:	e000      	b.n	8003f22 <app_func_meas_imp_calc+0x1a2>
        	break;
 8003f20:	bf00      	nop
        }
    }

    return (vload_mV / (iout * 1000.0f));
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	4b16      	ldr	r3, [pc, #88]	@ (8003f80 <app_func_meas_imp_calc+0x200>)
 8003f28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8003f2c:	f7fc fb68 	bl	8000600 <__aeabi_dmul>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f38:	f7fc fc8c 	bl	8000854 <__aeabi_ddiv>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
}
 8003f40:	ec43 2b17 	vmov	d7, r2, r3
 8003f44:	eeb0 0a47 	vmov.f32	s0, s14
 8003f48:	eef0 0a67 	vmov.f32	s1, s15
 8003f4c:	3740      	adds	r7, #64	@ 0x40
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f54:	f3af 8000 	nop.w
 8003f58:	00000000 	.word	0x00000000
 8003f5c:	40a5e000 	.word	0x40a5e000
 8003f60:	a0000000 	.word	0xa0000000
 8003f64:	401aaaaa 	.word	0x401aaaaa
 8003f68:	00000000 	.word	0x00000000
 8003f6c:	4062c000 	.word	0x4062c000
 8003f70:	20000000 	.word	0x20000000
 8003f74:	3f9a786c 	.word	0x3f9a786c
 8003f78:	80000000 	.word	0x80000000
 8003f7c:	3d719799 	.word	0x3d719799
 8003f80:	408f4000 	.word	0x408f4000
 8003f84:	3cd3c361 	.word	0x3cd3c361
 8003f88:	2b8cbccc 	.word	0x2b8cbccc

08003f8c <app_func_meas_vdda_sup_enable>:
/**
 * @brief Enable / Disable VDDA supply
 *
 * @param enable Enable / Disable
 */
void app_func_meas_vdda_sup_enable(bool enable) { /* parasoft-suppress MISRAC2012-RULE_8_7-a "Referenced by DVT firmware." */
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	4603      	mov	r3, r0
 8003f94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(VDDA_EN_GPIO_Port, VDDA_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003f9e:	4803      	ldr	r0, [pc, #12]	@ (8003fac <app_func_meas_vdda_sup_enable+0x20>)
 8003fa0:	f012 fc2e 	bl	8016800 <HAL_GPIO_WritePin>
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	42020400 	.word	0x42020400

08003fb0 <app_func_meas_sensor_enable>:
 * @brief Enable / Disable sensor
 *
 * @param sensorID	The ID of sensor
 * @param enable	Enable / Disable
 */
void app_func_meas_sensor_enable(uint8_t sensorID, bool enable) {
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	460a      	mov	r2, r1
 8003fba:	71fb      	strb	r3, [r7, #7]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	71bb      	strb	r3, [r7, #6]
	switch(sensorID)
 8003fc0:	79fb      	ldrb	r3, [r7, #7]
 8003fc2:	3b01      	subs	r3, #1
 8003fc4:	2b03      	cmp	r3, #3
 8003fc6:	d835      	bhi.n	8004034 <app_func_meas_sensor_enable+0x84>
 8003fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fd0 <app_func_meas_sensor_enable+0x20>)
 8003fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fce:	bf00      	nop
 8003fd0:	08003fe1 	.word	0x08003fe1
 8003fd4:	08003ffb 	.word	0x08003ffb
 8003fd8:	08004017 	.word	0x08004017
 8003fdc:	08004027 	.word	0x08004027
	{
	case SENSOR_ID_ECG_HR:
	{
		HAL_GPIO_WritePin(ECG_HR_SDNn_GPIO_Port, ECG_HR_SDNn_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003fe0:	79bb      	ldrb	r3, [r7, #6]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	2120      	movs	r1, #32
 8003fe6:	4816      	ldr	r0, [pc, #88]	@ (8004040 <app_func_meas_sensor_enable+0x90>)
 8003fe8:	f012 fc0a 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ECG_RLD_GPIO_Port, ECG_RLD_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003fec:	79bb      	ldrb	r3, [r7, #6]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	2110      	movs	r1, #16
 8003ff2:	4813      	ldr	r0, [pc, #76]	@ (8004040 <app_func_meas_sensor_enable+0x90>)
 8003ff4:	f012 fc04 	bl	8016800 <HAL_GPIO_WritePin>
	}	break;
 8003ff8:	e01d      	b.n	8004036 <app_func_meas_sensor_enable+0x86>

	case SENSOR_ID_ECG_RR:
	{
		HAL_GPIO_WritePin(ECG_RR_SDNn_GPIO_Port, ECG_RR_SDNn_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8003ffa:	79bb      	ldrb	r3, [r7, #6]
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004002:	4810      	ldr	r0, [pc, #64]	@ (8004044 <app_func_meas_sensor_enable+0x94>)
 8004004:	f012 fbfc 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(ECG_RLD_GPIO_Port, ECG_RLD_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8004008:	79bb      	ldrb	r3, [r7, #6]
 800400a:	461a      	mov	r2, r3
 800400c:	2110      	movs	r1, #16
 800400e:	480c      	ldr	r0, [pc, #48]	@ (8004040 <app_func_meas_sensor_enable+0x90>)
 8004010:	f012 fbf6 	bl	8016800 <HAL_GPIO_WritePin>
	}	break;
 8004014:	e00f      	b.n	8004036 <app_func_meas_sensor_enable+0x86>

	case SENSOR_ID_ENG1:
	{
		HAL_GPIO_WritePin(ENG1_SDNn_GPIO_Port, ENG1_SDNn_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8004016:	79bb      	ldrb	r3, [r7, #6]
 8004018:	461a      	mov	r2, r3
 800401a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800401e:	4808      	ldr	r0, [pc, #32]	@ (8004040 <app_func_meas_sensor_enable+0x90>)
 8004020:	f012 fbee 	bl	8016800 <HAL_GPIO_WritePin>
	}	break;
 8004024:	e007      	b.n	8004036 <app_func_meas_sensor_enable+0x86>

	case SENSOR_ID_ENG2:
	{
		HAL_GPIO_WritePin(ENG2_SDNn_GPIO_Port, ENG2_SDNn_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8004026:	79bb      	ldrb	r3, [r7, #6]
 8004028:	461a      	mov	r2, r3
 800402a:	2104      	movs	r1, #4
 800402c:	4806      	ldr	r0, [pc, #24]	@ (8004048 <app_func_meas_sensor_enable+0x98>)
 800402e:	f012 fbe7 	bl	8016800 <HAL_GPIO_WritePin>
	}	break;
 8004032:	e000      	b.n	8004036 <app_func_meas_sensor_enable+0x86>

	default:
		break;
 8004034:	bf00      	nop
	}
}
 8004036:	bf00      	nop
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	42020400 	.word	0x42020400
 8004044:	42020800 	.word	0x42020800
 8004048:	42021800 	.word	0x42021800

0800404c <app_func_meas_sensor_meas>:
 * @param sensorID The ID of sensor
 * @param buff 	Data buffer for the voltage
 * @param bufferSize 	Data buffer size
 * @param samplingFrequency_hz 	Sampling frequency of the sensor. The minimum unit is 1Hz, and the range is 15 ~ 65535Hz
 */
void app_func_meas_sensor_meas(uint8_t sensorID, uint8_t* buff, uint8_t bufferSize, uint16_t samplingFrequency_hz) {
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af02      	add	r7, sp, #8
 8004052:	6039      	str	r1, [r7, #0]
 8004054:	4611      	mov	r1, r2
 8004056:	461a      	mov	r2, r3
 8004058:	4603      	mov	r3, r0
 800405a:	71fb      	strb	r3, [r7, #7]
 800405c:	460b      	mov	r3, r1
 800405e:	71bb      	strb	r3, [r7, #6]
 8004060:	4613      	mov	r3, r2
 8004062:	80bb      	strh	r3, [r7, #4]
	uint16_t samplingPoints = bufferSize / sizeof(uint16_t);
 8004064:	79bb      	ldrb	r3, [r7, #6]
 8004066:	085b      	lsrs	r3, r3, #1
 8004068:	b2db      	uxtb	r3, r3
 800406a:	81fb      	strh	r3, [r7, #14]
	switch(sensorID)
 800406c:	79fb      	ldrb	r3, [r7, #7]
 800406e:	3b01      	subs	r3, #1
 8004070:	2b03      	cmp	r3, #3
 8004072:	d833      	bhi.n	80040dc <app_func_meas_sensor_meas+0x90>
 8004074:	a201      	add	r2, pc, #4	@ (adr r2, 800407c <app_func_meas_sensor_meas+0x30>)
 8004076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407a:	bf00      	nop
 800407c:	0800408d 	.word	0x0800408d
 8004080:	080040a1 	.word	0x080040a1
 8004084:	080040b5 	.word	0x080040b5
 8004088:	080040c9 	.word	0x080040c9
	{
	case SENSOR_ID_ECG_HR:
		bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_ECG_HR_OUT, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 800408c:	89fa      	ldrh	r2, [r7, #14]
 800408e:	88bb      	ldrh	r3, [r7, #4]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	4613      	mov	r3, r2
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	4914      	ldr	r1, [pc, #80]	@ (80040e8 <app_func_meas_sensor_meas+0x9c>)
 8004098:	2000      	movs	r0, #0
 800409a:	f7fd f945 	bl	8001328 <bsp_adc_single_sampling>
		break;
 800409e:	e01e      	b.n	80040de <app_func_meas_sensor_meas+0x92>

	case SENSOR_ID_ECG_RR:
		bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_ECG_RR_OUT, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 80040a0:	89fa      	ldrh	r2, [r7, #14]
 80040a2:	88bb      	ldrh	r3, [r7, #4]
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	4613      	mov	r3, r2
 80040a8:	683a      	ldr	r2, [r7, #0]
 80040aa:	4910      	ldr	r1, [pc, #64]	@ (80040ec <app_func_meas_sensor_meas+0xa0>)
 80040ac:	2000      	movs	r0, #0
 80040ae:	f7fd f93b 	bl	8001328 <bsp_adc_single_sampling>
		break;
 80040b2:	e014      	b.n	80040de <app_func_meas_sensor_meas+0x92>

	case SENSOR_ID_ENG1:
		bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_ENG1_OUT, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 80040b4:	89fa      	ldrh	r2, [r7, #14]
 80040b6:	88bb      	ldrh	r3, [r7, #4]
 80040b8:	9300      	str	r3, [sp, #0]
 80040ba:	4613      	mov	r3, r2
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	490c      	ldr	r1, [pc, #48]	@ (80040f0 <app_func_meas_sensor_meas+0xa4>)
 80040c0:	2000      	movs	r0, #0
 80040c2:	f7fd f931 	bl	8001328 <bsp_adc_single_sampling>
		break;
 80040c6:	e00a      	b.n	80040de <app_func_meas_sensor_meas+0x92>

	case SENSOR_ID_ENG2:
		bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_ENG2_OUT, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 80040c8:	89fa      	ldrh	r2, [r7, #14]
 80040ca:	88bb      	ldrh	r3, [r7, #4]
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	4613      	mov	r3, r2
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	4908      	ldr	r1, [pc, #32]	@ (80040f4 <app_func_meas_sensor_meas+0xa8>)
 80040d4:	2001      	movs	r0, #1
 80040d6:	f7fd f927 	bl	8001328 <bsp_adc_single_sampling>
		break;
 80040da:	e000      	b.n	80040de <app_func_meas_sensor_meas+0x92>

	default:
		break;
 80040dc:	bf00      	nop
	}
}
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	3e008000 	.word	0x3e008000
 80040ec:	42010000 	.word	0x42010000
 80040f0:	46020000 	.word	0x46020000
 80040f4:	1c000080 	.word	0x1c000080

080040f8 <app_func_meas_sensor_sampling>:
 * @param sensorID The ID of sensor
 * @param buff 	Data buffer for the voltage
 * @param bufferSize 	Data buffer size
 * @param samplingFrequency_hz 	Sampling frequency of the sensor. The minimum unit is 0.1Hz, and the range is 1.5 ~ 6553.5Hz
 */
void app_func_meas_sensor_sampling(uint8_t sensorID, uint8_t* buff, uint8_t bufferSize, float samplingFrequency_hz) {
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	ed87 0a01 	vstr	s0, [r7, #4]
 8004106:	73fb      	strb	r3, [r7, #15]
 8004108:	4613      	mov	r3, r2
 800410a:	73bb      	strb	r3, [r7, #14]
	app_func_meas_sensor_meas(sensorID, buff, bufferSize, samplingFrequency_hz * 10.0);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7fc fa1f 	bl	8000550 <__aeabi_f2d>
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <app_func_meas_sensor_sampling+0x4c>)
 8004118:	f7fc fa72 	bl	8000600 <__aeabi_dmul>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4610      	mov	r0, r2
 8004122:	4619      	mov	r1, r3
 8004124:	f7fc fd2e 	bl	8000b84 <__aeabi_d2uiz>
 8004128:	4603      	mov	r3, r0
 800412a:	b29b      	uxth	r3, r3
 800412c:	7bba      	ldrb	r2, [r7, #14]
 800412e:	7bf8      	ldrb	r0, [r7, #15]
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	f7ff ff8b 	bl	800404c <app_func_meas_sensor_meas>
	bsp_adc_sampling_continue_IT(10U);
 8004136:	200a      	movs	r0, #10
 8004138:	f7fd f956 	bl	80013e8 <bsp_adc_sampling_continue_IT>
}
 800413c:	bf00      	nop
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40240000 	.word	0x40240000

08004148 <app_func_meas_sensor_continue>:

/**
 * @brief Convert the sampled value into voltage and continue sampling.
 *
 */
void app_func_meas_sensor_continue(void) {
 8004148:	b580      	push	{r7, lr}
 800414a:	af00      	add	r7, sp, #0
	bsp_adc_sampling_conversion(10U);
 800414c:	200a      	movs	r0, #10
 800414e:	f7fd f975 	bl	800143c <bsp_adc_sampling_conversion>
	bsp_adc_sampling_continue_IT(10U);
 8004152:	200a      	movs	r0, #10
 8004154:	f7fd f948 	bl	80013e8 <bsp_adc_sampling_continue_IT>
}
 8004158:	bf00      	nop
 800415a:	bd80      	pop	{r7, pc}

0800415c <app_func_meas_vrect_enable>:
/**
 * @brief Enable / Disable vrect monitor
 *
 * @param enable Enable / Disable
 */
void app_func_meas_vrect_enable(bool enable) {
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	4603      	mov	r3, r0
 8004164:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(VRECT_MON_EN_GPIO_Port, VRECT_MON_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8004166:	79fb      	ldrb	r3, [r7, #7]
 8004168:	461a      	mov	r2, r3
 800416a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800416e:	4803      	ldr	r0, [pc, #12]	@ (800417c <app_func_meas_vrect_enable+0x20>)
 8004170:	f012 fb46 	bl	8016800 <HAL_GPIO_WritePin>
}
 8004174:	bf00      	nop
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	42020800 	.word	0x42020800

08004180 <app_func_meas_vrect_mon_meas>:
 *
 * @param buff 	Data buffer for the voltage
 * @param bufferSize 	Data buffer size
 * @param samplingFrequency_hz 	Sampling frequency of the vrect monitor
 */
void app_func_meas_vrect_mon_meas(uint8_t* buff, uint8_t bufferSize, uint16_t samplingFrequency_hz) {
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af02      	add	r7, sp, #8
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	70fb      	strb	r3, [r7, #3]
 800418c:	4613      	mov	r3, r2
 800418e:	803b      	strh	r3, [r7, #0]
	uint16_t samplingPoints = bufferSize / sizeof(uint16_t);
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	085b      	lsrs	r3, r3, #1
 8004194:	b2db      	uxtb	r3, r3
 8004196:	81fb      	strh	r3, [r7, #14]
	bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_VRECT_MON, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 8004198:	89fa      	ldrh	r2, [r7, #14]
 800419a:	883b      	ldrh	r3, [r7, #0]
 800419c:	9300      	str	r3, [sp, #0]
 800419e:	4613      	mov	r3, r2
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	4904      	ldr	r1, [pc, #16]	@ (80041b4 <app_func_meas_vrect_mon_meas+0x34>)
 80041a4:	2001      	movs	r0, #1
 80041a6:	f7fd f8bf 	bl	8001328 <bsp_adc_single_sampling>
}
 80041aa:	bf00      	nop
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}
 80041b2:	bf00      	nop
 80041b4:	5a400000 	.word	0x5a400000

080041b8 <app_func_meas_therm_enable>:
/**
 * @brief Enable / Disable thermistor
 *
 * @param enable Enable / Disable
 */
void app_func_meas_therm_enable(bool enable) {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
 80041be:	4603      	mov	r3, r0
 80041c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(TEMP_EN_GPIO_Port, TEMP_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80041c2:	79fb      	ldrb	r3, [r7, #7]
 80041c4:	461a      	mov	r2, r3
 80041c6:	2120      	movs	r1, #32
 80041c8:	4803      	ldr	r0, [pc, #12]	@ (80041d8 <app_func_meas_therm_enable+0x20>)
 80041ca:	f012 fb19 	bl	8016800 <HAL_GPIO_WritePin>
}
 80041ce:	bf00      	nop
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	42020800 	.word	0x42020800

080041dc <app_func_meas_therm_meas>:
 * @param thermID The ID of thermistor
 * @param buff 	Data buffer for the voltage
 * @param bufferSize 	Data buffer size
 * @param samplingFrequency_hz 	Sampling frequency of the thermistor
 */
void app_func_meas_therm_meas(uint8_t thermID, uint8_t* buff, uint8_t bufferSize, uint16_t samplingFrequency_hz) {
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af02      	add	r7, sp, #8
 80041e2:	6039      	str	r1, [r7, #0]
 80041e4:	4611      	mov	r1, r2
 80041e6:	461a      	mov	r2, r3
 80041e8:	4603      	mov	r3, r0
 80041ea:	71fb      	strb	r3, [r7, #7]
 80041ec:	460b      	mov	r3, r1
 80041ee:	71bb      	strb	r3, [r7, #6]
 80041f0:	4613      	mov	r3, r2
 80041f2:	80bb      	strh	r3, [r7, #4]
	uint16_t samplingPoints = bufferSize / sizeof(uint16_t);
 80041f4:	79bb      	ldrb	r3, [r7, #6]
 80041f6:	085b      	lsrs	r3, r3, #1
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	81fb      	strh	r3, [r7, #14]
	switch(thermID)
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	2b03      	cmp	r3, #3
 8004200:	d01a      	beq.n	8004238 <app_func_meas_therm_meas+0x5c>
 8004202:	2b03      	cmp	r3, #3
 8004204:	dc22      	bgt.n	800424c <app_func_meas_therm_meas+0x70>
 8004206:	2b01      	cmp	r3, #1
 8004208:	d002      	beq.n	8004210 <app_func_meas_therm_meas+0x34>
 800420a:	2b02      	cmp	r3, #2
 800420c:	d00a      	beq.n	8004224 <app_func_meas_therm_meas+0x48>
	case THERM_ID_OFST:
		bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_THERM_OFST, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
		break;

	default:
		break;
 800420e:	e01d      	b.n	800424c <app_func_meas_therm_meas+0x70>
		bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_THERM_REF, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 8004210:	89fa      	ldrh	r2, [r7, #14]
 8004212:	88bb      	ldrh	r3, [r7, #4]
 8004214:	9300      	str	r3, [sp, #0]
 8004216:	4613      	mov	r3, r2
 8004218:	683a      	ldr	r2, [r7, #0]
 800421a:	490f      	ldr	r1, [pc, #60]	@ (8004258 <app_func_meas_therm_meas+0x7c>)
 800421c:	2001      	movs	r0, #1
 800421e:	f7fd f883 	bl	8001328 <bsp_adc_single_sampling>
		break;
 8004222:	e014      	b.n	800424e <app_func_meas_therm_meas+0x72>
		bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_THERM_OUT, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 8004224:	89fa      	ldrh	r2, [r7, #14]
 8004226:	88bb      	ldrh	r3, [r7, #4]
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	4613      	mov	r3, r2
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	490b      	ldr	r1, [pc, #44]	@ (800425c <app_func_meas_therm_meas+0x80>)
 8004230:	2001      	movs	r0, #1
 8004232:	f7fd f879 	bl	8001328 <bsp_adc_single_sampling>
		break;
 8004236:	e00a      	b.n	800424e <app_func_meas_therm_meas+0x72>
		bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_THERM_OFST, (uint16_t*)buff, samplingPoints, samplingFrequency_hz);
 8004238:	89fa      	ldrh	r2, [r7, #14]
 800423a:	88bb      	ldrh	r3, [r7, #4]
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	4613      	mov	r3, r2
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	4907      	ldr	r1, [pc, #28]	@ (8004260 <app_func_meas_therm_meas+0x84>)
 8004244:	2001      	movs	r0, #1
 8004246:	f7fd f86f 	bl	8001328 <bsp_adc_single_sampling>
		break;
 800424a:	e000      	b.n	800424e <app_func_meas_therm_meas+0x72>
		break;
 800424c:	bf00      	nop
	}
}
 800424e:	bf00      	nop
 8004250:	3710      	adds	r7, #16
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	0c000008 	.word	0x0c000008
 800425c:	08000004 	.word	0x08000004
 8004260:	04000002 	.word	0x04000002

08004264 <app_func_meas_off>:

/**
 * @brief Turn off all peripheral circuits of measurement
 *
 */
void app_func_meas_off(void) {
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
	app_func_meas_batt_mon_enable(false);
 8004268:	2000      	movs	r0, #0
 800426a:	f7ff fbf9 	bl	8003a60 <app_func_meas_batt_mon_enable>
	app_func_meas_imp_enable(false);
 800426e:	2000      	movs	r0, #0
 8004270:	f7ff fc60 	bl	8003b34 <app_func_meas_imp_enable>
	app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, false);
 8004274:	2100      	movs	r1, #0
 8004276:	2001      	movs	r0, #1
 8004278:	f7ff fe9a 	bl	8003fb0 <app_func_meas_sensor_enable>
	app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, false);
 800427c:	2100      	movs	r1, #0
 800427e:	2002      	movs	r0, #2
 8004280:	f7ff fe96 	bl	8003fb0 <app_func_meas_sensor_enable>
	app_func_meas_sensor_enable(SENSOR_ID_ENG1, false);
 8004284:	2100      	movs	r1, #0
 8004286:	2003      	movs	r0, #3
 8004288:	f7ff fe92 	bl	8003fb0 <app_func_meas_sensor_enable>
	app_func_meas_sensor_enable(SENSOR_ID_ENG2, false);
 800428c:	2100      	movs	r1, #0
 800428e:	2004      	movs	r0, #4
 8004290:	f7ff fe8e 	bl	8003fb0 <app_func_meas_sensor_enable>
	app_func_meas_vrect_enable(false);
 8004294:	2000      	movs	r0, #0
 8004296:	f7ff ff61 	bl	800415c <app_func_meas_vrect_enable>
	app_func_meas_therm_enable(false);
 800429a:	2000      	movs	r0, #0
 800429c:	f7ff ff8c 	bl	80041b8 <app_func_meas_therm_enable>
}
 80042a0:	bf00      	nop
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <app_func_para_write>:
 * @param p_id Parameter ID
 * @param p_data Parameter data
 * @param datalen Parameter data length
 * @return uint16_t Next EEPROM virtual address
 */
static uint16_t app_func_para_write (uint16_t virtAddress, const uint8_t* p_id, const uint8_t* p_data, uint8_t datalen) {
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	@ 0x28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	607a      	str	r2, [r7, #4]
 80042ae:	461a      	mov	r2, r3
 80042b0:	4603      	mov	r3, r0
 80042b2:	81fb      	strh	r3, [r7, #14]
 80042b4:	4613      	mov	r3, r2
 80042b6:	737b      	strb	r3, [r7, #13]
	uint16_t addr = virtAddress;
 80042b8:	89fb      	ldrh	r3, [r7, #14]
 80042ba:	84fb      	strh	r3, [r7, #38]	@ 0x26
	Parameter_Data96bits_t data;
	uint8_t datalen_ofbuff = (uint8_t)sizeof(data.buffer);
 80042bc:	2308      	movs	r3, #8
 80042be:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	(void)memcpy(data.id, p_id, sizeof(data.id));
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	61bb      	str	r3, [r7, #24]

	EE_Status ee_status = EE_OK;
 80042c8:	2300      	movs	r3, #0
 80042ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
	for(uint8_t i = 0;i < datalen;i+=datalen_ofbuff) {
 80042cc:	2300      	movs	r3, #0
 80042ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042d2:	e049      	b.n	8004368 <app_func_para_write+0xc4>
		data.buffer = 0;
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9c7 2304 	strd	r2, r3, [r7, #16]
		uint8_t datalen_inbuff = datalen - i;
 80042e0:	7b7a      	ldrb	r2, [r7, #13]
 80042e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		if (datalen_inbuff < datalen_ofbuff) {
 80042ec:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80042f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80042f4:	429a      	cmp	r2, r3
 80042f6:	d20b      	bcs.n	8004310 <app_func_para_write+0x6c>
			(void)memcpy((uint8_t*)&data.buffer, &p_data[i], datalen_inbuff);
 80042f8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	18d1      	adds	r1, r2, r3
 8004300:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8004304:	f107 0310 	add.w	r3, r7, #16
 8004308:	4618      	mov	r0, r3
 800430a:	f025 fb5b 	bl	80299c4 <memcpy>
 800430e:	e00a      	b.n	8004326 <app_func_para_write+0x82>
		}
		else {
			(void)memcpy((uint8_t*)&data.buffer, &p_data[i], datalen_ofbuff);
 8004310:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	18d1      	adds	r1, r2, r3
 8004318:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800431c:	f107 0310 	add.w	r3, r7, #16
 8004320:	4618      	mov	r0, r3
 8004322:	f025 fb4f 	bl	80299c4 <memcpy>
		}

	    ee_status = EE_WriteVariable96bits(addr, &data.buffer);
 8004326:	f107 0210 	add.w	r2, r7, #16
 800432a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800432c:	4611      	mov	r1, r2
 800432e:	4618      	mov	r0, r3
 8004330:	f023 fb68 	bl	8027a04 <EE_WriteVariable96bits>
 8004334:	4603      	mov	r3, r0
 8004336:	84bb      	strh	r3, [r7, #36]	@ 0x24

	    /* Start cleanup mode, if cleanup is needed */
	    if (((uint16_t)ee_status & EE_STATUSMASK_CLEANUP) == EE_STATUSMASK_CLEANUP) {
 8004338:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800433a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <app_func_para_write+0xa6>
	    	ee_status = EE_CleanUp();
 8004342:	f023 fb79 	bl	8027a38 <EE_CleanUp>
 8004346:	4603      	mov	r3, r0
 8004348:	84bb      	strh	r3, [r7, #36]	@ 0x24
	    }

	    if (ee_status != EE_OK) {
 800434a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <app_func_para_write+0xb0>
	    	Error_Handler();
 8004350:	f00b fbbb 	bl	800faca <Error_Handler>
	    }
	    addr++;
 8004354:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004356:	3301      	adds	r3, #1
 8004358:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(uint8_t i = 0;i < datalen;i+=datalen_ofbuff) {
 800435a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800435e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004362:	4413      	add	r3, r2
 8004364:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004368:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800436c:	7b7b      	ldrb	r3, [r7, #13]
 800436e:	429a      	cmp	r2, r3
 8004370:	d3b0      	bcc.n	80042d4 <app_func_para_write+0x30>
	}
	HAL_ERROR_CHECK(HAL_ICACHE_Invalidate());
 8004372:	f015 fc9f 	bl	8019cb4 <HAL_ICACHE_Invalidate>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d001      	beq.n	8004380 <app_func_para_write+0xdc>
 800437c:	f00b fba5 	bl	800faca <Error_Handler>
	return addr;
 8004380:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8004382:	4618      	mov	r0, r3
 8004384:	3728      	adds	r7, #40	@ 0x28
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <app_func_para_read>:
 * @param p_id Parameter ID
 * @param p_data Parameter data
 * @param datalen Parameter data length
 * @return uint16_t Next EEPROM virtual address
 */
static uint16_t app_func_para_read (uint16_t virtAddress, uint8_t* p_id, uint8_t* p_data, uint8_t datalen) {
 800438a:	b580      	push	{r7, lr}
 800438c:	b08a      	sub	sp, #40	@ 0x28
 800438e:	af00      	add	r7, sp, #0
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
 8004394:	461a      	mov	r2, r3
 8004396:	4603      	mov	r3, r0
 8004398:	81fb      	strh	r3, [r7, #14]
 800439a:	4613      	mov	r3, r2
 800439c:	737b      	strb	r3, [r7, #13]
	uint16_t addr = virtAddress;
 800439e:	89fb      	ldrh	r3, [r7, #14]
 80043a0:	84fb      	strh	r3, [r7, #38]	@ 0x26
	Parameter_Data96bits_t data = {
 80043a2:	f107 0310 	add.w	r3, r7, #16
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
 80043aa:	605a      	str	r2, [r3, #4]
 80043ac:	609a      	str	r2, [r3, #8]
 80043ae:	60da      	str	r2, [r3, #12]
			.id = {0U,0U,0U,0U}
	};
	uint8_t datalen_ofbuff = (uint8_t)sizeof(data.buffer);
 80043b0:	2308      	movs	r3, #8
 80043b2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	EE_Status ee_status = EE_OK;
 80043b6:	2300      	movs	r3, #0
 80043b8:	847b      	strh	r3, [r7, #34]	@ 0x22
	for(uint8_t i = 0U;i < datalen;i+=datalen_ofbuff) {
 80043ba:	2300      	movs	r3, #0
 80043bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80043c0:	e048      	b.n	8004454 <app_func_para_read+0xca>
	    ee_status = EE_ReadVariable96bits(addr, &data.buffer);
 80043c2:	f107 0210 	add.w	r2, r7, #16
 80043c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f023 fafc 	bl	80279c8 <EE_ReadVariable96bits>
 80043d0:	4603      	mov	r3, r0
 80043d2:	847b      	strh	r3, [r7, #34]	@ 0x22
	    if (((uint16_t)ee_status & EE_STATUSMASK_ERROR) == EE_STATUSMASK_ERROR) {
 80043d4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2bff      	cmp	r3, #255	@ 0xff
 80043da:	d101      	bne.n	80043e0 <app_func_para_read+0x56>
	    	Error_Handler();
 80043dc:	f00b fb75 	bl	800faca <Error_Handler>
	    }

	    uint8_t datalen_inbuff = datalen - i;
 80043e0:	7b7a      	ldrb	r2, [r7, #13]
 80043e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	    if (datalen < datalen_ofbuff) {
 80043ec:	7b7a      	ldrb	r2, [r7, #13]
 80043ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d207      	bcs.n	8004406 <app_func_para_read+0x7c>
	    	(void)memcpy(p_data, (uint8_t*)&data.buffer, datalen);
 80043f6:	7b7a      	ldrb	r2, [r7, #13]
 80043f8:	f107 0310 	add.w	r3, r7, #16
 80043fc:	4619      	mov	r1, r3
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f025 fae0 	bl	80299c4 <memcpy>
 8004404:	e01c      	b.n	8004440 <app_func_para_read+0xb6>
	    }
	    else if (datalen_inbuff < datalen_ofbuff) {
 8004406:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800440a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800440e:	429a      	cmp	r2, r3
 8004410:	d20b      	bcs.n	800442a <app_func_para_read+0xa0>
			(void)memcpy(&p_data[i], (uint8_t*)&data.buffer, datalen_inbuff);
 8004412:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	4413      	add	r3, r2
 800441a:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800441e:	f107 0110 	add.w	r1, r7, #16
 8004422:	4618      	mov	r0, r3
 8004424:	f025 face 	bl	80299c4 <memcpy>
 8004428:	e00a      	b.n	8004440 <app_func_para_read+0xb6>
		}
		else {
			(void)memcpy(&p_data[i], (uint8_t*)&data.buffer, datalen_ofbuff);
 800442a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	4413      	add	r3, r2
 8004432:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8004436:	f107 0110 	add.w	r1, r7, #16
 800443a:	4618      	mov	r0, r3
 800443c:	f025 fac2 	bl	80299c4 <memcpy>
		}
	    addr++;
 8004440:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004442:	3301      	adds	r3, #1
 8004444:	84fb      	strh	r3, [r7, #38]	@ 0x26
	for(uint8_t i = 0U;i < datalen;i+=datalen_ofbuff) {
 8004446:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800444a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800444e:	4413      	add	r3, r2
 8004450:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8004454:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004458:	7b7b      	ldrb	r3, [r7, #13]
 800445a:	429a      	cmp	r2, r3
 800445c:	d3b1      	bcc.n	80043c2 <app_func_para_read+0x38>
	}
	if (p_id != NULL) {
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <app_func_para_read+0xe0>
		(void)memcpy(p_id, data.id, sizeof(data.id));
 8004464:	69ba      	ldr	r2, [r7, #24]
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	601a      	str	r2, [r3, #0]
	}
	return addr;
 800446a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800446c:	4618      	mov	r0, r3
 800446e:	3728      	adds	r7, #40	@ 0x28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <app_func_para_get>:
 * @brief Get the corresponding parameter based on the parameter ID
 *
 * @param p_id Parameter ID
 * @return Parameter_t* The parameter corresponding to the parameter ID
 */
static Parameter_t* app_func_para_get(const uint8_t* p_id) {
 8004474:	b580      	push	{r7, lr}
 8004476:	b084      	sub	sp, #16
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	Parameter_t* p_para = NULL;
 800447c:	2300      	movs	r3, #0
 800447e:	60fb      	str	r3, [r7, #12]

	if (p_id != NULL) {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d01d      	beq.n	80044c2 <app_func_para_get+0x4e>
		uint16_t amount = (uint16_t)(sizeof(parameters_list) / sizeof(Parameter_t));
 8004486:	233f      	movs	r3, #63	@ 0x3f
 8004488:	813b      	strh	r3, [r7, #8]
		for(uint16_t i=0;i<amount;i++) {
 800448a:	2300      	movs	r3, #0
 800448c:	817b      	strh	r3, [r7, #10]
 800448e:	e014      	b.n	80044ba <app_func_para_get+0x46>
			if (memcmp(parameters_list[i].id, p_id, LEN_ID) == 0) {
 8004490:	897b      	ldrh	r3, [r7, #10]
 8004492:	011b      	lsls	r3, r3, #4
 8004494:	4a0d      	ldr	r2, [pc, #52]	@ (80044cc <app_func_para_get+0x58>)
 8004496:	4413      	add	r3, r2
 8004498:	2204      	movs	r2, #4
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4618      	mov	r0, r3
 800449e:	f025 fa23 	bl	80298e8 <memcmp>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d105      	bne.n	80044b4 <app_func_para_get+0x40>
				p_para = &parameters_list[i];
 80044a8:	897b      	ldrh	r3, [r7, #10]
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	4a07      	ldr	r2, [pc, #28]	@ (80044cc <app_func_para_get+0x58>)
 80044ae:	4413      	add	r3, r2
 80044b0:	60fb      	str	r3, [r7, #12]
				break;
 80044b2:	e006      	b.n	80044c2 <app_func_para_get+0x4e>
		for(uint16_t i=0;i<amount;i++) {
 80044b4:	897b      	ldrh	r3, [r7, #10]
 80044b6:	3301      	adds	r3, #1
 80044b8:	817b      	strh	r3, [r7, #10]
 80044ba:	897a      	ldrh	r2, [r7, #10]
 80044bc:	893b      	ldrh	r3, [r7, #8]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d3e6      	bcc.n	8004490 <app_func_para_get+0x1c>
			}
		}
	}
	return p_para;
 80044c2:	68fb      	ldr	r3, [r7, #12]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	200007a0 	.word	0x200007a0

080044d0 <app_func_para_init>:

/**
 * @brief Parameter buffer initialization
 * 
 */
void app_func_para_init (void) {
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b094      	sub	sp, #80	@ 0x50
 80044d4:	af00      	add	r7, sp, #0
    uint32_t pid = 0;
 80044d6:	2300      	movs	r3, #0
 80044d8:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t fw_elements = 0;
 80044da:	2300      	movs	r3, #0
 80044dc:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t fw_id_crc = (uint16_t)hcrc.Instance->INIT;
 80044e0:	4bb4      	ldr	r3, [pc, #720]	@ (80047b4 <app_func_para_init+0x2e4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint8_t fw_id_times = 0;
 80044ea:	2300      	movs	r3, #0
 80044ec:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    __HAL_CRC_DR_RESET(&hcrc);
 80044f0:	4bb0      	ldr	r3, [pc, #704]	@ (80047b4 <app_func_para_init+0x2e4>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	4baf      	ldr	r3, [pc, #700]	@ (80047b4 <app_func_para_init+0x2e4>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f042 0201 	orr.w	r2, r2, #1
 80044fe:	609a      	str	r2, [r3, #8]

	for(uint16_t i=0;i<parameters_list_size;i++) {
 8004500:	2300      	movs	r3, #0
 8004502:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004506:	e048      	b.n	800459a <app_func_para_init+0xca>
		uint8_t datalen = app_func_para_datalen_get(parameters_list[i].id);
 8004508:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	4aaa      	ldr	r2, [pc, #680]	@ (80047b8 <app_func_para_init+0x2e8>)
 8004510:	4413      	add	r3, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f000 facd 	bl	8004ab2 <app_func_para_datalen_get>
 8004518:	4603      	mov	r3, r0
 800451a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		if ((datalen % BYTE_PER_ADDRESS) > 0U) {
 800451e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004522:	f003 0307 	and.w	r3, r3, #7
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b00      	cmp	r3, #0
 800452a:	d007      	beq.n	800453c <app_func_para_init+0x6c>
			fw_id_times = (datalen / BYTE_PER_ADDRESS) + 1U;
 800452c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004530:	08db      	lsrs	r3, r3, #3
 8004532:	b2db      	uxtb	r3, r3
 8004534:	3301      	adds	r3, #1
 8004536:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
 800453a:	e004      	b.n	8004546 <app_func_para_init+0x76>
		}
		else {
			fw_id_times = datalen / BYTE_PER_ADDRESS;
 800453c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004540:	08db      	lsrs	r3, r3, #3
 8004542:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
		}
		for(uint8_t j=0;j<fw_id_times;j++) {
 8004546:	2300      	movs	r3, #0
 8004548:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800454c:	e01a      	b.n	8004584 <app_func_para_init+0xb4>
			(void)memcpy((uint8_t*)&pid, parameters_list[i].id, LEN_ID);
 800454e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004552:	011b      	lsls	r3, r3, #4
 8004554:	4a98      	ldr	r2, [pc, #608]	@ (80047b8 <app_func_para_init+0x2e8>)
 8004556:	4413      	add	r3, r2
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
			fw_id_crc = (uint16_t)HAL_CRC_Accumulate(&hcrc, &pid, LEN_ID);
 800455c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004560:	2204      	movs	r2, #4
 8004562:	4619      	mov	r1, r3
 8004564:	4893      	ldr	r0, [pc, #588]	@ (80047b4 <app_func_para_init+0x2e4>)
 8004566:	f00f fd8b 	bl	8014080 <HAL_CRC_Accumulate>
 800456a:	4603      	mov	r3, r0
 800456c:	b29b      	uxth	r3, r3
 800456e:	847b      	strh	r3, [r7, #34]	@ 0x22
			fw_elements++;
 8004570:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004574:	3301      	adds	r3, #1
 8004576:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		for(uint8_t j=0;j<fw_id_times;j++) {
 800457a:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800457e:	3301      	adds	r3, #1
 8004580:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8004584:	f897 2049 	ldrb.w	r2, [r7, #73]	@ 0x49
 8004588:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800458c:	429a      	cmp	r2, r3
 800458e:	d3de      	bcc.n	800454e <app_func_para_init+0x7e>
	for(uint16_t i=0;i<parameters_list_size;i++) {
 8004590:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004594:	3301      	adds	r3, #1
 8004596:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800459a:	223f      	movs	r2, #63	@ 0x3f
 800459c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d3b1      	bcc.n	8004508 <app_func_para_init+0x38>
		}
	}

	HAL_ERROR_CHECK(HAL_FLASH_Unlock());
 80045a4:	f011 f8fa 	bl	801579c <HAL_FLASH_Unlock>
 80045a8:	4603      	mov	r3, r0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d001      	beq.n	80045b2 <app_func_para_init+0xe2>
 80045ae:	f00b fa8c 	bl	800faca <Error_Handler>
	EE_Status ee_status = EE_OK;
 80045b2:	2300      	movs	r3, #0
 80045b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    ee_status = EE_Init(EE_FORCED_ERASE);
 80045b8:	2000      	movs	r0, #0
 80045ba:	f021 ff2d 	bl	8026418 <EE_Init>
 80045be:	4603      	mov	r3, r0
 80045c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if(ee_status != EE_OK) {
 80045c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d001      	beq.n	80045d0 <app_func_para_init+0x100>
    	Error_Handler();
 80045cc:	f00b fa7d 	bl	800faca <Error_Handler>
    }

	ee_status = EE_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	Parameter_Data96bits_t eeData;
	uint16_t ee_elements = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint16_t ee_id_crc = (uint16_t)hcrc.Instance->INIT;
 80045dc:	4b75      	ldr	r3, [pc, #468]	@ (80047b4 <app_func_para_init+0x2e4>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	81fb      	strh	r3, [r7, #14]
	__HAL_CRC_DR_RESET(&hcrc);
 80045e6:	4b73      	ldr	r3, [pc, #460]	@ (80047b4 <app_func_para_init+0x2e4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	4b71      	ldr	r3, [pc, #452]	@ (80047b4 <app_func_para_init+0x2e4>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	609a      	str	r2, [r3, #8]

	uint16_t virtAddr = 0;
 80045f6:	2300      	movs	r3, #0
 80045f8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	while(ee_status == EE_OK) {
 80045fc:	e02d      	b.n	800465a <app_func_para_init+0x18a>
		virtAddr++;
 80045fe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004602:	3301      	adds	r3, #1
 8004604:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		ee_status = EE_ReadVariable96bits(virtAddr, &eeData.buffer);
 8004608:	f107 0210 	add.w	r2, r7, #16
 800460c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004610:	4611      	mov	r1, r2
 8004612:	4618      	mov	r0, r3
 8004614:	f023 f9d8 	bl	80279c8 <EE_ReadVariable96bits>
 8004618:	4603      	mov	r3, r0
 800461a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (ee_status == EE_OK) {
 800461e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004622:	2b00      	cmp	r3, #0
 8004624:	d119      	bne.n	800465a <app_func_para_init+0x18a>
			(void)memcpy((uint8_t*)&pid, eeData.id, LEN_ID);
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	627b      	str	r3, [r7, #36]	@ 0x24
			__HAL_CRC_INITIALCRCVALUE_CONFIG(&hcrc, ee_id_crc);
 800462a:	89fa      	ldrh	r2, [r7, #14]
 800462c:	4b61      	ldr	r3, [pc, #388]	@ (80047b4 <app_func_para_init+0x2e4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	611a      	str	r2, [r3, #16]
			ee_id_crc = (uint16_t)HAL_CRC_Accumulate(&hcrc, &pid, LEN_ID);
 8004632:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004636:	2204      	movs	r2, #4
 8004638:	4619      	mov	r1, r3
 800463a:	485e      	ldr	r0, [pc, #376]	@ (80047b4 <app_func_para_init+0x2e4>)
 800463c:	f00f fd20 	bl	8014080 <HAL_CRC_Accumulate>
 8004640:	4603      	mov	r3, r0
 8004642:	b29b      	uxth	r3, r3
 8004644:	81fb      	strh	r3, [r7, #14]
			__HAL_CRC_INITIALCRCVALUE_CONFIG(&hcrc, hcrc.Init.InitValue);
 8004646:	4b5b      	ldr	r3, [pc, #364]	@ (80047b4 <app_func_para_init+0x2e4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a5a      	ldr	r2, [pc, #360]	@ (80047b4 <app_func_para_init+0x2e4>)
 800464c:	6912      	ldr	r2, [r2, #16]
 800464e:	611a      	str	r2, [r3, #16]
			ee_elements++;
 8004650:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004654:	3301      	adds	r3, #1
 8004656:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	while(ee_status == EE_OK) {
 800465a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800465e:	2b00      	cmp	r3, #0
 8004660:	d0cd      	beq.n	80045fe <app_func_para_init+0x12e>
	}

	if (FORCED_FACTORY_RESET)
		fw_elements = ee_elements + 1;

	if (((virtAddr == 1U) && (ee_status == EE_NO_DATA)) || (memcmp(&fw_id_crc, &ee_id_crc, sizeof(uint16_t)) != 0) || (fw_elements != ee_elements)) {
 8004662:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004666:	2b01      	cmp	r3, #1
 8004668:	d103      	bne.n	8004672 <app_func_para_init+0x1a2>
 800466a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800466e:	2b07      	cmp	r3, #7
 8004670:	d010      	beq.n	8004694 <app_func_para_init+0x1c4>
 8004672:	f107 010e 	add.w	r1, r7, #14
 8004676:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 800467a:	2202      	movs	r2, #2
 800467c:	4618      	mov	r0, r3
 800467e:	f025 f933 	bl	80298e8 <memcmp>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d105      	bne.n	8004694 <app_func_para_init+0x1c4>
 8004688:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800468c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004690:	429a      	cmp	r2, r3
 8004692:	d061      	beq.n	8004758 <app_func_para_init+0x288>
	    ee_status = EE_Format(EE_FORCED_ERASE);
 8004694:	2000      	movs	r0, #0
 8004696:	f023 f893 	bl	80277c0 <EE_Format>
 800469a:	4603      	mov	r3, r0
 800469c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	    if(ee_status != EE_OK) {
 80046a0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <app_func_para_init+0x1dc>
	    	Error_Handler();
 80046a8:	f00b fa0f 	bl	800faca <Error_Handler>
	    }
		virtAddr = 1;
 80046ac:	2301      	movs	r3, #1
 80046ae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		for(uint16_t i=0;i<parameters_list_size;i++) {
 80046b2:	2300      	movs	r3, #0
 80046b4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80046b8:	e048      	b.n	800474c <app_func_para_init+0x27c>
			parameters_list[i].virtAddress = virtAddr;
 80046ba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80046be:	4a3e      	ldr	r2, [pc, #248]	@ (80047b8 <app_func_para_init+0x2e8>)
 80046c0:	011b      	lsls	r3, r3, #4
 80046c2:	4413      	add	r3, r2
 80046c4:	3304      	adds	r3, #4
 80046c6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80046ca:	801a      	strh	r2, [r3, #0]
			uint8_t* p_data_def = NULL;
 80046cc:	2300      	movs	r3, #0
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
			uint8_t datalen = 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			if (parameters_list[i].format.spec_Rawdata != NULL) {
 80046d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80046da:	4a37      	ldr	r2, [pc, #220]	@ (80047b8 <app_func_para_init+0x2e8>)
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	4413      	add	r3, r2
 80046e0:	3308      	adds	r3, #8
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00f      	beq.n	8004708 <app_func_para_init+0x238>
				Parameter_Format_Rawdata_t* format = parameters_list[i].format.spec_Rawdata;
 80046e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80046ec:	4a32      	ldr	r2, [pc, #200]	@ (80047b8 <app_func_para_init+0x2e8>)
 80046ee:	011b      	lsls	r3, r3, #4
 80046f0:	4413      	add	r3, r2
 80046f2:	3308      	adds	r3, #8
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				p_data_def = (uint8_t*)(format->data_def);
 80046f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
				datalen = format->data_len;
 80046fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004700:	791b      	ldrb	r3, [r3, #4]
 8004702:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8004706:	e00d      	b.n	8004724 <app_func_para_init+0x254>
			}
			else {
				Parameter_Format_Value_t* format = parameters_list[i].format.spec_Value;
 8004708:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800470c:	4a2a      	ldr	r2, [pc, #168]	@ (80047b8 <app_func_para_init+0x2e8>)
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	4413      	add	r3, r2
 8004712:	330c      	adds	r3, #12
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	633b      	str	r3, [r7, #48]	@ 0x30
				p_data_def = (uint8_t*)(&format->def);
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	3310      	adds	r3, #16
 800471c:	63fb      	str	r3, [r7, #60]	@ 0x3c
				datalen = (uint8_t)LEN_FORMAT_VALUE;
 800471e:	2308      	movs	r3, #8
 8004720:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			}
			virtAddr = app_func_para_write(virtAddr, parameters_list[i].id, p_data_def, datalen);
 8004724:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	4a23      	ldr	r2, [pc, #140]	@ (80047b8 <app_func_para_init+0x2e8>)
 800472c:	1899      	adds	r1, r3, r2
 800472e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004732:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8004736:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004738:	f7ff fdb4 	bl	80042a4 <app_func_para_write>
 800473c:	4603      	mov	r3, r0
 800473e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		for(uint16_t i=0;i<parameters_list_size;i++) {
 8004742:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004746:	3301      	adds	r3, #1
 8004748:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800474c:	223f      	movs	r2, #63	@ 0x3f
 800474e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004752:	4293      	cmp	r3, r2
 8004754:	d3b1      	bcc.n	80046ba <app_func_para_init+0x1ea>
 8004756:	e177      	b.n	8004a48 <app_func_para_init+0x578>
		}
	}
	else {
		virtAddr = 1;
 8004758:	2301      	movs	r3, #1
 800475a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		for(uint16_t i=0;i<parameters_list_size;i++) {
 800475e:	2300      	movs	r3, #0
 8004760:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004762:	e034      	b.n	80047ce <app_func_para_init+0x2fe>
			parameters_list[i].virtAddress = virtAddr;
 8004764:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004766:	4a14      	ldr	r2, [pc, #80]	@ (80047b8 <app_func_para_init+0x2e8>)
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	4413      	add	r3, r2
 800476c:	3304      	adds	r3, #4
 800476e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8004772:	801a      	strh	r2, [r3, #0]
			uint8_t datalen = app_func_para_datalen_get(parameters_list[i].id);
 8004774:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	4a0f      	ldr	r2, [pc, #60]	@ (80047b8 <app_func_para_init+0x2e8>)
 800477a:	4413      	add	r3, r2
 800477c:	4618      	mov	r0, r3
 800477e:	f000 f998 	bl	8004ab2 <app_func_para_datalen_get>
 8004782:	4603      	mov	r3, r0
 8004784:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			uint16_t addroffset = (uint16_t)datalen / BYTE_PER_ADDRESS;
 8004788:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800478c:	08db      	lsrs	r3, r3, #3
 800478e:	b2db      	uxtb	r3, r3
 8004790:	86bb      	strh	r3, [r7, #52]	@ 0x34
			if ((datalen % BYTE_PER_ADDRESS) > 0U) {
 8004792:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004796:	f003 0307 	and.w	r3, r3, #7
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b00      	cmp	r3, #0
 800479e:	d00d      	beq.n	80047bc <app_func_para_init+0x2ec>
				virtAddr += (addroffset + 1U);
 80047a0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80047a4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80047a6:	4413      	add	r3, r2
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3301      	adds	r3, #1
 80047ac:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80047b0:	e00a      	b.n	80047c8 <app_func_para_init+0x2f8>
 80047b2:	bf00      	nop
 80047b4:	20009064 	.word	0x20009064
 80047b8:	200007a0 	.word	0x200007a0
			}
			else {
				virtAddr += addroffset;
 80047bc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80047c0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80047c2:	4413      	add	r3, r2
 80047c4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		for(uint16_t i=0;i<parameters_list_size;i++) {
 80047c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80047ca:	3301      	adds	r3, #1
 80047cc:	873b      	strh	r3, [r7, #56]	@ 0x38
 80047ce:	223f      	movs	r2, #63	@ 0x3f
 80047d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d3c6      	bcc.n	8004764 <app_func_para_init+0x294>
			}
		}

		uint8_t def_ipg_fw_ver[6] = APP_FW_VER_STR;
 80047d6:	2332      	movs	r3, #50	@ 0x32
 80047d8:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80047dc:	4613      	mov	r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4413      	add	r3, r2
 80047e2:	005b      	lsls	r3, r3, #1
 80047e4:	461a      	mov	r2, r3
 80047e6:	2336      	movs	r3, #54	@ 0x36
 80047e8:	3b30      	subs	r3, #48	@ 0x30
 80047ea:	4413      	add	r3, r2
 80047ec:	4a9c      	ldr	r2, [pc, #624]	@ (8004a60 <app_func_para_init+0x590>)
 80047ee:	fb82 1203 	smull	r1, r2, r2, r3
 80047f2:	1092      	asrs	r2, r2, #2
 80047f4:	17db      	asrs	r3, r3, #31
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	3330      	adds	r3, #48	@ 0x30
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	723b      	strb	r3, [r7, #8]
 8004800:	2332      	movs	r3, #50	@ 0x32
 8004802:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8004806:	4613      	mov	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	461a      	mov	r2, r3
 8004810:	2336      	movs	r3, #54	@ 0x36
 8004812:	3b30      	subs	r3, #48	@ 0x30
 8004814:	441a      	add	r2, r3
 8004816:	4b92      	ldr	r3, [pc, #584]	@ (8004a60 <app_func_para_init+0x590>)
 8004818:	fb83 1302 	smull	r1, r3, r3, r2
 800481c:	1099      	asrs	r1, r3, #2
 800481e:	17d3      	asrs	r3, r2, #31
 8004820:	1ac9      	subs	r1, r1, r3
 8004822:	460b      	mov	r3, r1
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	1ad1      	subs	r1, r2, r3
 800482c:	b2cb      	uxtb	r3, r1
 800482e:	3330      	adds	r3, #48	@ 0x30
 8004830:	b2db      	uxtb	r3, r3
 8004832:	727b      	strb	r3, [r7, #9]
 8004834:	234a      	movs	r3, #74	@ 0x4a
 8004836:	2b4a      	cmp	r3, #74	@ 0x4a
 8004838:	d105      	bne.n	8004846 <app_func_para_init+0x376>
 800483a:	2361      	movs	r3, #97	@ 0x61
 800483c:	2b61      	cmp	r3, #97	@ 0x61
 800483e:	d102      	bne.n	8004846 <app_func_para_init+0x376>
 8004840:	236e      	movs	r3, #110	@ 0x6e
 8004842:	2b6e      	cmp	r3, #110	@ 0x6e
 8004844:	d037      	beq.n	80048b6 <app_func_para_init+0x3e6>
 8004846:	234a      	movs	r3, #74	@ 0x4a
 8004848:	2b46      	cmp	r3, #70	@ 0x46
 800484a:	d034      	beq.n	80048b6 <app_func_para_init+0x3e6>
 800484c:	234a      	movs	r3, #74	@ 0x4a
 800484e:	2b4d      	cmp	r3, #77	@ 0x4d
 8004850:	d105      	bne.n	800485e <app_func_para_init+0x38e>
 8004852:	2361      	movs	r3, #97	@ 0x61
 8004854:	2b61      	cmp	r3, #97	@ 0x61
 8004856:	d102      	bne.n	800485e <app_func_para_init+0x38e>
 8004858:	236e      	movs	r3, #110	@ 0x6e
 800485a:	2b72      	cmp	r3, #114	@ 0x72
 800485c:	d02b      	beq.n	80048b6 <app_func_para_init+0x3e6>
 800485e:	234a      	movs	r3, #74	@ 0x4a
 8004860:	2b41      	cmp	r3, #65	@ 0x41
 8004862:	d102      	bne.n	800486a <app_func_para_init+0x39a>
 8004864:	2361      	movs	r3, #97	@ 0x61
 8004866:	2b70      	cmp	r3, #112	@ 0x70
 8004868:	d025      	beq.n	80048b6 <app_func_para_init+0x3e6>
 800486a:	234a      	movs	r3, #74	@ 0x4a
 800486c:	2b4d      	cmp	r3, #77	@ 0x4d
 800486e:	d105      	bne.n	800487c <app_func_para_init+0x3ac>
 8004870:	2361      	movs	r3, #97	@ 0x61
 8004872:	2b61      	cmp	r3, #97	@ 0x61
 8004874:	d102      	bne.n	800487c <app_func_para_init+0x3ac>
 8004876:	236e      	movs	r3, #110	@ 0x6e
 8004878:	2b79      	cmp	r3, #121	@ 0x79
 800487a:	d01c      	beq.n	80048b6 <app_func_para_init+0x3e6>
 800487c:	234a      	movs	r3, #74	@ 0x4a
 800487e:	2b4a      	cmp	r3, #74	@ 0x4a
 8004880:	d105      	bne.n	800488e <app_func_para_init+0x3be>
 8004882:	2361      	movs	r3, #97	@ 0x61
 8004884:	2b75      	cmp	r3, #117	@ 0x75
 8004886:	d102      	bne.n	800488e <app_func_para_init+0x3be>
 8004888:	236e      	movs	r3, #110	@ 0x6e
 800488a:	2b6e      	cmp	r3, #110	@ 0x6e
 800488c:	d013      	beq.n	80048b6 <app_func_para_init+0x3e6>
 800488e:	234a      	movs	r3, #74	@ 0x4a
 8004890:	2b4a      	cmp	r3, #74	@ 0x4a
 8004892:	d105      	bne.n	80048a0 <app_func_para_init+0x3d0>
 8004894:	2361      	movs	r3, #97	@ 0x61
 8004896:	2b75      	cmp	r3, #117	@ 0x75
 8004898:	d102      	bne.n	80048a0 <app_func_para_init+0x3d0>
 800489a:	236e      	movs	r3, #110	@ 0x6e
 800489c:	2b6c      	cmp	r3, #108	@ 0x6c
 800489e:	d00a      	beq.n	80048b6 <app_func_para_init+0x3e6>
 80048a0:	234a      	movs	r3, #74	@ 0x4a
 80048a2:	2b41      	cmp	r3, #65	@ 0x41
 80048a4:	d102      	bne.n	80048ac <app_func_para_init+0x3dc>
 80048a6:	2361      	movs	r3, #97	@ 0x61
 80048a8:	2b75      	cmp	r3, #117	@ 0x75
 80048aa:	d004      	beq.n	80048b6 <app_func_para_init+0x3e6>
 80048ac:	234a      	movs	r3, #74	@ 0x4a
 80048ae:	2b53      	cmp	r3, #83	@ 0x53
 80048b0:	d001      	beq.n	80048b6 <app_func_para_init+0x3e6>
 80048b2:	2301      	movs	r3, #1
 80048b4:	e000      	b.n	80048b8 <app_func_para_init+0x3e8>
 80048b6:	2300      	movs	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	3330      	adds	r3, #48	@ 0x30
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	72bb      	strb	r3, [r7, #10]
 80048c0:	234a      	movs	r3, #74	@ 0x4a
 80048c2:	2b4a      	cmp	r3, #74	@ 0x4a
 80048c4:	d105      	bne.n	80048d2 <app_func_para_init+0x402>
 80048c6:	2361      	movs	r3, #97	@ 0x61
 80048c8:	2b61      	cmp	r3, #97	@ 0x61
 80048ca:	d102      	bne.n	80048d2 <app_func_para_init+0x402>
 80048cc:	236e      	movs	r3, #110	@ 0x6e
 80048ce:	2b6e      	cmp	r3, #110	@ 0x6e
 80048d0:	d051      	beq.n	8004976 <app_func_para_init+0x4a6>
 80048d2:	234a      	movs	r3, #74	@ 0x4a
 80048d4:	2b46      	cmp	r3, #70	@ 0x46
 80048d6:	d04c      	beq.n	8004972 <app_func_para_init+0x4a2>
 80048d8:	234a      	movs	r3, #74	@ 0x4a
 80048da:	2b4d      	cmp	r3, #77	@ 0x4d
 80048dc:	d105      	bne.n	80048ea <app_func_para_init+0x41a>
 80048de:	2361      	movs	r3, #97	@ 0x61
 80048e0:	2b61      	cmp	r3, #97	@ 0x61
 80048e2:	d102      	bne.n	80048ea <app_func_para_init+0x41a>
 80048e4:	236e      	movs	r3, #110	@ 0x6e
 80048e6:	2b72      	cmp	r3, #114	@ 0x72
 80048e8:	d041      	beq.n	800496e <app_func_para_init+0x49e>
 80048ea:	234a      	movs	r3, #74	@ 0x4a
 80048ec:	2b41      	cmp	r3, #65	@ 0x41
 80048ee:	d102      	bne.n	80048f6 <app_func_para_init+0x426>
 80048f0:	2361      	movs	r3, #97	@ 0x61
 80048f2:	2b70      	cmp	r3, #112	@ 0x70
 80048f4:	d039      	beq.n	800496a <app_func_para_init+0x49a>
 80048f6:	234a      	movs	r3, #74	@ 0x4a
 80048f8:	2b4d      	cmp	r3, #77	@ 0x4d
 80048fa:	d105      	bne.n	8004908 <app_func_para_init+0x438>
 80048fc:	2361      	movs	r3, #97	@ 0x61
 80048fe:	2b61      	cmp	r3, #97	@ 0x61
 8004900:	d102      	bne.n	8004908 <app_func_para_init+0x438>
 8004902:	236e      	movs	r3, #110	@ 0x6e
 8004904:	2b79      	cmp	r3, #121	@ 0x79
 8004906:	d02e      	beq.n	8004966 <app_func_para_init+0x496>
 8004908:	234a      	movs	r3, #74	@ 0x4a
 800490a:	2b4a      	cmp	r3, #74	@ 0x4a
 800490c:	d105      	bne.n	800491a <app_func_para_init+0x44a>
 800490e:	2361      	movs	r3, #97	@ 0x61
 8004910:	2b75      	cmp	r3, #117	@ 0x75
 8004912:	d102      	bne.n	800491a <app_func_para_init+0x44a>
 8004914:	236e      	movs	r3, #110	@ 0x6e
 8004916:	2b6e      	cmp	r3, #110	@ 0x6e
 8004918:	d023      	beq.n	8004962 <app_func_para_init+0x492>
 800491a:	234a      	movs	r3, #74	@ 0x4a
 800491c:	2b4a      	cmp	r3, #74	@ 0x4a
 800491e:	d105      	bne.n	800492c <app_func_para_init+0x45c>
 8004920:	2361      	movs	r3, #97	@ 0x61
 8004922:	2b75      	cmp	r3, #117	@ 0x75
 8004924:	d102      	bne.n	800492c <app_func_para_init+0x45c>
 8004926:	236e      	movs	r3, #110	@ 0x6e
 8004928:	2b6c      	cmp	r3, #108	@ 0x6c
 800492a:	d018      	beq.n	800495e <app_func_para_init+0x48e>
 800492c:	234a      	movs	r3, #74	@ 0x4a
 800492e:	2b41      	cmp	r3, #65	@ 0x41
 8004930:	d102      	bne.n	8004938 <app_func_para_init+0x468>
 8004932:	2361      	movs	r3, #97	@ 0x61
 8004934:	2b75      	cmp	r3, #117	@ 0x75
 8004936:	d010      	beq.n	800495a <app_func_para_init+0x48a>
 8004938:	234a      	movs	r3, #74	@ 0x4a
 800493a:	2b53      	cmp	r3, #83	@ 0x53
 800493c:	d00b      	beq.n	8004956 <app_func_para_init+0x486>
 800493e:	234a      	movs	r3, #74	@ 0x4a
 8004940:	2b4f      	cmp	r3, #79	@ 0x4f
 8004942:	d006      	beq.n	8004952 <app_func_para_init+0x482>
 8004944:	234a      	movs	r3, #74	@ 0x4a
 8004946:	2b4e      	cmp	r3, #78	@ 0x4e
 8004948:	d101      	bne.n	800494e <app_func_para_init+0x47e>
 800494a:	2331      	movs	r3, #49	@ 0x31
 800494c:	e014      	b.n	8004978 <app_func_para_init+0x4a8>
 800494e:	2332      	movs	r3, #50	@ 0x32
 8004950:	e012      	b.n	8004978 <app_func_para_init+0x4a8>
 8004952:	2330      	movs	r3, #48	@ 0x30
 8004954:	e010      	b.n	8004978 <app_func_para_init+0x4a8>
 8004956:	2339      	movs	r3, #57	@ 0x39
 8004958:	e00e      	b.n	8004978 <app_func_para_init+0x4a8>
 800495a:	2338      	movs	r3, #56	@ 0x38
 800495c:	e00c      	b.n	8004978 <app_func_para_init+0x4a8>
 800495e:	2337      	movs	r3, #55	@ 0x37
 8004960:	e00a      	b.n	8004978 <app_func_para_init+0x4a8>
 8004962:	2336      	movs	r3, #54	@ 0x36
 8004964:	e008      	b.n	8004978 <app_func_para_init+0x4a8>
 8004966:	2335      	movs	r3, #53	@ 0x35
 8004968:	e006      	b.n	8004978 <app_func_para_init+0x4a8>
 800496a:	2334      	movs	r3, #52	@ 0x34
 800496c:	e004      	b.n	8004978 <app_func_para_init+0x4a8>
 800496e:	2333      	movs	r3, #51	@ 0x33
 8004970:	e002      	b.n	8004978 <app_func_para_init+0x4a8>
 8004972:	2332      	movs	r3, #50	@ 0x32
 8004974:	e000      	b.n	8004978 <app_func_para_init+0x4a8>
 8004976:	2331      	movs	r3, #49	@ 0x31
 8004978:	72fb      	strb	r3, [r7, #11]
 800497a:	2332      	movs	r3, #50	@ 0x32
 800497c:	2b20      	cmp	r3, #32
 800497e:	d10b      	bne.n	8004998 <app_func_para_init+0x4c8>
 8004980:	2330      	movs	r3, #48	@ 0x30
 8004982:	3b30      	subs	r3, #48	@ 0x30
 8004984:	4a36      	ldr	r2, [pc, #216]	@ (8004a60 <app_func_para_init+0x590>)
 8004986:	fb82 1203 	smull	r1, r2, r2, r3
 800498a:	1092      	asrs	r2, r2, #2
 800498c:	17db      	asrs	r3, r3, #31
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	b2db      	uxtb	r3, r3
 8004992:	3330      	adds	r3, #48	@ 0x30
 8004994:	b2db      	uxtb	r3, r3
 8004996:	e013      	b.n	80049c0 <app_func_para_init+0x4f0>
 8004998:	2332      	movs	r3, #50	@ 0x32
 800499a:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	461a      	mov	r2, r3
 80049a8:	2330      	movs	r3, #48	@ 0x30
 80049aa:	3b30      	subs	r3, #48	@ 0x30
 80049ac:	4413      	add	r3, r2
 80049ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004a60 <app_func_para_init+0x590>)
 80049b0:	fb82 1203 	smull	r1, r2, r2, r3
 80049b4:	1092      	asrs	r2, r2, #2
 80049b6:	17db      	asrs	r3, r3, #31
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	3330      	adds	r3, #48	@ 0x30
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	733b      	strb	r3, [r7, #12]
 80049c2:	2332      	movs	r3, #50	@ 0x32
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d111      	bne.n	80049ec <app_func_para_init+0x51c>
 80049c8:	2330      	movs	r3, #48	@ 0x30
 80049ca:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80049ce:	4b24      	ldr	r3, [pc, #144]	@ (8004a60 <app_func_para_init+0x590>)
 80049d0:	fb83 1302 	smull	r1, r3, r3, r2
 80049d4:	1099      	asrs	r1, r3, #2
 80049d6:	17d3      	asrs	r3, r2, #31
 80049d8:	1ac9      	subs	r1, r1, r3
 80049da:	460b      	mov	r3, r1
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	440b      	add	r3, r1
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	1ad1      	subs	r1, r2, r3
 80049e4:	b2cb      	uxtb	r3, r1
 80049e6:	3330      	adds	r3, #48	@ 0x30
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	e018      	b.n	8004a1e <app_func_para_init+0x54e>
 80049ec:	2332      	movs	r3, #50	@ 0x32
 80049ee:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	005b      	lsls	r3, r3, #1
 80049fa:	461a      	mov	r2, r3
 80049fc:	2330      	movs	r3, #48	@ 0x30
 80049fe:	3b30      	subs	r3, #48	@ 0x30
 8004a00:	441a      	add	r2, r3
 8004a02:	4b17      	ldr	r3, [pc, #92]	@ (8004a60 <app_func_para_init+0x590>)
 8004a04:	fb83 1302 	smull	r1, r3, r3, r2
 8004a08:	1099      	asrs	r1, r3, #2
 8004a0a:	17d3      	asrs	r3, r2, #31
 8004a0c:	1ac9      	subs	r1, r1, r3
 8004a0e:	460b      	mov	r3, r1
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	440b      	add	r3, r1
 8004a14:	005b      	lsls	r3, r3, #1
 8004a16:	1ad1      	subs	r1, r2, r3
 8004a18:	b2cb      	uxtb	r3, r1
 8004a1a:	3330      	adds	r3, #48	@ 0x30
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	737b      	strb	r3, [r7, #13]
		uint8_t hp_ipg_fw_ver[6];
		app_func_para_data_get((const uint8_t*)HPID_IPG_FW_VERSION, hp_ipg_fw_ver, (uint8_t)sizeof(hp_ipg_fw_ver));
 8004a20:	463b      	mov	r3, r7
 8004a22:	2206      	movs	r2, #6
 8004a24:	4619      	mov	r1, r3
 8004a26:	480f      	ldr	r0, [pc, #60]	@ (8004a64 <app_func_para_init+0x594>)
 8004a28:	f000 f8ad 	bl	8004b86 <app_func_para_data_get>
		if (memcmp(hp_ipg_fw_ver, def_ipg_fw_ver, sizeof(def_ipg_fw_ver)) != 0) {
 8004a2c:	f107 0108 	add.w	r1, r7, #8
 8004a30:	463b      	mov	r3, r7
 8004a32:	2206      	movs	r2, #6
 8004a34:	4618      	mov	r0, r3
 8004a36:	f024 ff57 	bl	80298e8 <memcmp>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <app_func_para_init+0x578>
			app_func_para_data_set((const uint8_t*)HPID_IPG_FW_VERSION, NULL);
 8004a40:	2100      	movs	r1, #0
 8004a42:	4808      	ldr	r0, [pc, #32]	@ (8004a64 <app_func_para_init+0x594>)
 8004a44:	f000 f857 	bl	8004af6 <app_func_para_data_set>
		}
	}
	HAL_ERROR_CHECK(HAL_FLASH_Lock());
 8004a48:	f010 feca 	bl	80157e0 <HAL_FLASH_Lock>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <app_func_para_init+0x586>
 8004a52:	f00b f83a 	bl	800faca <Error_Handler>
}
 8004a56:	bf00      	nop
 8004a58:	3750      	adds	r7, #80	@ 0x50
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	66666667 	.word	0x66666667
 8004a64:	0802addc 	.word	0x0802addc

08004a68 <app_func_para_datatype_get>:
 * @brief Get the data type based on the parameter ID
 *
 * @param p_id Parameter ID
 * @return uint8_t The data type corresponding to the parameter ID
 */
uint8_t app_func_para_datatype_get(const uint8_t* p_id) {
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
	uint8_t type = FORMAT_TYPE_INVALID;
 8004a70:	2300      	movs	r3, #0
 8004a72:	73fb      	strb	r3, [r7, #15]
	if (p_id != NULL) {
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d016      	beq.n	8004aa8 <app_func_para_datatype_get+0x40>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fcfa 	bl	8004474 <app_func_para_get>
 8004a80:	60b8      	str	r0, [r7, #8]
		if (p_para != NULL) {
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00f      	beq.n	8004aa8 <app_func_para_datatype_get+0x40>
			if (p_para->format.spec_Rawdata != NULL) {
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <app_func_para_datatype_get+0x2e>
				type = FORMAT_TYPE_RAWDATA;
 8004a90:	2301      	movs	r3, #1
 8004a92:	73fb      	strb	r3, [r7, #15]
 8004a94:	e008      	b.n	8004aa8 <app_func_para_datatype_get+0x40>
			}
			else if (p_para->format.spec_Value != NULL) {
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d002      	beq.n	8004aa4 <app_func_para_datatype_get+0x3c>
				type = FORMAT_TYPE_VALUE;
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	73fb      	strb	r3, [r7, #15]
 8004aa2:	e001      	b.n	8004aa8 <app_func_para_datatype_get+0x40>
			}
			else {
				type = FORMAT_TYPE_INVALID;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]
			}
		}
	}
	return type;
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <app_func_para_datalen_get>:
 * @brief Get the length of the data based on the parameter ID
 *
 * @param p_id Parameter ID
 * @return uint8_t The data length corresponding to the parameter ID
 */
uint8_t app_func_para_datalen_get(const uint8_t* p_id) {
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b086      	sub	sp, #24
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
	uint8_t datalen = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	75fb      	strb	r3, [r7, #23]
	if (p_id != NULL) {
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d013      	beq.n	8004aec <app_func_para_datalen_get+0x3a>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f7ff fcd5 	bl	8004474 <app_func_para_get>
 8004aca:	6138      	str	r0, [r7, #16]
		if (p_para != NULL) {
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00c      	beq.n	8004aec <app_func_para_datalen_get+0x3a>
			if ((p_para->format.spec_Rawdata != NULL)) {
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d006      	beq.n	8004ae8 <app_func_para_datalen_get+0x36>
				Parameter_Format_Rawdata_t* format = p_para->format.spec_Rawdata;
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	60fb      	str	r3, [r7, #12]
				datalen = format->data_len;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	791b      	ldrb	r3, [r3, #4]
 8004ae4:	75fb      	strb	r3, [r7, #23]
 8004ae6:	e001      	b.n	8004aec <app_func_para_datalen_get+0x3a>
			}
			else {
				datalen = (uint8_t)LEN_FORMAT_VALUE;
 8004ae8:	2308      	movs	r3, #8
 8004aea:	75fb      	strb	r3, [r7, #23]
			}
		}
	}
	return datalen;
 8004aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3718      	adds	r7, #24
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <app_func_para_data_set>:
 * @brief Set the data based on the parameter ID
 *
 * @param p_id Parameter ID
 * @param p_data The data corresponding to the parameter ID
 */
void app_func_para_data_set(const uint8_t* p_id, uint8_t* p_data) {
 8004af6:	b580      	push	{r7, lr}
 8004af8:	b088      	sub	sp, #32
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	6039      	str	r1, [r7, #0]
	if (p_id != NULL) {
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d03b      	beq.n	8004b7e <app_func_para_data_set+0x88>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7ff fcb4 	bl	8004474 <app_func_para_get>
 8004b0c:	6178      	str	r0, [r7, #20]
		if (p_para != NULL) {
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d034      	beq.n	8004b7e <app_func_para_data_set+0x88>
			uint8_t datalen = 0;
 8004b14:	2300      	movs	r3, #0
 8004b16:	77fb      	strb	r3, [r7, #31]
			uint8_t* p_data_set = p_data;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	61bb      	str	r3, [r7, #24]
			if (p_para->format.spec_Rawdata != NULL) {
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00c      	beq.n	8004b3e <app_func_para_data_set+0x48>
				Parameter_Format_Rawdata_t* format = p_para->format.spec_Rawdata;
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	60fb      	str	r3, [r7, #12]
				datalen = format->data_len;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	791b      	ldrb	r3, [r3, #4]
 8004b2e:	77fb      	strb	r3, [r7, #31]
				if (p_data_set == NULL) {
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10e      	bne.n	8004b54 <app_func_para_data_set+0x5e>
					p_data_set = (uint8_t*)format->data_def;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	61bb      	str	r3, [r7, #24]
 8004b3c:	e00a      	b.n	8004b54 <app_func_para_data_set+0x5e>
				}
			}
			else {
				datalen = (uint8_t)LEN_FORMAT_VALUE;
 8004b3e:	2308      	movs	r3, #8
 8004b40:	77fb      	strb	r3, [r7, #31]
				if (p_data_set == NULL) {
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d105      	bne.n	8004b54 <app_func_para_data_set+0x5e>
					Parameter_Format_Value_t* format = p_para->format.spec_Value;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	613b      	str	r3, [r7, #16]
					p_data_set = (uint8_t*)&format->def;
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	3310      	adds	r3, #16
 8004b52:	61bb      	str	r3, [r7, #24]
				}
			}
			HAL_ERROR_CHECK(HAL_FLASH_Unlock());
 8004b54:	f010 fe22 	bl	801579c <HAL_FLASH_Unlock>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <app_func_para_data_set+0x6c>
 8004b5e:	f00a ffb4 	bl	800faca <Error_Handler>
			(void)app_func_para_write(p_para->virtAddress, p_id, p_data_set, datalen);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	8898      	ldrh	r0, [r3, #4]
 8004b66:	7ffb      	ldrb	r3, [r7, #31]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	6879      	ldr	r1, [r7, #4]
 8004b6c:	f7ff fb9a 	bl	80042a4 <app_func_para_write>
			HAL_ERROR_CHECK(HAL_FLASH_Lock());
 8004b70:	f010 fe36 	bl	80157e0 <HAL_FLASH_Lock>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <app_func_para_data_set+0x88>
 8004b7a:	f00a ffa6 	bl	800faca <Error_Handler>
		}
	}
}
 8004b7e:	bf00      	nop
 8004b80:	3720      	adds	r7, #32
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <app_func_para_data_get>:
 *
 * @param p_id Parameter ID
 * @param p_data The data corresponding to the parameter ID
 * @param buff_size The data buffer size of p_data
 */
void app_func_para_data_get(const uint8_t* p_id, uint8_t* p_data, uint8_t buff_size) {
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b088      	sub	sp, #32
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	60f8      	str	r0, [r7, #12]
 8004b8e:	60b9      	str	r1, [r7, #8]
 8004b90:	4613      	mov	r3, r2
 8004b92:	71fb      	strb	r3, [r7, #7]
	if ((p_id != NULL) && (p_data != NULL)) {
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d025      	beq.n	8004be6 <app_func_para_data_get+0x60>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d022      	beq.n	8004be6 <app_func_para_data_get+0x60>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f7ff fc67 	bl	8004474 <app_func_para_get>
 8004ba6:	61b8      	str	r0, [r7, #24]
		if (p_para != NULL) {
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d01b      	beq.n	8004be6 <app_func_para_data_get+0x60>
			uint8_t datalen = 0;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	77fb      	strb	r3, [r7, #31]
			if (p_para->format.spec_Rawdata != NULL) {
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d006      	beq.n	8004bc8 <app_func_para_data_get+0x42>
				Parameter_Format_Rawdata_t* format = p_para->format.spec_Rawdata;
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	617b      	str	r3, [r7, #20]
				datalen = format->data_len;
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	791b      	ldrb	r3, [r3, #4]
 8004bc4:	77fb      	strb	r3, [r7, #31]
 8004bc6:	e001      	b.n	8004bcc <app_func_para_data_get+0x46>
			}
			else {
				datalen = (uint8_t)LEN_FORMAT_VALUE;
 8004bc8:	2308      	movs	r3, #8
 8004bca:	77fb      	strb	r3, [r7, #31]
			}
			if (buff_size < datalen) {
 8004bcc:	79fa      	ldrb	r2, [r7, #7]
 8004bce:	7ffb      	ldrb	r3, [r7, #31]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d201      	bcs.n	8004bd8 <app_func_para_data_get+0x52>
				datalen = buff_size;
 8004bd4:	79fb      	ldrb	r3, [r7, #7]
 8004bd6:	77fb      	strb	r3, [r7, #31]
			}
			(void)app_func_para_read(p_para->virtAddress, NULL, p_data, datalen);
 8004bd8:	69bb      	ldr	r3, [r7, #24]
 8004bda:	8898      	ldrh	r0, [r3, #4]
 8004bdc:	7ffb      	ldrb	r3, [r7, #31]
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	2100      	movs	r1, #0
 8004be2:	f7ff fbd2 	bl	800438a <app_func_para_read>
		}
	}
}
 8004be6:	bf00      	nop
 8004be8:	3720      	adds	r7, #32
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <app_func_para_defdata_get>:
 * @brief Get the default data based on the parameter ID
 *
 * @param p_id Parameter ID
 * @param p_data The default data corresponding to the parameter ID
 */
void app_func_para_defdata_get(const uint8_t* p_id, uint8_t* p_data) {
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b086      	sub	sp, #24
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]
	if ((p_id != NULL) && (p_data != NULL)) {
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d023      	beq.n	8004c46 <app_func_para_defdata_get+0x58>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d020      	beq.n	8004c46 <app_func_para_defdata_get+0x58>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f7ff fc35 	bl	8004474 <app_func_para_get>
 8004c0a:	6178      	str	r0, [r7, #20]
		if (p_para != NULL) {
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d019      	beq.n	8004c46 <app_func_para_defdata_get+0x58>
			if (p_para->format.spec_Rawdata != NULL) {
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <app_func_para_defdata_get+0x44>
				Parameter_Format_Rawdata_t* format = p_para->format.spec_Rawdata;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	60fb      	str	r3, [r7, #12]
				(void)memcpy(p_data, format->data_def, format->data_len);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6819      	ldr	r1, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	791b      	ldrb	r3, [r3, #4]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	6838      	ldr	r0, [r7, #0]
 8004c2c:	f024 feca 	bl	80299c4 <memcpy>
				Parameter_Format_Value_t* format = p_para->format.spec_Value;
				(void)memcpy(p_data, (uint8_t*)&format->def, LEN_FORMAT_VALUE);
			}
		}
	}
}
 8004c30:	e009      	b.n	8004c46 <app_func_para_defdata_get+0x58>
				Parameter_Format_Value_t* format = p_para->format.spec_Value;
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	613b      	str	r3, [r7, #16]
				(void)memcpy(p_data, (uint8_t*)&format->def, LEN_FORMAT_VALUE);
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	3310      	adds	r3, #16
 8004c3c:	2208      	movs	r2, #8
 8004c3e:	4619      	mov	r1, r3
 8004c40:	6838      	ldr	r0, [r7, #0]
 8004c42:	f024 febf 	bl	80299c4 <memcpy>
}
 8004c46:	bf00      	nop
 8004c48:	3718      	adds	r7, #24
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <app_func_para_stepsize_get>:
 * @brief Get the step size of the parameter (The parameter data format is value)
 *
 * @param p_id Parameter ID
 * @return _Float64 The step size obtained from this parameter
 */
_Float64 app_func_para_stepsize_get(const uint8_t* p_id) {
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b086      	sub	sp, #24
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
	_Float64 stepsize = 0.0;
 8004c56:	f04f 0200 	mov.w	r2, #0
 8004c5a:	f04f 0300 	mov.w	r3, #0
 8004c5e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (p_id != NULL) {
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d012      	beq.n	8004c8e <app_func_para_stepsize_get+0x40>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7ff fc03 	bl	8004474 <app_func_para_get>
 8004c6e:	60f8      	str	r0, [r7, #12]
		if (p_para != NULL) {
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00b      	beq.n	8004c8e <app_func_para_stepsize_get+0x40>
			if (p_para->format.spec_Value != NULL) {
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d007      	beq.n	8004c8e <app_func_para_stepsize_get+0x40>
				Parameter_Format_Value_t* format = p_para->format.spec_Value;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	60bb      	str	r3, [r7, #8]
				stepsize = format->step_size;
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004c8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
			}
		}
	}
	return stepsize;
 8004c8e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004c92:	ec43 2b17 	vmov	d7, r2, r3
}
 8004c96:	eeb0 0a47 	vmov.f32	s0, s14
 8004c9a:	eef0 0a67 	vmov.f32	s1, s15
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <app_func_para_val_in_range>:
 * @param p_id Parameter ID
 * @param val Value to be confirmed
 * @return true The value is within the range
 * @return false The value is not within the range
 */
bool app_func_para_val_in_range(const uint8_t* p_id, _Float64 val) {
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	ed87 0b00 	vstr	d0, [r7]
	bool in_range = false;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	77fb      	strb	r3, [r7, #31]
	if (p_id != NULL) {
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d023      	beq.n	8004d02 <app_func_para_val_in_range+0x5e>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f7ff fbda 	bl	8004474 <app_func_para_get>
 8004cc0:	61b8      	str	r0, [r7, #24]
		if (p_para != NULL) {
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d01c      	beq.n	8004d02 <app_func_para_val_in_range+0x5e>
			if (p_para->format.spec_Value != NULL) {
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d018      	beq.n	8004d02 <app_func_para_val_in_range+0x5e>
				Parameter_Format_Value_t* format = p_para->format.spec_Value;
 8004cd0:	69bb      	ldr	r3, [r7, #24]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	617b      	str	r3, [r7, #20]
				if ((val <= format->max) && (val >= format->min)) {
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004cdc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ce0:	f7fb ff0a 	bl	8000af8 <__aeabi_dcmple>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00b      	beq.n	8004d02 <app_func_para_val_in_range+0x5e>
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cf4:	f7fb ff0a 	bl	8000b0c <__aeabi_dcmpge>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <app_func_para_val_in_range+0x5e>
					in_range = true;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	77fb      	strb	r3, [r7, #31]
				}
			}
		}
	}
	return in_range;
 8004d02:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3720      	adds	r7, #32
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <app_func_para_val_quant_clip>:
 *
 * @param p_id Parameter ID
 * @param val The original value to be quantized and clipped.
 * @return _Float64 The quantized and clipped value as a double.
 */
_Float64 app_func_para_val_quant_clip(const uint8_t* p_id, _Float64 val) {
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b088      	sub	sp, #32
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	ed87 0b00 	vstr	d0, [r7]
	if (p_id != NULL) {
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d048      	beq.n	8004db0 <app_func_para_val_quant_clip+0xa4>
		Parameter_t* p_para = app_func_para_get(p_id);
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f7ff fba8 	bl	8004474 <app_func_para_get>
 8004d24:	61f8      	str	r0, [r7, #28]
		if (p_para != NULL) {
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d041      	beq.n	8004db0 <app_func_para_val_quant_clip+0xa4>
			if (p_para->format.spec_Value != NULL) {
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d03d      	beq.n	8004db0 <app_func_para_val_quant_clip+0xa4>
				Parameter_Format_Value_t* format = p_para->format.spec_Value;
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	61bb      	str	r3, [r7, #24]
				_Float64 quantizedValue = round(val / format->step_size) * format->step_size;
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004d40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d44:	f7fb fd86 	bl	8000854 <__aeabi_ddiv>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	ec43 2b17 	vmov	d7, r2, r3
 8004d50:	eeb0 0a47 	vmov.f32	s0, s14
 8004d54:	eef0 0a67 	vmov.f32	s1, s15
 8004d58:	f024 feca 	bl	8029af0 <round>
 8004d5c:	ec51 0b10 	vmov	r0, r1, d0
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004d66:	f7fb fc4b 	bl	8000600 <__aeabi_dmul>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	e9c7 2304 	strd	r2, r3, [r7, #16]

				if (quantizedValue < format->min) {
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d7c:	f7fb feb2 	bl	8000ae4 <__aeabi_dcmplt>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <app_func_para_val_quant_clip+0x82>
					return format->min;
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	e014      	b.n	8004db8 <app_func_para_val_quant_clip+0xac>
				} else if (quantizedValue > format->max) {
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004d94:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004d98:	f7fb fec2 	bl	8000b20 <__aeabi_dcmpgt>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d003      	beq.n	8004daa <app_func_para_val_quant_clip+0x9e>
					return format->max;
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004da8:	e006      	b.n	8004db8 <app_func_para_val_quant_clip+0xac>
				} else {
					return quantizedValue;
 8004daa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004dae:	e003      	b.n	8004db8 <app_func_para_val_quant_clip+0xac>
				}
			}
		}
	}
	return 0;
 8004db0:	f04f 0200 	mov.w	r2, #0
 8004db4:	f04f 0300 	mov.w	r3, #0
}
 8004db8:	ec43 2b17 	vmov	d7, r2, r3
 8004dbc:	eeb0 0a47 	vmov.f32	s0, s14
 8004dc0:	eef0 0a67 	vmov.f32	s1, s15
 8004dc4:	3720      	adds	r7, #32
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
	...

08004dcc <app_func_sm_current_state_set>:
/**
 * @brief Set the current application state
 *
 * @param state current application state
 */
void app_func_sm_current_state_set(uint16_t state) {
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	80fb      	strh	r3, [r7, #6]
	curr_state = state;
 8004dd6:	4a04      	ldr	r2, [pc, #16]	@ (8004de8 <app_func_sm_current_state_set+0x1c>)
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	8013      	strh	r3, [r2, #0]
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr
 8004de8:	20004944 	.word	0x20004944

08004dec <app_func_sm_current_state_get>:
/**
 * @brief Get the current application state
 *
 * @return uint16_t current application state
 */
uint16_t app_func_sm_current_state_get(void) {
 8004dec:	b480      	push	{r7}
 8004dee:	af00      	add	r7, sp, #0
	return curr_state;
 8004df0:	4b03      	ldr	r3, [pc, #12]	@ (8004e00 <app_func_sm_current_state_get+0x14>)
 8004df2:	881b      	ldrh	r3, [r3, #0]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	20004944 	.word	0x20004944

08004e04 <app_func_sm_impedance_timer_enable>:

/**
 * @brief Enable timer of impedance test.
 *
 */
void app_func_sm_impedance_timer_enable(void) {
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
	_Float64 impedance_test_interval = 0.0;
 8004e0a:	f04f 0200 	mov.w	r2, #0
 8004e0e:	f04f 0300 	mov.w	r3, #0
 8004e12:	e9c7 2300 	strd	r2, r3, [r7]
	app_func_para_data_get((const uint8_t*)HPID_IMPEDANCE_TEST_INTERVAL, (uint8_t*)&impedance_test_interval, (uint8_t)sizeof(impedance_test_interval));
 8004e16:	463b      	mov	r3, r7
 8004e18:	2208      	movs	r2, #8
 8004e1a:	4619      	mov	r1, r3
 8004e1c:	4807      	ldr	r0, [pc, #28]	@ (8004e3c <app_func_sm_impedance_timer_enable+0x38>)
 8004e1e:	f7ff feb2 	bl	8004b86 <app_func_para_data_get>
	impedance_test_hour_timer = (int32_t)impedance_test_interval;
 8004e22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e26:	4610      	mov	r0, r2
 8004e28:	4619      	mov	r1, r3
 8004e2a:	f7fb fe83 	bl	8000b34 <__aeabi_d2iz>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	4a03      	ldr	r2, [pc, #12]	@ (8004e40 <app_func_sm_impedance_timer_enable+0x3c>)
 8004e32:	6013      	str	r3, [r2, #0]
}
 8004e34:	bf00      	nop
 8004e36:	3708      	adds	r7, #8
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	0802ae44 	.word	0x0802ae44
 8004e40:	20000b90 	.word	0x20000b90

08004e44 <app_func_sm_battery_timer_enable>:

/**
 * @brief Enable timer of battery test.
 *
 */
void app_func_sm_battery_timer_enable(void) {
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
	_Float64 batterry_test_interval = 0.0;
 8004e4a:	f04f 0200 	mov.w	r2, #0
 8004e4e:	f04f 0300 	mov.w	r3, #0
 8004e52:	e9c7 2300 	strd	r2, r3, [r7]
	app_func_para_data_get((const uint8_t*)HPID_IMPEDANCE_TEST_INTERVAL, (uint8_t*)&batterry_test_interval, (uint8_t)sizeof(batterry_test_interval));
 8004e56:	463b      	mov	r3, r7
 8004e58:	2208      	movs	r2, #8
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4807      	ldr	r0, [pc, #28]	@ (8004e7c <app_func_sm_battery_timer_enable+0x38>)
 8004e5e:	f7ff fe92 	bl	8004b86 <app_func_para_data_get>
	battery_test_hour_timer = (int32_t)batterry_test_interval;
 8004e62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e66:	4610      	mov	r0, r2
 8004e68:	4619      	mov	r1, r3
 8004e6a:	f7fb fe63 	bl	8000b34 <__aeabi_d2iz>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	4a03      	ldr	r2, [pc, #12]	@ (8004e80 <app_func_sm_battery_timer_enable+0x3c>)
 8004e72:	6013      	str	r3, [r2, #0]
}
 8004e74:	bf00      	nop
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	0802ae44 	.word	0x0802ae44
 8004e80:	20000b94 	.word	0x20000b94

08004e84 <app_func_sm_init>:

/**
 * @brief Initialization of the state machine management
 *
 */
void app_func_sm_init(void) {
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
	bsp_fram_read(ADDR_SYS_CONFIG, (uint8_t*)&sc, sizeof(sc));
 8004e88:	2204      	movs	r2, #4
 8004e8a:	4946      	ldr	r1, [pc, #280]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004e8c:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8004e90:	f7fc fb78 	bl	8001584 <bsp_fram_read>
	if (sc.DefaultState == STATE_INVALID || sc.StartState == STATE_INVALID) {
 8004e94:	4b43      	ldr	r3, [pc, #268]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <app_func_sm_init+0x20>
 8004e9c:	4b41      	ldr	r3, [pc, #260]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004e9e:	885b      	ldrh	r3, [r3, #2]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d113      	bne.n	8004ecc <app_func_sm_init+0x48>
		sc.DefaultState = DEFAULT_STATE;
 8004ea4:	4b3f      	ldr	r3, [pc, #252]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004ea6:	f240 2201 	movw	r2, #513	@ 0x201
 8004eaa:	801a      	strh	r2, [r3, #0]
		sc.StartState = DEFAULT_STATE;
 8004eac:	4b3d      	ldr	r3, [pc, #244]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004eae:	f240 2201 	movw	r2, #513	@ 0x201
 8004eb2:	805a      	strh	r2, [r3, #2]
		bsp_fram_write(ADDR_SYS_CONFIG, (uint8_t*)&sc, sizeof(sc), true);
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	2204      	movs	r2, #4
 8004eb8:	493a      	ldr	r1, [pc, #232]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004eba:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8004ebe:	f7fc fb2d 	bl	800151c <bsp_fram_write>
		curr_state = DEFAULT_STATE;
 8004ec2:	4b39      	ldr	r3, [pc, #228]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004ec4:	f240 2201 	movw	r2, #513	@ 0x201
 8004ec8:	801a      	strh	r2, [r3, #0]
 8004eca:	e01d      	b.n	8004f08 <app_func_sm_init+0x84>
	}
	else if (sc.DefaultState != DEFAULT_STATE) {
 8004ecc:	4b35      	ldr	r3, [pc, #212]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004ece:	881b      	ldrh	r3, [r3, #0]
 8004ed0:	f240 2201 	movw	r2, #513	@ 0x201
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d013      	beq.n	8004f00 <app_func_sm_init+0x7c>
		sc.DefaultState = DEFAULT_STATE;
 8004ed8:	4b32      	ldr	r3, [pc, #200]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004eda:	f240 2201 	movw	r2, #513	@ 0x201
 8004ede:	801a      	strh	r2, [r3, #0]
		sc.StartState = DEFAULT_STATE;
 8004ee0:	4b30      	ldr	r3, [pc, #192]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004ee2:	f240 2201 	movw	r2, #513	@ 0x201
 8004ee6:	805a      	strh	r2, [r3, #2]
		bsp_fram_write(ADDR_SYS_CONFIG, (uint8_t*)&sc, sizeof(sc), true);
 8004ee8:	2301      	movs	r3, #1
 8004eea:	2204      	movs	r2, #4
 8004eec:	492d      	ldr	r1, [pc, #180]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004eee:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 8004ef2:	f7fc fb13 	bl	800151c <bsp_fram_write>
		curr_state = DEFAULT_STATE;
 8004ef6:	4b2c      	ldr	r3, [pc, #176]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004ef8:	f240 2201 	movw	r2, #513	@ 0x201
 8004efc:	801a      	strh	r2, [r3, #0]
 8004efe:	e003      	b.n	8004f08 <app_func_sm_init+0x84>
	}
	else {
		curr_state = sc.StartState;
 8004f00:	4b28      	ldr	r3, [pc, #160]	@ (8004fa4 <app_func_sm_init+0x120>)
 8004f02:	885a      	ldrh	r2, [r3, #2]
 8004f04:	4b28      	ldr	r3, [pc, #160]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004f06:	801a      	strh	r2, [r3, #0]
	}

	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST)) {
 8004f08:	4b28      	ldr	r3, [pc, #160]	@ (8004fac <app_func_sm_init+0x128>)
 8004f0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f0e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <app_func_sm_init+0x9a>
		app_func_logs_event_write(EVENT_UNRESPONSIVE_FUNCTION, NULL);
 8004f16:	2100      	movs	r1, #0
 8004f18:	4825      	ldr	r0, [pc, #148]	@ (8004fb0 <app_func_sm_init+0x12c>)
 8004f1a:	f7fe f8bf 	bl	800309c <app_func_logs_event_write>
	}
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_OBLRST)) {
 8004f1e:	4b23      	ldr	r3, [pc, #140]	@ (8004fac <app_func_sm_init+0x128>)
 8004f20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d008      	beq.n	8004f3e <app_func_sm_init+0xba>
		if (curr_state != STATE_ACT_MODE_DVT) {
 8004f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004f2e:	881b      	ldrh	r3, [r3, #0]
 8004f30:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8004f34:	d003      	beq.n	8004f3e <app_func_sm_init+0xba>
			curr_state = STATE_ACT;
 8004f36:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004f38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f3c:	801a      	strh	r2, [r3, #0]
		}
	}
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8004f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004fac <app_func_sm_init+0x128>)
 8004f40:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f44:	4a19      	ldr	r2, [pc, #100]	@ (8004fac <app_func_sm_init+0x128>)
 8004f46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f4a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

	app_func_sm_impedance_timer_enable();
 8004f4e:	f7ff ff59 	bl	8004e04 <app_func_sm_impedance_timer_enable>
	app_func_sm_battery_timer_enable();
 8004f52:	f7ff ff77 	bl	8004e44 <app_func_sm_battery_timer_enable>

	switch (curr_state) {
 8004f56:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <app_func_sm_init+0x124>)
 8004f58:	881b      	ldrh	r3, [r3, #0]
 8004f5a:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8004f5e:	d014      	beq.n	8004f8a <app_func_sm_init+0x106>
 8004f60:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8004f64:	dc1a      	bgt.n	8004f9c <app_func_sm_init+0x118>
 8004f66:	f5b3 7f01 	cmp.w	r3, #516	@ 0x204
 8004f6a:	d004      	beq.n	8004f76 <app_func_sm_init+0xf2>
 8004f6c:	f240 2205 	movw	r2, #517	@ 0x205
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d005      	beq.n	8004f80 <app_func_sm_init+0xfc>
		battery_test_hour_timer = -1;
		break;

	default:

		break;
 8004f74:	e012      	b.n	8004f9c <app_func_sm_init+0x118>
		impedance_test_hour_timer = -1;
 8004f76:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb4 <app_func_sm_init+0x130>)
 8004f78:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f7c:	601a      	str	r2, [r3, #0]
		break;
 8004f7e:	e00e      	b.n	8004f9e <app_func_sm_init+0x11a>
		battery_test_hour_timer = -1;
 8004f80:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb8 <app_func_sm_init+0x134>)
 8004f82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f86:	601a      	str	r2, [r3, #0]
		break;
 8004f88:	e009      	b.n	8004f9e <app_func_sm_init+0x11a>
		impedance_test_hour_timer = -1;
 8004f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004fb4 <app_func_sm_init+0x130>)
 8004f8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f90:	601a      	str	r2, [r3, #0]
		battery_test_hour_timer = -1;
 8004f92:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <app_func_sm_init+0x134>)
 8004f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f98:	601a      	str	r2, [r3, #0]
		break;
 8004f9a:	e000      	b.n	8004f9e <app_func_sm_init+0x11a>
		break;
 8004f9c:	bf00      	nop
	}
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20004940 	.word	0x20004940
 8004fa8:	20004944 	.word	0x20004944
 8004fac:	46020c00 	.word	0x46020c00
 8004fb0:	0802ae4c 	.word	0x0802ae4c
 8004fb4:	20000b90 	.word	0x20000b90
 8004fb8:	20000b94 	.word	0x20000b94

08004fbc <app_func_sm_schd_therapy_enable>:
/**
 * @brief Enable / Disable scheduled therapy session
 *
 * @param enable Enable / Disable
 */
void app_func_sm_schd_therapy_enable(bool enable) {
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b08a      	sub	sp, #40	@ 0x28
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	71fb      	strb	r3, [r7, #7]
	schd_therapy_enable = enable;
 8004fc6:	4a33      	ldr	r2, [pc, #204]	@ (8005094 <app_func_sm_schd_therapy_enable+0xd8>)
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	7013      	strb	r3, [r2, #0]

	if (schd_therapy_enable) {
 8004fcc:	4b31      	ldr	r3, [pc, #196]	@ (8005094 <app_func_sm_schd_therapy_enable+0xd8>)
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d05a      	beq.n	800508a <app_func_sm_schd_therapy_enable+0xce>
		_Float64 number_of_therapy_sessions = 0.0;
 8004fd4:	f04f 0200 	mov.w	r2, #0
 8004fd8:	f04f 0300 	mov.w	r3, #0
 8004fdc:	e9c7 2306 	strd	r2, r3, [r7, #24]
		app_func_para_data_get((const uint8_t*)SPID_NUMBER_OF_THERAPY_SESSIONS, (uint8_t*)&number_of_therapy_sessions, (uint8_t)sizeof(number_of_therapy_sessions));
 8004fe0:	f107 0318 	add.w	r3, r7, #24
 8004fe4:	2208      	movs	r2, #8
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	482b      	ldr	r0, [pc, #172]	@ (8005098 <app_func_sm_schd_therapy_enable+0xdc>)
 8004fea:	f7ff fdcc 	bl	8004b86 <app_func_para_data_get>
		uint8_t num = (uint8_t)number_of_therapy_sessions;
 8004fee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	f7fb fdc5 	bl	8000b84 <__aeabi_d2uiz>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if ((num >= 1U) && (num <= 6U)) {
 8005000:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005004:	2b00      	cmp	r3, #0
 8005006:	d03d      	beq.n	8005084 <app_func_sm_schd_therapy_enable+0xc8>
 8005008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800500c:	2b06      	cmp	r3, #6
 800500e:	d839      	bhi.n	8005084 <app_func_sm_schd_therapy_enable+0xc8>
			_Float64 therapy_session_start = 0.0;
 8005010:	f04f 0200 	mov.w	r2, #0
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	e9c7 2304 	strd	r2, r3, [r7, #16]
			app_func_para_data_get(stid_start[num-1U], (uint8_t*)&therapy_session_start, (uint8_t)sizeof(therapy_session_start));
 800501c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005020:	3b01      	subs	r3, #1
 8005022:	4a1e      	ldr	r2, [pc, #120]	@ (800509c <app_func_sm_schd_therapy_enable+0xe0>)
 8005024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005028:	f107 0110 	add.w	r1, r7, #16
 800502c:	2208      	movs	r2, #8
 800502e:	4618      	mov	r0, r3
 8005030:	f7ff fda9 	bl	8004b86 <app_func_para_data_get>
			schd_therapy_start_minute = (uint16_t)therapy_session_start;
 8005034:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005038:	4610      	mov	r0, r2
 800503a:	4619      	mov	r1, r3
 800503c:	f7fb fda2 	bl	8000b84 <__aeabi_d2uiz>
 8005040:	4603      	mov	r3, r0
 8005042:	b29a      	uxth	r2, r3
 8005044:	4b16      	ldr	r3, [pc, #88]	@ (80050a0 <app_func_sm_schd_therapy_enable+0xe4>)
 8005046:	801a      	strh	r2, [r3, #0]

			_Float64 therapy_session_stop = 0.0;
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	f04f 0300 	mov.w	r3, #0
 8005050:	e9c7 2302 	strd	r2, r3, [r7, #8]
			app_func_para_data_get(stid_stop[num-1U], (uint8_t*)&therapy_session_stop, (uint8_t)sizeof(therapy_session_stop));
 8005054:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005058:	3b01      	subs	r3, #1
 800505a:	4a12      	ldr	r2, [pc, #72]	@ (80050a4 <app_func_sm_schd_therapy_enable+0xe8>)
 800505c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005060:	f107 0108 	add.w	r1, r7, #8
 8005064:	2208      	movs	r2, #8
 8005066:	4618      	mov	r0, r3
 8005068:	f7ff fd8d 	bl	8004b86 <app_func_para_data_get>
			schd_therapy_stop_minute = (uint16_t)therapy_session_stop;
 800506c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005070:	4610      	mov	r0, r2
 8005072:	4619      	mov	r1, r3
 8005074:	f7fb fd86 	bl	8000b84 <__aeabi_d2uiz>
 8005078:	4603      	mov	r3, r0
 800507a:	b29a      	uxth	r2, r3
 800507c:	4b0a      	ldr	r3, [pc, #40]	@ (80050a8 <app_func_sm_schd_therapy_enable+0xec>)
 800507e:	801a      	strh	r2, [r3, #0]
		if ((num >= 1U) && (num <= 6U)) {
 8005080:	bf00      	nop
		}
		else {
			schd_therapy_enable = false;
		}
	}
}
 8005082:	e002      	b.n	800508a <app_func_sm_schd_therapy_enable+0xce>
			schd_therapy_enable = false;
 8005084:	4b03      	ldr	r3, [pc, #12]	@ (8005094 <app_func_sm_schd_therapy_enable+0xd8>)
 8005086:	2200      	movs	r2, #0
 8005088:	701a      	strb	r2, [r3, #0]
}
 800508a:	bf00      	nop
 800508c:	3728      	adds	r7, #40	@ 0x28
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	2000494a 	.word	0x2000494a
 8005098:	0802ae54 	.word	0x0802ae54
 800509c:	20000b98 	.word	0x20000b98
 80050a0:	20004946 	.word	0x20004946
 80050a4:	20000bb0 	.word	0x20000bb0
 80050a8:	20004948 	.word	0x20004948

080050ac <app_func_sm_wakeup_timer_cb>:

/**
 * @brief Callback for wakeup timers in sleep state
 *
 */
void app_func_sm_wakeup_timer_cb(void) {
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
	if (impedance_test_hour_timer > 0) {
 80050b0:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <app_func_sm_wakeup_timer_cb+0x34>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	dd04      	ble.n	80050c2 <app_func_sm_wakeup_timer_cb+0x16>
		impedance_test_hour_timer--;
 80050b8:	4b09      	ldr	r3, [pc, #36]	@ (80050e0 <app_func_sm_wakeup_timer_cb+0x34>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3b01      	subs	r3, #1
 80050be:	4a08      	ldr	r2, [pc, #32]	@ (80050e0 <app_func_sm_wakeup_timer_cb+0x34>)
 80050c0:	6013      	str	r3, [r2, #0]
	}

	if (battery_test_hour_timer > 0) {
 80050c2:	4b08      	ldr	r3, [pc, #32]	@ (80050e4 <app_func_sm_wakeup_timer_cb+0x38>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	dd04      	ble.n	80050d4 <app_func_sm_wakeup_timer_cb+0x28>
		battery_test_hour_timer--;
 80050ca:	4b06      	ldr	r3, [pc, #24]	@ (80050e4 <app_func_sm_wakeup_timer_cb+0x38>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	4a04      	ldr	r2, [pc, #16]	@ (80050e4 <app_func_sm_wakeup_timer_cb+0x38>)
 80050d2:	6013      	str	r3, [r2, #0]
	}
}
 80050d4:	bf00      	nop
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20000b90 	.word	0x20000b90
 80050e4:	20000b94 	.word	0x20000b94

080050e8 <app_func_sm_confirmation_timer_cb>:

/**
 * @brief Callback for confirmation timer in sleep state
 *
 */
void app_func_sm_confirmation_timer_cb(void) {
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef curr_time;
	RTC_DateTypeDef curr_date;
	HAL_ERROR_CHECK(HAL_RTC_GetTime(&hrtc, &curr_time, RTC_FORMAT_BIN));
 80050ee:	f107 0308 	add.w	r3, r7, #8
 80050f2:	2200      	movs	r2, #0
 80050f4:	4619      	mov	r1, r3
 80050f6:	482e      	ldr	r0, [pc, #184]	@ (80051b0 <app_func_sm_confirmation_timer_cb+0xc8>)
 80050f8:	f01a fb06 	bl	801f708 <HAL_RTC_GetTime>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <app_func_sm_confirmation_timer_cb+0x1e>
 8005102:	f00a fce2 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_RTC_GetDate(&hrtc, &curr_date, RTC_FORMAT_BIN));
 8005106:	1d3b      	adds	r3, r7, #4
 8005108:	2200      	movs	r2, #0
 800510a:	4619      	mov	r1, r3
 800510c:	4828      	ldr	r0, [pc, #160]	@ (80051b0 <app_func_sm_confirmation_timer_cb+0xc8>)
 800510e:	f01a fbf3 	bl	801f8f8 <HAL_RTC_GetDate>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <app_func_sm_confirmation_timer_cb+0x34>
 8005118:	f00a fcd7 	bl	800faca <Error_Handler>
	uint16_t current_minute = (curr_time.Hours*60) + curr_time.Minutes;
 800511c:	7a3b      	ldrb	r3, [r7, #8]
 800511e:	461a      	mov	r2, r3
 8005120:	0112      	lsls	r2, r2, #4
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	b29b      	uxth	r3, r3
 8005128:	7a7a      	ldrb	r2, [r7, #9]
 800512a:	4413      	add	r3, r2
 800512c:	83fb      	strh	r3, [r7, #30]

	if (curr_state == STATE_SLEEP) {
 800512e:	4b21      	ldr	r3, [pc, #132]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 8005130:	881b      	ldrh	r3, [r3, #0]
 8005132:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005136:	d127      	bne.n	8005188 <app_func_sm_confirmation_timer_cb+0xa0>
		if (impedance_test_hour_timer == 0) {
 8005138:	4b1f      	ldr	r3, [pc, #124]	@ (80051b8 <app_func_sm_confirmation_timer_cb+0xd0>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d108      	bne.n	8005152 <app_func_sm_confirmation_timer_cb+0x6a>
			curr_state = STATE_ACT_MODE_IMPED_TEST;
 8005140:	4b1c      	ldr	r3, [pc, #112]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 8005142:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005146:	801a      	strh	r2, [r3, #0]
			impedance_test_hour_timer = -1;
 8005148:	4b1b      	ldr	r3, [pc, #108]	@ (80051b8 <app_func_sm_confirmation_timer_cb+0xd0>)
 800514a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800514e:	601a      	str	r2, [r3, #0]
	else if (curr_state == STATE_ACT_MODE_THERAPY_SESSION) {
		if (schd_therapy_stop_minute == current_minute) {
			curr_state = STATE_ACT;
		}
	}
}
 8005150:	e029      	b.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
		else if (battery_test_hour_timer == 0) {
 8005152:	4b1a      	ldr	r3, [pc, #104]	@ (80051bc <app_func_sm_confirmation_timer_cb+0xd4>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d108      	bne.n	800516c <app_func_sm_confirmation_timer_cb+0x84>
			curr_state = STATE_ACT_MODE_BATT_TEST;
 800515a:	4b16      	ldr	r3, [pc, #88]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 800515c:	f240 2205 	movw	r2, #517	@ 0x205
 8005160:	801a      	strh	r2, [r3, #0]
			battery_test_hour_timer = -1;
 8005162:	4b16      	ldr	r3, [pc, #88]	@ (80051bc <app_func_sm_confirmation_timer_cb+0xd4>)
 8005164:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005168:	601a      	str	r2, [r3, #0]
}
 800516a:	e01c      	b.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
		else if (schd_therapy_enable) {
 800516c:	4b14      	ldr	r3, [pc, #80]	@ (80051c0 <app_func_sm_confirmation_timer_cb+0xd8>)
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d018      	beq.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
			if (schd_therapy_start_minute == current_minute) {
 8005174:	4b13      	ldr	r3, [pc, #76]	@ (80051c4 <app_func_sm_confirmation_timer_cb+0xdc>)
 8005176:	881b      	ldrh	r3, [r3, #0]
 8005178:	8bfa      	ldrh	r2, [r7, #30]
 800517a:	429a      	cmp	r2, r3
 800517c:	d113      	bne.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
				curr_state = STATE_ACT_MODE_THERAPY_SESSION;
 800517e:	4b0d      	ldr	r3, [pc, #52]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 8005180:	f240 2203 	movw	r2, #515	@ 0x203
 8005184:	801a      	strh	r2, [r3, #0]
}
 8005186:	e00e      	b.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
	else if (curr_state == STATE_ACT_MODE_THERAPY_SESSION) {
 8005188:	4b0a      	ldr	r3, [pc, #40]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 800518a:	881b      	ldrh	r3, [r3, #0]
 800518c:	f240 2203 	movw	r2, #515	@ 0x203
 8005190:	4293      	cmp	r3, r2
 8005192:	d108      	bne.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
		if (schd_therapy_stop_minute == current_minute) {
 8005194:	4b0c      	ldr	r3, [pc, #48]	@ (80051c8 <app_func_sm_confirmation_timer_cb+0xe0>)
 8005196:	881b      	ldrh	r3, [r3, #0]
 8005198:	8bfa      	ldrh	r2, [r7, #30]
 800519a:	429a      	cmp	r2, r3
 800519c:	d103      	bne.n	80051a6 <app_func_sm_confirmation_timer_cb+0xbe>
			curr_state = STATE_ACT;
 800519e:	4b05      	ldr	r3, [pc, #20]	@ (80051b4 <app_func_sm_confirmation_timer_cb+0xcc>)
 80051a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051a4:	801a      	strh	r2, [r3, #0]
}
 80051a6:	bf00      	nop
 80051a8:	3720      	adds	r7, #32
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	200092f4 	.word	0x200092f4
 80051b4:	20004944 	.word	0x20004944
 80051b8:	20000b90 	.word	0x20000b90
 80051bc:	20000b94 	.word	0x20000b94
 80051c0:	2000494a 	.word	0x2000494a
 80051c4:	20004946 	.word	0x20004946
 80051c8:	20004948 	.word	0x20004948

080051cc <app_func_sm_magnet_lost_cb>:
/**
 * @brief Callback when magnet lost
 *
 * @param detected_time Detected time
 */
void app_func_sm_magnet_lost_cb(uint8_t detected_time) {
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b088      	sub	sp, #32
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	4603      	mov	r3, r0
 80051d4:	71fb      	strb	r3, [r7, #7]
	if (curr_state != STATE_SHUTDOWN && curr_state != STATE_ACT_MODE_DVT) {
 80051d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80051de:	4293      	cmp	r3, r2
 80051e0:	d04d      	beq.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
 80051e2:	4b29      	ldr	r3, [pc, #164]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 80051ea:	d048      	beq.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
		_Float64 magnet_wakeup_min_time_f = 0.0;
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
		app_func_para_data_get((const uint8_t*)HPID_MAGNET_WAKEUP_MIN_TIME, (uint8_t*)&magnet_wakeup_min_time_f, (uint8_t)sizeof(magnet_wakeup_min_time_f));
 80051f8:	f107 0310 	add.w	r3, r7, #16
 80051fc:	2208      	movs	r2, #8
 80051fe:	4619      	mov	r1, r3
 8005200:	4822      	ldr	r0, [pc, #136]	@ (800528c <app_func_sm_magnet_lost_cb+0xc0>)
 8005202:	f7ff fcc0 	bl	8004b86 <app_func_para_data_get>
		uint8_t magnet_wakeup_min_time = (uint8_t)magnet_wakeup_min_time_f;
 8005206:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800520a:	4610      	mov	r0, r2
 800520c:	4619      	mov	r1, r3
 800520e:	f7fb fcb9 	bl	8000b84 <__aeabi_d2uiz>
 8005212:	4603      	mov	r3, r0
 8005214:	77fb      	strb	r3, [r7, #31]

		_Float64 magnet_wakeup_max_time_f = 0.0;
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		app_func_para_data_get((const uint8_t*)HPID_MAGNET_WAKEUP_MAX_TIME, (uint8_t*)&magnet_wakeup_max_time_f, (uint8_t)sizeof(magnet_wakeup_max_time_f));
 8005222:	f107 0308 	add.w	r3, r7, #8
 8005226:	2208      	movs	r2, #8
 8005228:	4619      	mov	r1, r3
 800522a:	4819      	ldr	r0, [pc, #100]	@ (8005290 <app_func_sm_magnet_lost_cb+0xc4>)
 800522c:	f7ff fcab 	bl	8004b86 <app_func_para_data_get>
		uint8_t magnet_wakeup_max_time = (uint8_t)magnet_wakeup_max_time_f;
 8005230:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005234:	4610      	mov	r0, r2
 8005236:	4619      	mov	r1, r3
 8005238:	f7fb fca4 	bl	8000b84 <__aeabi_d2uiz>
 800523c:	4603      	mov	r3, r0
 800523e:	77bb      	strb	r3, [r7, #30]

		if ((detected_time >= magnet_wakeup_min_time) && (detected_time <= magnet_wakeup_max_time)) {
 8005240:	79fa      	ldrb	r2, [r7, #7]
 8005242:	7ffb      	ldrb	r3, [r7, #31]
 8005244:	429a      	cmp	r2, r3
 8005246:	d31a      	bcc.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
 8005248:	79fa      	ldrb	r2, [r7, #7]
 800524a:	7fbb      	ldrb	r3, [r7, #30]
 800524c:	429a      	cmp	r2, r3
 800524e:	d816      	bhi.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
			app_func_logs_event_write(EVENT_MAGNET_DETECTION, NULL);
 8005250:	2100      	movs	r1, #0
 8005252:	4810      	ldr	r0, [pc, #64]	@ (8005294 <app_func_sm_magnet_lost_cb+0xc8>)
 8005254:	f7fd ff22 	bl	800309c <app_func_logs_event_write>
			if (curr_state == STATE_SLEEP) {
 8005258:	4b0b      	ldr	r3, [pc, #44]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 800525a:	881b      	ldrh	r3, [r3, #0]
 800525c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005260:	d104      	bne.n	800526c <app_func_sm_magnet_lost_cb+0xa0>
				curr_state = STATE_ACT_MODE_BLE_ACT;
 8005262:	4b09      	ldr	r3, [pc, #36]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 8005264:	f240 2201 	movw	r2, #513	@ 0x201
 8005268:	801a      	strh	r2, [r3, #0]
			else if (curr_state >= STATE_ACT) {
				curr_state = STATE_SLEEP;
			}
		}
	}
}
 800526a:	e008      	b.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
			else if (curr_state >= STATE_ACT) {
 800526c:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 800526e:	881b      	ldrh	r3, [r3, #0]
 8005270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005274:	d303      	bcc.n	800527e <app_func_sm_magnet_lost_cb+0xb2>
				curr_state = STATE_SLEEP;
 8005276:	4b04      	ldr	r3, [pc, #16]	@ (8005288 <app_func_sm_magnet_lost_cb+0xbc>)
 8005278:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800527c:	801a      	strh	r2, [r3, #0]
}
 800527e:	bf00      	nop
 8005280:	3720      	adds	r7, #32
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	20004944 	.word	0x20004944
 800528c:	0802ae5c 	.word	0x0802ae5c
 8005290:	0802ae64 	.word	0x0802ae64
 8005294:	0802ae6c 	.word	0x0802ae6c

08005298 <generate_sine_wave>:
 * @param point The specific point (index) for which to generate the sine wave value. It should be in the range [0, total_points - 1].
 * @param amplitude The amplitude of the sine wave.
 *
 * @return The sine wave value at the given point, scaled by the amplitude.
 */
static _Float64 generate_sine_wave(uint32_t total_points, uint32_t point, _Float64 amplitude) {
 8005298:	b5b0      	push	{r4, r5, r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	ed87 0b00 	vstr	d0, [r7]
    if (point > total_points)
 80052a6:	68ba      	ldr	r2, [r7, #8]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d904      	bls.n	80052b8 <generate_sine_wave+0x20>
    	return 0.0;
 80052ae:	f04f 0200 	mov.w	r2, #0
 80052b2:	f04f 0300 	mov.w	r3, #0
 80052b6:	e024      	b.n	8005302 <generate_sine_wave+0x6a>

    if (ZERO_HOLD == 0.0) {
    	_Float64 angle = (2.0 * M_PI * point) / total_points;
 80052b8:	68b8      	ldr	r0, [r7, #8]
 80052ba:	f7fb f927 	bl	800050c <__aeabi_ui2d>
 80052be:	a316      	add	r3, pc, #88	@ (adr r3, 8005318 <generate_sine_wave+0x80>)
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	f7fb f99c 	bl	8000600 <__aeabi_dmul>
 80052c8:	4602      	mov	r2, r0
 80052ca:	460b      	mov	r3, r1
 80052cc:	4614      	mov	r4, r2
 80052ce:	461d      	mov	r5, r3
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f7fb f91b 	bl	800050c <__aeabi_ui2d>
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	4620      	mov	r0, r4
 80052dc:	4629      	mov	r1, r5
 80052de:	f7fb fab9 	bl	8000854 <__aeabi_ddiv>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    	return amplitude * sin(angle);
 80052ea:	ed97 0b04 	vldr	d0, [r7, #16]
 80052ee:	f024 fbab 	bl	8029a48 <sin>
 80052f2:	ec51 0b10 	vmov	r0, r1, d0
 80052f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052fa:	f7fb f981 	bl	8000600 <__aeabi_dmul>
 80052fe:	4602      	mov	r2, r0
 8005300:	460b      	mov	r3, r1
		if (point < half_points)
			return amplitude * sin(angle);
		else
			return -amplitude * sin(angle);
    }
}
 8005302:	ec43 2b17 	vmov	d7, r2, r3
 8005306:	eeb0 0a47 	vmov.f32	s0, s14
 800530a:	eef0 0a67 	vmov.f32	s1, s15
 800530e:	3718      	adds	r7, #24
 8005310:	46bd      	mov	sp, r7
 8005312:	bdb0      	pop	{r4, r5, r7, pc}
 8005314:	f3af 8000 	nop.w
 8005318:	54442d18 	.word	0x54442d18
 800531c:	401921fb 	.word	0x401921fb

08005320 <sel_ch_src_set>:
 * @brief Set the corresponding SRC according to STIM_SEL.CH channels
 *
 * @param change The U1500 and U1501 channels whose status is to be changed
 * @param connect Connect or disconnect SRC
 */
static void sel_ch_src_set(Stim_Sel_Ch_t change, bool connect) {
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	f107 0308 	add.w	r3, r7, #8
 800532a:	e883 0003 	stmia.w	r3, {r0, r1}
 800532e:	4613      	mov	r3, r2
 8005330:	71fb      	strb	r3, [r7, #7]
	if (change.ch1) {
 8005332:	7a7b      	ldrb	r3, [r7, #9]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d013      	beq.n	8005360 <sel_ch_src_set+0x40>
		if (stimSel.stimA == STIMA_SEL_STIM1)
 8005338:	4b36      	ldr	r3, [pc, #216]	@ (8005414 <sel_ch_src_set+0xf4>)
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	f083 0301 	eor.w	r3, r3, #1
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d006      	beq.n	8005354 <sel_ch_src_set+0x34>
			HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005346:	79fb      	ldrb	r3, [r7, #7]
 8005348:	461a      	mov	r2, r3
 800534a:	2101      	movs	r1, #1
 800534c:	4832      	ldr	r0, [pc, #200]	@ (8005418 <sel_ch_src_set+0xf8>)
 800534e:	f011 fa57 	bl	8016800 <HAL_GPIO_WritePin>
 8005352:	e005      	b.n	8005360 <sel_ch_src_set+0x40>
		else
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005354:	79fb      	ldrb	r3, [r7, #7]
 8005356:	461a      	mov	r2, r3
 8005358:	2104      	movs	r1, #4
 800535a:	482f      	ldr	r0, [pc, #188]	@ (8005418 <sel_ch_src_set+0xf8>)
 800535c:	f011 fa50 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch2) {
 8005360:	7abb      	ldrb	r3, [r7, #10]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d013      	beq.n	800538e <sel_ch_src_set+0x6e>
		if (stimSel.stimA == STIMA_SEL_STIM1)
 8005366:	4b2b      	ldr	r3, [pc, #172]	@ (8005414 <sel_ch_src_set+0xf4>)
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	f083 0301 	eor.w	r3, r3, #1
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d006      	beq.n	8005382 <sel_ch_src_set+0x62>
			HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005374:	79fb      	ldrb	r3, [r7, #7]
 8005376:	461a      	mov	r2, r3
 8005378:	2101      	movs	r1, #1
 800537a:	4827      	ldr	r0, [pc, #156]	@ (8005418 <sel_ch_src_set+0xf8>)
 800537c:	f011 fa40 	bl	8016800 <HAL_GPIO_WritePin>
 8005380:	e005      	b.n	800538e <sel_ch_src_set+0x6e>
		else
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005382:	79fb      	ldrb	r3, [r7, #7]
 8005384:	461a      	mov	r2, r3
 8005386:	2104      	movs	r1, #4
 8005388:	4823      	ldr	r0, [pc, #140]	@ (8005418 <sel_ch_src_set+0xf8>)
 800538a:	f011 fa39 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch3) {
 800538e:	7afb      	ldrb	r3, [r7, #11]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d010      	beq.n	80053b6 <sel_ch_src_set+0x96>
		if (stimSel.stimB == STIMB_SEL_STIM1)
 8005394:	4b1f      	ldr	r3, [pc, #124]	@ (8005414 <sel_ch_src_set+0xf4>)
 8005396:	785b      	ldrb	r3, [r3, #1]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d006      	beq.n	80053aa <sel_ch_src_set+0x8a>
			HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	461a      	mov	r2, r3
 80053a0:	2101      	movs	r1, #1
 80053a2:	481d      	ldr	r0, [pc, #116]	@ (8005418 <sel_ch_src_set+0xf8>)
 80053a4:	f011 fa2c 	bl	8016800 <HAL_GPIO_WritePin>
 80053a8:	e005      	b.n	80053b6 <sel_ch_src_set+0x96>
		else
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	461a      	mov	r2, r3
 80053ae:	2104      	movs	r1, #4
 80053b0:	4819      	ldr	r0, [pc, #100]	@ (8005418 <sel_ch_src_set+0xf8>)
 80053b2:	f011 fa25 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch4) {
 80053b6:	7b3b      	ldrb	r3, [r7, #12]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d010      	beq.n	80053de <sel_ch_src_set+0xbe>
		if (stimSel.stimB == STIMB_SEL_STIM1)
 80053bc:	4b15      	ldr	r3, [pc, #84]	@ (8005414 <sel_ch_src_set+0xf4>)
 80053be:	785b      	ldrb	r3, [r3, #1]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d006      	beq.n	80053d2 <sel_ch_src_set+0xb2>
			HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80053c4:	79fb      	ldrb	r3, [r7, #7]
 80053c6:	461a      	mov	r2, r3
 80053c8:	2101      	movs	r1, #1
 80053ca:	4813      	ldr	r0, [pc, #76]	@ (8005418 <sel_ch_src_set+0xf8>)
 80053cc:	f011 fa18 	bl	8016800 <HAL_GPIO_WritePin>
 80053d0:	e005      	b.n	80053de <sel_ch_src_set+0xbe>
		else
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80053d2:	79fb      	ldrb	r3, [r7, #7]
 80053d4:	461a      	mov	r2, r3
 80053d6:	2104      	movs	r1, #4
 80053d8:	480f      	ldr	r0, [pc, #60]	@ (8005418 <sel_ch_src_set+0xf8>)
 80053da:	f011 fa11 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.encl) {
 80053de:	7a3b      	ldrb	r3, [r7, #8]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d013      	beq.n	800540c <sel_ch_src_set+0xec>
		if (stimSel.stimA == STIMA_SEL_STIM1)
 80053e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <sel_ch_src_set+0xf4>)
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	f083 0301 	eor.w	r3, r3, #1
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d006      	beq.n	8005400 <sel_ch_src_set+0xe0>
			HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	461a      	mov	r2, r3
 80053f6:	2101      	movs	r1, #1
 80053f8:	4807      	ldr	r0, [pc, #28]	@ (8005418 <sel_ch_src_set+0xf8>)
 80053fa:	f011 fa01 	bl	8016800 <HAL_GPIO_WritePin>
		else
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
	}
}
 80053fe:	e005      	b.n	800540c <sel_ch_src_set+0xec>
			HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005400:	79fb      	ldrb	r3, [r7, #7]
 8005402:	461a      	mov	r2, r3
 8005404:	2104      	movs	r1, #4
 8005406:	4804      	ldr	r0, [pc, #16]	@ (8005418 <sel_ch_src_set+0xf8>)
 8005408:	f011 f9fa 	bl	8016800 <HAL_GPIO_WritePin>
}
 800540c:	bf00      	nop
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	20004d44 	.word	0x20004d44
 8005418:	42020c00 	.word	0x42020c00

0800541c <sel_ch_snk_set>:
 * @brief Set the corresponding SNK according to STIM_SEL.CH channels
 *
 * @param change The U1500 and U1501 channels whose status is to be changed
 * @param connect Connect or disconnect SNK
 */
static void sel_ch_snk_set(Stim_Sel_Ch_t change, bool connect) {
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	f107 0308 	add.w	r3, r7, #8
 8005426:	e883 0003 	stmia.w	r3, {r0, r1}
 800542a:	4613      	mov	r3, r2
 800542c:	71fb      	strb	r3, [r7, #7]
	if (change.ch1) {
 800542e:	7a7b      	ldrb	r3, [r7, #9]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d005      	beq.n	8005440 <sel_ch_snk_set+0x24>
		HAL_GPIO_WritePin(SNK1_GPIO_Port, 	SNK1_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005434:	79fb      	ldrb	r3, [r7, #7]
 8005436:	461a      	mov	r2, r3
 8005438:	2102      	movs	r1, #2
 800543a:	4815      	ldr	r0, [pc, #84]	@ (8005490 <sel_ch_snk_set+0x74>)
 800543c:	f011 f9e0 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch2) {
 8005440:	7abb      	ldrb	r3, [r7, #10]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <sel_ch_snk_set+0x36>
		HAL_GPIO_WritePin(SNK2_GPIO_Port, 	SNK2_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005446:	79fb      	ldrb	r3, [r7, #7]
 8005448:	461a      	mov	r2, r3
 800544a:	2108      	movs	r1, #8
 800544c:	4810      	ldr	r0, [pc, #64]	@ (8005490 <sel_ch_snk_set+0x74>)
 800544e:	f011 f9d7 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch3) {
 8005452:	7afb      	ldrb	r3, [r7, #11]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d005      	beq.n	8005464 <sel_ch_snk_set+0x48>
		HAL_GPIO_WritePin(SNK3_GPIO_Port, 	SNK3_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	461a      	mov	r2, r3
 800545c:	2110      	movs	r1, #16
 800545e:	480c      	ldr	r0, [pc, #48]	@ (8005490 <sel_ch_snk_set+0x74>)
 8005460:	f011 f9ce 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.ch4) {
 8005464:	7b3b      	ldrb	r3, [r7, #12]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <sel_ch_snk_set+0x5a>
		HAL_GPIO_WritePin(SNK4_GPIO_Port, 	SNK4_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	461a      	mov	r2, r3
 800546e:	2120      	movs	r1, #32
 8005470:	4807      	ldr	r0, [pc, #28]	@ (8005490 <sel_ch_snk_set+0x74>)
 8005472:	f011 f9c5 	bl	8016800 <HAL_GPIO_WritePin>
	}
	if (change.encl) {
 8005476:	7a3b      	ldrb	r3, [r7, #8]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d005      	beq.n	8005488 <sel_ch_snk_set+0x6c>
		HAL_GPIO_WritePin(SNK5_GPIO_Port, 	SNK5_Pin, 	(connect)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800547c:	79fb      	ldrb	r3, [r7, #7]
 800547e:	461a      	mov	r2, r3
 8005480:	2140      	movs	r1, #64	@ 0x40
 8005482:	4803      	ldr	r0, [pc, #12]	@ (8005490 <sel_ch_snk_set+0x74>)
 8005484:	f011 f9bc 	bl	8016800 <HAL_GPIO_WritePin>
	}
}
 8005488:	bf00      	nop
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	42020c00 	.word	0x42020c00

08005494 <sel_ch_set>:
 * @brief Select the STIM_SEL.CH channel of the output multiplexer
 *
 * @param newState New state of U1500 and U1501 channels
 * @param change Whether to change the state of U1500 and U1501 channels
 */
static void sel_ch_set(Stim_Sel_Ch_t newState, Stim_Sel_Ch_t change) {
 8005494:	b590      	push	{r4, r7, lr}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	f107 0408 	add.w	r4, r7, #8
 800549e:	e884 0003 	stmia.w	r4, {r0, r1}
 80054a2:	4639      	mov	r1, r7
 80054a4:	e881 000c 	stmia.w	r1, {r2, r3}
	if (change.ch1) {
 80054a8:	787b      	ldrb	r3, [r7, #1]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d00b      	beq.n	80054c6 <sel_ch_set+0x32>
		HAL_GPIO_WritePin(STIM_SEL_CH1n_GPIO_Port, STIM_SEL_CH1n_Pin, (newState.ch1)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80054ae:	7a7b      	ldrb	r3, [r7, #9]
 80054b0:	f083 0301 	eor.w	r3, r3, #1
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	461a      	mov	r2, r3
 80054b8:	2180      	movs	r1, #128	@ 0x80
 80054ba:	4825      	ldr	r0, [pc, #148]	@ (8005550 <sel_ch_set+0xbc>)
 80054bc:	f011 f9a0 	bl	8016800 <HAL_GPIO_WritePin>
		stimSel.sel_ch.ch1 = newState.ch1;
 80054c0:	7a7a      	ldrb	r2, [r7, #9]
 80054c2:	4b24      	ldr	r3, [pc, #144]	@ (8005554 <sel_ch_set+0xc0>)
 80054c4:	70da      	strb	r2, [r3, #3]
	}
	if (change.ch2) {
 80054c6:	78bb      	ldrb	r3, [r7, #2]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00c      	beq.n	80054e6 <sel_ch_set+0x52>
		HAL_GPIO_WritePin(STIM_SEL_CH2n_GPIO_Port, STIM_SEL_CH2n_Pin, (newState.ch2)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80054cc:	7abb      	ldrb	r3, [r7, #10]
 80054ce:	f083 0301 	eor.w	r3, r3, #1
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	461a      	mov	r2, r3
 80054d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80054da:	481d      	ldr	r0, [pc, #116]	@ (8005550 <sel_ch_set+0xbc>)
 80054dc:	f011 f990 	bl	8016800 <HAL_GPIO_WritePin>
		stimSel.sel_ch.ch2 = newState.ch2;
 80054e0:	7aba      	ldrb	r2, [r7, #10]
 80054e2:	4b1c      	ldr	r3, [pc, #112]	@ (8005554 <sel_ch_set+0xc0>)
 80054e4:	711a      	strb	r2, [r3, #4]
	}
	if (change.ch3) {
 80054e6:	78fb      	ldrb	r3, [r7, #3]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00c      	beq.n	8005506 <sel_ch_set+0x72>
		HAL_GPIO_WritePin(STIM_SEL_CH3n_GPIO_Port, STIM_SEL_CH3n_Pin, (newState.ch3)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80054ec:	7afb      	ldrb	r3, [r7, #11]
 80054ee:	f083 0301 	eor.w	r3, r3, #1
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	461a      	mov	r2, r3
 80054f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80054fa:	4815      	ldr	r0, [pc, #84]	@ (8005550 <sel_ch_set+0xbc>)
 80054fc:	f011 f980 	bl	8016800 <HAL_GPIO_WritePin>
		stimSel.sel_ch.ch3 = newState.ch3;
 8005500:	7afa      	ldrb	r2, [r7, #11]
 8005502:	4b14      	ldr	r3, [pc, #80]	@ (8005554 <sel_ch_set+0xc0>)
 8005504:	715a      	strb	r2, [r3, #5]
	}
	if (change.ch4) {
 8005506:	793b      	ldrb	r3, [r7, #4]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00c      	beq.n	8005526 <sel_ch_set+0x92>
		HAL_GPIO_WritePin(STIM_SEL_CH4n_GPIO_Port, STIM_SEL_CH4n_Pin, (newState.ch4)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800550c:	7b3b      	ldrb	r3, [r7, #12]
 800550e:	f083 0301 	eor.w	r3, r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800551a:	480d      	ldr	r0, [pc, #52]	@ (8005550 <sel_ch_set+0xbc>)
 800551c:	f011 f970 	bl	8016800 <HAL_GPIO_WritePin>
		stimSel.sel_ch.ch4 = newState.ch4;
 8005520:	7b3a      	ldrb	r2, [r7, #12]
 8005522:	4b0c      	ldr	r3, [pc, #48]	@ (8005554 <sel_ch_set+0xc0>)
 8005524:	719a      	strb	r2, [r3, #6]
	}
	if (change.encl) {
 8005526:	783b      	ldrb	r3, [r7, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d00c      	beq.n	8005546 <sel_ch_set+0xb2>
		HAL_GPIO_WritePin(STIM_SEL_ENCLn_GPIO_Port, STIM_SEL_ENCLn_Pin, (newState.encl)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800552c:	7a3b      	ldrb	r3, [r7, #8]
 800552e:	f083 0301 	eor.w	r3, r3, #1
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800553a:	4805      	ldr	r0, [pc, #20]	@ (8005550 <sel_ch_set+0xbc>)
 800553c:	f011 f960 	bl	8016800 <HAL_GPIO_WritePin>
		stimSel.sel_ch.encl = newState.encl;
 8005540:	7a3a      	ldrb	r2, [r7, #8]
 8005542:	4b04      	ldr	r3, [pc, #16]	@ (8005554 <sel_ch_set+0xc0>)
 8005544:	709a      	strb	r2, [r3, #2]
	}
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	bd90      	pop	{r4, r7, pc}
 800554e:	bf00      	nop
 8005550:	42020c00 	.word	0x42020c00
 8005554:	20004d44 	.word	0x20004d44

08005558 <sel_ch_srcsnk_set>:
 * @brief Select the STIM_SEL.CH channel of the output multiplexer and control the corresponding SRC and SNK
 *
 * @param newState New state of U1500 and U1501 channels
 * @param change Whether to change the state of U1500 and U1501 channels
 */
static void sel_ch_srcsnk_set(Stim_Sel_Ch_t newState, Stim_Sel_Ch_t change) {
 8005558:	b590      	push	{r4, r7, lr}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	f107 0408 	add.w	r4, r7, #8
 8005562:	e884 0003 	stmia.w	r4, {r0, r1}
 8005566:	4639      	mov	r1, r7
 8005568:	e881 000c 	stmia.w	r1, {r2, r3}
	sel_ch_src_set(change, false);
 800556c:	2200      	movs	r2, #0
 800556e:	463b      	mov	r3, r7
 8005570:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005574:	f7ff fed4 	bl	8005320 <sel_ch_src_set>
	sel_ch_snk_set(change, false);
 8005578:	2200      	movs	r2, #0
 800557a:	463b      	mov	r3, r7
 800557c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005580:	f7ff ff4c 	bl	800541c <sel_ch_snk_set>

	sel_ch_set(newState, change);
 8005584:	463b      	mov	r3, r7
 8005586:	cb0c      	ldmia	r3, {r2, r3}
 8005588:	f107 0108 	add.w	r1, r7, #8
 800558c:	c903      	ldmia	r1, {r0, r1}
 800558e:	f7ff ff81 	bl	8005494 <sel_ch_set>

	sel_ch_snk_set(change, true);
 8005592:	2201      	movs	r2, #1
 8005594:	463b      	mov	r3, r7
 8005596:	e893 0003 	ldmia.w	r3, {r0, r1}
 800559a:	f7ff ff3f 	bl	800541c <sel_ch_snk_set>
	sel_ch_src_set(change, true);
 800559e:	2201      	movs	r2, #1
 80055a0:	463b      	mov	r3, r7
 80055a2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80055a6:	f7ff febb 	bl	8005320 <sel_ch_src_set>
}
 80055aa:	bf00      	nop
 80055ac:	3714      	adds	r7, #20
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bd90      	pop	{r4, r7, pc}
	...

080055b4 <imp_sel_set>:
 * @brief Set the impedance monitor channels based on the STIM multiplexer settings.
 *
 * @param newState New state of U1500 and U1501 channels
 * @param change Whether to change the state of U1500 and U1501 channels.
 */
static void imp_sel_set(Stim_Sel_Ch_t newState, Stim_Sel_Ch_t change) {
 80055b4:	b590      	push	{r4, r7, lr}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	f107 0408 	add.w	r4, r7, #8
 80055be:	e884 0003 	stmia.w	r4, {r0, r1}
 80055c2:	4639      	mov	r1, r7
 80055c4:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t snkN_select = 0xFF;
 80055c8:	23ff      	movs	r3, #255	@ 0xff
 80055ca:	75fb      	strb	r3, [r7, #23]
	bool imp_n_sel0 = false;
 80055cc:	2300      	movs	r3, #0
 80055ce:	75bb      	strb	r3, [r7, #22]
	bool imp_n_sel1 = false;
 80055d0:	2300      	movs	r3, #0
 80055d2:	757b      	strb	r3, [r7, #21]
	bool imp_n_sel2 = false;
 80055d4:	2300      	movs	r3, #0
 80055d6:	753b      	strb	r3, [r7, #20]
	if (change.ch1 == true && newState.ch1 == false) {
 80055d8:	787b      	ldrb	r3, [r7, #1]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d007      	beq.n	80055ee <imp_sel_set+0x3a>
 80055de:	7a7b      	ldrb	r3, [r7, #9]
 80055e0:	f083 0301 	eor.w	r3, r3, #1
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <imp_sel_set+0x3a>
		snkN_select = 1;
 80055ea:	2301      	movs	r3, #1
 80055ec:	75fb      	strb	r3, [r7, #23]
	}
	if (change.ch2 == true && newState.ch2 == false) {
 80055ee:	78bb      	ldrb	r3, [r7, #2]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d007      	beq.n	8005604 <imp_sel_set+0x50>
 80055f4:	7abb      	ldrb	r3, [r7, #10]
 80055f6:	f083 0301 	eor.w	r3, r3, #1
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d001      	beq.n	8005604 <imp_sel_set+0x50>
		snkN_select = 2;
 8005600:	2302      	movs	r3, #2
 8005602:	75fb      	strb	r3, [r7, #23]
	}
	if (change.ch3 == true && newState.ch3 == false) {
 8005604:	78fb      	ldrb	r3, [r7, #3]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <imp_sel_set+0x66>
 800560a:	7afb      	ldrb	r3, [r7, #11]
 800560c:	f083 0301 	eor.w	r3, r3, #1
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <imp_sel_set+0x66>
		snkN_select = 3;
 8005616:	2303      	movs	r3, #3
 8005618:	75fb      	strb	r3, [r7, #23]
	}
	if (change.ch4 == true && newState.ch4 == false) {
 800561a:	793b      	ldrb	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d007      	beq.n	8005630 <imp_sel_set+0x7c>
 8005620:	7b3b      	ldrb	r3, [r7, #12]
 8005622:	f083 0301 	eor.w	r3, r3, #1
 8005626:	b2db      	uxtb	r3, r3
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <imp_sel_set+0x7c>
		snkN_select = 4;
 800562c:	2304      	movs	r3, #4
 800562e:	75fb      	strb	r3, [r7, #23]
	}
	if (change.encl == true && newState.encl == false) {
 8005630:	783b      	ldrb	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d007      	beq.n	8005646 <imp_sel_set+0x92>
 8005636:	7a3b      	ldrb	r3, [r7, #8]
 8005638:	f083 0301 	eor.w	r3, r3, #1
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <imp_sel_set+0x92>
		snkN_select = 5;
 8005642:	2305      	movs	r3, #5
 8005644:	75fb      	strb	r3, [r7, #23]
	}

	if (snkN_select <= 5) {
 8005646:	7dfb      	ldrb	r3, [r7, #23]
 8005648:	2b05      	cmp	r3, #5
 800564a:	d82e      	bhi.n	80056aa <imp_sel_set+0xf6>
		imp_n_sel0 = ((snkN_select - 1) >> 0) & 0x01;
 800564c:	7dfb      	ldrb	r3, [r7, #23]
 800564e:	3b01      	subs	r3, #1
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	bf14      	ite	ne
 8005658:	2301      	movne	r3, #1
 800565a:	2300      	moveq	r3, #0
 800565c:	75bb      	strb	r3, [r7, #22]
		imp_n_sel1 = ((snkN_select - 1) >> 1) & 0x01;
 800565e:	7dfb      	ldrb	r3, [r7, #23]
 8005660:	3b01      	subs	r3, #1
 8005662:	105b      	asrs	r3, r3, #1
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b00      	cmp	r3, #0
 800566a:	bf14      	ite	ne
 800566c:	2301      	movne	r3, #1
 800566e:	2300      	moveq	r3, #0
 8005670:	757b      	strb	r3, [r7, #21]
		imp_n_sel2 = ((snkN_select - 1) >> 2) & 0x01;
 8005672:	7dfb      	ldrb	r3, [r7, #23]
 8005674:	3b01      	subs	r3, #1
 8005676:	109b      	asrs	r3, r3, #2
 8005678:	f003 0301 	and.w	r3, r3, #1
 800567c:	2b00      	cmp	r3, #0
 800567e:	bf14      	ite	ne
 8005680:	2301      	movne	r3, #1
 8005682:	2300      	moveq	r3, #0
 8005684:	753b      	strb	r3, [r7, #20]
		HAL_GPIO_WritePin(IMP_IN_N_SEL0_GPIO_Port, IMP_IN_N_SEL0_Pin, (imp_n_sel0)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005686:	7dbb      	ldrb	r3, [r7, #22]
 8005688:	461a      	mov	r2, r3
 800568a:	2102      	movs	r1, #2
 800568c:	4809      	ldr	r0, [pc, #36]	@ (80056b4 <imp_sel_set+0x100>)
 800568e:	f011 f8b7 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IMP_IN_N_SEL1_GPIO_Port, IMP_IN_N_SEL1_Pin, (imp_n_sel1)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005692:	7d7b      	ldrb	r3, [r7, #21]
 8005694:	461a      	mov	r2, r3
 8005696:	2108      	movs	r1, #8
 8005698:	4806      	ldr	r0, [pc, #24]	@ (80056b4 <imp_sel_set+0x100>)
 800569a:	f011 f8b1 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IMP_IN_N_SEL2_GPIO_Port, IMP_IN_N_SEL2_Pin, (imp_n_sel2)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800569e:	7d3b      	ldrb	r3, [r7, #20]
 80056a0:	461a      	mov	r2, r3
 80056a2:	2110      	movs	r1, #16
 80056a4:	4803      	ldr	r0, [pc, #12]	@ (80056b4 <imp_sel_set+0x100>)
 80056a6:	f011 f8ab 	bl	8016800 <HAL_GPIO_WritePin>
	}
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd90      	pop	{r4, r7, pc}
 80056b2:	bf00      	nop
 80056b4:	42021400 	.word	0x42021400

080056b8 <app_func_stim_hv_supply_set>:
 * @brief Set the state of GPIOs of HV supply
 * 
 * @param turnon Set the state of pin "HVSW_EN"
 * @param enable Set the state of pins "VPPSW_EN" and "HV_EN"
 */
void app_func_stim_hv_supply_set(bool turnon, bool enable) {
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	4603      	mov	r3, r0
 80056c0:	460a      	mov	r2, r1
 80056c2:	71fb      	strb	r3, [r7, #7]
 80056c4:	4613      	mov	r3, r2
 80056c6:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(HVSW_EN_GPIO_Port, HVSW_EN_Pin, (turnon)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80056c8:	79fb      	ldrb	r3, [r7, #7]
 80056ca:	461a      	mov	r2, r3
 80056cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80056d0:	480e      	ldr	r0, [pc, #56]	@ (800570c <app_func_stim_hv_supply_set+0x54>)
 80056d2:	f011 f895 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80056d6:	200a      	movs	r0, #10
 80056d8:	f00b fb24 	bl	8010d24 <HAL_Delay>
	HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80056dc:	79bb      	ldrb	r3, [r7, #6]
 80056de:	461a      	mov	r2, r3
 80056e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80056e4:	4809      	ldr	r0, [pc, #36]	@ (800570c <app_func_stim_hv_supply_set+0x54>)
 80056e6:	f011 f88b 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80056ea:	200a      	movs	r0, #10
 80056ec:	f00b fb1a 	bl	8010d24 <HAL_Delay>
	HAL_GPIO_WritePin(VPPSW_EN_GPIO_Port, VPPSW_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80056f0:	79bb      	ldrb	r3, [r7, #6]
 80056f2:	461a      	mov	r2, r3
 80056f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80056f8:	4804      	ldr	r0, [pc, #16]	@ (800570c <app_func_stim_hv_supply_set+0x54>)
 80056fa:	f011 f881 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80056fe:	200a      	movs	r0, #10
 8005700:	f00b fb10 	bl	8010d24 <HAL_Delay>
}
 8005704:	bf00      	nop
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	42020400 	.word	0x42020400

08005710 <app_func_stim_hv_sup_volt_set>:
 * @brief Set the voltage of HV supply
 * 
 * @param voltage_mv The voltage of HV supply, unit: mV
 * @return uint8_t HAL status
 */
uint8_t app_func_stim_hv_sup_volt_set(uint16_t voltage_mv) {
 8005710:	b580      	push	{r7, lr}
 8005712:	b08a      	sub	sp, #40	@ 0x28
 8005714:	af00      	add	r7, sp, #0
 8005716:	4603      	mov	r3, r0
 8005718:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(HV_EN_GPIO_Port, HV_EN_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800571a:	2201      	movs	r2, #1
 800571c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005720:	481f      	ldr	r0, [pc, #124]	@ (80057a0 <app_func_stim_hv_sup_volt_set+0x90>)
 8005722:	f011 f86d 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8005726:	200a      	movs	r0, #10
 8005728:	f00b fafc 	bl	8010d24 <HAL_Delay>
	//Control the U13(ISL23315T) digital potentiometer via I2C
	//HW range = 4.21 ~ 11.63V
	_Float64 Vout = (_Float64)voltage_mv / 1000.0;
 800572c:	88fb      	ldrh	r3, [r7, #6]
 800572e:	4618      	mov	r0, r3
 8005730:	f7fa feec 	bl	800050c <__aeabi_ui2d>
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	4b1a      	ldr	r3, [pc, #104]	@ (80057a4 <app_func_stim_hv_sup_volt_set+0x94>)
 800573a:	f7fb f88b 	bl	8000854 <__aeabi_ddiv>
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	e9c7 2308 	strd	r2, r3, [r7, #32]
	_Float64 LT1615_R2 = LT1615_R2_calculate(BSP_LT1615_R1, Vout);
 8005746:	ed97 1b08 	vldr	d1, [r7, #32]
 800574a:	ed9f 0b11 	vldr	d0, [pc, #68]	@ 8005790 <app_func_stim_hv_sup_volt_set+0x80>
 800574e:	f024 f80b 	bl	8029768 <LT1615_R2_calculate>
 8005752:	ed87 0b06 	vstr	d0, [r7, #24]
	_Float64 ISL23315T_RHW = LT1615_R2 - BSP_ISL23315T_RHGND;
 8005756:	a310      	add	r3, pc, #64	@ (adr r3, 8005798 <app_func_stim_hv_sup_volt_set+0x88>)
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005760:	f7fa fd96 	bl	8000290 <__aeabi_dsub>
 8005764:	4602      	mov	r2, r0
 8005766:	460b      	mov	r3, r1
 8005768:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t WR = ISL23315T_RHW_to_WR_data(ISL23315T_RHW);
 800576c:	ed97 0b04 	vldr	d0, [r7, #16]
 8005770:	f023 ff92 	bl	8029698 <ISL23315T_RHW_to_WR_data>
 8005774:	4603      	mov	r3, r0
 8005776:	73fb      	strb	r3, [r7, #15]
	return bsp_sp_ISL23315T_write(ISL23315T_MEM_ADDR_WR, WR);
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	4619      	mov	r1, r3
 800577c:	2000      	movs	r0, #0
 800577e:	f7fc f8bb 	bl	80018f8 <bsp_sp_ISL23315T_write>
 8005782:	4603      	mov	r3, r0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3728      	adds	r7, #40	@ 0x28
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	f3af 8000 	nop.w
 8005790:	00000000 	.word	0x00000000
 8005794:	4114c080 	.word	0x4114c080
 8005798:	00000000 	.word	0x00000000
 800579c:	40e3a100 	.word	0x40e3a100
 80057a0:	42020400 	.word	0x42020400
 80057a4:	408f4000 	.word	0x408f4000

080057a8 <app_func_stim_vdds_sup_enable>:
/**
 * @brief Enable / Disable VDDS supply
 * 
 * @param enable Enable / Disable
 */
void app_func_stim_vdds_sup_enable(bool enable) {
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	4603      	mov	r3, r0
 80057b0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(VDDS_EN_GPIO_Port, VDDS_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 80057b2:	79fb      	ldrb	r3, [r7, #7]
 80057b4:	461a      	mov	r2, r3
 80057b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80057ba:	4803      	ldr	r0, [pc, #12]	@ (80057c8 <app_func_stim_vdds_sup_enable+0x20>)
 80057bc:	f011 f820 	bl	8016800 <HAL_GPIO_WritePin>
}
 80057c0:	bf00      	nop
 80057c2:	3708      	adds	r7, #8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	42020400 	.word	0x42020400

080057cc <app_func_stim_dac_init>:
/**
 * @brief Initializes the DAC settings for stimulus generation.
 *
 * @return uint8_t HAL status
 */
uint8_t app_func_stim_dac_init(void) {
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
	uint8_t err = 0;
 80057d2:	2300      	movs	r3, #0
 80057d4:	71fb      	strb	r3, [r7, #7]
	uint16_t data[2] = {
 80057d6:	4b2e      	ldr	r3, [pc, #184]	@ (8005890 <app_func_stim_dac_init+0xc4>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	603b      	str	r3, [r7, #0]
			DAC8050x_FIE_SOFT_RESET,
			(DAC8050x_FIE_GAIN_REF_DIV_2 + DAC8050x_FIE_GAIN_BUFF1_GAIN_2 + DAC8050x_FIE_GAIN_BUFF2_GAIN_2),
	};

	dac_write = DAC8050x_format_get(DAC8050x_REG_TRIGGER, data[0]);
 80057dc:	883b      	ldrh	r3, [r7, #0]
 80057de:	4619      	mov	r1, r3
 80057e0:	2005      	movs	r0, #5
 80057e2:	f023 fec5 	bl	8029570 <DAC8050x_format_get>
 80057e6:	4602      	mov	r2, r0
 80057e8:	4b2a      	ldr	r3, [pc, #168]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 80057ea:	4611      	mov	r1, r2
 80057ec:	7019      	strb	r1, [r3, #0]
 80057ee:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80057f2:	7059      	strb	r1, [r3, #1]
 80057f4:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80057f8:	709a      	strb	r2, [r3, #2]
	err |= bsp_sp_DAC80502_write(dac_write.Register, &dac_write.Data_MSB);
 80057fa:	4b26      	ldr	r3, [pc, #152]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	4926      	ldr	r1, [pc, #152]	@ (8005898 <app_func_stim_dac_init+0xcc>)
 8005800:	4618      	mov	r0, r3
 8005802:	f7fc f821 	bl	8001848 <bsp_sp_DAC80502_write>
 8005806:	4603      	mov	r3, r0
 8005808:	461a      	mov	r2, r3
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	4313      	orrs	r3, r2
 800580e:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(5);
 8005810:	2005      	movs	r0, #5
 8005812:	f00b fa87 	bl	8010d24 <HAL_Delay>
	dac_write = DAC8050x_format_get(DAC8050x_REG_GAIN, data[1]);
 8005816:	887b      	ldrh	r3, [r7, #2]
 8005818:	4619      	mov	r1, r3
 800581a:	2004      	movs	r0, #4
 800581c:	f023 fea8 	bl	8029570 <DAC8050x_format_get>
 8005820:	4602      	mov	r2, r0
 8005822:	4b1c      	ldr	r3, [pc, #112]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 8005824:	4611      	mov	r1, r2
 8005826:	7019      	strb	r1, [r3, #0]
 8005828:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800582c:	7059      	strb	r1, [r3, #1]
 800582e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8005832:	709a      	strb	r2, [r3, #2]
	err |= bsp_sp_DAC80502_write(dac_write.Register, &dac_write.Data_MSB);
 8005834:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	4917      	ldr	r1, [pc, #92]	@ (8005898 <app_func_stim_dac_init+0xcc>)
 800583a:	4618      	mov	r0, r3
 800583c:	f7fc f804 	bl	8001848 <bsp_sp_DAC80502_write>
 8005840:	4603      	mov	r3, r0
 8005842:	461a      	mov	r2, r3
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	4313      	orrs	r3, r2
 8005848:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(5);
 800584a:	2005      	movs	r0, #5
 800584c:	f00b fa6a 	bl	8010d24 <HAL_Delay>
	dac_read.Register = dac_write.Register;
 8005850:	4b10      	ldr	r3, [pc, #64]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 8005852:	781a      	ldrb	r2, [r3, #0]
 8005854:	4b11      	ldr	r3, [pc, #68]	@ (800589c <app_func_stim_dac_init+0xd0>)
 8005856:	701a      	strb	r2, [r3, #0]
	err |= bsp_sp_DAC80502_read(dac_read.Register, &dac_read.Data_MSB);
 8005858:	4b10      	ldr	r3, [pc, #64]	@ (800589c <app_func_stim_dac_init+0xd0>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	4910      	ldr	r1, [pc, #64]	@ (80058a0 <app_func_stim_dac_init+0xd4>)
 800585e:	4618      	mov	r0, r3
 8005860:	f7fc f80c 	bl	800187c <bsp_sp_DAC80502_read>
 8005864:	4603      	mov	r3, r0
 8005866:	461a      	mov	r2, r3
 8005868:	79fb      	ldrb	r3, [r7, #7]
 800586a:	4313      	orrs	r3, r2
 800586c:	71fb      	strb	r3, [r7, #7]
	if (memcmp(&dac_write, &dac_read, sizeof(DAC8050x_format_t)) != 0) {
 800586e:	2203      	movs	r2, #3
 8005870:	490a      	ldr	r1, [pc, #40]	@ (800589c <app_func_stim_dac_init+0xd0>)
 8005872:	4808      	ldr	r0, [pc, #32]	@ (8005894 <app_func_stim_dac_init+0xc8>)
 8005874:	f024 f838 	bl	80298e8 <memcmp>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <app_func_stim_dac_init+0xba>
		err |= HAL_ERROR;
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	f043 0301 	orr.w	r3, r3, #1
 8005884:	71fb      	strb	r3, [r7, #7]
	}

	return err;
 8005886:	79fb      	ldrb	r3, [r7, #7]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3708      	adds	r7, #8
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}
 8005890:	0802ae74 	.word	0x0802ae74
 8005894:	20004d58 	.word	0x20004d58
 8005898:	20004d59 	.word	0x20004d59
 800589c:	20004d5c 	.word	0x20004d5c
 80058a0:	20004d5d 	.word	0x20004d5d

080058a4 <app_func_stim_dac_volt_set>:
 * 
 * @param voltageA_mv The voltage of VOUTA, unit: mV
 * @param voltageB_mv The voltage of VOUTB, unit: mV
 * @return uint8_t HAL status
 */
uint8_t app_func_stim_dac_volt_set(uint16_t voltageA_mv, uint16_t voltageB_mv) {
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	4603      	mov	r3, r0
 80058ac:	460a      	mov	r2, r1
 80058ae:	80fb      	strh	r3, [r7, #6]
 80058b0:	4613      	mov	r3, r2
 80058b2:	80bb      	strh	r3, [r7, #4]
	uint16_t data = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	81bb      	strh	r3, [r7, #12]
	uint8_t err = 0;
 80058b8:	2300      	movs	r3, #0
 80058ba:	73fb      	strb	r3, [r7, #15]

	data = DAC8050x_dac_vout_to_data(voltageA_mv, DAC8050x_VREF_INT_MV, DAC8050x_VREF_DIV_2, DAC8050x_GAIN_2);
 80058bc:	88f8      	ldrh	r0, [r7, #6]
 80058be:	2302      	movs	r3, #2
 80058c0:	2202      	movs	r2, #2
 80058c2:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 80058c6:	f023 fe7f 	bl	80295c8 <DAC8050x_dac_vout_to_data>
 80058ca:	4603      	mov	r3, r0
 80058cc:	81bb      	strh	r3, [r7, #12]
	dac_write = DAC8050x_format_get(DAC8050x_REG_DAC1, data);
 80058ce:	89bb      	ldrh	r3, [r7, #12]
 80058d0:	4619      	mov	r1, r3
 80058d2:	2008      	movs	r0, #8
 80058d4:	f023 fe4c 	bl	8029570 <DAC8050x_format_get>
 80058d8:	4602      	mov	r2, r0
 80058da:	4b39      	ldr	r3, [pc, #228]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 80058dc:	4611      	mov	r1, r2
 80058de:	7019      	strb	r1, [r3, #0]
 80058e0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80058e4:	7059      	strb	r1, [r3, #1]
 80058e6:	f3c2 4207 	ubfx	r2, r2, #16, #8
 80058ea:	709a      	strb	r2, [r3, #2]
	err |= bsp_sp_DAC80502_write(dac_write.Register, &dac_write.Data_MSB);
 80058ec:	4b34      	ldr	r3, [pc, #208]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	4934      	ldr	r1, [pc, #208]	@ (80059c4 <app_func_stim_dac_volt_set+0x120>)
 80058f2:	4618      	mov	r0, r3
 80058f4:	f7fb ffa8 	bl	8001848 <bsp_sp_DAC80502_write>
 80058f8:	4603      	mov	r3, r0
 80058fa:	461a      	mov	r2, r3
 80058fc:	7bfb      	ldrb	r3, [r7, #15]
 80058fe:	4313      	orrs	r3, r2
 8005900:	73fb      	strb	r3, [r7, #15]

	dac_read.Register = dac_write.Register;
 8005902:	4b2f      	ldr	r3, [pc, #188]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 8005904:	781a      	ldrb	r2, [r3, #0]
 8005906:	4b30      	ldr	r3, [pc, #192]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 8005908:	701a      	strb	r2, [r3, #0]
	err |= bsp_sp_DAC80502_read(dac_read.Register, &dac_read.Data_MSB);
 800590a:	4b2f      	ldr	r3, [pc, #188]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	492f      	ldr	r1, [pc, #188]	@ (80059cc <app_func_stim_dac_volt_set+0x128>)
 8005910:	4618      	mov	r0, r3
 8005912:	f7fb ffb3 	bl	800187c <bsp_sp_DAC80502_read>
 8005916:	4603      	mov	r3, r0
 8005918:	461a      	mov	r2, r3
 800591a:	7bfb      	ldrb	r3, [r7, #15]
 800591c:	4313      	orrs	r3, r2
 800591e:	73fb      	strb	r3, [r7, #15]
	if (memcmp(&dac_write, &dac_read, sizeof(DAC8050x_format_t)) != 0) {
 8005920:	2203      	movs	r2, #3
 8005922:	4929      	ldr	r1, [pc, #164]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 8005924:	4826      	ldr	r0, [pc, #152]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 8005926:	f023 ffdf 	bl	80298e8 <memcmp>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d003      	beq.n	8005938 <app_func_stim_dac_volt_set+0x94>
		err |= HAL_ERROR;
 8005930:	7bfb      	ldrb	r3, [r7, #15]
 8005932:	f043 0301 	orr.w	r3, r3, #1
 8005936:	73fb      	strb	r3, [r7, #15]
	}

	data = DAC8050x_dac_vout_to_data(voltageB_mv, DAC8050x_VREF_INT_MV, DAC8050x_VREF_DIV_2, DAC8050x_GAIN_2);
 8005938:	88b8      	ldrh	r0, [r7, #4]
 800593a:	2302      	movs	r3, #2
 800593c:	2202      	movs	r2, #2
 800593e:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 8005942:	f023 fe41 	bl	80295c8 <DAC8050x_dac_vout_to_data>
 8005946:	4603      	mov	r3, r0
 8005948:	81bb      	strh	r3, [r7, #12]
	dac_write = DAC8050x_format_get(DAC8050x_REG_DAC2, data);
 800594a:	89bb      	ldrh	r3, [r7, #12]
 800594c:	4619      	mov	r1, r3
 800594e:	2009      	movs	r0, #9
 8005950:	f023 fe0e 	bl	8029570 <DAC8050x_format_get>
 8005954:	4602      	mov	r2, r0
 8005956:	4b1a      	ldr	r3, [pc, #104]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 8005958:	4611      	mov	r1, r2
 800595a:	7019      	strb	r1, [r3, #0]
 800595c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8005960:	7059      	strb	r1, [r3, #1]
 8005962:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8005966:	709a      	strb	r2, [r3, #2]
	err |= bsp_sp_DAC80502_write(dac_write.Register, &dac_write.Data_MSB);
 8005968:	4b15      	ldr	r3, [pc, #84]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	4915      	ldr	r1, [pc, #84]	@ (80059c4 <app_func_stim_dac_volt_set+0x120>)
 800596e:	4618      	mov	r0, r3
 8005970:	f7fb ff6a 	bl	8001848 <bsp_sp_DAC80502_write>
 8005974:	4603      	mov	r3, r0
 8005976:	461a      	mov	r2, r3
 8005978:	7bfb      	ldrb	r3, [r7, #15]
 800597a:	4313      	orrs	r3, r2
 800597c:	73fb      	strb	r3, [r7, #15]

	dac_read.Register = dac_write.Register;
 800597e:	4b10      	ldr	r3, [pc, #64]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 8005980:	781a      	ldrb	r2, [r3, #0]
 8005982:	4b11      	ldr	r3, [pc, #68]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 8005984:	701a      	strb	r2, [r3, #0]
	err |= bsp_sp_DAC80502_read(dac_read.Register, &dac_read.Data_MSB);
 8005986:	4b10      	ldr	r3, [pc, #64]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4910      	ldr	r1, [pc, #64]	@ (80059cc <app_func_stim_dac_volt_set+0x128>)
 800598c:	4618      	mov	r0, r3
 800598e:	f7fb ff75 	bl	800187c <bsp_sp_DAC80502_read>
 8005992:	4603      	mov	r3, r0
 8005994:	461a      	mov	r2, r3
 8005996:	7bfb      	ldrb	r3, [r7, #15]
 8005998:	4313      	orrs	r3, r2
 800599a:	73fb      	strb	r3, [r7, #15]
	if (memcmp(&dac_write, &dac_read, sizeof(DAC8050x_format_t)) != 0) {
 800599c:	2203      	movs	r2, #3
 800599e:	490a      	ldr	r1, [pc, #40]	@ (80059c8 <app_func_stim_dac_volt_set+0x124>)
 80059a0:	4807      	ldr	r0, [pc, #28]	@ (80059c0 <app_func_stim_dac_volt_set+0x11c>)
 80059a2:	f023 ffa1 	bl	80298e8 <memcmp>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <app_func_stim_dac_volt_set+0x110>
		err |= HAL_ERROR;
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
 80059ae:	f043 0301 	orr.w	r3, r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
	}

	return err;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
 80059be:	bf00      	nop
 80059c0:	20004d58 	.word	0x20004d58
 80059c4:	20004d59 	.word	0x20004d59
 80059c8:	20004d5c 	.word	0x20004d5c
 80059cc:	20004d5d 	.word	0x20004d5d

080059d0 <app_func_stim_dac1_ramp_set>:
 *
 * @param ramp_up_duration_ms The duration of the ramp up, unit: ms
 * @param ramp_down_duration_ms The duration of the ramp down, unit: ms
 * @param voltage_mv The max voltage of VOUTA, unit: mV
 */
void app_func_stim_dac1_ramp_set(uint32_t ramp_up_duration_ms, uint32_t ramp_down_duration_ms, uint16_t voltage_mv) {
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	4613      	mov	r3, r2
 80059dc:	80fb      	strh	r3, [r7, #6]
	pulseWave1.ramp.rampUpDuration_us 	= ramp_up_duration_ms * 1000;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80059e4:	fb02 f303 	mul.w	r3, r2, r3
 80059e8:	4a17      	ldr	r2, [pc, #92]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 80059ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
	pulseWave1.ramp.rampDownDuration_us = ramp_down_duration_ms * 1000;
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80059f2:	fb02 f303 	mul.w	r3, r2, r3
 80059f6:	4a14      	ldr	r2, [pc, #80]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 80059f8:	6313      	str	r3, [r2, #48]	@ 0x30
	pulseWave1.ramp.max_amplitude_mV 	= voltage_mv;
 80059fa:	4a13      	ldr	r2, [pc, #76]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 80059fc:	88fb      	ldrh	r3, [r7, #6]
 80059fe:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
	pulseWave1.ramp.curr_amplitude_mV 	= 0;
 8005a02:	4b11      	ldr	r3, [pc, #68]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

	pulseWave1.ramp.rampUpStart_us = 0;
 8005a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	635a      	str	r2, [r3, #52]	@ 0x34
	pulseWave1.ramp.rampUpEnd_us = pulseWave1.ramp.rampUpStart_us + pulseWave1.ramp.rampUpDuration_us;
 8005a10:	4b0d      	ldr	r3, [pc, #52]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a14:	4b0c      	ldr	r3, [pc, #48]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a18:	4413      	add	r3, r2
 8005a1a:	4a0b      	ldr	r2, [pc, #44]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a1c:	6393      	str	r3, [r2, #56]	@ 0x38
	pulseWave1.ramp.rampDownStart_us = pulseWave1.train_on_duration_us - pulseWave1.ramp.rampDownDuration_us;
 8005a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	4b09      	ldr	r3, [pc, #36]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	4a07      	ldr	r2, [pc, #28]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
	pulseWave1.ramp.rampDownEnd_us = pulseWave1.train_on_duration_us;
 8005a2c:	4b06      	ldr	r3, [pc, #24]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	4a05      	ldr	r2, [pc, #20]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a32:	6413      	str	r3, [r2, #64]	@ 0x40
	pulseWave1.ramp.period_us = pulseWave1.train_period_us;
 8005a34:	4b04      	ldr	r3, [pc, #16]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4a03      	ldr	r2, [pc, #12]	@ (8005a48 <app_func_stim_dac1_ramp_set+0x78>)
 8005a3a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8005a3c:	bf00      	nop
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	2000494c 	.word	0x2000494c
 8005a4c:	00000000 	.word	0x00000000

08005a50 <app_func_stim_iout_to_dac>:
 *
 * @param iout_mA  Desired output current in mA
 * @return _Float64 The corresponding VDAC voltage in mV required to produce iout_mA
 */
_Float64 app_func_stim_iout_to_dac(_Float64 iout_mA)
{
 8005a50:	b5b0      	push	{r4, r5, r7, lr}
 8005a52:	b090      	sub	sp, #64	@ 0x40
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	ed87 0b00 	vstr	d0, [r7]
	_Float64 iout_target = iout_mA / 1000.0f;
 8005a5a:	f04f 0200 	mov.w	r2, #0
 8005a5e:	4b84      	ldr	r3, [pc, #528]	@ (8005c70 <app_func_stim_iout_to_dac+0x220>)
 8005a60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005a64:	f7fa fef6 	bl	8000854 <__aeabi_ddiv>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    if (iout_target <= 0.0f)
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005a7c:	f7fb f83c 	bl	8000af8 <__aeabi_dcmple>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <app_func_stim_iout_to_dac+0x40>
    	return 0.0f;
 8005a86:	f04f 0200 	mov.w	r2, #0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	e0cc      	b.n	8005c2a <app_func_stim_iout_to_dac+0x1da>

    _Float64 vdac = iout_target * (BSP_MIRROR_ROUT / BSP_MIRROR_RREF) * BSP_STIM_RREF;
 8005a90:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c40 <app_func_stim_iout_to_dac+0x1f0>)
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005a9a:	f7fa fdb1 	bl	8000600 <__aeabi_dmul>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	a368      	add	r3, pc, #416	@ (adr r3, 8005c48 <app_func_stim_iout_to_dac+0x1f8>)
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	f7fa fda8 	bl	8000600 <__aeabi_dmul>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	460b      	mov	r3, r1
 8005ab4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    for (int iter = 0; iter < 20; iter++) {
 8005ab8:	2300      	movs	r3, #0
 8005aba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005abc:	e097      	b.n	8005bee <app_func_stim_iout_to_dac+0x19e>
    	_Float64 iref = 1.0 / BSP_STIM_RREF * vdac;
 8005abe:	a364      	add	r3, pc, #400	@ (adr r3, 8005c50 <app_func_stim_iout_to_dac+0x200>)
 8005ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005ac8:	f7fa fd9a 	bl	8000600 <__aeabi_dmul>
 8005acc:	4602      	mov	r2, r0
 8005ace:	460b      	mov	r3, r1
 8005ad0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    	_Float64 f = iout_target * BSP_MIRROR_ROUT - BSP_VT * logf(iref / iout_target) - iref * BSP_MIRROR_RREF;
 8005ad4:	a360      	add	r3, pc, #384	@ (adr r3, 8005c58 <app_func_stim_iout_to_dac+0x208>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005ade:	f7fa fd8f 	bl	8000600 <__aeabi_dmul>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4614      	mov	r4, r2
 8005ae8:	461d      	mov	r5, r3
 8005aea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005aee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005af2:	f7fa feaf 	bl	8000854 <__aeabi_ddiv>
 8005af6:	4602      	mov	r2, r0
 8005af8:	460b      	mov	r3, r1
 8005afa:	4610      	mov	r0, r2
 8005afc:	4619      	mov	r1, r3
 8005afe:	f7fb f861 	bl	8000bc4 <__aeabi_d2f>
 8005b02:	4603      	mov	r3, r0
 8005b04:	ee00 3a10 	vmov	s0, r3
 8005b08:	f023 ff6a 	bl	80299e0 <logf>
 8005b0c:	eef0 7a40 	vmov.f32	s15, s0
 8005b10:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8005c74 <app_func_stim_iout_to_dac+0x224>
 8005b14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005b18:	ee17 0a90 	vmov	r0, s15
 8005b1c:	f7fa fd18 	bl	8000550 <__aeabi_f2d>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4620      	mov	r0, r4
 8005b26:	4629      	mov	r1, r5
 8005b28:	f7fa fbb2 	bl	8000290 <__aeabi_dsub>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4614      	mov	r4, r2
 8005b32:	461d      	mov	r5, r3
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	4b4d      	ldr	r3, [pc, #308]	@ (8005c70 <app_func_stim_iout_to_dac+0x220>)
 8005b3a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b3e:	f7fa fd5f 	bl	8000600 <__aeabi_dmul>
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	4620      	mov	r0, r4
 8005b48:	4629      	mov	r1, r5
 8005b4a:	f7fa fba1 	bl	8000290 <__aeabi_dsub>
 8005b4e:	4602      	mov	r2, r0
 8005b50:	460b      	mov	r3, r1
 8005b52:	e9c7 2306 	strd	r2, r3, [r7, #24]
    	_Float64 df = -BSP_VT / vdac - 1.0 / BSP_STIM_RREF * BSP_MIRROR_RREF;
 8005b56:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005b5a:	a141      	add	r1, pc, #260	@ (adr r1, 8005c60 <app_func_stim_iout_to_dac+0x210>)
 8005b5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b60:	f7fa fe78 	bl	8000854 <__aeabi_ddiv>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4610      	mov	r0, r2
 8005b6a:	4619      	mov	r1, r3
 8005b6c:	a33e      	add	r3, pc, #248	@ (adr r3, 8005c68 <app_func_stim_iout_to_dac+0x218>)
 8005b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b72:	f7fa fb8d 	bl	8000290 <__aeabi_dsub>
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    	_Float64 delta = f / df;
 8005b7e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005b82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005b86:	f7fa fe65 	bl	8000854 <__aeabi_ddiv>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	e9c7 2302 	strd	r2, r3, [r7, #8]
        vdac -= delta;
 8005b92:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b96:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005b9a:	f7fa fb79 	bl	8000290 <__aeabi_dsub>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

        if (fabsf(delta) < 1e-12f)
 8005ba6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005baa:	f7fb f80b 	bl	8000bc4 <__aeabi_d2f>
 8005bae:	ee07 0a90 	vmov	s15, r0
 8005bb2:	eef0 7ae7 	vabs.f32	s15, s15
 8005bb6:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8005c78 <app_func_stim_iout_to_dac+0x228>
 8005bba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc2:	d419      	bmi.n	8005bf8 <app_func_stim_iout_to_dac+0x1a8>
        	break;

        if (vdac <= 0.0f) {
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	f04f 0300 	mov.w	r3, #0
 8005bcc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005bd0:	f7fa ff92 	bl	8000af8 <__aeabi_dcmple>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d006      	beq.n	8005be8 <app_func_stim_iout_to_dac+0x198>
            vdac = 0.0f;
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	f04f 0300 	mov.w	r3, #0
 8005be2:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
            break;
 8005be6:	e008      	b.n	8005bfa <app_func_stim_iout_to_dac+0x1aa>
    for (int iter = 0; iter < 20; iter++) {
 8005be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bea:	3301      	adds	r3, #1
 8005bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bf0:	2b13      	cmp	r3, #19
 8005bf2:	f77f af64 	ble.w	8005abe <app_func_stim_iout_to_dac+0x6e>
 8005bf6:	e000      	b.n	8005bfa <app_func_stim_iout_to_dac+0x1aa>
        	break;
 8005bf8:	bf00      	nop
        }
    }

    if (vdac > BSP_DAC80502_VREF)
 8005bfa:	f04f 0200 	mov.w	r2, #0
 8005bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8005c7c <app_func_stim_iout_to_dac+0x22c>)
 8005c00:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005c04:	f7fa ff8c 	bl	8000b20 <__aeabi_dcmpgt>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d004      	beq.n	8005c18 <app_func_stim_iout_to_dac+0x1c8>
        vdac = BSP_DAC80502_VREF;
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	4b1a      	ldr	r3, [pc, #104]	@ (8005c7c <app_func_stim_iout_to_dac+0x22c>)
 8005c14:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

    return (vdac * 1000.0f);
 8005c18:	f04f 0200 	mov.w	r2, #0
 8005c1c:	4b14      	ldr	r3, [pc, #80]	@ (8005c70 <app_func_stim_iout_to_dac+0x220>)
 8005c1e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8005c22:	f7fa fced 	bl	8000600 <__aeabi_dmul>
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
}
 8005c2a:	ec43 2b17 	vmov	d7, r2, r3
 8005c2e:	eeb0 0a47 	vmov.f32	s0, s14
 8005c32:	eef0 0a67 	vmov.f32	s1, s15
 8005c36:	3740      	adds	r7, #64	@ 0x40
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bdb0      	pop	{r4, r5, r7, pc}
 8005c3c:	f3af 8000 	nop.w
 8005c40:	40000000 	.word	0x40000000
 8005c44:	3fc33333 	.word	0x3fc33333
 8005c48:	00000000 	.word	0x00000000
 8005c4c:	40a5e000 	.word	0x40a5e000
 8005c50:	e434a9b1 	.word	0xe434a9b1
 8005c54:	3f3767dc 	.word	0x3f3767dc
 8005c58:	00000000 	.word	0x00000000
 8005c5c:	4062c000 	.word	0x4062c000
 8005c60:	20000000 	.word	0x20000000
 8005c64:	bf9a786c 	.word	0xbf9a786c
 8005c68:	b6db6db7 	.word	0xb6db6db7
 8005c6c:	3fd6db6d 	.word	0x3fd6db6d
 8005c70:	408f4000 	.word	0x408f4000
 8005c74:	3cd3c361 	.word	0x3cd3c361
 8005c78:	2b8cbccc 	.word	0x2b8cbccc
 8005c7c:	40040000 	.word	0x40040000

08005c80 <app_func_stim_vnsb_enable>:
/**
 * @brief Enable / disable VNSb stimulation output
 *
 * @param enable Enable / disable
 */
void app_func_stim_vnsb_enable(bool enable) {
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	4603      	mov	r3, r0
 8005c88:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(VNSb_EN_GPIO_Port, VNSb_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005c8a:	79fb      	ldrb	r3, [r7, #7]
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	2102      	movs	r1, #2
 8005c90:	4803      	ldr	r0, [pc, #12]	@ (8005ca0 <app_func_stim_vnsb_enable+0x20>)
 8005c92:	f010 fdb5 	bl	8016800 <HAL_GPIO_WritePin>
}
 8005c96:	bf00      	nop
 8005c98:	3708      	adds	r7, #8
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	42021000 	.word	0x42021000

08005ca4 <app_func_stim_stimulus_enable>:
/**
 * @brief Enable / disable stimulus output
 * 
 * @param enable Enable / disable
 */
void app_func_stim_stimulus_enable(bool enable) {
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b082      	sub	sp, #8
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	4603      	mov	r3, r0
 8005cac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(STIM_EN_GPIO_Port, STIM_EN_Pin, (enable)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005cae:	79fb      	ldrb	r3, [r7, #7]
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	2104      	movs	r1, #4
 8005cb4:	4803      	ldr	r0, [pc, #12]	@ (8005cc4 <app_func_stim_stimulus_enable+0x20>)
 8005cb6:	f010 fda3 	bl	8016800 <HAL_GPIO_WritePin>
}
 8005cba:	bf00      	nop
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	42021000 	.word	0x42021000

08005cc8 <app_func_stim_mux_enable>:
/**
 * @brief Enable and set the multiplexer of the stimulus output
 *
 * @param enable Enable / disable
 */
void app_func_stim_mux_enable(bool enable) {
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b082      	sub	sp, #8
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	4603      	mov	r3, r0
 8005cd0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(MUX_ENn_GPIO_Port, MUX_ENn_Pin, (enable)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005cd2:	79fb      	ldrb	r3, [r7, #7]
 8005cd4:	f083 0301 	eor.w	r3, r3, #1
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	461a      	mov	r2, r3
 8005cdc:	2180      	movs	r1, #128	@ 0x80
 8005cde:	4803      	ldr	r0, [pc, #12]	@ (8005cec <app_func_stim_mux_enable+0x24>)
 8005ce0:	f010 fd8e 	bl	8016800 <HAL_GPIO_WritePin>
}
 8005ce4:	bf00      	nop
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	42021000 	.word	0x42021000

08005cf0 <app_func_stim_sel_set>:
/**
 * @brief Select the STIM_SEL channels of the output multiplexer.
 *
 * @param sel U1500 & U1501 Select Settings
 */
void app_func_stim_sel_set(Stim_Sel_t sel) {
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	463b      	mov	r3, r7
 8005cf8:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_GPIO_WritePin(STIMA_SELn_GPIO_Port, STIMA_SELn_Pin, (sel.stimA)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005cfc:	783b      	ldrb	r3, [r7, #0]
 8005cfe:	f083 0301 	eor.w	r3, r3, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	461a      	mov	r2, r3
 8005d06:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005d0a:	4826      	ldr	r0, [pc, #152]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d0c:	f010 fd78 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIMB_SELn_GPIO_Port, STIMB_SELn_Pin, (sel.stimB)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d10:	787b      	ldrb	r3, [r7, #1]
 8005d12:	f083 0301 	eor.w	r3, r3, #1
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005d1e:	4821      	ldr	r0, [pc, #132]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d20:	f010 fd6e 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIM_SEL_CH1n_GPIO_Port, STIM_SEL_CH1n_Pin, (sel.sel_ch.ch1)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	f083 0301 	eor.w	r3, r3, #1
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	2180      	movs	r1, #128	@ 0x80
 8005d30:	481c      	ldr	r0, [pc, #112]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d32:	f010 fd65 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIM_SEL_CH2n_GPIO_Port, STIM_SEL_CH2n_Pin, (sel.sel_ch.ch2)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d36:	793b      	ldrb	r3, [r7, #4]
 8005d38:	f083 0301 	eor.w	r3, r3, #1
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	461a      	mov	r2, r3
 8005d40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005d44:	4817      	ldr	r0, [pc, #92]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d46:	f010 fd5b 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIM_SEL_CH3n_GPIO_Port, STIM_SEL_CH3n_Pin, (sel.sel_ch.ch3)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d4a:	797b      	ldrb	r3, [r7, #5]
 8005d4c:	f083 0301 	eor.w	r3, r3, #1
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	461a      	mov	r2, r3
 8005d54:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005d58:	4812      	ldr	r0, [pc, #72]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d5a:	f010 fd51 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIM_SEL_CH4n_GPIO_Port, STIM_SEL_CH4n_Pin, (sel.sel_ch.ch4)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d5e:	79bb      	ldrb	r3, [r7, #6]
 8005d60:	f083 0301 	eor.w	r3, r3, #1
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	461a      	mov	r2, r3
 8005d68:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005d6c:	480d      	ldr	r0, [pc, #52]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d6e:	f010 fd47 	bl	8016800 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STIM_SEL_ENCLn_GPIO_Port, STIM_SEL_ENCLn_Pin, (sel.sel_ch.encl)?GPIO_PIN_RESET:GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005d72:	78bb      	ldrb	r3, [r7, #2]
 8005d74:	f083 0301 	eor.w	r3, r3, #1
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005d80:	4808      	ldr	r0, [pc, #32]	@ (8005da4 <app_func_stim_sel_set+0xb4>)
 8005d82:	f010 fd3d 	bl	8016800 <HAL_GPIO_WritePin>

	stimSel = sel;
 8005d86:	4b08      	ldr	r3, [pc, #32]	@ (8005da8 <app_func_stim_sel_set+0xb8>)
 8005d88:	463a      	mov	r2, r7
 8005d8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005d8e:	6018      	str	r0, [r3, #0]
 8005d90:	3304      	adds	r3, #4
 8005d92:	8019      	strh	r1, [r3, #0]
 8005d94:	3302      	adds	r3, #2
 8005d96:	0c0a      	lsrs	r2, r1, #16
 8005d98:	701a      	strb	r2, [r3, #0]
}
 8005d9a:	bf00      	nop
 8005d9c:	3708      	adds	r7, #8
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	42020c00 	.word	0x42020c00
 8005da8:	20004d44 	.word	0x20004d44

08005dac <app_func_stim_curr_src_set>:
/**
 * @brief Set current source configuration
 *
 * @param current_sources The current source configuration
 */
void app_func_stim_curr_src_set(Current_Sources_t current_sources) {
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	463b      	mov	r3, r7
 8005db4:	e883 0003 	stmia.w	r3, {r0, r1}
	srcSnk = current_sources;
 8005db8:	4b26      	ldr	r3, [pc, #152]	@ (8005e54 <app_func_stim_curr_src_set+0xa8>)
 8005dba:	463a      	mov	r2, r7
 8005dbc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005dc0:	6018      	str	r0, [r3, #0]
 8005dc2:	3304      	adds	r3, #4
 8005dc4:	8019      	strh	r1, [r3, #0]
 8005dc6:	3302      	adds	r3, #2
 8005dc8:	0c0a      	lsrs	r2, r1, #16
 8005dca:	701a      	strb	r2, [r3, #0]
	if (!pulseWave1.is_running && !pulseWave2.is_running && !sineWave.is_running) {
 8005dcc:	4b22      	ldr	r3, [pc, #136]	@ (8005e58 <app_func_stim_curr_src_set+0xac>)
 8005dce:	7d5b      	ldrb	r3, [r3, #21]
 8005dd0:	f083 0301 	eor.w	r3, r3, #1
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d037      	beq.n	8005e4a <app_func_stim_curr_src_set+0x9e>
 8005dda:	4b20      	ldr	r3, [pc, #128]	@ (8005e5c <app_func_stim_curr_src_set+0xb0>)
 8005ddc:	7d5b      	ldrb	r3, [r3, #21]
 8005dde:	f083 0301 	eor.w	r3, r3, #1
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d030      	beq.n	8005e4a <app_func_stim_curr_src_set+0x9e>
 8005de8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e60 <app_func_stim_curr_src_set+0xb4>)
 8005dea:	7f1b      	ldrb	r3, [r3, #28]
 8005dec:	f083 0301 	eor.w	r3, r3, #1
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d029      	beq.n	8005e4a <app_func_stim_curr_src_set+0x9e>
		HAL_GPIO_WritePin(SRC1_GPIO_Port, 	SRC1_Pin, 	(current_sources.src1)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005df6:	783b      	ldrb	r3, [r7, #0]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	2101      	movs	r1, #1
 8005dfc:	4819      	ldr	r0, [pc, #100]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005dfe:	f010 fcff 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SRC2_GPIO_Port, 	SRC2_Pin, 	(current_sources.src2)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e02:	787b      	ldrb	r3, [r7, #1]
 8005e04:	461a      	mov	r2, r3
 8005e06:	2104      	movs	r1, #4
 8005e08:	4816      	ldr	r0, [pc, #88]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e0a:	f010 fcf9 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SNK1_GPIO_Port, 	SNK1_Pin, 	(current_sources.snk1)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e0e:	78bb      	ldrb	r3, [r7, #2]
 8005e10:	461a      	mov	r2, r3
 8005e12:	2102      	movs	r1, #2
 8005e14:	4813      	ldr	r0, [pc, #76]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e16:	f010 fcf3 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SNK2_GPIO_Port, 	SNK2_Pin, 	(current_sources.snk2)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e1a:	78fb      	ldrb	r3, [r7, #3]
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	2108      	movs	r1, #8
 8005e20:	4810      	ldr	r0, [pc, #64]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e22:	f010 fced 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SNK3_GPIO_Port, 	SNK3_Pin, 	(current_sources.snk3)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e26:	793b      	ldrb	r3, [r7, #4]
 8005e28:	461a      	mov	r2, r3
 8005e2a:	2110      	movs	r1, #16
 8005e2c:	480d      	ldr	r0, [pc, #52]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e2e:	f010 fce7 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SNK4_GPIO_Port, 	SNK4_Pin, 	(current_sources.snk4)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e32:	797b      	ldrb	r3, [r7, #5]
 8005e34:	461a      	mov	r2, r3
 8005e36:	2120      	movs	r1, #32
 8005e38:	480a      	ldr	r0, [pc, #40]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e3a:	f010 fce1 	bl	8016800 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SNK5_GPIO_Port, 	SNK5_Pin, 	(current_sources.snk5)?GPIO_PIN_SET:GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8005e3e:	79bb      	ldrb	r3, [r7, #6]
 8005e40:	461a      	mov	r2, r3
 8005e42:	2140      	movs	r1, #64	@ 0x40
 8005e44:	4807      	ldr	r0, [pc, #28]	@ (8005e64 <app_func_stim_curr_src_set+0xb8>)
 8005e46:	f010 fcdb 	bl	8016800 <HAL_GPIO_WritePin>
	}
}
 8005e4a:	bf00      	nop
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
 8005e52:	bf00      	nop
 8005e54:	20004d4c 	.word	0x20004d4c
 8005e58:	2000494c 	.word	0x2000494c
 8005e5c:	2000499c 	.word	0x2000499c
 8005e60:	200049ec 	.word	0x200049ec
 8005e64:	42020c00 	.word	0x42020c00

08005e68 <app_func_stim_circuit_para1_set>:
/**
 * @brief Set the waveform settings of stim1
 * 
 * @param stimulus_waveform The waveform settings
 */
void app_func_stim_circuit_para1_set(Stimulus_Waveform_t stimulus_waveform) {
 8005e68:	b590      	push	{r4, r7, lr}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	463c      	mov	r4, r7
 8005e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pulseWave1.pwm_pulse_width_us = stimulus_waveform.pulseWidth_us;
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	4a18      	ldr	r2, [pc, #96]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005e78:	6013      	str	r3, [r2, #0]
	pulseWave1.pwm_period_us = stimulus_waveform.pulsePeriod_us / 2;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	085b      	lsrs	r3, r3, #1
 8005e7e:	4a16      	ldr	r2, [pc, #88]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005e80:	6053      	str	r3, [r2, #4]

	pulseWave1.train_period_us = (stimulus_waveform.trainOnDuration_ms + stimulus_waveform.trainOffDuration_ms) * 1000;
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	4413      	add	r3, r2
 8005e88:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e8c:	fb02 f303 	mul.w	r3, r2, r3
 8005e90:	4a11      	ldr	r2, [pc, #68]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005e92:	6093      	str	r3, [r2, #8]
	pulseWave1.train_on_duration_us = stimulus_waveform.trainOnDuration_ms * 1000;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e9a:	fb02 f303 	mul.w	r3, r2, r3
 8005e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005ea0:	60d3      	str	r3, [r2, #12]

	if (pulseWave1.is_running) {
 8005ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005ea4:	7d5b      	ldrb	r3, [r3, #21]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d011      	beq.n	8005ece <app_func_stim_circuit_para1_set+0x66>
		__HAL_TIM_SET_AUTORELOAD(&HANDLE_PULSE1_TIM, pulseWave1.pwm_period_us - 1);
 8005eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005eac:	685a      	ldr	r2, [r3, #4]
 8005eae:	4b0b      	ldr	r3, [pc, #44]	@ (8005edc <app_func_stim_circuit_para1_set+0x74>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	3a01      	subs	r2, #1
 8005eb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005eb6:	4b08      	ldr	r3, [pc, #32]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	4a07      	ldr	r2, [pc, #28]	@ (8005edc <app_func_stim_circuit_para1_set+0x74>)
 8005ebe:	60d3      	str	r3, [r2, #12]
		__HAL_TIM_SET_COMPARE(&HANDLE_PULSE1_TIM, TIM_CHANNEL_1, pulseWave1.pwm_pulse_width_us);
 8005ec0:	4b06      	ldr	r3, [pc, #24]	@ (8005edc <app_func_stim_circuit_para1_set+0x74>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a04      	ldr	r2, [pc, #16]	@ (8005ed8 <app_func_stim_circuit_para1_set+0x70>)
 8005ec6:	6812      	ldr	r2, [r2, #0]
 8005ec8:	635a      	str	r2, [r3, #52]	@ 0x34
		app_func_stim_sync();
 8005eca:	f001 f817 	bl	8006efc <app_func_stim_sync>
	}
}
 8005ece:	bf00      	nop
 8005ed0:	3714      	adds	r7, #20
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd90      	pop	{r4, r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	2000494c 	.word	0x2000494c
 8005edc:	200093b4 	.word	0x200093b4

08005ee0 <app_func_stim_circuit_para2_set>:
/**
 * @brief Set the waveform settings of stim2
 *
 * @param stimulus_waveform The waveform settings
 */
void app_func_stim_circuit_para2_set(Stimulus_Waveform_t stimulus_waveform) {
 8005ee0:	b590      	push	{r4, r7, lr}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	463c      	mov	r4, r7
 8005ee8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pulseWave2.pwm_pulse_width_us = stimulus_waveform.pulseWidth_us;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	4a18      	ldr	r2, [pc, #96]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005ef0:	6013      	str	r3, [r2, #0]
	pulseWave2.pwm_period_us = stimulus_waveform.pulsePeriod_us / 2;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	4a16      	ldr	r2, [pc, #88]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005ef8:	6053      	str	r3, [r2, #4]

	pulseWave2.train_period_us = (stimulus_waveform.trainOnDuration_ms + stimulus_waveform.trainOffDuration_ms) * 1000;
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	4413      	add	r3, r2
 8005f00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f04:	fb02 f303 	mul.w	r3, r2, r3
 8005f08:	4a11      	ldr	r2, [pc, #68]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f0a:	6093      	str	r3, [r2, #8]
	pulseWave2.train_on_duration_us = stimulus_waveform.trainOnDuration_ms * 1000;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f12:	fb02 f303 	mul.w	r3, r2, r3
 8005f16:	4a0e      	ldr	r2, [pc, #56]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f18:	60d3      	str	r3, [r2, #12]

	if (pulseWave2.is_running) {
 8005f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f1c:	7d5b      	ldrb	r3, [r3, #21]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d011      	beq.n	8005f46 <app_func_stim_circuit_para2_set+0x66>
		__HAL_TIM_SET_AUTORELOAD(&HANDLE_PULSE2_TIM, pulseWave2.pwm_period_us - 1);
 8005f22:	4b0b      	ldr	r3, [pc, #44]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	4b0b      	ldr	r3, [pc, #44]	@ (8005f54 <app_func_stim_circuit_para2_set+0x74>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	3a01      	subs	r2, #1
 8005f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005f2e:	4b08      	ldr	r3, [pc, #32]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	3b01      	subs	r3, #1
 8005f34:	4a07      	ldr	r2, [pc, #28]	@ (8005f54 <app_func_stim_circuit_para2_set+0x74>)
 8005f36:	60d3      	str	r3, [r2, #12]
		__HAL_TIM_SET_COMPARE(&HANDLE_PULSE2_TIM, TIM_CHANNEL_1, pulseWave2.pwm_pulse_width_us);
 8005f38:	4b06      	ldr	r3, [pc, #24]	@ (8005f54 <app_func_stim_circuit_para2_set+0x74>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a04      	ldr	r2, [pc, #16]	@ (8005f50 <app_func_stim_circuit_para2_set+0x70>)
 8005f3e:	6812      	ldr	r2, [r2, #0]
 8005f40:	635a      	str	r2, [r3, #52]	@ 0x34
		app_func_stim_sync();
 8005f42:	f000 ffdb 	bl	8006efc <app_func_stim_sync>
	}
}
 8005f46:	bf00      	nop
 8005f48:	3714      	adds	r7, #20
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd90      	pop	{r4, r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	2000499c 	.word	0x2000499c
 8005f54:	2000944c 	.word	0x2000944c

08005f58 <app_func_stim_stim1_start>:
/**
 * @brief Generate stim1 waveforms based on waveform settings and current source settings
 *
 * @param imc_en The enabled status of IMC
 */
void app_func_stim_stim1_start(bool imc_en) {
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b084      	sub	sp, #16
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	4603      	mov	r3, r0
 8005f60:	71fb      	strb	r3, [r7, #7]
	if (pulseWave1.is_running) {
 8005f62:	4b7f      	ldr	r3, [pc, #508]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f64:	7d5b      	ldrb	r3, [r3, #21]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f040 80f6 	bne.w	8006158 <app_func_stim_stim1_start+0x200>
		return;
	}

	pulseWave1.train_timer_us 	= 0;
 8005f6c:	4b7c      	ldr	r3, [pc, #496]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	611a      	str	r2, [r3, #16]
	pulseWave1.ramp.timer_us 	= 0;
 8005f72:	4b7b      	ldr	r3, [pc, #492]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f74:	2200      	movs	r2, #0
 8005f76:	649a      	str	r2, [r3, #72]	@ 0x48
	pulseWave1.is_positive 		= true;
 8005f78:	4b79      	ldr	r3, [pc, #484]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	751a      	strb	r2, [r3, #20]
	pulseWave1.pause_output 	= false;
 8005f7e:	4b78      	ldr	r3, [pc, #480]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pulseWave1.imc_is_enabled	= imc_en;
 8005f86:	4a76      	ldr	r2, [pc, #472]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f88:	79fb      	ldrb	r3, [r7, #7]
 8005f8a:	f882 302b 	strb.w	r3, [r2, #43]	@ 0x2b
	if (pulseWave1.imc_is_enabled) {
 8005f8e:	4b74      	ldr	r3, [pc, #464]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f90:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <app_func_stim_stim1_start+0x48>
		pulseWave1.train_period_us = pulseWave1.train_on_duration_us;
 8005f98:	4b71      	ldr	r3, [pc, #452]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	4a70      	ldr	r2, [pc, #448]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005f9e:	6093      	str	r3, [r2, #8]
	}

	pulseWave1.sel_positive 	= stimSel.sel_ch;
 8005fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fa2:	4a70      	ldr	r2, [pc, #448]	@ (8006164 <app_func_stim_stim1_start+0x20c>)
 8005fa4:	3316      	adds	r3, #22
 8005fa6:	3202      	adds	r2, #2
 8005fa8:	6811      	ldr	r1, [r2, #0]
 8005faa:	6019      	str	r1, [r3, #0]
 8005fac:	7912      	ldrb	r2, [r2, #4]
 8005fae:	711a      	strb	r2, [r3, #4]

	pulseWave1.sel_negative.ch1 = !pulseWave1.sel_positive.ch1;
 8005fb0:	4b6b      	ldr	r3, [pc, #428]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fb2:	7ddb      	ldrb	r3, [r3, #23]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	bf14      	ite	ne
 8005fb8:	2301      	movne	r3, #1
 8005fba:	2300      	moveq	r3, #0
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f083 0301 	eor.w	r3, r3, #1
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	4b65      	ldr	r3, [pc, #404]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fcc:	771a      	strb	r2, [r3, #28]
	pulseWave1.sel_negative.ch2 = !pulseWave1.sel_positive.ch2;
 8005fce:	4b64      	ldr	r3, [pc, #400]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fd0:	7e1b      	ldrb	r3, [r3, #24]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	bf14      	ite	ne
 8005fd6:	2301      	movne	r3, #1
 8005fd8:	2300      	moveq	r3, #0
 8005fda:	b2db      	uxtb	r3, r3
 8005fdc:	f083 0301 	eor.w	r3, r3, #1
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	4b5d      	ldr	r3, [pc, #372]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fea:	775a      	strb	r2, [r3, #29]
	pulseWave1.sel_negative.ch3 = !pulseWave1.sel_positive.ch3;
 8005fec:	4b5c      	ldr	r3, [pc, #368]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8005fee:	7e5b      	ldrb	r3, [r3, #25]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	bf14      	ite	ne
 8005ff4:	2301      	movne	r3, #1
 8005ff6:	2300      	moveq	r3, #0
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	f083 0301 	eor.w	r3, r3, #1
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	b2da      	uxtb	r2, r3
 8006006:	4b56      	ldr	r3, [pc, #344]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006008:	779a      	strb	r2, [r3, #30]
	pulseWave1.sel_negative.ch4 = !pulseWave1.sel_positive.ch4;
 800600a:	4b55      	ldr	r3, [pc, #340]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 800600c:	7e9b      	ldrb	r3, [r3, #26]
 800600e:	2b00      	cmp	r3, #0
 8006010:	bf14      	ite	ne
 8006012:	2301      	movne	r3, #1
 8006014:	2300      	moveq	r3, #0
 8006016:	b2db      	uxtb	r3, r3
 8006018:	f083 0301 	eor.w	r3, r3, #1
 800601c:	b2db      	uxtb	r3, r3
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	b2da      	uxtb	r2, r3
 8006024:	4b4e      	ldr	r3, [pc, #312]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006026:	77da      	strb	r2, [r3, #31]
	pulseWave1.sel_negative.encl = !pulseWave1.sel_positive.encl;
 8006028:	4b4d      	ldr	r3, [pc, #308]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 800602a:	7d9b      	ldrb	r3, [r3, #22]
 800602c:	2b00      	cmp	r3, #0
 800602e:	bf14      	ite	ne
 8006030:	2301      	movne	r3, #1
 8006032:	2300      	moveq	r3, #0
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f083 0301 	eor.w	r3, r3, #1
 800603a:	b2db      	uxtb	r3, r3
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	b2da      	uxtb	r2, r3
 8006042:	4b47      	ldr	r3, [pc, #284]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006044:	76da      	strb	r2, [r3, #27]

	pulseWave1.sel_discharge.ch1 = STIM_SEL_CH1_SINK_CH1;
 8006046:	4b46      	ldr	r3, [pc, #280]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006048:	2200      	movs	r2, #0
 800604a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	pulseWave1.sel_discharge.ch2 = STIM_SEL_CH2_SINK_CH2;
 800604e:	4b44      	ldr	r3, [pc, #272]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	pulseWave1.sel_discharge.ch3 = STIM_SEL_CH3_SINK_CH3;
 8006056:	4b42      	ldr	r3, [pc, #264]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006058:	2200      	movs	r2, #0
 800605a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pulseWave1.sel_discharge.ch4 = STIM_SEL_CH4_SINK_CH4;
 800605e:	4b40      	ldr	r3, [pc, #256]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pulseWave1.sel_discharge.encl = STIM_SEL_ENCL_SINK_ENCL;
 8006066:	4b3e      	ldr	r3, [pc, #248]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2020 	strb.w	r2, [r3, #32]

	memset(&pulseWave1.sel_enabled, 0, sizeof(Stim_Sel_Ch_t));
 800606e:	2205      	movs	r2, #5
 8006070:	2100      	movs	r1, #0
 8006072:	483d      	ldr	r0, [pc, #244]	@ (8006168 <app_func_stim_stim1_start+0x210>)
 8006074:	f023 fc62 	bl	802993c <memset>
	if (srcSnk.src1 == true) {
 8006078:	4b3c      	ldr	r3, [pc, #240]	@ (800616c <app_func_stim_stim1_start+0x214>)
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d023      	beq.n	80060c8 <app_func_stim_stim1_start+0x170>
		if (stimSel.stimA == STIMA_SEL_STIM1) {
 8006080:	4b38      	ldr	r3, [pc, #224]	@ (8006164 <app_func_stim_stim1_start+0x20c>)
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	f083 0301 	eor.w	r3, r3, #1
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00e      	beq.n	80060ac <app_func_stim_stim1_start+0x154>
			pulseWave1.sel_enabled.ch1 = srcSnk.snk1;
 800608e:	4b37      	ldr	r3, [pc, #220]	@ (800616c <app_func_stim_stim1_start+0x214>)
 8006090:	789a      	ldrb	r2, [r3, #2]
 8006092:	4b33      	ldr	r3, [pc, #204]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006094:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			pulseWave1.sel_enabled.ch2 = srcSnk.snk2;
 8006098:	4b34      	ldr	r3, [pc, #208]	@ (800616c <app_func_stim_stim1_start+0x214>)
 800609a:	78da      	ldrb	r2, [r3, #3]
 800609c:	4b30      	ldr	r3, [pc, #192]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 800609e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
			pulseWave1.sel_enabled.encl = srcSnk.snk5;
 80060a2:	4b32      	ldr	r3, [pc, #200]	@ (800616c <app_func_stim_stim1_start+0x214>)
 80060a4:	799a      	ldrb	r2, [r3, #6]
 80060a6:	4b2e      	ldr	r3, [pc, #184]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		}
		if (stimSel.stimB == STIMB_SEL_STIM1) {
 80060ac:	4b2d      	ldr	r3, [pc, #180]	@ (8006164 <app_func_stim_stim1_start+0x20c>)
 80060ae:	785b      	ldrb	r3, [r3, #1]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d009      	beq.n	80060c8 <app_func_stim_stim1_start+0x170>
			pulseWave1.sel_enabled.ch3 = srcSnk.snk3;
 80060b4:	4b2d      	ldr	r3, [pc, #180]	@ (800616c <app_func_stim_stim1_start+0x214>)
 80060b6:	791a      	ldrb	r2, [r3, #4]
 80060b8:	4b29      	ldr	r3, [pc, #164]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			pulseWave1.sel_enabled.ch4 = srcSnk.snk4;
 80060be:	4b2b      	ldr	r3, [pc, #172]	@ (800616c <app_func_stim_stim1_start+0x214>)
 80060c0:	795a      	ldrb	r2, [r3, #5]
 80060c2:	4b27      	ldr	r3, [pc, #156]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060c4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		}
	}

	uint32_t switching_time = 0;
 80060c8:	2300      	movs	r3, #0
 80060ca:	60fb      	str	r3, [r7, #12]
	if (pulseWave1.pwm_period_us >= BER_HI_TIME_US) {
 80060cc:	4b24      	ldr	r3, [pc, #144]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	2b09      	cmp	r3, #9
 80060d2:	d90b      	bls.n	80060ec <app_func_stim_stim1_start+0x194>
		switching_time = pulseWave1.pwm_period_us - BER_HI_TIME_US;
 80060d4:	4b22      	ldr	r3, [pc, #136]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	3b0a      	subs	r3, #10
 80060da:	60fb      	str	r3, [r7, #12]
		if (switching_time < pulseWave1.pwm_pulse_width_us) {
 80060dc:	4b20      	ldr	r3, [pc, #128]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d202      	bcs.n	80060ec <app_func_stim_stim1_start+0x194>
			switching_time = pulseWave1.pwm_pulse_width_us;
 80060e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	60fb      	str	r3, [r7, #12]
		}
	}

	__HAL_TIM_SET_AUTORELOAD(&HANDLE_PULSE1_TIM, pulseWave1.pwm_period_us - 1);
 80060ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	4b1f      	ldr	r3, [pc, #124]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	3a01      	subs	r2, #1
 80060f6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80060f8:	4b19      	ldr	r3, [pc, #100]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	3b01      	subs	r3, #1
 80060fe:	4a1c      	ldr	r2, [pc, #112]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 8006100:	60d3      	str	r3, [r2, #12]
	HAL_ERROR_CHECK(HAL_TIM_Base_Start_IT(&HANDLE_PULSE1_TIM));
 8006102:	481b      	ldr	r0, [pc, #108]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 8006104:	f01b fc18 	bl	8021938 <HAL_TIM_Base_Start_IT>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <app_func_stim_stim1_start+0x1ba>
 800610e:	f009 fcdc 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_TO_LOW, pulseWave1.pwm_pulse_width_us);
 8006112:	4b17      	ldr	r3, [pc, #92]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a12      	ldr	r2, [pc, #72]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_ERROR_CHECK(HAL_TIM_PWM_Start_IT(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_TO_LOW));
 800611c:	2100      	movs	r1, #0
 800611e:	4814      	ldr	r0, [pc, #80]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 8006120:	f01c f842 	bl	80221a8 <HAL_TIM_PWM_Start_IT>
 8006124:	4603      	mov	r3, r0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d001      	beq.n	800612e <app_func_stim_stim1_start+0x1d6>
 800612a:	f009 fcce 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_BEF_HI, switching_time);
 800612e:	4b10      	ldr	r3, [pc, #64]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68fa      	ldr	r2, [r7, #12]
 8006134:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_ERROR_CHECK(HAL_TIM_OC_Start_IT(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_BEF_HI));
 8006136:	2104      	movs	r1, #4
 8006138:	480d      	ldr	r0, [pc, #52]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 800613a:	f01b fd2d 	bl	8021b98 <HAL_TIM_OC_Start_IT>
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	d001      	beq.n	8006148 <app_func_stim_stim1_start+0x1f0>
 8006144:	f009 fcc1 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COUNTER(&HANDLE_PULSE1_TIM, 0);
 8006148:	4b09      	ldr	r3, [pc, #36]	@ (8006170 <app_func_stim_stim1_start+0x218>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2200      	movs	r2, #0
 800614e:	625a      	str	r2, [r3, #36]	@ 0x24
	pulseWave1.is_running = true;
 8006150:	4b03      	ldr	r3, [pc, #12]	@ (8006160 <app_func_stim_stim1_start+0x208>)
 8006152:	2201      	movs	r2, #1
 8006154:	755a      	strb	r2, [r3, #21]
 8006156:	e000      	b.n	800615a <app_func_stim_stim1_start+0x202>
		return;
 8006158:	bf00      	nop
}
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	2000494c 	.word	0x2000494c
 8006164:	20004d44 	.word	0x20004d44
 8006168:	20004971 	.word	0x20004971
 800616c:	20004d4c 	.word	0x20004d4c
 8006170:	200093b4 	.word	0x200093b4

08006174 <app_func_stim_stim2_start>:

/**
 * @brief Generate stim2 waveforms based on waveform settings and current source settings
 *
 */
void app_func_stim_stim2_start(void) {
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
	if (pulseWave2.is_running) {
 800617a:	4b7b      	ldr	r3, [pc, #492]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800617c:	7d5b      	ldrb	r3, [r3, #21]
 800617e:	2b00      	cmp	r3, #0
 8006180:	f040 80ed 	bne.w	800635e <app_func_stim_stim2_start+0x1ea>
		return;
	}

	pulseWave2.train_timer_us 	= 0;
 8006184:	4b78      	ldr	r3, [pc, #480]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006186:	2200      	movs	r2, #0
 8006188:	611a      	str	r2, [r3, #16]
	pulseWave2.ramp.timer_us 	= 0;
 800618a:	4b77      	ldr	r3, [pc, #476]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800618c:	2200      	movs	r2, #0
 800618e:	649a      	str	r2, [r3, #72]	@ 0x48
	pulseWave2.is_positive 		= true;
 8006190:	4b75      	ldr	r3, [pc, #468]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006192:	2201      	movs	r2, #1
 8006194:	751a      	strb	r2, [r3, #20]
	pulseWave2.pause_output 	= false;
 8006196:	4b74      	ldr	r3, [pc, #464]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006198:	2200      	movs	r2, #0
 800619a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	pulseWave2.imc_is_enabled	= false;
 800619e:	4b72      	ldr	r3, [pc, #456]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	pulseWave2.sel_positive 	= stimSel.sel_ch;
 80061a6:	4b70      	ldr	r3, [pc, #448]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061a8:	4a70      	ldr	r2, [pc, #448]	@ (800636c <app_func_stim_stim2_start+0x1f8>)
 80061aa:	3316      	adds	r3, #22
 80061ac:	3202      	adds	r2, #2
 80061ae:	6811      	ldr	r1, [r2, #0]
 80061b0:	6019      	str	r1, [r3, #0]
 80061b2:	7912      	ldrb	r2, [r2, #4]
 80061b4:	711a      	strb	r2, [r3, #4]

	pulseWave2.sel_negative.ch1 = !pulseWave2.sel_positive.ch1;
 80061b6:	4b6c      	ldr	r3, [pc, #432]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061b8:	7ddb      	ldrb	r3, [r3, #23]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	bf14      	ite	ne
 80061be:	2301      	movne	r3, #1
 80061c0:	2300      	moveq	r3, #0
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	f083 0301 	eor.w	r3, r3, #1
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	4b65      	ldr	r3, [pc, #404]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061d2:	771a      	strb	r2, [r3, #28]
	pulseWave2.sel_negative.ch2 = !pulseWave2.sel_positive.ch2;
 80061d4:	4b64      	ldr	r3, [pc, #400]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061d6:	7e1b      	ldrb	r3, [r3, #24]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	bf14      	ite	ne
 80061dc:	2301      	movne	r3, #1
 80061de:	2300      	moveq	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	f083 0301 	eor.w	r3, r3, #1
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	f003 0301 	and.w	r3, r3, #1
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	4b5e      	ldr	r3, [pc, #376]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061f0:	775a      	strb	r2, [r3, #29]
	pulseWave2.sel_negative.ch3 = !pulseWave2.sel_positive.ch3;
 80061f2:	4b5d      	ldr	r3, [pc, #372]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80061f4:	7e5b      	ldrb	r3, [r3, #25]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	bf14      	ite	ne
 80061fa:	2301      	movne	r3, #1
 80061fc:	2300      	moveq	r3, #0
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	f083 0301 	eor.w	r3, r3, #1
 8006204:	b2db      	uxtb	r3, r3
 8006206:	f003 0301 	and.w	r3, r3, #1
 800620a:	b2da      	uxtb	r2, r3
 800620c:	4b56      	ldr	r3, [pc, #344]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800620e:	779a      	strb	r2, [r3, #30]
	pulseWave2.sel_negative.ch4 = !pulseWave2.sel_positive.ch4;
 8006210:	4b55      	ldr	r3, [pc, #340]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006212:	7e9b      	ldrb	r3, [r3, #26]
 8006214:	2b00      	cmp	r3, #0
 8006216:	bf14      	ite	ne
 8006218:	2301      	movne	r3, #1
 800621a:	2300      	moveq	r3, #0
 800621c:	b2db      	uxtb	r3, r3
 800621e:	f083 0301 	eor.w	r3, r3, #1
 8006222:	b2db      	uxtb	r3, r3
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	b2da      	uxtb	r2, r3
 800622a:	4b4f      	ldr	r3, [pc, #316]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800622c:	77da      	strb	r2, [r3, #31]
	pulseWave2.sel_negative.encl = !pulseWave2.sel_positive.encl;
 800622e:	4b4e      	ldr	r3, [pc, #312]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006230:	7d9b      	ldrb	r3, [r3, #22]
 8006232:	2b00      	cmp	r3, #0
 8006234:	bf14      	ite	ne
 8006236:	2301      	movne	r3, #1
 8006238:	2300      	moveq	r3, #0
 800623a:	b2db      	uxtb	r3, r3
 800623c:	f083 0301 	eor.w	r3, r3, #1
 8006240:	b2db      	uxtb	r3, r3
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	b2da      	uxtb	r2, r3
 8006248:	4b47      	ldr	r3, [pc, #284]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800624a:	76da      	strb	r2, [r3, #27]

	pulseWave2.sel_discharge.ch1 = STIM_SEL_CH1_SINK_CH1;
 800624c:	4b46      	ldr	r3, [pc, #280]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800624e:	2200      	movs	r2, #0
 8006250:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	pulseWave2.sel_discharge.ch2 = STIM_SEL_CH2_SINK_CH2;
 8006254:	4b44      	ldr	r3, [pc, #272]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006256:	2200      	movs	r2, #0
 8006258:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	pulseWave2.sel_discharge.ch3 = STIM_SEL_CH3_SINK_CH3;
 800625c:	4b42      	ldr	r3, [pc, #264]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	pulseWave2.sel_discharge.ch4 = STIM_SEL_CH4_SINK_CH4;
 8006264:	4b40      	ldr	r3, [pc, #256]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006266:	2200      	movs	r2, #0
 8006268:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	pulseWave2.sel_discharge.encl = STIM_SEL_ENCL_SINK_ENCL;
 800626c:	4b3e      	ldr	r3, [pc, #248]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800626e:	2200      	movs	r2, #0
 8006270:	f883 2020 	strb.w	r2, [r3, #32]

	memset(&pulseWave2.sel_enabled, 0, sizeof(Stim_Sel_Ch_t));
 8006274:	2205      	movs	r2, #5
 8006276:	2100      	movs	r1, #0
 8006278:	483d      	ldr	r0, [pc, #244]	@ (8006370 <app_func_stim_stim2_start+0x1fc>)
 800627a:	f023 fb5f 	bl	802993c <memset>
	if (srcSnk.src2 == true) {
 800627e:	4b3d      	ldr	r3, [pc, #244]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 8006280:	785b      	ldrb	r3, [r3, #1]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d023      	beq.n	80062ce <app_func_stim_stim2_start+0x15a>
		if (stimSel.stimA == STIMA_SEL_STIM2) {
 8006286:	4b39      	ldr	r3, [pc, #228]	@ (800636c <app_func_stim_stim2_start+0x1f8>)
 8006288:	781b      	ldrb	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d00e      	beq.n	80062ac <app_func_stim_stim2_start+0x138>
			pulseWave2.sel_enabled.ch1 = srcSnk.snk1;
 800628e:	4b39      	ldr	r3, [pc, #228]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 8006290:	789a      	ldrb	r2, [r3, #2]
 8006292:	4b35      	ldr	r3, [pc, #212]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006294:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			pulseWave2.sel_enabled.ch2 = srcSnk.snk2;
 8006298:	4b36      	ldr	r3, [pc, #216]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 800629a:	78da      	ldrb	r2, [r3, #3]
 800629c:	4b32      	ldr	r3, [pc, #200]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800629e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
			pulseWave2.sel_enabled.encl = srcSnk.snk5;
 80062a2:	4b34      	ldr	r3, [pc, #208]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 80062a4:	799a      	ldrb	r2, [r3, #6]
 80062a6:	4b30      	ldr	r3, [pc, #192]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
		}
		if (stimSel.stimB == STIMB_SEL_STIM2) {
 80062ac:	4b2f      	ldr	r3, [pc, #188]	@ (800636c <app_func_stim_stim2_start+0x1f8>)
 80062ae:	785b      	ldrb	r3, [r3, #1]
 80062b0:	f083 0301 	eor.w	r3, r3, #1
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d009      	beq.n	80062ce <app_func_stim_stim2_start+0x15a>
			pulseWave2.sel_enabled.ch3 = srcSnk.snk3;
 80062ba:	4b2e      	ldr	r3, [pc, #184]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 80062bc:	791a      	ldrb	r2, [r3, #4]
 80062be:	4b2a      	ldr	r3, [pc, #168]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			pulseWave2.sel_enabled.ch4 = srcSnk.snk4;
 80062c4:	4b2b      	ldr	r3, [pc, #172]	@ (8006374 <app_func_stim_stim2_start+0x200>)
 80062c6:	795a      	ldrb	r2, [r3, #5]
 80062c8:	4b27      	ldr	r3, [pc, #156]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062ca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		}
	}

	uint32_t switching_time = 0;
 80062ce:	2300      	movs	r3, #0
 80062d0:	607b      	str	r3, [r7, #4]
	if (pulseWave2.pwm_period_us >= BER_HI_TIME_US) {
 80062d2:	4b25      	ldr	r3, [pc, #148]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	2b09      	cmp	r3, #9
 80062d8:	d90b      	bls.n	80062f2 <app_func_stim_stim2_start+0x17e>
		switching_time = pulseWave2.pwm_period_us - BER_HI_TIME_US;
 80062da:	4b23      	ldr	r3, [pc, #140]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	3b0a      	subs	r3, #10
 80062e0:	607b      	str	r3, [r7, #4]
		if (switching_time < pulseWave2.pwm_pulse_width_us) {
 80062e2:	4b21      	ldr	r3, [pc, #132]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	d202      	bcs.n	80062f2 <app_func_stim_stim2_start+0x17e>
			switching_time = pulseWave2.pwm_pulse_width_us;
 80062ec:	4b1e      	ldr	r3, [pc, #120]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	607b      	str	r3, [r7, #4]
		}
	}

	__HAL_TIM_SET_AUTORELOAD(&HANDLE_PULSE2_TIM, pulseWave2.pwm_period_us - 1);
 80062f2:	4b1d      	ldr	r3, [pc, #116]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	4b20      	ldr	r3, [pc, #128]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3a01      	subs	r2, #1
 80062fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80062fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	3b01      	subs	r3, #1
 8006304:	4a1c      	ldr	r2, [pc, #112]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 8006306:	60d3      	str	r3, [r2, #12]
	HAL_ERROR_CHECK(HAL_TIM_Base_Start_IT(&HANDLE_PULSE2_TIM));
 8006308:	481b      	ldr	r0, [pc, #108]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 800630a:	f01b fb15 	bl	8021938 <HAL_TIM_Base_Start_IT>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <app_func_stim_stim2_start+0x1a4>
 8006314:	f009 fbd9 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_TO_LOW, pulseWave2.pwm_pulse_width_us);
 8006318:	4b17      	ldr	r3, [pc, #92]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a12      	ldr	r2, [pc, #72]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 800631e:	6812      	ldr	r2, [r2, #0]
 8006320:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_ERROR_CHECK(HAL_TIM_PWM_Start_IT(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_TO_LOW));
 8006322:	2100      	movs	r1, #0
 8006324:	4814      	ldr	r0, [pc, #80]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 8006326:	f01b ff3f 	bl	80221a8 <HAL_TIM_PWM_Start_IT>
 800632a:	4603      	mov	r3, r0
 800632c:	2b00      	cmp	r3, #0
 800632e:	d001      	beq.n	8006334 <app_func_stim_stim2_start+0x1c0>
 8006330:	f009 fbcb 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_BEF_HI, switching_time);
 8006334:	4b10      	ldr	r3, [pc, #64]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_ERROR_CHECK(HAL_TIM_OC_Start_IT(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_BEF_HI));
 800633c:	2104      	movs	r1, #4
 800633e:	480e      	ldr	r0, [pc, #56]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 8006340:	f01b fc2a 	bl	8021b98 <HAL_TIM_OC_Start_IT>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d001      	beq.n	800634e <app_func_stim_stim2_start+0x1da>
 800634a:	f009 fbbe 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COUNTER(&HANDLE_PULSE2_TIM, 0);
 800634e:	4b0a      	ldr	r3, [pc, #40]	@ (8006378 <app_func_stim_stim2_start+0x204>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2200      	movs	r2, #0
 8006354:	625a      	str	r2, [r3, #36]	@ 0x24
	pulseWave2.is_running = true;
 8006356:	4b04      	ldr	r3, [pc, #16]	@ (8006368 <app_func_stim_stim2_start+0x1f4>)
 8006358:	2201      	movs	r2, #1
 800635a:	755a      	strb	r2, [r3, #21]
 800635c:	e000      	b.n	8006360 <app_func_stim_stim2_start+0x1ec>
		return;
 800635e:	bf00      	nop
}
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	2000499c 	.word	0x2000499c
 800636c:	20004d44 	.word	0x20004d44
 8006370:	200049c1 	.word	0x200049c1
 8006374:	20004d4c 	.word	0x20004d4c
 8006378:	2000944c 	.word	0x2000944c

0800637c <app_func_stim_stim1_stop>:

/**
 * @brief Stop stim1 waveform
 * 
 */
void app_func_stim_stim1_stop(void) {
 800637c:	b580      	push	{r7, lr}
 800637e:	af00      	add	r7, sp, #0
	if (pulseWave1.is_running) {
 8006380:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <app_func_stim_stim1_stop+0x50>)
 8006382:	7d5b      	ldrb	r3, [r3, #21]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d01e      	beq.n	80063c6 <app_func_stim_stim1_stop+0x4a>
		HAL_ERROR_CHECK(HAL_TIM_Base_Stop_IT(&HANDLE_PULSE1_TIM));
 8006388:	4811      	ldr	r0, [pc, #68]	@ (80063d0 <app_func_stim_stim1_stop+0x54>)
 800638a:	f01b fb75 	bl	8021a78 <HAL_TIM_Base_Stop_IT>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d001      	beq.n	8006398 <app_func_stim_stim1_stop+0x1c>
 8006394:	f009 fb99 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_PWM_Stop_IT(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_TO_LOW));
 8006398:	2100      	movs	r1, #0
 800639a:	480d      	ldr	r0, [pc, #52]	@ (80063d0 <app_func_stim_stim1_stop+0x54>)
 800639c:	f01c f8a4 	bl	80224e8 <HAL_TIM_PWM_Stop_IT>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <app_func_stim_stim1_stop+0x2e>
 80063a6:	f009 fb90 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_OC_Stop_IT(&HANDLE_PULSE1_TIM, TIM_CH_PULSE1_BEF_HI));
 80063aa:	2104      	movs	r1, #4
 80063ac:	4808      	ldr	r0, [pc, #32]	@ (80063d0 <app_func_stim_stim1_stop+0x54>)
 80063ae:	f01b fd93 	bl	8021ed8 <HAL_TIM_OC_Stop_IT>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d001      	beq.n	80063bc <app_func_stim_stim1_stop+0x40>
 80063b8:	f009 fb87 	bl	800faca <Error_Handler>
		(void)memset(&pulseWave1, 0, sizeof(pulseWave1));
 80063bc:	2250      	movs	r2, #80	@ 0x50
 80063be:	2100      	movs	r1, #0
 80063c0:	4802      	ldr	r0, [pc, #8]	@ (80063cc <app_func_stim_stim1_stop+0x50>)
 80063c2:	f023 fabb 	bl	802993c <memset>
	}
}
 80063c6:	bf00      	nop
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	2000494c 	.word	0x2000494c
 80063d0:	200093b4 	.word	0x200093b4

080063d4 <app_func_stim_stim2_stop>:

/**
 * @brief Stop stim2 waveform
 *
 */
void app_func_stim_stim2_stop(void) {
 80063d4:	b580      	push	{r7, lr}
 80063d6:	af00      	add	r7, sp, #0
	if (pulseWave2.is_running) {
 80063d8:	4b12      	ldr	r3, [pc, #72]	@ (8006424 <app_func_stim_stim2_stop+0x50>)
 80063da:	7d5b      	ldrb	r3, [r3, #21]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01e      	beq.n	800641e <app_func_stim_stim2_stop+0x4a>
		HAL_ERROR_CHECK(HAL_TIM_Base_Stop_IT(&HANDLE_PULSE2_TIM));
 80063e0:	4811      	ldr	r0, [pc, #68]	@ (8006428 <app_func_stim_stim2_stop+0x54>)
 80063e2:	f01b fb49 	bl	8021a78 <HAL_TIM_Base_Stop_IT>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d001      	beq.n	80063f0 <app_func_stim_stim2_stop+0x1c>
 80063ec:	f009 fb6d 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_PWM_Stop_IT(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_TO_LOW));
 80063f0:	2100      	movs	r1, #0
 80063f2:	480d      	ldr	r0, [pc, #52]	@ (8006428 <app_func_stim_stim2_stop+0x54>)
 80063f4:	f01c f878 	bl	80224e8 <HAL_TIM_PWM_Stop_IT>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <app_func_stim_stim2_stop+0x2e>
 80063fe:	f009 fb64 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_OC_Stop_IT(&HANDLE_PULSE2_TIM, TIM_CH_PULSE2_BEF_HI));
 8006402:	2104      	movs	r1, #4
 8006404:	4808      	ldr	r0, [pc, #32]	@ (8006428 <app_func_stim_stim2_stop+0x54>)
 8006406:	f01b fd67 	bl	8021ed8 <HAL_TIM_OC_Stop_IT>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d001      	beq.n	8006414 <app_func_stim_stim2_stop+0x40>
 8006410:	f009 fb5b 	bl	800faca <Error_Handler>
		(void)memset(&pulseWave2, 0, sizeof(pulseWave2));
 8006414:	2250      	movs	r2, #80	@ 0x50
 8006416:	2100      	movs	r1, #0
 8006418:	4802      	ldr	r0, [pc, #8]	@ (8006424 <app_func_stim_stim2_stop+0x50>)
 800641a:	f023 fa8f 	bl	802993c <memset>
	}
}
 800641e:	bf00      	nop
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	2000499c 	.word	0x2000499c
 8006428:	2000944c 	.word	0x2000944c

0800642c <app_func_stim_stim1_cb>:
/**
 * @brief Timer callback of stim1 waveform
 *
 * @param state Callback state
 */
void app_func_stim_stim1_cb(PWM_InterruptState state) {
 800642c:	b590      	push	{r4, r7, lr}
 800642e:	b093      	sub	sp, #76	@ 0x4c
 8006430:	af00      	add	r7, sp, #0
 8006432:	4603      	mov	r3, r0
 8006434:	71fb      	strb	r3, [r7, #7]
	if (state == BEFORE_HIGH) {
 8006436:	79fb      	ldrb	r3, [r7, #7]
 8006438:	2b00      	cmp	r3, #0
 800643a:	f040 80a1 	bne.w	8006580 <app_func_stim_stim1_cb+0x154>
		uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&HANDLE_PULSE1_TIM) + 1;
 800643e:	4bb0      	ldr	r3, [pc, #704]	@ (8006700 <app_func_stim_stim1_cb+0x2d4>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006444:	3301      	adds	r3, #1
 8006446:	637b      	str	r3, [r7, #52]	@ 0x34
		uint32_t cnt = __HAL_TIM_GET_COUNTER(&HANDLE_PULSE1_TIM);
 8006448:	4bad      	ldr	r3, [pc, #692]	@ (8006700 <app_func_stim_stim1_cb+0x2d4>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
		uint32_t curr_timer = (pulseWave1.train_timer_us + cnt) % pulseWave1.train_period_us;
 8006450:	4bac      	ldr	r3, [pc, #688]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006456:	4413      	add	r3, r2
 8006458:	4aaa      	ldr	r2, [pc, #680]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800645a:	6892      	ldr	r2, [r2, #8]
 800645c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006460:	fb01 f202 	mul.w	r2, r1, r2
 8006464:	1a9b      	subs	r3, r3, r2
 8006466:	62fb      	str	r3, [r7, #44]	@ 0x2c
		pulseWave1.train_timer_us = (pulseWave1.train_timer_us + arr) % pulseWave1.train_period_us;
 8006468:	4ba6      	ldr	r3, [pc, #664]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800646a:	691a      	ldr	r2, [r3, #16]
 800646c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800646e:	4413      	add	r3, r2
 8006470:	4aa4      	ldr	r2, [pc, #656]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006472:	6892      	ldr	r2, [r2, #8]
 8006474:	fbb3 f1f2 	udiv	r1, r3, r2
 8006478:	fb01 f202 	mul.w	r2, r1, r2
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	4aa1      	ldr	r2, [pc, #644]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006480:	6113      	str	r3, [r2, #16]

		if (curr_timer < pulseWave1.train_on_duration_us && !pulseWave1.pause_output) {
 8006482:	4ba0      	ldr	r3, [pc, #640]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006488:	429a      	cmp	r2, r3
 800648a:	d269      	bcs.n	8006560 <app_func_stim_stim1_cb+0x134>
 800648c:	4b9d      	ldr	r3, [pc, #628]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800648e:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006492:	f083 0301 	eor.w	r3, r3, #1
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	d061      	beq.n	8006560 <app_func_stim_stim1_cb+0x134>
			if (pulseWave1.is_positive) {
 800649c:	4b99      	ldr	r3, [pc, #612]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800649e:	7d1b      	ldrb	r3, [r3, #20]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d02e      	beq.n	8006502 <app_func_stim_stim1_cb+0xd6>
				sel_ch_srcsnk_set(pulseWave1.sel_positive, pulseWave1.sel_enabled);
 80064a4:	4b97      	ldr	r3, [pc, #604]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80064a6:	4a97      	ldr	r2, [pc, #604]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80064a8:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 80064ac:	460c      	mov	r4, r1
 80064ae:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 80064b2:	2300      	movs	r3, #0
 80064b4:	f361 0307 	bfi	r3, r1, #0, #8
 80064b8:	f8d2 1016 	ldr.w	r1, [r2, #22]
 80064bc:	4608      	mov	r0, r1
 80064be:	7e92      	ldrb	r2, [r2, #26]
 80064c0:	2100      	movs	r1, #0
 80064c2:	f362 0107 	bfi	r1, r2, #0, #8
 80064c6:	4622      	mov	r2, r4
 80064c8:	f7ff f846 	bl	8005558 <sel_ch_srcsnk_set>
				if (pulseWave1.imc_is_enabled) {
 80064cc:	4b8d      	ldr	r3, [pc, #564]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80064ce:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	f000 814b 	beq.w	800676e <app_func_stim_stim1_cb+0x342>
					imp_sel_set(pulseWave1.sel_positive, pulseWave1.sel_enabled);
 80064d8:	4b8a      	ldr	r3, [pc, #552]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80064da:	4a8a      	ldr	r2, [pc, #552]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80064dc:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 80064e0:	460c      	mov	r4, r1
 80064e2:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 80064e6:	2300      	movs	r3, #0
 80064e8:	f361 0307 	bfi	r3, r1, #0, #8
 80064ec:	f8d2 1016 	ldr.w	r1, [r2, #22]
 80064f0:	4608      	mov	r0, r1
 80064f2:	7e92      	ldrb	r2, [r2, #26]
 80064f4:	2100      	movs	r1, #0
 80064f6:	f362 0107 	bfi	r1, r2, #0, #8
 80064fa:	4622      	mov	r2, r4
 80064fc:	f7ff f85a 	bl	80055b4 <imp_sel_set>
			if (pulseWave1.is_positive) {
 8006500:	e135      	b.n	800676e <app_func_stim_stim1_cb+0x342>
				}
			}
			else {
				sel_ch_srcsnk_set(pulseWave1.sel_negative, pulseWave1.sel_enabled);
 8006502:	4b80      	ldr	r3, [pc, #512]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006504:	4a7f      	ldr	r2, [pc, #508]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006506:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 800650a:	460c      	mov	r4, r1
 800650c:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8006510:	2300      	movs	r3, #0
 8006512:	f361 0307 	bfi	r3, r1, #0, #8
 8006516:	f8d2 101b 	ldr.w	r1, [r2, #27]
 800651a:	4608      	mov	r0, r1
 800651c:	7fd2      	ldrb	r2, [r2, #31]
 800651e:	2100      	movs	r1, #0
 8006520:	f362 0107 	bfi	r1, r2, #0, #8
 8006524:	4622      	mov	r2, r4
 8006526:	f7ff f817 	bl	8005558 <sel_ch_srcsnk_set>
				if (pulseWave1.imc_is_enabled) {
 800652a:	4b76      	ldr	r3, [pc, #472]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800652c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 811c 	beq.w	800676e <app_func_stim_stim1_cb+0x342>
					imp_sel_set(pulseWave1.sel_negative, pulseWave1.sel_enabled);
 8006536:	4b73      	ldr	r3, [pc, #460]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006538:	4a72      	ldr	r2, [pc, #456]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800653a:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 800653e:	460c      	mov	r4, r1
 8006540:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8006544:	2300      	movs	r3, #0
 8006546:	f361 0307 	bfi	r3, r1, #0, #8
 800654a:	f8d2 101b 	ldr.w	r1, [r2, #27]
 800654e:	4608      	mov	r0, r1
 8006550:	7fd2      	ldrb	r2, [r2, #31]
 8006552:	2100      	movs	r1, #0
 8006554:	f362 0107 	bfi	r1, r2, #0, #8
 8006558:	4622      	mov	r2, r4
 800655a:	f7ff f82b 	bl	80055b4 <imp_sel_set>
			if (pulseWave1.is_positive) {
 800655e:	e106      	b.n	800676e <app_func_stim_stim1_cb+0x342>
				}
			}
		}
		else {
			sel_ch_srcsnk_set(pulseWave1.sel_discharge, pulseWave1.sel_enabled);
 8006560:	4b68      	ldr	r3, [pc, #416]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006562:	4968      	ldr	r1, [pc, #416]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006564:	f8d3 2025 	ldr.w	r2, [r3, #37]	@ 0x25
 8006568:	4610      	mov	r0, r2
 800656a:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 800656e:	2300      	movs	r3, #0
 8006570:	f362 0307 	bfi	r3, r2, #0, #8
 8006574:	4602      	mov	r2, r0
 8006576:	3120      	adds	r1, #32
 8006578:	c903      	ldmia	r1, {r0, r1}
 800657a:	f7fe ffed 	bl	8005558 <sel_ch_srcsnk_set>
				dac_write = DAC8050x_format_get(DAC8050x_REG_DAC1, data);
				bsp_sp_DAC80502_write_IT(dac_write.Register, &dac_write.Data_MSB);
			}
		}
	}
}
 800657e:	e0f7      	b.n	8006770 <app_func_stim_stim1_cb+0x344>
	else if (state == TO_HIGH) {
 8006580:	79fb      	ldrb	r3, [r7, #7]
 8006582:	2b01      	cmp	r3, #1
 8006584:	f000 80f4 	beq.w	8006770 <app_func_stim_stim1_cb+0x344>
	else if (state == TO_LOW) {
 8006588:	79fb      	ldrb	r3, [r7, #7]
 800658a:	2b02      	cmp	r3, #2
 800658c:	f040 80f0 	bne.w	8006770 <app_func_stim_stim1_cb+0x344>
		if (!pulseWave1.imc_is_enabled) {
 8006590:	4b5c      	ldr	r3, [pc, #368]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006592:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006596:	f083 0301 	eor.w	r3, r3, #1
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00e      	beq.n	80065be <app_func_stim_stim1_cb+0x192>
			sel_ch_srcsnk_set(pulseWave1.sel_discharge, pulseWave1.sel_enabled);
 80065a0:	4b58      	ldr	r3, [pc, #352]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80065a2:	4958      	ldr	r1, [pc, #352]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80065a4:	f8d3 2025 	ldr.w	r2, [r3, #37]	@ 0x25
 80065a8:	4610      	mov	r0, r2
 80065aa:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80065ae:	2300      	movs	r3, #0
 80065b0:	f362 0307 	bfi	r3, r2, #0, #8
 80065b4:	4602      	mov	r2, r0
 80065b6:	3120      	adds	r1, #32
 80065b8:	c903      	ldmia	r1, {r0, r1}
 80065ba:	f7fe ffcd 	bl	8005558 <sel_ch_srcsnk_set>
		pulseWave1.is_positive = !pulseWave1.is_positive;
 80065be:	4b51      	ldr	r3, [pc, #324]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80065c0:	7d1b      	ldrb	r3, [r3, #20]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	bf14      	ite	ne
 80065c6:	2301      	movne	r3, #1
 80065c8:	2300      	moveq	r3, #0
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	f083 0301 	eor.w	r3, r3, #1
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	4b4a      	ldr	r3, [pc, #296]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80065da:	751a      	strb	r2, [r3, #20]
		if (memcmp(&pulseWave1.ramp, &(Ramp_t){0}, sizeof(Ramp_t)) != 0) {
 80065dc:	f107 0308 	add.w	r3, r7, #8
 80065e0:	2224      	movs	r2, #36	@ 0x24
 80065e2:	2100      	movs	r1, #0
 80065e4:	4618      	mov	r0, r3
 80065e6:	f023 f9a9 	bl	802993c <memset>
 80065ea:	f107 0308 	add.w	r3, r7, #8
 80065ee:	2224      	movs	r2, #36	@ 0x24
 80065f0:	4619      	mov	r1, r3
 80065f2:	4845      	ldr	r0, [pc, #276]	@ (8006708 <app_func_stim_stim1_cb+0x2dc>)
 80065f4:	f023 f978 	bl	80298e8 <memcmp>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 80b8 	beq.w	8006770 <app_func_stim_stim1_cb+0x344>
			uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&HANDLE_PULSE1_TIM) + 1;
 8006600:	4b3f      	ldr	r3, [pc, #252]	@ (8006700 <app_func_stim_stim1_cb+0x2d4>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006606:	3301      	adds	r3, #1
 8006608:	647b      	str	r3, [r7, #68]	@ 0x44
			pulseWave1.ramp.timer_us = (pulseWave1.ramp.timer_us + arr) % pulseWave1.ramp.period_us;
 800660a:	4b3e      	ldr	r3, [pc, #248]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800660c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800660e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006610:	4413      	add	r3, r2
 8006612:	4a3c      	ldr	r2, [pc, #240]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006614:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006616:	fbb3 f1f2 	udiv	r1, r3, r2
 800661a:	fb01 f202 	mul.w	r2, r1, r2
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	4a38      	ldr	r2, [pc, #224]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006622:	6493      	str	r3, [r2, #72]	@ 0x48
			if (pulseWave1.ramp.timer_us >= pulseWave1.ramp.rampUpStart_us && pulseWave1.ramp.timer_us < pulseWave1.ramp.rampUpEnd_us) {
 8006624:	4b37      	ldr	r3, [pc, #220]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006626:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006628:	4b36      	ldr	r3, [pc, #216]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800662a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662c:	429a      	cmp	r2, r3
 800662e:	d324      	bcc.n	800667a <app_func_stim_stim1_cb+0x24e>
 8006630:	4b34      	ldr	r3, [pc, #208]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006632:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006634:	4b33      	ldr	r3, [pc, #204]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006638:	429a      	cmp	r2, r3
 800663a:	d21e      	bcs.n	800667a <app_func_stim_stim1_cb+0x24e>
				uint32_t sine_timer = pulseWave1.ramp.timer_us;
 800663c:	4b31      	ldr	r3, [pc, #196]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800663e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006640:	643b      	str	r3, [r7, #64]	@ 0x40
				ramp_amplitude = (uint16_t)generate_sine_wave(pulseWave1.ramp.rampUpDuration_us * 4, sine_timer, (_Float64)pulseWave1.ramp.max_amplitude_mV);
 8006642:	4b30      	ldr	r3, [pc, #192]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006646:	009c      	lsls	r4, r3, #2
 8006648:	4b2e      	ldr	r3, [pc, #184]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800664a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 800664e:	4618      	mov	r0, r3
 8006650:	f7f9 ff5c 	bl	800050c <__aeabi_ui2d>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	ec43 2b10 	vmov	d0, r2, r3
 800665c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800665e:	4620      	mov	r0, r4
 8006660:	f7fe fe1a 	bl	8005298 <generate_sine_wave>
 8006664:	ec53 2b10 	vmov	r2, r3, d0
 8006668:	4610      	mov	r0, r2
 800666a:	4619      	mov	r1, r3
 800666c:	f7fa fa8a 	bl	8000b84 <__aeabi_d2uiz>
 8006670:	4603      	mov	r3, r0
 8006672:	b29a      	uxth	r2, r3
 8006674:	4b25      	ldr	r3, [pc, #148]	@ (800670c <app_func_stim_stim1_cb+0x2e0>)
 8006676:	801a      	strh	r2, [r3, #0]
			if (pulseWave1.ramp.timer_us >= pulseWave1.ramp.rampUpStart_us && pulseWave1.ramp.timer_us < pulseWave1.ramp.rampUpEnd_us) {
 8006678:	e04d      	b.n	8006716 <app_func_stim_stim1_cb+0x2ea>
			else if (pulseWave1.ramp.timer_us >= pulseWave1.ramp.rampUpEnd_us && pulseWave1.ramp.timer_us < pulseWave1.ramp.rampDownStart_us) {
 800667a:	4b22      	ldr	r3, [pc, #136]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800667c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800667e:	4b21      	ldr	r3, [pc, #132]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006682:	429a      	cmp	r2, r3
 8006684:	d30b      	bcc.n	800669e <app_func_stim_stim1_cb+0x272>
 8006686:	4b1f      	ldr	r3, [pc, #124]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006688:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800668a:	4b1e      	ldr	r3, [pc, #120]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 800668c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800668e:	429a      	cmp	r2, r3
 8006690:	d205      	bcs.n	800669e <app_func_stim_stim1_cb+0x272>
				ramp_amplitude = pulseWave1.ramp.max_amplitude_mV;
 8006692:	4b1c      	ldr	r3, [pc, #112]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 8006694:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 8006698:	4b1c      	ldr	r3, [pc, #112]	@ (800670c <app_func_stim_stim1_cb+0x2e0>)
 800669a:	801a      	strh	r2, [r3, #0]
 800669c:	e03b      	b.n	8006716 <app_func_stim_stim1_cb+0x2ea>
			else if (pulseWave1.ramp.timer_us >= pulseWave1.ramp.rampDownStart_us && pulseWave1.ramp.timer_us < pulseWave1.ramp.rampDownEnd_us) {
 800669e:	4b19      	ldr	r3, [pc, #100]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066a2:	4b18      	ldr	r3, [pc, #96]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d332      	bcc.n	8006710 <app_func_stim_stim1_cb+0x2e4>
 80066aa:	4b16      	ldr	r3, [pc, #88]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066ae:	4b15      	ldr	r3, [pc, #84]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d22c      	bcs.n	8006710 <app_func_stim_stim1_cb+0x2e4>
				uint32_t sine_timer = pulseWave1.ramp.timer_us - pulseWave1.ramp.rampDownStart_us + pulseWave1.ramp.rampDownDuration_us;
 80066b6:	4b13      	ldr	r3, [pc, #76]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066b8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066ba:	4b12      	ldr	r3, [pc, #72]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066be:	1ad2      	subs	r2, r2, r3
 80066c0:	4b10      	ldr	r3, [pc, #64]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c4:	4413      	add	r3, r2
 80066c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
				ramp_amplitude = (uint16_t)generate_sine_wave(pulseWave1.ramp.rampDownDuration_us * 4, sine_timer, (_Float64)pulseWave1.ramp.max_amplitude_mV);
 80066c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066cc:	009c      	lsls	r4, r3, #2
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <app_func_stim_stim1_cb+0x2d8>)
 80066d0:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7f9 ff19 	bl	800050c <__aeabi_ui2d>
 80066da:	4602      	mov	r2, r0
 80066dc:	460b      	mov	r3, r1
 80066de:	ec43 2b10 	vmov	d0, r2, r3
 80066e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066e4:	4620      	mov	r0, r4
 80066e6:	f7fe fdd7 	bl	8005298 <generate_sine_wave>
 80066ea:	ec53 2b10 	vmov	r2, r3, d0
 80066ee:	4610      	mov	r0, r2
 80066f0:	4619      	mov	r1, r3
 80066f2:	f7fa fa47 	bl	8000b84 <__aeabi_d2uiz>
 80066f6:	4603      	mov	r3, r0
 80066f8:	b29a      	uxth	r2, r3
 80066fa:	4b04      	ldr	r3, [pc, #16]	@ (800670c <app_func_stim_stim1_cb+0x2e0>)
 80066fc:	801a      	strh	r2, [r3, #0]
			else if (pulseWave1.ramp.timer_us >= pulseWave1.ramp.rampDownStart_us && pulseWave1.ramp.timer_us < pulseWave1.ramp.rampDownEnd_us) {
 80066fe:	e00a      	b.n	8006716 <app_func_stim_stim1_cb+0x2ea>
 8006700:	200093b4 	.word	0x200093b4
 8006704:	2000494c 	.word	0x2000494c
 8006708:	20004978 	.word	0x20004978
 800670c:	20004d54 	.word	0x20004d54
				ramp_amplitude = 0;
 8006710:	4b19      	ldr	r3, [pc, #100]	@ (8006778 <app_func_stim_stim1_cb+0x34c>)
 8006712:	2200      	movs	r2, #0
 8006714:	801a      	strh	r2, [r3, #0]
			if (ramp_amplitude != pulseWave1.ramp.curr_amplitude_mV) {
 8006716:	4b19      	ldr	r3, [pc, #100]	@ (800677c <app_func_stim_stim1_cb+0x350>)
 8006718:	f8b3 204e 	ldrh.w	r2, [r3, #78]	@ 0x4e
 800671c:	4b16      	ldr	r3, [pc, #88]	@ (8006778 <app_func_stim_stim1_cb+0x34c>)
 800671e:	881b      	ldrh	r3, [r3, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d025      	beq.n	8006770 <app_func_stim_stim1_cb+0x344>
				pulseWave1.ramp.curr_amplitude_mV = ramp_amplitude;
 8006724:	4b14      	ldr	r3, [pc, #80]	@ (8006778 <app_func_stim_stim1_cb+0x34c>)
 8006726:	881a      	ldrh	r2, [r3, #0]
 8006728:	4b14      	ldr	r3, [pc, #80]	@ (800677c <app_func_stim_stim1_cb+0x350>)
 800672a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
				uint16_t data = DAC8050x_dac_vout_to_data(ramp_amplitude, DAC8050x_VREF_INT_MV, DAC8050x_VREF_DIV_2, DAC8050x_GAIN_2);
 800672e:	4b12      	ldr	r3, [pc, #72]	@ (8006778 <app_func_stim_stim1_cb+0x34c>)
 8006730:	8818      	ldrh	r0, [r3, #0]
 8006732:	2302      	movs	r3, #2
 8006734:	2202      	movs	r2, #2
 8006736:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 800673a:	f022 ff45 	bl	80295c8 <DAC8050x_dac_vout_to_data>
 800673e:	4603      	mov	r3, r0
 8006740:	877b      	strh	r3, [r7, #58]	@ 0x3a
				dac_write = DAC8050x_format_get(DAC8050x_REG_DAC1, data);
 8006742:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006744:	4619      	mov	r1, r3
 8006746:	2008      	movs	r0, #8
 8006748:	f022 ff12 	bl	8029570 <DAC8050x_format_get>
 800674c:	4602      	mov	r2, r0
 800674e:	4b0c      	ldr	r3, [pc, #48]	@ (8006780 <app_func_stim_stim1_cb+0x354>)
 8006750:	4611      	mov	r1, r2
 8006752:	7019      	strb	r1, [r3, #0]
 8006754:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006758:	7059      	strb	r1, [r3, #1]
 800675a:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800675e:	709a      	strb	r2, [r3, #2]
				bsp_sp_DAC80502_write_IT(dac_write.Register, &dac_write.Data_MSB);
 8006760:	4b07      	ldr	r3, [pc, #28]	@ (8006780 <app_func_stim_stim1_cb+0x354>)
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	4907      	ldr	r1, [pc, #28]	@ (8006784 <app_func_stim_stim1_cb+0x358>)
 8006766:	4618      	mov	r0, r3
 8006768:	f7fb f8a2 	bl	80018b0 <bsp_sp_DAC80502_write_IT>
}
 800676c:	e000      	b.n	8006770 <app_func_stim_stim1_cb+0x344>
			if (pulseWave1.is_positive) {
 800676e:	bf00      	nop
}
 8006770:	bf00      	nop
 8006772:	374c      	adds	r7, #76	@ 0x4c
 8006774:	46bd      	mov	sp, r7
 8006776:	bd90      	pop	{r4, r7, pc}
 8006778:	20004d54 	.word	0x20004d54
 800677c:	2000494c 	.word	0x2000494c
 8006780:	20004d58 	.word	0x20004d58
 8006784:	20004d59 	.word	0x20004d59

08006788 <app_func_stim_stim2_cb>:
/**
 * @brief Timer callback of stim2 waveform
 *
 * @param state Callback state
 */
void app_func_stim_stim2_cb(PWM_InterruptState state) {
 8006788:	b590      	push	{r4, r7, lr}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	4603      	mov	r3, r0
 8006790:	71fb      	strb	r3, [r7, #7]
	if (state == BEFORE_HIGH) {
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d16c      	bne.n	8006872 <app_func_stim_stim2_cb+0xea>
		uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&HANDLE_PULSE2_TIM) + 1;
 8006798:	4b50      	ldr	r3, [pc, #320]	@ (80068dc <app_func_stim_stim2_cb+0x154>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800679e:	3301      	adds	r3, #1
 80067a0:	617b      	str	r3, [r7, #20]
		uint32_t cnt = __HAL_TIM_GET_COUNTER(&HANDLE_PULSE2_TIM);
 80067a2:	4b4e      	ldr	r3, [pc, #312]	@ (80068dc <app_func_stim_stim2_cb+0x154>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a8:	613b      	str	r3, [r7, #16]
		uint32_t curr_timer = (pulseWave2.train_timer_us + cnt) % pulseWave2.train_period_us;
 80067aa:	4b4d      	ldr	r3, [pc, #308]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067ac:	691a      	ldr	r2, [r3, #16]
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	4413      	add	r3, r2
 80067b2:	4a4b      	ldr	r2, [pc, #300]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067b4:	6892      	ldr	r2, [r2, #8]
 80067b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80067ba:	fb01 f202 	mul.w	r2, r1, r2
 80067be:	1a9b      	subs	r3, r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]
		pulseWave2.train_timer_us = (pulseWave2.train_timer_us + arr) % pulseWave2.train_period_us;
 80067c2:	4b47      	ldr	r3, [pc, #284]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	4413      	add	r3, r2
 80067ca:	4a45      	ldr	r2, [pc, #276]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067cc:	6892      	ldr	r2, [r2, #8]
 80067ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80067d2:	fb01 f202 	mul.w	r2, r1, r2
 80067d6:	1a9b      	subs	r3, r3, r2
 80067d8:	4a41      	ldr	r2, [pc, #260]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067da:	6113      	str	r3, [r2, #16]

		if (curr_timer < pulseWave2.train_on_duration_us && !pulseWave2.pause_output) {
 80067dc:	4b40      	ldr	r3, [pc, #256]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d235      	bcs.n	8006852 <app_func_stim_stim2_cb+0xca>
 80067e6:	4b3e      	ldr	r3, [pc, #248]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067e8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80067ec:	f083 0301 	eor.w	r3, r3, #1
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d02d      	beq.n	8006852 <app_func_stim_stim2_cb+0xca>
			if (pulseWave2.is_positive) {
 80067f6:	4b3a      	ldr	r3, [pc, #232]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80067f8:	7d1b      	ldrb	r3, [r3, #20]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d014      	beq.n	8006828 <app_func_stim_stim2_cb+0xa0>
				sel_ch_srcsnk_set(pulseWave2.sel_positive, pulseWave2.sel_enabled);
 80067fe:	4b38      	ldr	r3, [pc, #224]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006800:	4a37      	ldr	r2, [pc, #220]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006802:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 8006806:	460c      	mov	r4, r1
 8006808:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 800680c:	2300      	movs	r3, #0
 800680e:	f361 0307 	bfi	r3, r1, #0, #8
 8006812:	f8d2 1016 	ldr.w	r1, [r2, #22]
 8006816:	4608      	mov	r0, r1
 8006818:	7e92      	ldrb	r2, [r2, #26]
 800681a:	2100      	movs	r1, #0
 800681c:	f362 0107 	bfi	r1, r2, #0, #8
 8006820:	4622      	mov	r2, r4
 8006822:	f7fe fe99 	bl	8005558 <sel_ch_srcsnk_set>
			if (pulseWave2.is_positive) {
 8006826:	e054      	b.n	80068d2 <app_func_stim_stim2_cb+0x14a>
			}
			else {
				sel_ch_srcsnk_set(pulseWave2.sel_negative, pulseWave2.sel_enabled);
 8006828:	4b2d      	ldr	r3, [pc, #180]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 800682a:	4a2d      	ldr	r2, [pc, #180]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 800682c:	f8d3 1025 	ldr.w	r1, [r3, #37]	@ 0x25
 8006830:	460c      	mov	r4, r1
 8006832:	f893 1029 	ldrb.w	r1, [r3, #41]	@ 0x29
 8006836:	2300      	movs	r3, #0
 8006838:	f361 0307 	bfi	r3, r1, #0, #8
 800683c:	f8d2 101b 	ldr.w	r1, [r2, #27]
 8006840:	4608      	mov	r0, r1
 8006842:	7fd2      	ldrb	r2, [r2, #31]
 8006844:	2100      	movs	r1, #0
 8006846:	f362 0107 	bfi	r1, r2, #0, #8
 800684a:	4622      	mov	r2, r4
 800684c:	f7fe fe84 	bl	8005558 <sel_ch_srcsnk_set>
			if (pulseWave2.is_positive) {
 8006850:	e03f      	b.n	80068d2 <app_func_stim_stim2_cb+0x14a>
			}
		}
		else {
			sel_ch_srcsnk_set(pulseWave2.sel_discharge, pulseWave2.sel_enabled);
 8006852:	4b23      	ldr	r3, [pc, #140]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006854:	4922      	ldr	r1, [pc, #136]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006856:	f8d3 2025 	ldr.w	r2, [r3, #37]	@ 0x25
 800685a:	4610      	mov	r0, r2
 800685c:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8006860:	2300      	movs	r3, #0
 8006862:	f362 0307 	bfi	r3, r2, #0, #8
 8006866:	4602      	mov	r2, r0
 8006868:	3120      	adds	r1, #32
 800686a:	c903      	ldmia	r1, {r0, r1}
 800686c:	f7fe fe74 	bl	8005558 <sel_ch_srcsnk_set>
	else if (state == TO_LOW) {
		HAL_GPIO_WritePin(VNSb_EN_GPIO_Port, VNSb_EN_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
		sel_ch_srcsnk_set(pulseWave2.sel_discharge, pulseWave2.sel_enabled);
		pulseWave2.is_positive = !pulseWave2.is_positive;
	}
}
 8006870:	e02f      	b.n	80068d2 <app_func_stim_stim2_cb+0x14a>
	else if (state == TO_HIGH) {
 8006872:	79fb      	ldrb	r3, [r7, #7]
 8006874:	2b01      	cmp	r3, #1
 8006876:	d105      	bne.n	8006884 <app_func_stim_stim2_cb+0xfc>
		HAL_GPIO_WritePin(VNSb_EN_GPIO_Port, VNSb_EN_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8006878:	2201      	movs	r2, #1
 800687a:	2102      	movs	r1, #2
 800687c:	4819      	ldr	r0, [pc, #100]	@ (80068e4 <app_func_stim_stim2_cb+0x15c>)
 800687e:	f00f ffbf 	bl	8016800 <HAL_GPIO_WritePin>
}
 8006882:	e026      	b.n	80068d2 <app_func_stim_stim2_cb+0x14a>
	else if (state == TO_LOW) {
 8006884:	79fb      	ldrb	r3, [r7, #7]
 8006886:	2b02      	cmp	r3, #2
 8006888:	d123      	bne.n	80068d2 <app_func_stim_stim2_cb+0x14a>
		HAL_GPIO_WritePin(VNSb_EN_GPIO_Port, VNSb_EN_Pin, GPIO_PIN_RESET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 800688a:	2200      	movs	r2, #0
 800688c:	2102      	movs	r1, #2
 800688e:	4815      	ldr	r0, [pc, #84]	@ (80068e4 <app_func_stim_stim2_cb+0x15c>)
 8006890:	f00f ffb6 	bl	8016800 <HAL_GPIO_WritePin>
		sel_ch_srcsnk_set(pulseWave2.sel_discharge, pulseWave2.sel_enabled);
 8006894:	4b12      	ldr	r3, [pc, #72]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006896:	4912      	ldr	r1, [pc, #72]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 8006898:	f8d3 2025 	ldr.w	r2, [r3, #37]	@ 0x25
 800689c:	4610      	mov	r0, r2
 800689e:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80068a2:	2300      	movs	r3, #0
 80068a4:	f362 0307 	bfi	r3, r2, #0, #8
 80068a8:	4602      	mov	r2, r0
 80068aa:	3120      	adds	r1, #32
 80068ac:	c903      	ldmia	r1, {r0, r1}
 80068ae:	f7fe fe53 	bl	8005558 <sel_ch_srcsnk_set>
		pulseWave2.is_positive = !pulseWave2.is_positive;
 80068b2:	4b0b      	ldr	r3, [pc, #44]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80068b4:	7d1b      	ldrb	r3, [r3, #20]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	bf14      	ite	ne
 80068ba:	2301      	movne	r3, #1
 80068bc:	2300      	moveq	r3, #0
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	f083 0301 	eor.w	r3, r3, #1
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	4b04      	ldr	r3, [pc, #16]	@ (80068e0 <app_func_stim_stim2_cb+0x158>)
 80068ce:	751a      	strb	r2, [r3, #20]
}
 80068d0:	e7ff      	b.n	80068d2 <app_func_stim_stim2_cb+0x14a>
 80068d2:	bf00      	nop
 80068d4:	371c      	adds	r7, #28
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd90      	pop	{r4, r7, pc}
 80068da:	bf00      	nop
 80068dc:	2000944c 	.word	0x2000944c
 80068e0:	2000499c 	.word	0x2000499c
 80068e4:	42021000 	.word	0x42021000

080068e8 <app_func_stim_sine_para_set>:
/**
 * @brief Set the waveform settings of sine
 *
 * @param nerveBlock_waveform The waveform settings
 */
void app_func_stim_sine_para_set(NerveBlock_Waveform_t nerveBlock_waveform) {
 80068e8:	b084      	sub	sp, #16
 80068ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068ec:	b087      	sub	sp, #28
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	f107 0630 	add.w	r6, r7, #48	@ 0x30
 80068f4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	sineWave.period_us 			= nerveBlock_waveform.sinePeriod_us;
 80068f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fa:	4a52      	ldr	r2, [pc, #328]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 80068fc:	6013      	str	r3, [r2, #0]
	sineWave.update_interval_us = nerveBlock_waveform.sinePeriod_us / SINE_PERIOD_POINTS;
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	4a51      	ldr	r2, [pc, #324]	@ (8006a48 <app_func_stim_sine_para_set+0x160>)
 8006902:	fba2 2303 	umull	r2, r3, r2, r3
 8006906:	095b      	lsrs	r3, r3, #5
 8006908:	4a4e      	ldr	r2, [pc, #312]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 800690a:	6093      	str	r3, [r2, #8]
	sineWave.phaseShift_us		= nerveBlock_waveform.sinePhaseShift_us % nerveBlock_waveform.sinePeriod_us;
 800690c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006910:	fbb3 f1f2 	udiv	r1, r3, r2
 8006914:	fb01 f202 	mul.w	r2, r1, r2
 8006918:	1a9b      	subs	r3, r3, r2
 800691a:	4a4a      	ldr	r2, [pc, #296]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 800691c:	6053      	str	r3, [r2, #4]
	sineWave.amplitude_mV 		= nerveBlock_waveform.amplitude_mV;
 800691e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006920:	4b48      	ldr	r3, [pc, #288]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006922:	819a      	strh	r2, [r3, #12]

	sineWave.train_period_us = (nerveBlock_waveform.trainOnDuration_ms + nerveBlock_waveform.trainOffDuration_ms) * 1000;
 8006924:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006928:	4413      	add	r3, r2
 800692a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800692e:	fb02 f303 	mul.w	r3, r2, r3
 8006932:	4a44      	ldr	r2, [pc, #272]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006934:	6113      	str	r3, [r2, #16]
	sineWave.train_on_duration_us = nerveBlock_waveform.trainOnDuration_ms * 1000;
 8006936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006938:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800693c:	fb02 f303 	mul.w	r3, r2, r3
 8006940:	4a40      	ldr	r2, [pc, #256]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006942:	6153      	str	r3, [r2, #20]

	sineWave.sine_point_idx = (sineWave.phaseShift_us % sineWave.period_us) / sineWave.update_interval_us + 1U;
 8006944:	4b3f      	ldr	r3, [pc, #252]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	4a3e      	ldr	r2, [pc, #248]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 800694a:	6812      	ldr	r2, [r2, #0]
 800694c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006950:	fb01 f202 	mul.w	r2, r1, r2
 8006954:	1a9a      	subs	r2, r3, r2
 8006956:	4b3b      	ldr	r3, [pc, #236]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	fbb2 f3f3 	udiv	r3, r2, r3
 800695e:	b29b      	uxth	r3, r3
 8006960:	3301      	adds	r3, #1
 8006962:	b29a      	uxth	r2, r3
 8006964:	4b37      	ldr	r3, [pc, #220]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006966:	f8a3 2354 	strh.w	r2, [r3, #852]	@ 0x354
	sineWave.sine_point_idx = sineWave.sine_point_idx % SINE_PERIOD_POINTS;
 800696a:	4b36      	ldr	r3, [pc, #216]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 800696c:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006970:	4a35      	ldr	r2, [pc, #212]	@ (8006a48 <app_func_stim_sine_para_set+0x160>)
 8006972:	fba2 1203 	umull	r1, r2, r2, r3
 8006976:	0952      	lsrs	r2, r2, #5
 8006978:	2164      	movs	r1, #100	@ 0x64
 800697a:	fb01 f202 	mul.w	r2, r1, r2
 800697e:	1a9b      	subs	r3, r3, r2
 8006980:	b29a      	uxth	r2, r3
 8006982:	4b30      	ldr	r3, [pc, #192]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006984:	f8a3 2354 	strh.w	r2, [r3, #852]	@ 0x354
	for (int i = 0; i < SINE_PERIOD_POINTS; i++) {
 8006988:	2300      	movs	r3, #0
 800698a:	617b      	str	r3, [r7, #20]
 800698c:	e03e      	b.n	8006a0c <app_func_stim_sine_para_set+0x124>
		sineWave.sine_points[i].tim_cnt = sineWave.update_interval_us * i;
 800698e:	4b2d      	ldr	r3, [pc, #180]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	fb03 f202 	mul.w	r2, r3, r2
 8006998:	492a      	ldr	r1, [pc, #168]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	3306      	adds	r3, #6
 800699e:	00db      	lsls	r3, r3, #3
 80069a0:	440b      	add	r3, r1
 80069a2:	605a      	str	r2, [r3, #4]
		_Float64 vout = generate_sine_wave(sineWave.period_us, sineWave.sine_points[i].tim_cnt, (_Float64)sineWave.amplitude_mV);
 80069a4:	4b27      	ldr	r3, [pc, #156]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 80069a6:	681e      	ldr	r6, [r3, #0]
 80069a8:	4a26      	ldr	r2, [pc, #152]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	3306      	adds	r3, #6
 80069ae:	00db      	lsls	r3, r3, #3
 80069b0:	4413      	add	r3, r2
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	607b      	str	r3, [r7, #4]
 80069b6:	4b23      	ldr	r3, [pc, #140]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 80069b8:	899b      	ldrh	r3, [r3, #12]
 80069ba:	4618      	mov	r0, r3
 80069bc:	f7f9 fda6 	bl	800050c <__aeabi_ui2d>
 80069c0:	4602      	mov	r2, r0
 80069c2:	460b      	mov	r3, r1
 80069c4:	ec43 2b10 	vmov	d0, r2, r3
 80069c8:	6879      	ldr	r1, [r7, #4]
 80069ca:	4630      	mov	r0, r6
 80069cc:	f7fe fc64 	bl	8005298 <generate_sine_wave>
 80069d0:	ed87 0b02 	vstr	d0, [r7, #8]
		sineWave.sine_points[i].dac_cnt = DAC8050x_dac_vout_to_data((uint16_t)fabs(vout), DAC8050x_VREF_INT_MV, DAC8050x_VREF_DIV_2, DAC8050x_GAIN_2);
 80069d4:	68bc      	ldr	r4, [r7, #8]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80069dc:	4620      	mov	r0, r4
 80069de:	4629      	mov	r1, r5
 80069e0:	f7fa f8d0 	bl	8000b84 <__aeabi_d2uiz>
 80069e4:	4603      	mov	r3, r0
 80069e6:	b298      	uxth	r0, r3
 80069e8:	2302      	movs	r3, #2
 80069ea:	2202      	movs	r2, #2
 80069ec:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 80069f0:	f022 fdea 	bl	80295c8 <DAC8050x_dac_vout_to_data>
 80069f4:	4603      	mov	r3, r0
 80069f6:	4619      	mov	r1, r3
 80069f8:	4a12      	ldr	r2, [pc, #72]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	3306      	adds	r3, #6
 80069fe:	00db      	lsls	r3, r3, #3
 8006a00:	4413      	add	r3, r2
 8006a02:	460a      	mov	r2, r1
 8006a04:	811a      	strh	r2, [r3, #8]
	for (int i = 0; i < SINE_PERIOD_POINTS; i++) {
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2b63      	cmp	r3, #99	@ 0x63
 8006a10:	d9bd      	bls.n	800698e <app_func_stim_sine_para_set+0xa6>
	}

	if (sineWave.is_running) {
 8006a12:	4b0c      	ldr	r3, [pc, #48]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006a14:	7f1b      	ldrb	r3, [r3, #28]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00d      	beq.n	8006a36 <app_func_stim_sine_para_set+0x14e>
		__HAL_TIM_SET_COMPARE(&HANDLE_SINE_TIM, TIM_CH_SINE_AMP, sineWave.sine_points[sineWave.sine_point_idx].tim_cnt);
 8006a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006a1c:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006a20:	4618      	mov	r0, r3
 8006a22:	4b0a      	ldr	r3, [pc, #40]	@ (8006a4c <app_func_stim_sine_para_set+0x164>)
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	4907      	ldr	r1, [pc, #28]	@ (8006a44 <app_func_stim_sine_para_set+0x15c>)
 8006a28:	1d83      	adds	r3, r0, #6
 8006a2a:	00db      	lsls	r3, r3, #3
 8006a2c:	440b      	add	r3, r1
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	6393      	str	r3, [r2, #56]	@ 0x38
		app_func_stim_sync();
 8006a32:	f000 fa63 	bl	8006efc <app_func_stim_sync>
	}
}
 8006a36:	bf00      	nop
 8006a38:	371c      	adds	r7, #28
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006a40:	b004      	add	sp, #16
 8006a42:	4770      	bx	lr
 8006a44:	200049ec 	.word	0x200049ec
 8006a48:	51eb851f 	.word	0x51eb851f
 8006a4c:	20009400 	.word	0x20009400

08006a50 <app_func_stim_sine_start>:

/**
 * @brief Generate sine waveform based on the waveform settings
 *
 */
void app_func_stim_sine_start(void) {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
	sineWave.train_timer_us 	= 0;
 8006a56:	4b97      	ldr	r3, [pc, #604]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	619a      	str	r2, [r3, #24]
	sineWave.pause_output 		= false;
 8006a5c:	4b95      	ldr	r3, [pc, #596]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

	sineWave.sel_positive 		= stimSel.sel_ch;
 8006a64:	4b93      	ldr	r3, [pc, #588]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a66:	4a94      	ldr	r2, [pc, #592]	@ (8006cb8 <app_func_stim_sine_start+0x268>)
 8006a68:	331d      	adds	r3, #29
 8006a6a:	3202      	adds	r2, #2
 8006a6c:	6811      	ldr	r1, [r2, #0]
 8006a6e:	6019      	str	r1, [r3, #0]
 8006a70:	7912      	ldrb	r2, [r2, #4]
 8006a72:	711a      	strb	r2, [r3, #4]

	sineWave.sel_negative.ch1 = !sineWave.sel_positive.ch1;
 8006a74:	4b8f      	ldr	r3, [pc, #572]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a76:	7f9b      	ldrb	r3, [r3, #30]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	bf14      	ite	ne
 8006a7c:	2301      	movne	r3, #1
 8006a7e:	2300      	moveq	r3, #0
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	f083 0301 	eor.w	r3, r3, #1
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	f003 0301 	and.w	r3, r3, #1
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	4b89      	ldr	r3, [pc, #548]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a90:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	sineWave.sel_negative.ch2 = !sineWave.sel_positive.ch2;
 8006a94:	4b87      	ldr	r3, [pc, #540]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006a96:	7fdb      	ldrb	r3, [r3, #31]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	bf14      	ite	ne
 8006a9c:	2301      	movne	r3, #1
 8006a9e:	2300      	moveq	r3, #0
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	f083 0301 	eor.w	r3, r3, #1
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f003 0301 	and.w	r3, r3, #1
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	4b81      	ldr	r3, [pc, #516]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ab0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	sineWave.sel_negative.ch3 = !sineWave.sel_positive.ch3;
 8006ab4:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ab6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	bf14      	ite	ne
 8006abe:	2301      	movne	r3, #1
 8006ac0:	2300      	moveq	r3, #0
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f083 0301 	eor.w	r3, r3, #1
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	b2da      	uxtb	r2, r3
 8006ad0:	4b78      	ldr	r3, [pc, #480]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ad2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	sineWave.sel_negative.ch4 = !sineWave.sel_positive.ch4;
 8006ad6:	4b77      	ldr	r3, [pc, #476]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ad8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	bf14      	ite	ne
 8006ae0:	2301      	movne	r3, #1
 8006ae2:	2300      	moveq	r3, #0
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	f083 0301 	eor.w	r3, r3, #1
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	f003 0301 	and.w	r3, r3, #1
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	4b70      	ldr	r3, [pc, #448]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006af4:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	sineWave.sel_negative.encl = !sineWave.sel_positive.encl;
 8006af8:	4b6e      	ldr	r3, [pc, #440]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006afa:	7f5b      	ldrb	r3, [r3, #29]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	bf14      	ite	ne
 8006b00:	2301      	movne	r3, #1
 8006b02:	2300      	moveq	r3, #0
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	f083 0301 	eor.w	r3, r3, #1
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	f003 0301 	and.w	r3, r3, #1
 8006b10:	b2da      	uxtb	r2, r3
 8006b12:	4b68      	ldr	r3, [pc, #416]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b14:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

	sineWave.sel_discharge.ch1 = STIM_SEL_CH1_SINK_CH1;
 8006b18:	4b66      	ldr	r3, [pc, #408]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	sineWave.sel_discharge.ch2 = STIM_SEL_CH2_SINK_CH2;
 8006b20:	4b64      	ldr	r3, [pc, #400]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	sineWave.sel_discharge.ch3 = STIM_SEL_CH3_SINK_CH3;
 8006b28:	4b62      	ldr	r3, [pc, #392]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	sineWave.sel_discharge.ch4 = STIM_SEL_CH4_SINK_CH4;
 8006b30:	4b60      	ldr	r3, [pc, #384]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	sineWave.sel_discharge.encl = STIM_SEL_ENCL_SINK_ENCL;
 8006b38:	4b5e      	ldr	r3, [pc, #376]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

	memset(&sineWave.sel_enabled, 0, sizeof(Stim_Sel_Ch_t));
 8006b40:	2205      	movs	r2, #5
 8006b42:	2100      	movs	r1, #0
 8006b44:	485d      	ldr	r0, [pc, #372]	@ (8006cbc <app_func_stim_sine_start+0x26c>)
 8006b46:	f022 fef9 	bl	802993c <memset>
	if (srcSnk.src2 == true) {
 8006b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b4c:	785b      	ldrb	r3, [r3, #1]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d023      	beq.n	8006b9a <app_func_stim_sine_start+0x14a>
		if (stimSel.stimA == STIMA_SEL_STIM2) {
 8006b52:	4b59      	ldr	r3, [pc, #356]	@ (8006cb8 <app_func_stim_sine_start+0x268>)
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00e      	beq.n	8006b78 <app_func_stim_sine_start+0x128>
			sineWave.sel_enabled.ch1 = srcSnk.snk1;
 8006b5a:	4b59      	ldr	r3, [pc, #356]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b5c:	789a      	ldrb	r2, [r3, #2]
 8006b5e:	4b55      	ldr	r3, [pc, #340]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b60:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			sineWave.sel_enabled.ch2 = srcSnk.snk2;
 8006b64:	4b56      	ldr	r3, [pc, #344]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b66:	78da      	ldrb	r2, [r3, #3]
 8006b68:	4b52      	ldr	r3, [pc, #328]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b6a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
			sineWave.sel_enabled.encl = srcSnk.snk5;
 8006b6e:	4b54      	ldr	r3, [pc, #336]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b70:	799a      	ldrb	r2, [r3, #6]
 8006b72:	4b50      	ldr	r3, [pc, #320]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b74:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
		}
		if (stimSel.stimB == STIMB_SEL_STIM2) {
 8006b78:	4b4f      	ldr	r3, [pc, #316]	@ (8006cb8 <app_func_stim_sine_start+0x268>)
 8006b7a:	785b      	ldrb	r3, [r3, #1]
 8006b7c:	f083 0301 	eor.w	r3, r3, #1
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d009      	beq.n	8006b9a <app_func_stim_sine_start+0x14a>
			sineWave.sel_enabled.ch3 = srcSnk.snk3;
 8006b86:	4b4e      	ldr	r3, [pc, #312]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b88:	791a      	ldrb	r2, [r3, #4]
 8006b8a:	4b4a      	ldr	r3, [pc, #296]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b8c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
			sineWave.sel_enabled.ch4 = srcSnk.snk4;
 8006b90:	4b4b      	ldr	r3, [pc, #300]	@ (8006cc0 <app_func_stim_sine_start+0x270>)
 8006b92:	795a      	ldrb	r2, [r3, #5]
 8006b94:	4b47      	ldr	r3, [pc, #284]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006b96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		}
	}

	HAL_GPIO_WritePin(VNSb_EN_GPIO_Port, VNSb_EN_Pin, GPIO_PIN_SET); /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	2102      	movs	r1, #2
 8006b9e:	4849      	ldr	r0, [pc, #292]	@ (8006cc4 <app_func_stim_sine_start+0x274>)
 8006ba0:	f00f fe2e 	bl	8016800 <HAL_GPIO_WritePin>

	uint16_t data = DAC8050x_dac_vout_to_data(0, DAC8050x_VREF_INT_MV, DAC8050x_VREF_DIV_2, DAC8050x_GAIN_2);
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f640 11c4 	movw	r1, #2500	@ 0x9c4
 8006bac:	2000      	movs	r0, #0
 8006bae:	f022 fd0b 	bl	80295c8 <DAC8050x_dac_vout_to_data>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	80fb      	strh	r3, [r7, #6]
	dac_write = DAC8050x_format_get(DAC8050x_REG_DAC2, data);
 8006bb6:	88fb      	ldrh	r3, [r7, #6]
 8006bb8:	4619      	mov	r1, r3
 8006bba:	2009      	movs	r0, #9
 8006bbc:	f022 fcd8 	bl	8029570 <DAC8050x_format_get>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	4b41      	ldr	r3, [pc, #260]	@ (8006cc8 <app_func_stim_sine_start+0x278>)
 8006bc4:	4611      	mov	r1, r2
 8006bc6:	7019      	strb	r1, [r3, #0]
 8006bc8:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006bcc:	7059      	strb	r1, [r3, #1]
 8006bce:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8006bd2:	709a      	strb	r2, [r3, #2]
	bsp_sp_DAC80502_write(dac_write.Register, &dac_write.Data_MSB);
 8006bd4:	4b3c      	ldr	r3, [pc, #240]	@ (8006cc8 <app_func_stim_sine_start+0x278>)
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	493c      	ldr	r1, [pc, #240]	@ (8006ccc <app_func_stim_sine_start+0x27c>)
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f7fa fe34 	bl	8001848 <bsp_sp_DAC80502_write>

	if (sineWave.phaseShift_us < (sineWave.period_us / 2)) {
 8006be0:	4b34      	ldr	r3, [pc, #208]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006be2:	685a      	ldr	r2, [r3, #4]
 8006be4:	4b33      	ldr	r3, [pc, #204]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	085b      	lsrs	r3, r3, #1
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d20f      	bcs.n	8006c0e <app_func_stim_sine_start+0x1be>
		sel_ch_srcsnk_set(sineWave.sel_positive, sineWave.sel_enabled);
 8006bee:	4a31      	ldr	r2, [pc, #196]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006bf0:	4b30      	ldr	r3, [pc, #192]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006bf2:	f8d3 101d 	ldr.w	r1, [r3, #29]
 8006bf6:	4608      	mov	r0, r1
 8006bf8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006bfc:	2100      	movs	r1, #0
 8006bfe:	f363 0107 	bfi	r1, r3, #0, #8
 8006c02:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006c06:	cb0c      	ldmia	r3, {r2, r3}
 8006c08:	f7fe fca6 	bl	8005558 <sel_ch_srcsnk_set>
 8006c0c:	e00e      	b.n	8006c2c <app_func_stim_sine_start+0x1dc>
	}
	else {
		sel_ch_srcsnk_set(sineWave.sel_negative, sineWave.sel_enabled);
 8006c0e:	4a29      	ldr	r2, [pc, #164]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c10:	4b28      	ldr	r3, [pc, #160]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c12:	f8d3 1022 	ldr.w	r1, [r3, #34]	@ 0x22
 8006c16:	4608      	mov	r0, r1
 8006c18:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006c1c:	2100      	movs	r1, #0
 8006c1e:	f363 0107 	bfi	r1, r3, #0, #8
 8006c22:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006c26:	cb0c      	ldmia	r3, {r2, r3}
 8006c28:	f7fe fc96 	bl	8005558 <sel_ch_srcsnk_set>
	}

	__HAL_TIM_SET_AUTORELOAD(&HANDLE_SINE_TIM, sineWave.period_us - 1);
 8006c2c:	4b21      	ldr	r3, [pc, #132]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	4b27      	ldr	r3, [pc, #156]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3a01      	subs	r2, #1
 8006c36:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006c38:	4b1e      	ldr	r3, [pc, #120]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	4a24      	ldr	r2, [pc, #144]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c40:	60d3      	str	r3, [r2, #12]
	HAL_ERROR_CHECK(HAL_TIM_Base_Start_IT(&HANDLE_SINE_TIM));
 8006c42:	4823      	ldr	r0, [pc, #140]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c44:	f01a fe78 	bl	8021938 <HAL_TIM_Base_Start_IT>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d001      	beq.n	8006c52 <app_func_stim_sine_start+0x202>
 8006c4e:	f008 ff3c 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_SINE_TIM, TIM_CH_SINE_POLR, sineWave.period_us / 2);
 8006c52:	4b18      	ldr	r3, [pc, #96]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	4b1e      	ldr	r3, [pc, #120]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	0852      	lsrs	r2, r2, #1
 8006c5c:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_ERROR_CHECK(HAL_TIM_PWM_Start_IT(&HANDLE_SINE_TIM, TIM_CH_SINE_POLR));
 8006c5e:	2100      	movs	r1, #0
 8006c60:	481b      	ldr	r0, [pc, #108]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c62:	f01b faa1 	bl	80221a8 <HAL_TIM_PWM_Start_IT>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d001      	beq.n	8006c70 <app_func_stim_sine_start+0x220>
 8006c6c:	f008 ff2d 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COMPARE(&HANDLE_SINE_TIM, TIM_CH_SINE_AMP, sineWave.sine_points[sineWave.sine_point_idx].tim_cnt);
 8006c70:	4b10      	ldr	r3, [pc, #64]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c72:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006c76:	4618      	mov	r0, r3
 8006c78:	4b15      	ldr	r3, [pc, #84]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	490d      	ldr	r1, [pc, #52]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006c7e:	1d83      	adds	r3, r0, #6
 8006c80:	00db      	lsls	r3, r3, #3
 8006c82:	440b      	add	r3, r1
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	6393      	str	r3, [r2, #56]	@ 0x38
	HAL_ERROR_CHECK(HAL_TIM_OC_Start_IT(&HANDLE_SINE_TIM, TIM_CH_SINE_AMP));
 8006c88:	2104      	movs	r1, #4
 8006c8a:	4811      	ldr	r0, [pc, #68]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c8c:	f01a ff84 	bl	8021b98 <HAL_TIM_OC_Start_IT>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <app_func_stim_sine_start+0x24a>
 8006c96:	f008 ff18 	bl	800faca <Error_Handler>

	__HAL_TIM_SET_COUNTER(&HANDLE_SINE_TIM, sineWave.phaseShift_us);
 8006c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd0 <app_func_stim_sine_start+0x280>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a05      	ldr	r2, [pc, #20]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ca0:	6852      	ldr	r2, [r2, #4]
 8006ca2:	625a      	str	r2, [r3, #36]	@ 0x24
	sineWave.is_running = true;
 8006ca4:	4b03      	ldr	r3, [pc, #12]	@ (8006cb4 <app_func_stim_sine_start+0x264>)
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	771a      	strb	r2, [r3, #28]
}
 8006caa:	bf00      	nop
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	200049ec 	.word	0x200049ec
 8006cb8:	20004d44 	.word	0x20004d44
 8006cbc:	20004a18 	.word	0x20004a18
 8006cc0:	20004d4c 	.word	0x20004d4c
 8006cc4:	42021000 	.word	0x42021000
 8006cc8:	20004d58 	.word	0x20004d58
 8006ccc:	20004d59 	.word	0x20004d59
 8006cd0:	20009400 	.word	0x20009400

08006cd4 <app_func_stim_sine_stop>:

/**
 * @brief Stop sine wave
 *
 */
void app_func_stim_sine_stop(void) {
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	af00      	add	r7, sp, #0
	if (sineWave.is_running) {
 8006cd8:	4b12      	ldr	r3, [pc, #72]	@ (8006d24 <app_func_stim_sine_stop+0x50>)
 8006cda:	7f1b      	ldrb	r3, [r3, #28]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d01f      	beq.n	8006d20 <app_func_stim_sine_stop+0x4c>
		HAL_ERROR_CHECK(HAL_TIM_Base_Stop_IT(&HANDLE_SINE_TIM));
 8006ce0:	4811      	ldr	r0, [pc, #68]	@ (8006d28 <app_func_stim_sine_stop+0x54>)
 8006ce2:	f01a fec9 	bl	8021a78 <HAL_TIM_Base_Stop_IT>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d001      	beq.n	8006cf0 <app_func_stim_sine_stop+0x1c>
 8006cec:	f008 feed 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_PWM_Stop_IT(&HANDLE_SINE_TIM, TIM_CH_SINE_POLR));
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	480d      	ldr	r0, [pc, #52]	@ (8006d28 <app_func_stim_sine_stop+0x54>)
 8006cf4:	f01b fbf8 	bl	80224e8 <HAL_TIM_PWM_Stop_IT>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <app_func_stim_sine_stop+0x2e>
 8006cfe:	f008 fee4 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_TIM_OC_Stop_IT(&HANDLE_SINE_TIM, TIM_CH_SINE_AMP));
 8006d02:	2104      	movs	r1, #4
 8006d04:	4808      	ldr	r0, [pc, #32]	@ (8006d28 <app_func_stim_sine_stop+0x54>)
 8006d06:	f01b f8e7 	bl	8021ed8 <HAL_TIM_OC_Stop_IT>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d001      	beq.n	8006d14 <app_func_stim_sine_stop+0x40>
 8006d10:	f008 fedb 	bl	800faca <Error_Handler>
		(void)memset(&sineWave, 0, sizeof(sineWave));
 8006d14:	f44f 7256 	mov.w	r2, #856	@ 0x358
 8006d18:	2100      	movs	r1, #0
 8006d1a:	4802      	ldr	r0, [pc, #8]	@ (8006d24 <app_func_stim_sine_stop+0x50>)
 8006d1c:	f022 fe0e 	bl	802993c <memset>
	}
}
 8006d20:	bf00      	nop
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	200049ec 	.word	0x200049ec
 8006d28:	20009400 	.word	0x20009400

08006d2c <app_func_stim_sine_cb>:
/**
 * @brief Timer callback of the sine wave
 *
 * @param state Callback state
 */
void app_func_stim_sine_cb(SINE_InterruptState state) {
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	4603      	mov	r3, r0
 8006d34:	71fb      	strb	r3, [r7, #7]
	if (state == AMP) {
 8006d36:	79fb      	ldrb	r3, [r7, #7]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f040 8081 	bne.w	8006e40 <app_func_stim_sine_cb+0x114>
		uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&HANDLE_SINE_TIM) + 1;
 8006d3e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ee8 <app_func_stim_sine_cb+0x1bc>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d44:	3301      	adds	r3, #1
 8006d46:	617b      	str	r3, [r7, #20]
		uint32_t cnt = __HAL_TIM_GET_COUNTER(&HANDLE_SINE_TIM);
 8006d48:	4b67      	ldr	r3, [pc, #412]	@ (8006ee8 <app_func_stim_sine_cb+0x1bc>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4e:	613b      	str	r3, [r7, #16]
		sineWave.sine_point_idx = (sineWave.sine_point_idx + 1U) % SINE_PERIOD_POINTS;
 8006d50:	4b66      	ldr	r3, [pc, #408]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d52:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	4b65      	ldr	r3, [pc, #404]	@ (8006ef0 <app_func_stim_sine_cb+0x1c4>)
 8006d5a:	fba3 1302 	umull	r1, r3, r3, r2
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	2164      	movs	r1, #100	@ 0x64
 8006d62:	fb01 f303 	mul.w	r3, r1, r3
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	b29a      	uxth	r2, r3
 8006d6a:	4b60      	ldr	r3, [pc, #384]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d6c:	f8a3 2354 	strh.w	r2, [r3, #852]	@ 0x354
		__HAL_TIM_SET_COMPARE(&HANDLE_SINE_TIM, TIM_CH_SINE_AMP, sineWave.sine_points[sineWave.sine_point_idx].tim_cnt);
 8006d70:	4b5e      	ldr	r3, [pc, #376]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d72:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006d76:	4618      	mov	r0, r3
 8006d78:	4b5b      	ldr	r3, [pc, #364]	@ (8006ee8 <app_func_stim_sine_cb+0x1bc>)
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	495b      	ldr	r1, [pc, #364]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d7e:	1d83      	adds	r3, r0, #6
 8006d80:	00db      	lsls	r3, r3, #3
 8006d82:	440b      	add	r3, r1
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	6393      	str	r3, [r2, #56]	@ 0x38

		uint32_t curr_timer = (sineWave.train_timer_us + cnt) % sineWave.train_period_us;
 8006d88:	4b58      	ldr	r3, [pc, #352]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d8a:	699a      	ldr	r2, [r3, #24]
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	4413      	add	r3, r2
 8006d90:	4a56      	ldr	r2, [pc, #344]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006d92:	6912      	ldr	r2, [r2, #16]
 8006d94:	fbb3 f1f2 	udiv	r1, r3, r2
 8006d98:	fb01 f202 	mul.w	r2, r1, r2
 8006d9c:	1a9b      	subs	r3, r3, r2
 8006d9e:	60fb      	str	r3, [r7, #12]
		if (sineWave.sine_points[sineWave.sine_point_idx].tim_cnt == 0) {
 8006da0:	4b52      	ldr	r3, [pc, #328]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006da2:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006da6:	4a51      	ldr	r2, [pc, #324]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006da8:	3306      	adds	r3, #6
 8006daa:	00db      	lsls	r3, r3, #3
 8006dac:	4413      	add	r3, r2
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d10c      	bne.n	8006dce <app_func_stim_sine_cb+0xa2>
			sineWave.train_timer_us = (sineWave.train_timer_us + arr) % sineWave.train_period_us;
 8006db4:	4b4d      	ldr	r3, [pc, #308]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006db6:	699a      	ldr	r2, [r3, #24]
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	4413      	add	r3, r2
 8006dbc:	4a4b      	ldr	r2, [pc, #300]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006dbe:	6912      	ldr	r2, [r2, #16]
 8006dc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8006dc4:	fb01 f202 	mul.w	r2, r1, r2
 8006dc8:	1a9b      	subs	r3, r3, r2
 8006dca:	4a48      	ldr	r2, [pc, #288]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006dcc:	6193      	str	r3, [r2, #24]
		}

		if (curr_timer < sineWave.train_on_duration_us) {
 8006dce:	4b47      	ldr	r3, [pc, #284]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006dd0:	695b      	ldr	r3, [r3, #20]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d21a      	bcs.n	8006e0e <app_func_stim_sine_cb+0xe2>
			sineWave.pause_output = false;
 8006dd8:	4b44      	ldr	r3, [pc, #272]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			dac_write = DAC8050x_format_get(DAC8050x_REG_DAC2, sineWave.sine_points[sineWave.sine_point_idx].dac_cnt);
 8006de0:	4b42      	ldr	r3, [pc, #264]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006de2:	f8b3 3354 	ldrh.w	r3, [r3, #852]	@ 0x354
 8006de6:	4a41      	ldr	r2, [pc, #260]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006de8:	3306      	adds	r3, #6
 8006dea:	00db      	lsls	r3, r3, #3
 8006dec:	4413      	add	r3, r2
 8006dee:	891b      	ldrh	r3, [r3, #8]
 8006df0:	4619      	mov	r1, r3
 8006df2:	2009      	movs	r0, #9
 8006df4:	f022 fbbc 	bl	8029570 <DAC8050x_format_get>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef4 <app_func_stim_sine_cb+0x1c8>)
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	7019      	strb	r1, [r3, #0]
 8006e00:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006e04:	7059      	strb	r1, [r3, #1]
 8006e06:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8006e0a:	709a      	strb	r2, [r3, #2]
 8006e0c:	e011      	b.n	8006e32 <app_func_stim_sine_cb+0x106>
		}
		else {
			sineWave.pause_output = true;
 8006e0e:	4b37      	ldr	r3, [pc, #220]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			dac_write = DAC8050x_format_get(DAC8050x_REG_DAC2, 0U);
 8006e16:	2100      	movs	r1, #0
 8006e18:	2009      	movs	r0, #9
 8006e1a:	f022 fba9 	bl	8029570 <DAC8050x_format_get>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	4b34      	ldr	r3, [pc, #208]	@ (8006ef4 <app_func_stim_sine_cb+0x1c8>)
 8006e22:	4611      	mov	r1, r2
 8006e24:	7019      	strb	r1, [r3, #0]
 8006e26:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006e2a:	7059      	strb	r1, [r3, #1]
 8006e2c:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8006e30:	709a      	strb	r2, [r3, #2]
		}
		bsp_sp_DAC80502_write_IT(dac_write.Register, &dac_write.Data_MSB);
 8006e32:	4b30      	ldr	r3, [pc, #192]	@ (8006ef4 <app_func_stim_sine_cb+0x1c8>)
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	4930      	ldr	r1, [pc, #192]	@ (8006ef8 <app_func_stim_sine_cb+0x1cc>)
 8006e38:	4618      	mov	r0, r3
 8006e3a:	f7fa fd39 	bl	80018b0 <bsp_sp_DAC80502_write_IT>
		}
		else {
			sel_ch_srcsnk_set(sineWave.sel_negative, sineWave.sel_enabled);
		}
	}
}
 8006e3e:	e04e      	b.n	8006ede <app_func_stim_sine_cb+0x1b2>
	else if (state == POLR_POS) {
 8006e40:	79fb      	ldrb	r3, [r7, #7]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d124      	bne.n	8006e90 <app_func_stim_sine_cb+0x164>
		if (sineWave.pause_output) {
 8006e46:	4b29      	ldr	r3, [pc, #164]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e48:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d00f      	beq.n	8006e70 <app_func_stim_sine_cb+0x144>
			sel_ch_srcsnk_set(sineWave.sel_discharge, sineWave.sel_enabled);
 8006e50:	4a26      	ldr	r2, [pc, #152]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e52:	4b26      	ldr	r3, [pc, #152]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e54:	f8d3 1027 	ldr.w	r1, [r3, #39]	@ 0x27
 8006e58:	4608      	mov	r0, r1
 8006e5a:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006e5e:	2100      	movs	r1, #0
 8006e60:	f363 0107 	bfi	r1, r3, #0, #8
 8006e64:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006e68:	cb0c      	ldmia	r3, {r2, r3}
 8006e6a:	f7fe fb75 	bl	8005558 <sel_ch_srcsnk_set>
}
 8006e6e:	e036      	b.n	8006ede <app_func_stim_sine_cb+0x1b2>
			sel_ch_srcsnk_set(sineWave.sel_positive, sineWave.sel_enabled);
 8006e70:	4a1e      	ldr	r2, [pc, #120]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e72:	4b1e      	ldr	r3, [pc, #120]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e74:	f8d3 101d 	ldr.w	r1, [r3, #29]
 8006e78:	4608      	mov	r0, r1
 8006e7a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006e7e:	2100      	movs	r1, #0
 8006e80:	f363 0107 	bfi	r1, r3, #0, #8
 8006e84:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006e88:	cb0c      	ldmia	r3, {r2, r3}
 8006e8a:	f7fe fb65 	bl	8005558 <sel_ch_srcsnk_set>
}
 8006e8e:	e026      	b.n	8006ede <app_func_stim_sine_cb+0x1b2>
	else if (state == POLR_NEG) {
 8006e90:	79fb      	ldrb	r3, [r7, #7]
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d123      	bne.n	8006ede <app_func_stim_sine_cb+0x1b2>
		if (sineWave.pause_output) {
 8006e96:	4b15      	ldr	r3, [pc, #84]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006e98:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00f      	beq.n	8006ec0 <app_func_stim_sine_cb+0x194>
			sel_ch_srcsnk_set(sineWave.sel_discharge, sineWave.sel_enabled);
 8006ea0:	4a12      	ldr	r2, [pc, #72]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006ea2:	4b12      	ldr	r3, [pc, #72]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006ea4:	f8d3 1027 	ldr.w	r1, [r3, #39]	@ 0x27
 8006ea8:	4608      	mov	r0, r1
 8006eaa:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006eae:	2100      	movs	r1, #0
 8006eb0:	f363 0107 	bfi	r1, r3, #0, #8
 8006eb4:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006eb8:	cb0c      	ldmia	r3, {r2, r3}
 8006eba:	f7fe fb4d 	bl	8005558 <sel_ch_srcsnk_set>
}
 8006ebe:	e00e      	b.n	8006ede <app_func_stim_sine_cb+0x1b2>
			sel_ch_srcsnk_set(sineWave.sel_negative, sineWave.sel_enabled);
 8006ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8006eec <app_func_stim_sine_cb+0x1c0>)
 8006ec4:	f8d3 1022 	ldr.w	r1, [r3, #34]	@ 0x22
 8006ec8:	4608      	mov	r0, r1
 8006eca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006ece:	2100      	movs	r1, #0
 8006ed0:	f363 0107 	bfi	r1, r3, #0, #8
 8006ed4:	f102 032c 	add.w	r3, r2, #44	@ 0x2c
 8006ed8:	cb0c      	ldmia	r3, {r2, r3}
 8006eda:	f7fe fb3d 	bl	8005558 <sel_ch_srcsnk_set>
}
 8006ede:	bf00      	nop
 8006ee0:	3718      	adds	r7, #24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	20009400 	.word	0x20009400
 8006eec:	200049ec 	.word	0x200049ec
 8006ef0:	51eb851f 	.word	0x51eb851f
 8006ef4:	20004d58 	.word	0x20004d58
 8006ef8:	20004d59 	.word	0x20004d59

08006efc <app_func_stim_sync>:

/**
 * @brief Synchronizes the timers of all waveforms.
 *
 */
void app_func_stim_sync(void) {
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0
	pulseWave1.train_timer_us 	= 0;
 8006f00:	4b13      	ldr	r3, [pc, #76]	@ (8006f50 <app_func_stim_sync+0x54>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	611a      	str	r2, [r3, #16]
	pulseWave1.ramp.timer_us 	= 0;
 8006f06:	4b12      	ldr	r3, [pc, #72]	@ (8006f50 <app_func_stim_sync+0x54>)
 8006f08:	2200      	movs	r2, #0
 8006f0a:	649a      	str	r2, [r3, #72]	@ 0x48
	pulseWave1.is_positive 		= true;
 8006f0c:	4b10      	ldr	r3, [pc, #64]	@ (8006f50 <app_func_stim_sync+0x54>)
 8006f0e:	2201      	movs	r2, #1
 8006f10:	751a      	strb	r2, [r3, #20]
	pulseWave2.train_timer_us 	= 0;
 8006f12:	4b10      	ldr	r3, [pc, #64]	@ (8006f54 <app_func_stim_sync+0x58>)
 8006f14:	2200      	movs	r2, #0
 8006f16:	611a      	str	r2, [r3, #16]
	pulseWave2.ramp.timer_us 	= 0;
 8006f18:	4b0e      	ldr	r3, [pc, #56]	@ (8006f54 <app_func_stim_sync+0x58>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	649a      	str	r2, [r3, #72]	@ 0x48
	pulseWave2.is_positive 		= true;
 8006f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f54 <app_func_stim_sync+0x58>)
 8006f20:	2201      	movs	r2, #1
 8006f22:	751a      	strb	r2, [r3, #20]
	sineWave.train_timer_us 	= 0;
 8006f24:	4b0c      	ldr	r3, [pc, #48]	@ (8006f58 <app_func_stim_sync+0x5c>)
 8006f26:	2200      	movs	r2, #0
 8006f28:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COUNTER(&HANDLE_PULSE1_TIM, 0);
 8006f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f5c <app_func_stim_sync+0x60>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&HANDLE_PULSE2_TIM, 0);
 8006f32:	4b0b      	ldr	r3, [pc, #44]	@ (8006f60 <app_func_stim_sync+0x64>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2200      	movs	r2, #0
 8006f38:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&HANDLE_SINE_TIM, sineWave.phaseShift_us);
 8006f3a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f64 <app_func_stim_sync+0x68>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a06      	ldr	r2, [pc, #24]	@ (8006f58 <app_func_stim_sync+0x5c>)
 8006f40:	6852      	ldr	r2, [r2, #4]
 8006f42:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006f44:	bf00      	nop
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop
 8006f50:	2000494c 	.word	0x2000494c
 8006f54:	2000499c 	.word	0x2000499c
 8006f58:	200049ec 	.word	0x200049ec
 8006f5c:	200093b4 	.word	0x200093b4
 8006f60:	2000944c 	.word	0x2000944c
 8006f64:	20009400 	.word	0x20009400

08006f68 <app_func_stim_off>:

/**
 * @brief Turn off all peripheral circuits of stimulation
 * 
 */
void app_func_stim_off(void) {
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b082      	sub	sp, #8
 8006f6c:	af00      	add	r7, sp, #0
	app_func_stim_stim1_stop();
 8006f6e:	f7ff fa05 	bl	800637c <app_func_stim_stim1_stop>
	app_func_stim_stim2_stop();
 8006f72:	f7ff fa2f 	bl	80063d4 <app_func_stim_stim2_stop>
	app_func_stim_sine_stop();
 8006f76:	f7ff fead 	bl	8006cd4 <app_func_stim_sine_stop>

	app_func_stim_stimulus_enable(false);
 8006f7a:	2000      	movs	r0, #0
 8006f7c:	f7fe fe92 	bl	8005ca4 <app_func_stim_stimulus_enable>
	app_func_stim_mux_enable(false);
 8006f80:	2000      	movs	r0, #0
 8006f82:	f7fe fea1 	bl	8005cc8 <app_func_stim_mux_enable>
	app_func_stim_vnsb_enable(false);
 8006f86:	2000      	movs	r0, #0
 8006f88:	f7fe fe7a 	bl	8005c80 <app_func_stim_vnsb_enable>

	app_func_stim_vdds_sup_enable(false);
 8006f8c:	2000      	movs	r0, #0
 8006f8e:	f7fe fc0b 	bl	80057a8 <app_func_stim_vdds_sup_enable>
	app_func_stim_hv_supply_set(false, false);
 8006f92:	2100      	movs	r1, #0
 8006f94:	2000      	movs	r0, #0
 8006f96:	f7fe fb8f 	bl	80056b8 <app_func_stim_hv_supply_set>

	Current_Sources_t off = {false, false, false, false, false, false, false};
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	601a      	str	r2, [r3, #0]
 8006fa0:	f8c3 2003 	str.w	r2, [r3, #3]
	app_func_stim_curr_src_set(off);
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006faa:	f7fe feff 	bl	8005dac <app_func_stim_curr_src_set>
}
 8006fae:	bf00      	nop
 8006fb0:	3708      	adds	r7, #8
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <copyStructFieldToPayload>:
				.WriteSuspend = false,
				.ChannelsOpen = false,
		}
};

static uint8_t* copyStructFieldToPayload(uint8_t* p_payload, uint8_t* p_field, uint16_t field_size) {
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b084      	sub	sp, #16
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	60f8      	str	r0, [r7, #12]
 8006fbe:	60b9      	str	r1, [r7, #8]
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	80fb      	strh	r3, [r7, #6]
	memcpy(p_payload, p_field, field_size);
 8006fc4:	88fb      	ldrh	r3, [r7, #6]
 8006fc6:	461a      	mov	r2, r3
 8006fc8:	68b9      	ldr	r1, [r7, #8]
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f022 fcfa 	bl	80299c4 <memcpy>
	return (p_payload + field_size);
 8006fd0:	88fb      	ldrh	r3, [r7, #6]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	4413      	add	r3, r2
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <copyPayloadToStructField>:

static uint8_t* copyPayloadToStructField(uint8_t* p_payload, uint8_t* p_field, uint16_t field_size) {
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b084      	sub	sp, #16
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	60f8      	str	r0, [r7, #12]
 8006fe6:	60b9      	str	r1, [r7, #8]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	80fb      	strh	r3, [r7, #6]
	memcpy(p_field, p_payload, field_size);
 8006fec:	88fb      	ldrh	r3, [r7, #6]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	68f9      	ldr	r1, [r7, #12]
 8006ff2:	68b8      	ldr	r0, [r7, #8]
 8006ff4:	f022 fce6 	bl	80299c4 <memcpy>
	return (p_payload + field_size);
 8006ff8:	88fb      	ldrh	r3, [r7, #6]
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4413      	add	r3, r2
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3710      	adds	r7, #16
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}
	...

08007008 <app_mode_dvt_command_req_parser>:

static Cmd_Resp_t app_mode_dvt_command_req_parser(Cmd_Req_t req) {
 8007008:	b590      	push	{r4, r7, lr}
 800700a:	f2ad 4d44 	subw	sp, sp, #1092	@ 0x444
 800700e:	af02      	add	r7, sp, #8
 8007010:	f507 6487 	add.w	r4, r7, #1080	@ 0x438
 8007014:	f2a4 442c 	subw	r4, r4, #1068	@ 0x42c
 8007018:	6020      	str	r0, [r4, #0]
 800701a:	f507 6087 	add.w	r0, r7, #1080	@ 0x438
 800701e:	f5a0 6087 	sub.w	r0, r0, #1080	@ 0x438
 8007022:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	Cmd_Resp_t resp = {
			.Opcode 		= req.Opcode,
 8007026:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800702a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800702e:	781b      	ldrb	r3, [r3, #0]
	Cmd_Resp_t resp = {
 8007030:	f887 334c 	strb.w	r3, [r7, #844]	@ 0x34c
 8007034:	2300      	movs	r3, #0
 8007036:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
 800703a:	2300      	movs	r3, #0
 800703c:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
 8007040:	2300      	movs	r3, #0
 8007042:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			.Payload 		= NULL,
			.PayloadLen 	= 0,
	};
	uint8_t len_payload;

	switch(req.Opcode) {
 8007046:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800704a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	2bf6      	cmp	r3, #246	@ 0xf6
 8007052:	f202 8442 	bhi.w	80098da <app_mode_dvt_command_req_parser+0x28d2>
 8007056:	a201      	add	r2, pc, #4	@ (adr r2, 800705c <app_mode_dvt_command_req_parser+0x54>)
 8007058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800705c:	080074e1 	.word	0x080074e1
 8007060:	08007505 	.word	0x08007505
 8007064:	0800758b 	.word	0x0800758b
 8007068:	080075df 	.word	0x080075df
 800706c:	08007647 	.word	0x08007647
 8007070:	0800766b 	.word	0x0800766b
 8007074:	080076bb 	.word	0x080076bb
 8007078:	08007721 	.word	0x08007721
 800707c:	08007771 	.word	0x08007771
 8007080:	0800779d 	.word	0x0800779d
 8007084:	080077dd 	.word	0x080077dd
 8007088:	0800783f 	.word	0x0800783f
 800708c:	0800786b 	.word	0x0800786b
 8007090:	080078f3 	.word	0x080078f3
 8007094:	08007aff 	.word	0x08007aff
 8007098:	08007bd9 	.word	0x08007bd9
 800709c:	08007c73 	.word	0x08007c73
 80070a0:	08007ca5 	.word	0x08007ca5
 80070a4:	08007cd7 	.word	0x08007cd7
 80070a8:	08007d03 	.word	0x08007d03
 80070ac:	08007e6d 	.word	0x08007e6d
 80070b0:	08007f51 	.word	0x08007f51
 80070b4:	08007fa7 	.word	0x08007fa7
 80070b8:	08007fd3 	.word	0x08007fd3
 80070bc:	08008173 	.word	0x08008173
 80070c0:	0800824d 	.word	0x0800824d
 80070c4:	0800827b 	.word	0x0800827b
 80070c8:	080082a9 	.word	0x080082a9
 80070cc:	080082d7 	.word	0x080082d7
 80070d0:	08008305 	.word	0x08008305
 80070d4:	08008377 	.word	0x08008377
 80070d8:	080083e9 	.word	0x080083e9
 80070dc:	080084d5 	.word	0x080084d5
 80070e0:	080085e3 	.word	0x080085e3
 80070e4:	0800860f 	.word	0x0800860f
 80070e8:	0800863b 	.word	0x0800863b
 80070ec:	08008725 	.word	0x08008725
 80070f0:	0800879f 	.word	0x0800879f
 80070f4:	08008819 	.word	0x08008819
 80070f8:	0800888b 	.word	0x0800888b
 80070fc:	080088bd 	.word	0x080088bd
 8007100:	080088ef 	.word	0x080088ef
 8007104:	08008979 	.word	0x08008979
 8007108:	080089eb 	.word	0x080089eb
 800710c:	08008a67 	.word	0x08008a67
 8007110:	08008a99 	.word	0x08008a99
 8007114:	08008ad5 	.word	0x08008ad5
 8007118:	08008b47 	.word	0x08008b47
 800711c:	08008bc3 	.word	0x08008bc3
 8007120:	08008bef 	.word	0x08008bef
 8007124:	08008c1b 	.word	0x08008c1b
 8007128:	08008d07 	.word	0x08008d07
 800712c:	08008df3 	.word	0x08008df3
 8007130:	08008ee3 	.word	0x08008ee3
 8007134:	08008f11 	.word	0x08008f11
 8007138:	08008f3f 	.word	0x08008f3f
 800713c:	08008f6d 	.word	0x08008f6d
 8007140:	08008f9b 	.word	0x08008f9b
 8007144:	0800900b 	.word	0x0800900b
 8007148:	0800907b 	.word	0x0800907b
 800714c:	08009165 	.word	0x08009165
 8007150:	0800924d 	.word	0x0800924d
 8007154:	080092c1 	.word	0x080092c1
 8007158:	080092ef 	.word	0x080092ef
 800715c:	0800931d 	.word	0x0800931d
 8007160:	080093d5 	.word	0x080093d5
 8007164:	08009457 	.word	0x08009457
 8007168:	08009605 	.word	0x08009605
 800716c:	08009651 	.word	0x08009651
 8007170:	0800968d 	.word	0x0800968d
 8007174:	080096fd 	.word	0x080096fd
 8007178:	08009725 	.word	0x08009725
 800717c:	080097a7 	.word	0x080097a7
 8007180:	08009813 	.word	0x08009813
 8007184:	0800987f 	.word	0x0800987f
 8007188:	080098ad 	.word	0x080098ad
 800718c:	080098db 	.word	0x080098db
 8007190:	080098db 	.word	0x080098db
 8007194:	080098db 	.word	0x080098db
 8007198:	080098db 	.word	0x080098db
 800719c:	080098db 	.word	0x080098db
 80071a0:	080098db 	.word	0x080098db
 80071a4:	080098db 	.word	0x080098db
 80071a8:	080098db 	.word	0x080098db
 80071ac:	080098db 	.word	0x080098db
 80071b0:	080098db 	.word	0x080098db
 80071b4:	080098db 	.word	0x080098db
 80071b8:	080098db 	.word	0x080098db
 80071bc:	080098db 	.word	0x080098db
 80071c0:	080098db 	.word	0x080098db
 80071c4:	080098db 	.word	0x080098db
 80071c8:	080098db 	.word	0x080098db
 80071cc:	080098db 	.word	0x080098db
 80071d0:	080098db 	.word	0x080098db
 80071d4:	080098db 	.word	0x080098db
 80071d8:	080098db 	.word	0x080098db
 80071dc:	080098db 	.word	0x080098db
 80071e0:	080098db 	.word	0x080098db
 80071e4:	080098db 	.word	0x080098db
 80071e8:	080098db 	.word	0x080098db
 80071ec:	080098db 	.word	0x080098db
 80071f0:	080098db 	.word	0x080098db
 80071f4:	080098db 	.word	0x080098db
 80071f8:	080098db 	.word	0x080098db
 80071fc:	080098db 	.word	0x080098db
 8007200:	080098db 	.word	0x080098db
 8007204:	080098db 	.word	0x080098db
 8007208:	080098db 	.word	0x080098db
 800720c:	080098db 	.word	0x080098db
 8007210:	080098db 	.word	0x080098db
 8007214:	080098db 	.word	0x080098db
 8007218:	080098db 	.word	0x080098db
 800721c:	080098db 	.word	0x080098db
 8007220:	080098db 	.word	0x080098db
 8007224:	080098db 	.word	0x080098db
 8007228:	080098db 	.word	0x080098db
 800722c:	080098db 	.word	0x080098db
 8007230:	080098db 	.word	0x080098db
 8007234:	080098db 	.word	0x080098db
 8007238:	080098db 	.word	0x080098db
 800723c:	080098db 	.word	0x080098db
 8007240:	080098db 	.word	0x080098db
 8007244:	080098db 	.word	0x080098db
 8007248:	080098db 	.word	0x080098db
 800724c:	080098db 	.word	0x080098db
 8007250:	080098db 	.word	0x080098db
 8007254:	080098db 	.word	0x080098db
 8007258:	080098db 	.word	0x080098db
 800725c:	080098db 	.word	0x080098db
 8007260:	080098db 	.word	0x080098db
 8007264:	080098db 	.word	0x080098db
 8007268:	080098db 	.word	0x080098db
 800726c:	080098db 	.word	0x080098db
 8007270:	080098db 	.word	0x080098db
 8007274:	080098db 	.word	0x080098db
 8007278:	080098db 	.word	0x080098db
 800727c:	080098db 	.word	0x080098db
 8007280:	080098db 	.word	0x080098db
 8007284:	080098db 	.word	0x080098db
 8007288:	080098db 	.word	0x080098db
 800728c:	080098db 	.word	0x080098db
 8007290:	080098db 	.word	0x080098db
 8007294:	080098db 	.word	0x080098db
 8007298:	080098db 	.word	0x080098db
 800729c:	080098db 	.word	0x080098db
 80072a0:	080098db 	.word	0x080098db
 80072a4:	080098db 	.word	0x080098db
 80072a8:	080098db 	.word	0x080098db
 80072ac:	080098db 	.word	0x080098db
 80072b0:	080098db 	.word	0x080098db
 80072b4:	080098db 	.word	0x080098db
 80072b8:	080098db 	.word	0x080098db
 80072bc:	080098db 	.word	0x080098db
 80072c0:	080098db 	.word	0x080098db
 80072c4:	080098db 	.word	0x080098db
 80072c8:	080098db 	.word	0x080098db
 80072cc:	080098db 	.word	0x080098db
 80072d0:	080098db 	.word	0x080098db
 80072d4:	080098db 	.word	0x080098db
 80072d8:	080098db 	.word	0x080098db
 80072dc:	080098db 	.word	0x080098db
 80072e0:	080098db 	.word	0x080098db
 80072e4:	080098db 	.word	0x080098db
 80072e8:	080098db 	.word	0x080098db
 80072ec:	080098db 	.word	0x080098db
 80072f0:	080098db 	.word	0x080098db
 80072f4:	080098db 	.word	0x080098db
 80072f8:	080098db 	.word	0x080098db
 80072fc:	080098db 	.word	0x080098db
 8007300:	080098db 	.word	0x080098db
 8007304:	080098db 	.word	0x080098db
 8007308:	080098db 	.word	0x080098db
 800730c:	080098db 	.word	0x080098db
 8007310:	080098db 	.word	0x080098db
 8007314:	080098db 	.word	0x080098db
 8007318:	080098db 	.word	0x080098db
 800731c:	080098db 	.word	0x080098db
 8007320:	080098db 	.word	0x080098db
 8007324:	080098db 	.word	0x080098db
 8007328:	080098db 	.word	0x080098db
 800732c:	080098db 	.word	0x080098db
 8007330:	080098db 	.word	0x080098db
 8007334:	080098db 	.word	0x080098db
 8007338:	080098db 	.word	0x080098db
 800733c:	080098db 	.word	0x080098db
 8007340:	080098db 	.word	0x080098db
 8007344:	080098db 	.word	0x080098db
 8007348:	080098db 	.word	0x080098db
 800734c:	080098db 	.word	0x080098db
 8007350:	080098db 	.word	0x080098db
 8007354:	080098db 	.word	0x080098db
 8007358:	080098db 	.word	0x080098db
 800735c:	080098db 	.word	0x080098db
 8007360:	080098db 	.word	0x080098db
 8007364:	080098db 	.word	0x080098db
 8007368:	080098db 	.word	0x080098db
 800736c:	080098db 	.word	0x080098db
 8007370:	080098db 	.word	0x080098db
 8007374:	080098db 	.word	0x080098db
 8007378:	080098db 	.word	0x080098db
 800737c:	080098db 	.word	0x080098db
 8007380:	080098db 	.word	0x080098db
 8007384:	080098db 	.word	0x080098db
 8007388:	080098db 	.word	0x080098db
 800738c:	080098db 	.word	0x080098db
 8007390:	080098db 	.word	0x080098db
 8007394:	080098db 	.word	0x080098db
 8007398:	080098db 	.word	0x080098db
 800739c:	080098db 	.word	0x080098db
 80073a0:	080098db 	.word	0x080098db
 80073a4:	080098db 	.word	0x080098db
 80073a8:	080098db 	.word	0x080098db
 80073ac:	080098db 	.word	0x080098db
 80073b0:	080098db 	.word	0x080098db
 80073b4:	080098db 	.word	0x080098db
 80073b8:	080098db 	.word	0x080098db
 80073bc:	080098db 	.word	0x080098db
 80073c0:	080098db 	.word	0x080098db
 80073c4:	080098db 	.word	0x080098db
 80073c8:	080098db 	.word	0x080098db
 80073cc:	080098db 	.word	0x080098db
 80073d0:	080098db 	.word	0x080098db
 80073d4:	080098db 	.word	0x080098db
 80073d8:	080098db 	.word	0x080098db
 80073dc:	080098db 	.word	0x080098db
 80073e0:	080098db 	.word	0x080098db
 80073e4:	080098db 	.word	0x080098db
 80073e8:	080098db 	.word	0x080098db
 80073ec:	080098db 	.word	0x080098db
 80073f0:	080098db 	.word	0x080098db
 80073f4:	080098db 	.word	0x080098db
 80073f8:	080098db 	.word	0x080098db
 80073fc:	080098db 	.word	0x080098db
 8007400:	080098db 	.word	0x080098db
 8007404:	080098db 	.word	0x080098db
 8007408:	080098db 	.word	0x080098db
 800740c:	080098db 	.word	0x080098db
 8007410:	080098db 	.word	0x080098db
 8007414:	080098db 	.word	0x080098db
 8007418:	080098db 	.word	0x080098db
 800741c:	080098db 	.word	0x080098db
 8007420:	080098db 	.word	0x080098db
 8007424:	080098db 	.word	0x080098db
 8007428:	080098db 	.word	0x080098db
 800742c:	080098db 	.word	0x080098db
 8007430:	080098db 	.word	0x080098db
 8007434:	08007439 	.word	0x08007439
	case OP_SET_START_STATE:
	{
		len_payload = 2;
 8007438:	2302      	movs	r3, #2
 800743a:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800743e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007442:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007446:	7a1b      	ldrb	r3, [r3, #8]
 8007448:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800744c:	429a      	cmp	r2, r3
 800744e:	d004      	beq.n	800745a <app_mode_dvt_command_req_parser+0x452>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007450:	23f1      	movs	r3, #241	@ 0xf1
 8007452:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			}
				break;
			}
		}
	}
		break;
 8007456:	f002 ba4b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint16_t state = STATE_INVALID;
 800745a:	2300      	movs	r3, #0
 800745c:	f8a7 334a 	strh.w	r3, [r7, #842]	@ 0x34a
			(void)memcpy((void*)&state, (void*)req.Payload, sizeof(uint16_t));
 8007460:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007464:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	881b      	ldrh	r3, [r3, #0]
 800746c:	b29b      	uxth	r3, r3
 800746e:	f8a7 334a 	strh.w	r3, [r7, #842]	@ 0x34a
			switch(state) {
 8007472:	f8b7 334a 	ldrh.w	r3, [r7, #842]	@ 0x34a
 8007476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800747a:	d017      	beq.n	80074ac <app_mode_dvt_command_req_parser+0x4a4>
 800747c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007480:	db28      	blt.n	80074d4 <app_mode_dvt_command_req_parser+0x4cc>
 8007482:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 8007486:	dc25      	bgt.n	80074d4 <app_mode_dvt_command_req_parser+0x4cc>
 8007488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800748c:	db22      	blt.n	80074d4 <app_mode_dvt_command_req_parser+0x4cc>
 800748e:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8007492:	f240 123b 	movw	r2, #315	@ 0x13b
 8007496:	fa22 f303 	lsr.w	r3, r2, r3
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	bf14      	ite	ne
 80074a2:	2301      	movne	r3, #1
 80074a4:	2300      	moveq	r3, #0
 80074a6:	b2db      	uxtb	r3, r3
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d013      	beq.n	80074d4 <app_mode_dvt_command_req_parser+0x4cc>
				Sys_Config_t sc = {
 80074ac:	f240 2301 	movw	r3, #513	@ 0x201
 80074b0:	f8a7 3344 	strh.w	r3, [r7, #836]	@ 0x344
 80074b4:	f8b7 334a 	ldrh.w	r3, [r7, #842]	@ 0x34a
 80074b8:	f8a7 3346 	strh.w	r3, [r7, #838]	@ 0x346
				bsp_fram_write(ADDR_SYS_CONFIG, (uint8_t*)&sc, sizeof(sc), true);
 80074bc:	f507 7151 	add.w	r1, r7, #836	@ 0x344
 80074c0:	2301      	movs	r3, #1
 80074c2:	2204      	movs	r2, #4
 80074c4:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 80074c8:	f7fa f828 	bl	800151c <bsp_fram_write>
				sw_reset = true;
 80074cc:	4bcc      	ldr	r3, [pc, #816]	@ (8007800 <app_mode_dvt_command_req_parser+0x7f8>)
 80074ce:	2201      	movs	r2, #1
 80074d0:	701a      	strb	r2, [r3, #0]
			}	break;
 80074d2:	e003      	b.n	80074dc <app_mode_dvt_command_req_parser+0x4d4>
				resp.Status = STATUS_INVALID;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
				break;
 80074da:	bf00      	nop
		break;
 80074dc:	f002 ba08 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_PING:
	{
		len_payload = 0;
 80074e0:	2300      	movs	r3, #0
 80074e2:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80074e6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80074ea:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80074ee:	7a1b      	ldrb	r3, [r3, #8]
 80074f0:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80074f4:	429a      	cmp	r2, r3
 80074f6:	f002 81f4 	beq.w	80098e2 <app_mode_dvt_command_req_parser+0x28da>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80074fa:	23f1      	movs	r3, #241	@ 0xf1
 80074fc:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			//TBD
		}
	}
		break;
 8007500:	f002 b9ef 	b.w	80098e2 <app_mode_dvt_command_req_parser+0x28da>

	case OP_GET_TEST_INFORMATION:
	{
		len_payload = 0;
 8007504:	2300      	movs	r3, #0
 8007506:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800750a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800750e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007512:	7a1b      	ldrb	r3, [r3, #8]
 8007514:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007518:	429a      	cmp	r2, r3
 800751a:	d004      	beq.n	8007526 <app_mode_dvt_command_req_parser+0x51e>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800751c:	23f1      	movs	r3, #241	@ 0xf1
 800751e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8007522:	f002 b9e5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = resp_payload;
 8007526:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 800752a:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&TestInformation.hvSupplyEnable, sizeof(TestInformation.hvSupplyEnable));
 800752e:	2201      	movs	r2, #1
 8007530:	49b4      	ldr	r1, [pc, #720]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 8007532:	f8d7 0358 	ldr.w	r0, [r7, #856]	@ 0x358
 8007536:	f7ff fd3e 	bl	8006fb6 <copyStructFieldToPayload>
 800753a:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&TestInformation.vddsSupplyEnable, sizeof(TestInformation.vddsSupplyEnable));
 800753e:	2201      	movs	r2, #1
 8007540:	49b1      	ldr	r1, [pc, #708]	@ (8007808 <app_mode_dvt_command_req_parser+0x800>)
 8007542:	f8d7 0358 	ldr.w	r0, [r7, #856]	@ 0x358
 8007546:	f7ff fd36 	bl	8006fb6 <copyStructFieldToPayload>
 800754a:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&TestInformation.vddaSupplyEnable, sizeof(TestInformation.vddaSupplyEnable));
 800754e:	2201      	movs	r2, #1
 8007550:	49ae      	ldr	r1, [pc, #696]	@ (800780c <app_mode_dvt_command_req_parser+0x804>)
 8007552:	f8d7 0358 	ldr.w	r0, [r7, #856]	@ 0x358
 8007556:	f7ff fd2e 	bl	8006fb6 <copyStructFieldToPayload>
 800755a:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)TestInformation.reserved, sizeof(TestInformation.reserved));
 800755e:	2205      	movs	r2, #5
 8007560:	49ab      	ldr	r1, [pc, #684]	@ (8007810 <app_mode_dvt_command_req_parser+0x808>)
 8007562:	f8d7 0358 	ldr.w	r0, [r7, #856]	@ 0x358
 8007566:	f7ff fd26 	bl	8006fb6 <copyStructFieldToPayload>
 800756a:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358
			resp.PayloadLen = payload_offset - resp_payload;
 800756e:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8007572:	f8d7 2358 	ldr.w	r2, [r7, #856]	@ 0x358
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	b2db      	uxtb	r3, r3
 800757a:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800757e:	f507 734f 	add.w	r3, r7, #828	@ 0x33c
 8007582:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8007586:	f002 b9b3 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_SAMPLE_ID:
	{
		len_payload = 2;
 800758a:	2302      	movs	r3, #2
 800758c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007590:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007594:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007598:	7a1b      	ldrb	r3, [r3, #8]
 800759a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800759e:	429a      	cmp	r2, r3
 80075a0:	d004      	beq.n	80075ac <app_mode_dvt_command_req_parser+0x5a4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80075a2:	23f1      	movs	r3, #241	@ 0xf1
 80075a4:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&sampleid.id, sizeof(sampleid.id));

			app_func_para_data_set((const uint8_t*)TPID_SAMPLE_ID, (uint8_t*)&sampleid.id);
		}
	}
		break;
 80075a8:	f002 b9a2 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 80075ac:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80075b0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80075b4:	685b      	ldr	r3, [r3, #4]
 80075b6:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&sampleid.id, sizeof(sampleid.id));
 80075ba:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80075be:	2202      	movs	r2, #2
 80075c0:	4619      	mov	r1, r3
 80075c2:	f8d7 035c 	ldr.w	r0, [r7, #860]	@ 0x35c
 80075c6:	f7ff fd0a 	bl	8006fde <copyPayloadToStructField>
 80075ca:	f8c7 035c 	str.w	r0, [r7, #860]	@ 0x35c
			app_func_para_data_set((const uint8_t*)TPID_SAMPLE_ID, (uint8_t*)&sampleid.id);
 80075ce:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80075d2:	4619      	mov	r1, r3
 80075d4:	488f      	ldr	r0, [pc, #572]	@ (8007814 <app_mode_dvt_command_req_parser+0x80c>)
 80075d6:	f7fd fa8e 	bl	8004af6 <app_func_para_data_set>
		break;
 80075da:	f002 b989 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_SAMPLE_ID:
	{
		len_payload = 0;
 80075de:	2300      	movs	r3, #0
 80075e0:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80075e4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80075e8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80075ec:	7a1b      	ldrb	r3, [r3, #8]
 80075ee:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d004      	beq.n	8007600 <app_mode_dvt_command_req_parser+0x5f8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80075f6:	23f1      	movs	r3, #241	@ 0xf1
 80075f8:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 80075fc:	f002 b978 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_para_data_get((const uint8_t*)TPID_SAMPLE_ID, (uint8_t*)&sampleid.id, (uint8_t)sizeof(sampleid.id));
 8007600:	f507 734d 	add.w	r3, r7, #820	@ 0x334
 8007604:	2202      	movs	r2, #2
 8007606:	4619      	mov	r1, r3
 8007608:	4882      	ldr	r0, [pc, #520]	@ (8007814 <app_mode_dvt_command_req_parser+0x80c>)
 800760a:	f7fd fabc 	bl	8004b86 <app_func_para_data_get>
			uint8_t* payload_offset = resp_payload;
 800760e:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8007612:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&sampleid.id, sizeof(sampleid.id));
 8007616:	f507 734d 	add.w	r3, r7, #820	@ 0x334
 800761a:	2202      	movs	r2, #2
 800761c:	4619      	mov	r1, r3
 800761e:	f8d7 0360 	ldr.w	r0, [r7, #864]	@ 0x360
 8007622:	f7ff fcc8 	bl	8006fb6 <copyStructFieldToPayload>
 8007626:	f8c7 0360 	str.w	r0, [r7, #864]	@ 0x360
			resp.PayloadLen = payload_offset - resp_payload;
 800762a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800762e:	f8d7 2360 	ldr.w	r2, [r7, #864]	@ 0x360
 8007632:	1ad3      	subs	r3, r2, r3
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800763a:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 800763e:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8007642:	f002 b955 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_DVT_MODE:
	{
		len_payload = 1;
 8007646:	2301      	movs	r3, #1
 8007648:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800764c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007650:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007654:	7a1b      	ldrb	r3, [r3, #8]
 8007656:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800765a:	429a      	cmp	r2, r3
 800765c:	f002 8143 	beq.w	80098e6 <app_mode_dvt_command_req_parser+0x28de>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007660:	23f1      	movs	r3, #241	@ 0xf1
 8007662:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			//TBD
		}
	}
		break;
 8007666:	f002 b93e 	b.w	80098e6 <app_mode_dvt_command_req_parser+0x28de>

	case OP_TURN_ON_HV_SUPPLY:
	{
		len_payload = 0;
 800766a:	2300      	movs	r3, #0
 800766c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007670:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007674:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007678:	7a1b      	ldrb	r3, [r3, #8]
 800767a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800767e:	429a      	cmp	r2, r3
 8007680:	d004      	beq.n	800768c <app_mode_dvt_command_req_parser+0x684>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007682:	23f1      	movs	r3, #241	@ 0xf1
 8007684:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			hvSupplyTurnOn = 1;
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
		}
	}
		break;
 8007688:	f002 b932 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			hvSupplyTurnOn = 1;
 800768c:	4b62      	ldr	r3, [pc, #392]	@ (8007818 <app_mode_dvt_command_req_parser+0x810>)
 800768e:	2201      	movs	r2, #1
 8007690:	701a      	strb	r2, [r3, #0]
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
 8007692:	4b61      	ldr	r3, [pc, #388]	@ (8007818 <app_mode_dvt_command_req_parser+0x810>)
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	bf14      	ite	ne
 800769a:	2301      	movne	r3, #1
 800769c:	2300      	moveq	r3, #0
 800769e:	b2da      	uxtb	r2, r3
 80076a0:	4b58      	ldr	r3, [pc, #352]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	bf14      	ite	ne
 80076a8:	2301      	movne	r3, #1
 80076aa:	2300      	moveq	r3, #0
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	4619      	mov	r1, r3
 80076b0:	4610      	mov	r0, r2
 80076b2:	f7fe f801 	bl	80056b8 <app_func_stim_hv_supply_set>
		break;
 80076b6:	f002 b91b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_HV_SUPPLY_VOLTAGE_VALUE:
	{
		len_payload = 2;
 80076ba:	2302      	movs	r3, #2
 80076bc:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80076c0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80076c4:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80076c8:	7a1b      	ldrb	r3, [r3, #8]
 80076ca:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d004      	beq.n	80076dc <app_mode_dvt_command_req_parser+0x6d4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80076d2:	23f1      	movs	r3, #241	@ 0xf1
 80076d4:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			if (app_func_stim_hv_sup_volt_set(hvsupplyvoltagevalue.voltage_mv) != HAL_OK)
				resp.Status = STATUS_INVALID;
		}
	}
		break;
 80076d8:	f002 b907 	b.w	80098ea <app_mode_dvt_command_req_parser+0x28e2>
			uint8_t* payload_offset = req.Payload;
 80076dc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80076e0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&hvsupplyvoltagevalue.voltage_mv, sizeof(hvsupplyvoltagevalue.voltage_mv));
 80076ea:	f507 734b 	add.w	r3, r7, #812	@ 0x32c
 80076ee:	2202      	movs	r2, #2
 80076f0:	4619      	mov	r1, r3
 80076f2:	f8d7 0364 	ldr.w	r0, [r7, #868]	@ 0x364
 80076f6:	f7ff fc72 	bl	8006fde <copyPayloadToStructField>
 80076fa:	f8c7 0364 	str.w	r0, [r7, #868]	@ 0x364
			if (app_func_stim_hv_sup_volt_set(hvsupplyvoltagevalue.voltage_mv) != HAL_OK)
 80076fe:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007702:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8007706:	881b      	ldrh	r3, [r3, #0]
 8007708:	4618      	mov	r0, r3
 800770a:	f7fe f801 	bl	8005710 <app_func_stim_hv_sup_volt_set>
 800770e:	4603      	mov	r3, r0
 8007710:	2b00      	cmp	r3, #0
 8007712:	f002 80ea 	beq.w	80098ea <app_mode_dvt_command_req_parser+0x28e2>
				resp.Status = STATUS_INVALID;
 8007716:	2301      	movs	r3, #1
 8007718:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		break;
 800771c:	f002 b8e5 	b.w	80098ea <app_mode_dvt_command_req_parser+0x28e2>

	case OP_ENABLE_HV_SUPPLY:
	{
		len_payload = 0;
 8007720:	2300      	movs	r3, #0
 8007722:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007726:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800772a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800772e:	7a1b      	ldrb	r3, [r3, #8]
 8007730:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007734:	429a      	cmp	r2, r3
 8007736:	d004      	beq.n	8007742 <app_mode_dvt_command_req_parser+0x73a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007738:	23f1      	movs	r3, #241	@ 0xf1
 800773a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.hvSupplyEnable = 1;
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
		}
	}
		break;
 800773e:	f002 b8d7 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			TestInformation.hvSupplyEnable = 1;
 8007742:	4b30      	ldr	r3, [pc, #192]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 8007744:	2201      	movs	r2, #1
 8007746:	701a      	strb	r2, [r3, #0]
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
 8007748:	4b33      	ldr	r3, [pc, #204]	@ (8007818 <app_mode_dvt_command_req_parser+0x810>)
 800774a:	781b      	ldrb	r3, [r3, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	bf14      	ite	ne
 8007750:	2301      	movne	r3, #1
 8007752:	2300      	moveq	r3, #0
 8007754:	b2da      	uxtb	r2, r3
 8007756:	4b2b      	ldr	r3, [pc, #172]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	bf14      	ite	ne
 800775e:	2301      	movne	r3, #1
 8007760:	2300      	moveq	r3, #0
 8007762:	b2db      	uxtb	r3, r3
 8007764:	4619      	mov	r1, r3
 8007766:	4610      	mov	r0, r2
 8007768:	f7fd ffa6 	bl	80056b8 <app_func_stim_hv_supply_set>
		break;
 800776c:	f002 b8c0 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_IPG_SHUTDOWN:
	{
		len_payload = 0;
 8007770:	2300      	movs	r3, #0
 8007772:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007776:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800777a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800777e:	7a1b      	ldrb	r3, [r3, #8]
 8007780:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007784:	429a      	cmp	r2, r3
 8007786:	d004      	beq.n	8007792 <app_mode_dvt_command_req_parser+0x78a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007788:	23f1      	movs	r3, #241	@ 0xf1
 800778a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			shutdown = true;
		}
	}
		break;
 800778e:	f002 b8af 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			shutdown = true;
 8007792:	4b22      	ldr	r3, [pc, #136]	@ (800781c <app_mode_dvt_command_req_parser+0x814>)
 8007794:	2201      	movs	r2, #1
 8007796:	701a      	strb	r2, [r3, #0]
		break;
 8007798:	f002 b8aa 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_VDDS_SUPPLY:
	{
		len_payload = 0;
 800779c:	2300      	movs	r3, #0
 800779e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80077a2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80077a6:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80077aa:	7a1b      	ldrb	r3, [r3, #8]
 80077ac:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d004      	beq.n	80077be <app_mode_dvt_command_req_parser+0x7b6>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80077b4:	23f1      	movs	r3, #241	@ 0xf1
 80077b6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.vddsSupplyEnable = 1;
			app_func_stim_vdds_sup_enable(TestInformation.vddsSupplyEnable);
		}
	}
		break;
 80077ba:	f002 b899 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			TestInformation.vddsSupplyEnable = 1;
 80077be:	4b11      	ldr	r3, [pc, #68]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 80077c0:	2201      	movs	r2, #1
 80077c2:	705a      	strb	r2, [r3, #1]
			app_func_stim_vdds_sup_enable(TestInformation.vddsSupplyEnable);
 80077c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007804 <app_mode_dvt_command_req_parser+0x7fc>)
 80077c6:	785b      	ldrb	r3, [r3, #1]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	bf14      	ite	ne
 80077cc:	2301      	movne	r3, #1
 80077ce:	2300      	moveq	r3, #0
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fd ffe8 	bl	80057a8 <app_func_stim_vdds_sup_enable>
		break;
 80077d8:	f002 b88a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_VDDA_SUPPLY:
	{
		len_payload = 0;
 80077dc:	2300      	movs	r3, #0
 80077de:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80077e2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80077e6:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80077ea:	7a1b      	ldrb	r3, [r3, #8]
 80077ec:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d015      	beq.n	8007820 <app_mode_dvt_command_req_parser+0x818>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80077f4:	23f1      	movs	r3, #241	@ 0xf1
 80077f6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.vddaSupplyEnable = 1;
			app_func_meas_vdda_sup_enable(TestInformation.vddaSupplyEnable);
		}
	}
		break;
 80077fa:	f002 b879 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 80077fe:	bf00      	nop
 8007800:	20004d61 	.word	0x20004d61
 8007804:	20004d68 	.word	0x20004d68
 8007808:	20004d69 	.word	0x20004d69
 800780c:	20004d6a 	.word	0x20004d6a
 8007810:	20004d6b 	.word	0x20004d6b
 8007814:	0802ae78 	.word	0x0802ae78
 8007818:	20004d5f 	.word	0x20004d5f
 800781c:	20004d60 	.word	0x20004d60
			TestInformation.vddaSupplyEnable = 1;
 8007820:	4bc1      	ldr	r3, [pc, #772]	@ (8007b28 <app_mode_dvt_command_req_parser+0xb20>)
 8007822:	2201      	movs	r2, #1
 8007824:	709a      	strb	r2, [r3, #2]
			app_func_meas_vdda_sup_enable(TestInformation.vddaSupplyEnable);
 8007826:	4bc0      	ldr	r3, [pc, #768]	@ (8007b28 <app_mode_dvt_command_req_parser+0xb20>)
 8007828:	789b      	ldrb	r3, [r3, #2]
 800782a:	2b00      	cmp	r3, #0
 800782c:	bf14      	ite	ne
 800782e:	2301      	movne	r3, #1
 8007830:	2300      	moveq	r3, #0
 8007832:	b2db      	uxtb	r3, r3
 8007834:	4618      	mov	r0, r3
 8007836:	f7fc fba9 	bl	8003f8c <app_func_meas_vdda_sup_enable>
		break;
 800783a:	f002 b859 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_BATTERY_MONITOR:
	{
		len_payload = 0;
 800783e:	2300      	movs	r3, #0
 8007840:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007844:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007848:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800784c:	7a1b      	ldrb	r3, [r3, #8]
 800784e:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007852:	429a      	cmp	r2, r3
 8007854:	d004      	beq.n	8007860 <app_mode_dvt_command_req_parser+0x858>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007856:	23f1      	movs	r3, #241	@ 0xf1
 8007858:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_batt_mon_enable(true);
		}
	}
		break;
 800785c:	f002 b848 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_batt_mon_enable(true);
 8007860:	2001      	movs	r0, #1
 8007862:	f7fc f8fd 	bl	8003a60 <app_func_meas_batt_mon_enable>
		break;
 8007866:	f002 b843 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_BATTERY_VOLTAGE_MEASUREMENT:
	{
		len_payload = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007870:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007874:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007878:	7a1b      	ldrb	r3, [r3, #8]
 800787a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800787e:	429a      	cmp	r2, r3
 8007880:	d004      	beq.n	800788c <app_mode_dvt_command_req_parser+0x884>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007882:	23f1      	movs	r3, #241	@ 0xf1
 8007884:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8007888:	f002 b832 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_batt_mon_meas(&batteryvoltagemeasurement.batteryAvoltage_mv, &batteryvoltagemeasurement.batteryBvoltage_mv);
 800788c:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8007890:	1c9a      	adds	r2, r3, #2
 8007892:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8007896:	4611      	mov	r1, r2
 8007898:	4618      	mov	r0, r3
 800789a:	f7fc f8f3 	bl	8003a84 <app_func_meas_batt_mon_meas>
			app_func_meas_batt_mon_enable(false);
 800789e:	2000      	movs	r0, #0
 80078a0:	f7fc f8de 	bl	8003a60 <app_func_meas_batt_mon_enable>
			uint8_t* payload_offset = resp_payload;
 80078a4:	f507 7349 	add.w	r3, r7, #804	@ 0x324
 80078a8:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&batteryvoltagemeasurement.batteryAvoltage_mv, sizeof(batteryvoltagemeasurement.batteryAvoltage_mv));
 80078ac:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80078b0:	2202      	movs	r2, #2
 80078b2:	4619      	mov	r1, r3
 80078b4:	f8d7 0368 	ldr.w	r0, [r7, #872]	@ 0x368
 80078b8:	f7ff fb7d 	bl	8006fb6 <copyStructFieldToPayload>
 80078bc:	f8c7 0368 	str.w	r0, [r7, #872]	@ 0x368
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&batteryvoltagemeasurement.batteryBvoltage_mv, sizeof(batteryvoltagemeasurement.batteryBvoltage_mv));
 80078c0:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80078c4:	3302      	adds	r3, #2
 80078c6:	2202      	movs	r2, #2
 80078c8:	4619      	mov	r1, r3
 80078ca:	f8d7 0368 	ldr.w	r0, [r7, #872]	@ 0x368
 80078ce:	f7ff fb72 	bl	8006fb6 <copyStructFieldToPayload>
 80078d2:	f8c7 0368 	str.w	r0, [r7, #872]	@ 0x368
			resp.PayloadLen = payload_offset - resp_payload;
 80078d6:	f507 7349 	add.w	r3, r7, #804	@ 0x324
 80078da:	f8d7 2368 	ldr.w	r2, [r7, #872]	@ 0x368
 80078de:	1ad3      	subs	r3, r2, r3
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80078e6:	f507 7349 	add.w	r3, r7, #804	@ 0x324
 80078ea:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80078ee:	f001 bfff 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_STIMULUS_CIRCUIT_PARAMETERS:
	{
		len_payload = 13;
 80078f2:	230d      	movs	r3, #13
 80078f4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80078f8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80078fc:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007900:	7a1b      	ldrb	r3, [r3, #8]
 8007902:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007906:	429a      	cmp	r2, r3
 8007908:	d004      	beq.n	8007914 <app_mode_dvt_command_req_parser+0x90c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800790a:	23f1      	movs	r3, #241	@ 0xf1
 800790c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			app_func_stim_circuit_para1_set(para1);
			app_func_stim_circuit_para2_set(para2);
			app_func_stim_sine_para_set(sine_para);
		}
	}
		break;
 8007910:	f001 bfee 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8007914:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007918:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.pulseWidth1_us, sizeof(stimuluscircuitparameters.pulseWidth1_us));
 8007922:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8007926:	2202      	movs	r2, #2
 8007928:	4619      	mov	r1, r3
 800792a:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 800792e:	f7ff fb56 	bl	8006fde <copyPayloadToStructField>
 8007932:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.stimDuration1_ms, sizeof(stimuluscircuitparameters.stimDuration1_ms));
 8007936:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 800793a:	3302      	adds	r3, #2
 800793c:	2201      	movs	r2, #1
 800793e:	4619      	mov	r1, r3
 8007940:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 8007944:	f7ff fb4b 	bl	8006fde <copyPayloadToStructField>
 8007948:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.pulsePeriod1_us, sizeof(stimuluscircuitparameters.pulsePeriod1_us));
 800794c:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8007950:	3304      	adds	r3, #4
 8007952:	2202      	movs	r2, #2
 8007954:	4619      	mov	r1, r3
 8007956:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 800795a:	f7ff fb40 	bl	8006fde <copyPayloadToStructField>
 800795e:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.pulseWidth2_us, sizeof(stimuluscircuitparameters.pulseWidth2_us));
 8007962:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8007966:	3306      	adds	r3, #6
 8007968:	2202      	movs	r2, #2
 800796a:	4619      	mov	r1, r3
 800796c:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 8007970:	f7ff fb35 	bl	8006fde <copyPayloadToStructField>
 8007974:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.stimDuration2_ms, sizeof(stimuluscircuitparameters.stimDuration2_ms));
 8007978:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 800797c:	3308      	adds	r3, #8
 800797e:	2201      	movs	r2, #1
 8007980:	4619      	mov	r1, r3
 8007982:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 8007986:	f7ff fb2a 	bl	8006fde <copyPayloadToStructField>
 800798a:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.pulsePeriod2_us, sizeof(stimuluscircuitparameters.pulsePeriod2_us));
 800798e:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8007992:	330a      	adds	r3, #10
 8007994:	2202      	movs	r2, #2
 8007996:	4619      	mov	r1, r3
 8007998:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 800799c:	f7ff fb1f 	bl	8006fde <copyPayloadToStructField>
 80079a0:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.stimFreqVNS_hz, sizeof(stimuluscircuitparameters.stimFreqVNS_hz));
 80079a4:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 80079a8:	330c      	adds	r3, #12
 80079aa:	2201      	movs	r2, #1
 80079ac:	4619      	mov	r1, r3
 80079ae:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 80079b2:	f7ff fb14 	bl	8006fde <copyPayloadToStructField>
 80079b6:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimuluscircuitparameters.stimDurationVNS_ms, sizeof(stimuluscircuitparameters.stimDurationVNS_ms));
 80079ba:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 80079be:	330e      	adds	r3, #14
 80079c0:	2202      	movs	r2, #2
 80079c2:	4619      	mov	r1, r3
 80079c4:	f8d7 036c 	ldr.w	r0, [r7, #876]	@ 0x36c
 80079c8:	f7ff fb09 	bl	8006fde <copyPayloadToStructField>
 80079cc:	f8c7 036c 	str.w	r0, [r7, #876]	@ 0x36c
			memcpy(&StimulusCircuitParameters, &stimuluscircuitparameters, sizeof(StimulusCircuitParameters_t));
 80079d0:	4a56      	ldr	r2, [pc, #344]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 80079d2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80079d6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80079da:	4614      	mov	r4, r2
 80079dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80079de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					.pulseWidth_us 			= StimulusCircuitParameters.pulseWidth1_us,
 80079e2:	4b52      	ldr	r3, [pc, #328]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 80079e4:	881b      	ldrh	r3, [r3, #0]
 80079e6:	461a      	mov	r2, r3
			Stimulus_Waveform_t para1 = {
 80079e8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80079ec:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80079f0:	601a      	str	r2, [r3, #0]
					.pulsePeriod_us 		= StimulusCircuitParameters.pulsePeriod1_us,
 80079f2:	4b4e      	ldr	r3, [pc, #312]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 80079f4:	889b      	ldrh	r3, [r3, #4]
 80079f6:	461a      	mov	r2, r3
			Stimulus_Waveform_t para1 = {
 80079f8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80079fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8007a00:	605a      	str	r2, [r3, #4]
					.trainOnDuration_ms 	= StimulusCircuitParameters.stimDuration1_ms,
 8007a02:	4b4a      	ldr	r3, [pc, #296]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a04:	789b      	ldrb	r3, [r3, #2]
 8007a06:	461a      	mov	r2, r3
			Stimulus_Waveform_t para1 = {
 8007a08:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8007a10:	609a      	str	r2, [r3, #8]
					.trainOffDuration_ms 	= StimulusCircuitParameters.stimDuration1_ms,
 8007a12:	4b46      	ldr	r3, [pc, #280]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a14:	789b      	ldrb	r3, [r3, #2]
 8007a16:	461a      	mov	r2, r3
			Stimulus_Waveform_t para1 = {
 8007a18:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8007a20:	60da      	str	r2, [r3, #12]
					.pulseWidth_us 			= StimulusCircuitParameters.pulseWidth2_us,
 8007a22:	4b42      	ldr	r3, [pc, #264]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a24:	88db      	ldrh	r3, [r3, #6]
 8007a26:	461a      	mov	r2, r3
			Stimulus_Waveform_t para2 = {
 8007a28:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a2c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007a30:	601a      	str	r2, [r3, #0]
					.pulsePeriod_us 		= StimulusCircuitParameters.pulsePeriod2_us,
 8007a32:	4b3e      	ldr	r3, [pc, #248]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a34:	895b      	ldrh	r3, [r3, #10]
 8007a36:	461a      	mov	r2, r3
			Stimulus_Waveform_t para2 = {
 8007a38:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a3c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007a40:	605a      	str	r2, [r3, #4]
					.trainOnDuration_ms 	= StimulusCircuitParameters.stimDuration2_ms,
 8007a42:	4b3a      	ldr	r3, [pc, #232]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a44:	7a1b      	ldrb	r3, [r3, #8]
 8007a46:	461a      	mov	r2, r3
			Stimulus_Waveform_t para2 = {
 8007a48:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a4c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007a50:	609a      	str	r2, [r3, #8]
					.trainOffDuration_ms 	= StimulusCircuitParameters.stimDuration2_ms,
 8007a52:	4b36      	ldr	r3, [pc, #216]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a54:	7a1b      	ldrb	r3, [r3, #8]
 8007a56:	461a      	mov	r2, r3
			Stimulus_Waveform_t para2 = {
 8007a58:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a5c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007a60:	60da      	str	r2, [r3, #12]
					.sinePeriod_us			= (uint32_t)(1000000.0 / (_Float64)StimulusCircuitParameters.stimFreqVNS_hz),
 8007a62:	4b32      	ldr	r3, [pc, #200]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007a64:	7b1b      	ldrb	r3, [r3, #12]
 8007a66:	4618      	mov	r0, r3
 8007a68:	f7f8 fd50 	bl	800050c <__aeabi_ui2d>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	a12b      	add	r1, pc, #172	@ (adr r1, 8007b20 <app_mode_dvt_command_req_parser+0xb18>)
 8007a72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a76:	f7f8 feed 	bl	8000854 <__aeabi_ddiv>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4610      	mov	r0, r2
 8007a80:	4619      	mov	r1, r3
 8007a82:	f7f9 f87f 	bl	8000b84 <__aeabi_d2uiz>
 8007a86:	4602      	mov	r2, r0
			NerveBlock_Waveform_t sine_para = {
 8007a88:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a8c:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007a90:	601a      	str	r2, [r3, #0]
 8007a92:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007a96:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	605a      	str	r2, [r3, #4]
					.amplitude_mV 			= DacAbOutputVoltage.bDacOutputVoltage_mv,
 8007a9e:	4b24      	ldr	r3, [pc, #144]	@ (8007b30 <app_mode_dvt_command_req_parser+0xb28>)
 8007aa0:	885a      	ldrh	r2, [r3, #2]
			NerveBlock_Waveform_t sine_para = {
 8007aa2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007aa6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007aaa:	811a      	strh	r2, [r3, #8]
					.trainOnDuration_ms 	= StimulusCircuitParameters.stimDurationVNS_ms,
 8007aac:	4b1f      	ldr	r3, [pc, #124]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007aae:	89db      	ldrh	r3, [r3, #14]
 8007ab0:	461a      	mov	r2, r3
			NerveBlock_Waveform_t sine_para = {
 8007ab2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ab6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007aba:	60da      	str	r2, [r3, #12]
					.trainOffDuration_ms 	= StimulusCircuitParameters.stimDurationVNS_ms,
 8007abc:	4b1b      	ldr	r3, [pc, #108]	@ (8007b2c <app_mode_dvt_command_req_parser+0xb24>)
 8007abe:	89db      	ldrh	r3, [r3, #14]
 8007ac0:	461a      	mov	r2, r3
			NerveBlock_Waveform_t sine_para = {
 8007ac2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ac6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007aca:	611a      	str	r2, [r3, #16]
			app_func_stim_circuit_para1_set(para1);
 8007acc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ad0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8007ad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007ad6:	f7fe f9c7 	bl	8005e68 <app_func_stim_circuit_para1_set>
			app_func_stim_circuit_para2_set(para2);
 8007ada:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ade:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8007ae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007ae4:	f7fe f9fc 	bl	8005ee0 <app_func_stim_circuit_para2_set>
			app_func_stim_sine_para_set(sine_para);
 8007ae8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007aec:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8007af0:	691a      	ldr	r2, [r3, #16]
 8007af2:	9200      	str	r2, [sp, #0]
 8007af4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007af6:	f7fe fef7 	bl	80068e8 <app_func_stim_sine_para_set>
		break;
 8007afa:	f001 bef9 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_STIMULUS_CIRCUIT_PARAMETERS:
	{
		len_payload = 0;
 8007afe:	2300      	movs	r3, #0
 8007b00:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007b04:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007b08:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007b0c:	7a1b      	ldrb	r3, [r3, #8]
 8007b0e:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d00e      	beq.n	8007b34 <app_mode_dvt_command_req_parser+0xb2c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007b16:	23f1      	movs	r3, #241	@ 0xf1
 8007b18:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8007b1c:	f001 bee8 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 8007b20:	00000000 	.word	0x00000000
 8007b24:	412e8480 	.word	0x412e8480
 8007b28:	20004d68 	.word	0x20004d68
 8007b2c:	20000bc8 	.word	0x20000bc8
 8007b30:	20004d70 	.word	0x20004d70
			uint8_t* payload_offset = resp_payload;
 8007b34:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8007b38:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.pulseWidth1_us, sizeof(StimulusCircuitParameters.pulseWidth1_us));
 8007b3c:	2202      	movs	r2, #2
 8007b3e:	49d4      	ldr	r1, [pc, #848]	@ (8007e90 <app_mode_dvt_command_req_parser+0xe88>)
 8007b40:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b44:	f7ff fa37 	bl	8006fb6 <copyStructFieldToPayload>
 8007b48:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.stimDuration1_ms, sizeof(StimulusCircuitParameters.stimDuration1_ms));
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	49d1      	ldr	r1, [pc, #836]	@ (8007e94 <app_mode_dvt_command_req_parser+0xe8c>)
 8007b50:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b54:	f7ff fa2f 	bl	8006fb6 <copyStructFieldToPayload>
 8007b58:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.pulsePeriod1_us, sizeof(StimulusCircuitParameters.pulsePeriod1_us));
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	49ce      	ldr	r1, [pc, #824]	@ (8007e98 <app_mode_dvt_command_req_parser+0xe90>)
 8007b60:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b64:	f7ff fa27 	bl	8006fb6 <copyStructFieldToPayload>
 8007b68:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.pulseWidth2_us, sizeof(StimulusCircuitParameters.pulseWidth2_us));
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	49cb      	ldr	r1, [pc, #812]	@ (8007e9c <app_mode_dvt_command_req_parser+0xe94>)
 8007b70:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b74:	f7ff fa1f 	bl	8006fb6 <copyStructFieldToPayload>
 8007b78:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.stimDuration2_ms, sizeof(StimulusCircuitParameters.stimDuration2_ms));
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	49c8      	ldr	r1, [pc, #800]	@ (8007ea0 <app_mode_dvt_command_req_parser+0xe98>)
 8007b80:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b84:	f7ff fa17 	bl	8006fb6 <copyStructFieldToPayload>
 8007b88:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.pulsePeriod2_us, sizeof(StimulusCircuitParameters.pulsePeriod2_us));
 8007b8c:	2202      	movs	r2, #2
 8007b8e:	49c5      	ldr	r1, [pc, #788]	@ (8007ea4 <app_mode_dvt_command_req_parser+0xe9c>)
 8007b90:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007b94:	f7ff fa0f 	bl	8006fb6 <copyStructFieldToPayload>
 8007b98:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.stimFreqVNS_hz, sizeof(StimulusCircuitParameters.stimFreqVNS_hz));
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	49c2      	ldr	r1, [pc, #776]	@ (8007ea8 <app_mode_dvt_command_req_parser+0xea0>)
 8007ba0:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007ba4:	f7ff fa07 	bl	8006fb6 <copyStructFieldToPayload>
 8007ba8:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimulusCircuitParameters.stimDurationVNS_ms, sizeof(StimulusCircuitParameters.stimDurationVNS_ms));
 8007bac:	2202      	movs	r2, #2
 8007bae:	49bf      	ldr	r1, [pc, #764]	@ (8007eac <app_mode_dvt_command_req_parser+0xea4>)
 8007bb0:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8007bb4:	f7ff f9ff 	bl	8006fb6 <copyStructFieldToPayload>
 8007bb8:	f8c7 0370 	str.w	r0, [r7, #880]	@ 0x370
			resp.PayloadLen = payload_offset - resp_payload;
 8007bbc:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8007bc0:	f8d7 2370 	ldr.w	r2, [r7, #880]	@ 0x370
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8007bcc:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8007bd0:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8007bd4:	f001 be8c 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_DAC_AB_OUTPUT_VOLTAGE:
	{
		len_payload = 4;
 8007bd8:	2304      	movs	r3, #4
 8007bda:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007bde:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007be2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007be6:	7a1b      	ldrb	r3, [r3, #8]
 8007be8:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d004      	beq.n	8007bfa <app_mode_dvt_command_req_parser+0xbf2>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007bf0:	23f1      	movs	r3, #241	@ 0xf1
 8007bf2:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			if (app_func_stim_dac_volt_set(DacAbOutputVoltage.aDacOutputVoltage_mv, DacAbOutputVoltage.bDacOutputVoltage_mv) != HAL_OK) {
				resp.Status = STATUS_INVALID;
			}
		}
	}
		break;
 8007bf6:	f001 be7a 	b.w	80098ee <app_mode_dvt_command_req_parser+0x28e6>
			uint8_t* payload_offset = req.Payload;
 8007bfa:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007bfe:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&dacaboutputvoltage.aDacOutputVoltage_mv, sizeof(dacaboutputvoltage.aDacOutputVoltage_mv));
 8007c08:	f507 7333 	add.w	r3, r7, #716	@ 0x2cc
 8007c0c:	2202      	movs	r2, #2
 8007c0e:	4619      	mov	r1, r3
 8007c10:	f8d7 0374 	ldr.w	r0, [r7, #884]	@ 0x374
 8007c14:	f7ff f9e3 	bl	8006fde <copyPayloadToStructField>
 8007c18:	f8c7 0374 	str.w	r0, [r7, #884]	@ 0x374
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&dacaboutputvoltage.bDacOutputVoltage_mv, sizeof(dacaboutputvoltage.bDacOutputVoltage_mv));
 8007c1c:	f507 7333 	add.w	r3, r7, #716	@ 0x2cc
 8007c20:	3302      	adds	r3, #2
 8007c22:	2202      	movs	r2, #2
 8007c24:	4619      	mov	r1, r3
 8007c26:	f8d7 0374 	ldr.w	r0, [r7, #884]	@ 0x374
 8007c2a:	f7ff f9d8 	bl	8006fde <copyPayloadToStructField>
 8007c2e:	f8c7 0374 	str.w	r0, [r7, #884]	@ 0x374
			memcpy(&DacAbOutputVoltage, &dacaboutputvoltage, sizeof(DacAbOutputVoltage_t));
 8007c32:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007c36:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a9c      	ldr	r2, [pc, #624]	@ (8007eb0 <app_mode_dvt_command_req_parser+0xea8>)
 8007c3e:	6013      	str	r3, [r2, #0]
			if (app_func_stim_dac_init() != HAL_OK) {
 8007c40:	f7fd fdc4 	bl	80057cc <app_func_stim_dac_init>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d002      	beq.n	8007c50 <app_mode_dvt_command_req_parser+0xc48>
				resp.Status = STATUS_INVALID;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			if (app_func_stim_dac_volt_set(DacAbOutputVoltage.aDacOutputVoltage_mv, DacAbOutputVoltage.bDacOutputVoltage_mv) != HAL_OK) {
 8007c50:	4b97      	ldr	r3, [pc, #604]	@ (8007eb0 <app_mode_dvt_command_req_parser+0xea8>)
 8007c52:	881b      	ldrh	r3, [r3, #0]
 8007c54:	4a96      	ldr	r2, [pc, #600]	@ (8007eb0 <app_mode_dvt_command_req_parser+0xea8>)
 8007c56:	8852      	ldrh	r2, [r2, #2]
 8007c58:	4611      	mov	r1, r2
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f7fd fe22 	bl	80058a4 <app_func_stim_dac_volt_set>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	f001 8643 	beq.w	80098ee <app_mode_dvt_command_req_parser+0x28e6>
				resp.Status = STATUS_INVALID;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		break;
 8007c6e:	f001 be3e 	b.w	80098ee <app_mode_dvt_command_req_parser+0x28e6>

	case OP_ENABLE_VNS_STIMULATION:
	{
		len_payload = 0;
 8007c72:	2300      	movs	r3, #0
 8007c74:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007c78:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007c7c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007c80:	7a1b      	ldrb	r3, [r3, #8]
 8007c82:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007c86:	429a      	cmp	r2, r3
 8007c88:	d004      	beq.n	8007c94 <app_mode_dvt_command_req_parser+0xc8c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007c8a:	23f1      	movs	r3, #241	@ 0xf1
 8007c8c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			app_func_stim_vnsb_enable(true);
			mocked.vnsb_en = true;
		}
	}
		break;
 8007c90:	f001 be2e 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_stim_vnsb_enable(true);
 8007c94:	2001      	movs	r0, #1
 8007c96:	f7fd fff3 	bl	8005c80 <app_func_stim_vnsb_enable>
			mocked.vnsb_en = true;
 8007c9a:	4b86      	ldr	r3, [pc, #536]	@ (8007eb4 <app_mode_dvt_command_req_parser+0xeac>)
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	709a      	strb	r2, [r3, #2]
		break;
 8007ca0:	f001 be26 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_VNS_STIMULATION:
	{
		len_payload = 0;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007caa:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007cae:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007cb2:	7a1b      	ldrb	r3, [r3, #8]
 8007cb4:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d004      	beq.n	8007cc6 <app_mode_dvt_command_req_parser+0xcbe>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007cbc:	23f1      	movs	r3, #241	@ 0xf1
 8007cbe:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			app_func_stim_vnsb_enable(false);
			mocked.vnsb_en = false;
		}
	}
		break;
 8007cc2:	f001 be15 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_stim_vnsb_enable(false);
 8007cc6:	2000      	movs	r0, #0
 8007cc8:	f7fd ffda 	bl	8005c80 <app_func_stim_vnsb_enable>
			mocked.vnsb_en = false;
 8007ccc:	4b79      	ldr	r3, [pc, #484]	@ (8007eb4 <app_mode_dvt_command_req_parser+0xeac>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	709a      	strb	r2, [r3, #2]
		break;
 8007cd2:	f001 be0d 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_STIMULUS_CIRCUIT:
	{
		len_payload = 0;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007cdc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ce0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007ce4:	7a1b      	ldrb	r3, [r3, #8]
 8007ce6:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d004      	beq.n	8007cf8 <app_mode_dvt_command_req_parser+0xcf0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007cee:	23f1      	movs	r3, #241	@ 0xf1
 8007cf0:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_stim_stimulus_enable(true);
		}
	}
		break;
 8007cf4:	f001 bdfc 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_stim_stimulus_enable(true);
 8007cf8:	2001      	movs	r0, #1
 8007cfa:	f7fd ffd3 	bl	8005ca4 <app_func_stim_stimulus_enable>
		break;
 8007cfe:	f001 bdf7 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_CURRENT_SOURCES_CONFIGURATION:
	{
		len_payload = 7;
 8007d02:	2307      	movs	r3, #7
 8007d04:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007d08:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007d0c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007d10:	7a1b      	ldrb	r3, [r3, #8]
 8007d12:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d004      	beq.n	8007d24 <app_mode_dvt_command_req_parser+0xd1c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007d1a:	23f1      	movs	r3, #241	@ 0xf1
 8007d1c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			app_func_stim_curr_src_set(config);
			mocked.src1 = CurrentSourcesConfiguration.src1;
			mocked.src2 = CurrentSourcesConfiguration.src2;
		}
	}
		break;
 8007d20:	f001 bde6 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8007d24:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007d28:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	f8c7 3378 	str.w	r3, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.src1, sizeof(currentsourcesconfiguration.src1));
 8007d32:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007d36:	2201      	movs	r2, #1
 8007d38:	4619      	mov	r1, r3
 8007d3a:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007d3e:	f7ff f94e 	bl	8006fde <copyPayloadToStructField>
 8007d42:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.src2, sizeof(currentsourcesconfiguration.src2));
 8007d46:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	4619      	mov	r1, r3
 8007d50:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007d54:	f7ff f943 	bl	8006fde <copyPayloadToStructField>
 8007d58:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.snk1, sizeof(currentsourcesconfiguration.snk1));
 8007d5c:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007d60:	3302      	adds	r3, #2
 8007d62:	2201      	movs	r2, #1
 8007d64:	4619      	mov	r1, r3
 8007d66:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007d6a:	f7ff f938 	bl	8006fde <copyPayloadToStructField>
 8007d6e:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.snk2, sizeof(currentsourcesconfiguration.snk2));
 8007d72:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007d76:	3303      	adds	r3, #3
 8007d78:	2201      	movs	r2, #1
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007d80:	f7ff f92d 	bl	8006fde <copyPayloadToStructField>
 8007d84:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.snk3, sizeof(currentsourcesconfiguration.snk3));
 8007d88:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007d8c:	3304      	adds	r3, #4
 8007d8e:	2201      	movs	r2, #1
 8007d90:	4619      	mov	r1, r3
 8007d92:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007d96:	f7ff f922 	bl	8006fde <copyPayloadToStructField>
 8007d9a:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.snk4, sizeof(currentsourcesconfiguration.snk4));
 8007d9e:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007da2:	3305      	adds	r3, #5
 8007da4:	2201      	movs	r2, #1
 8007da6:	4619      	mov	r1, r3
 8007da8:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007dac:	f7ff f917 	bl	8006fde <copyPayloadToStructField>
 8007db0:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&currentsourcesconfiguration.snk5, sizeof(currentsourcesconfiguration.snk5));
 8007db4:	f507 7331 	add.w	r3, r7, #708	@ 0x2c4
 8007db8:	3306      	adds	r3, #6
 8007dba:	2201      	movs	r2, #1
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	f8d7 0378 	ldr.w	r0, [r7, #888]	@ 0x378
 8007dc2:	f7ff f90c 	bl	8006fde <copyPayloadToStructField>
 8007dc6:	f8c7 0378 	str.w	r0, [r7, #888]	@ 0x378
			memcpy(&CurrentSourcesConfiguration, &currentsourcesconfiguration, sizeof(CurrentSourcesConfiguration_t));
 8007dca:	493b      	ldr	r1, [pc, #236]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007dcc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007dd0:	f5a3 72ba 	sub.w	r2, r3, #372	@ 0x174
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007dda:	6018      	str	r0, [r3, #0]
 8007ddc:	3304      	adds	r3, #4
 8007dde:	8019      	strh	r1, [r3, #0]
 8007de0:	3302      	adds	r3, #2
 8007de2:	0c0a      	lsrs	r2, r1, #16
 8007de4:	701a      	strb	r2, [r3, #0]
					.src1 	= CurrentSourcesConfiguration.src1,
 8007de6:	4b34      	ldr	r3, [pc, #208]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007de8:	781a      	ldrb	r2, [r3, #0]
			Current_Sources_t config = {
 8007dea:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007dee:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007df2:	701a      	strb	r2, [r3, #0]
					.src2 	= CurrentSourcesConfiguration.src2,
 8007df4:	4b30      	ldr	r3, [pc, #192]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007df6:	785a      	ldrb	r2, [r3, #1]
			Current_Sources_t config = {
 8007df8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007dfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e00:	705a      	strb	r2, [r3, #1]
					.snk1 	= CurrentSourcesConfiguration.snk1,
 8007e02:	4b2d      	ldr	r3, [pc, #180]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e04:	789a      	ldrb	r2, [r3, #2]
			Current_Sources_t config = {
 8007e06:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e0a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e0e:	709a      	strb	r2, [r3, #2]
					.snk2 	= CurrentSourcesConfiguration.snk2,
 8007e10:	4b29      	ldr	r3, [pc, #164]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e12:	78da      	ldrb	r2, [r3, #3]
			Current_Sources_t config = {
 8007e14:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e1c:	70da      	strb	r2, [r3, #3]
					.snk3 	= CurrentSourcesConfiguration.snk3,
 8007e1e:	4b26      	ldr	r3, [pc, #152]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e20:	791a      	ldrb	r2, [r3, #4]
			Current_Sources_t config = {
 8007e22:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e26:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e2a:	711a      	strb	r2, [r3, #4]
					.snk4 	= CurrentSourcesConfiguration.snk4,
 8007e2c:	4b22      	ldr	r3, [pc, #136]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e2e:	795a      	ldrb	r2, [r3, #5]
			Current_Sources_t config = {
 8007e30:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e38:	715a      	strb	r2, [r3, #5]
					.snk5 	= CurrentSourcesConfiguration.snk5,
 8007e3a:	4b1f      	ldr	r3, [pc, #124]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e3c:	799a      	ldrb	r2, [r3, #6]
			Current_Sources_t config = {
 8007e3e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e42:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e46:	719a      	strb	r2, [r3, #6]
			app_func_stim_curr_src_set(config);
 8007e48:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e4c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8007e50:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007e54:	f7fd ffaa 	bl	8005dac <app_func_stim_curr_src_set>
			mocked.src1 = CurrentSourcesConfiguration.src1;
 8007e58:	4b17      	ldr	r3, [pc, #92]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e5a:	781a      	ldrb	r2, [r3, #0]
 8007e5c:	4b15      	ldr	r3, [pc, #84]	@ (8007eb4 <app_mode_dvt_command_req_parser+0xeac>)
 8007e5e:	701a      	strb	r2, [r3, #0]
			mocked.src2 = CurrentSourcesConfiguration.src2;
 8007e60:	4b15      	ldr	r3, [pc, #84]	@ (8007eb8 <app_mode_dvt_command_req_parser+0xeb0>)
 8007e62:	785a      	ldrb	r2, [r3, #1]
 8007e64:	4b13      	ldr	r3, [pc, #76]	@ (8007eb4 <app_mode_dvt_command_req_parser+0xeac>)
 8007e66:	705a      	strb	r2, [r3, #1]
		break;
 8007e68:	f001 bd42 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_CURRENT_SOURCES_CONFIGURATION:
	{
		len_payload = 0;
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007e72:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007e76:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007e7a:	7a1b      	ldrb	r3, [r3, #8]
 8007e7c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d01b      	beq.n	8007ebc <app_mode_dvt_command_req_parser+0xeb4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007e84:	23f1      	movs	r3, #241	@ 0xf1
 8007e86:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8007e8a:	f001 bd31 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 8007e8e:	bf00      	nop
 8007e90:	20000bc8 	.word	0x20000bc8
 8007e94:	20000bca 	.word	0x20000bca
 8007e98:	20000bcc 	.word	0x20000bcc
 8007e9c:	20000bce 	.word	0x20000bce
 8007ea0:	20000bd0 	.word	0x20000bd0
 8007ea4:	20000bd2 	.word	0x20000bd2
 8007ea8:	20000bd4 	.word	0x20000bd4
 8007eac:	20000bd6 	.word	0x20000bd6
 8007eb0:	20004d70 	.word	0x20004d70
 8007eb4:	20004d64 	.word	0x20004d64
 8007eb8:	20004d74 	.word	0x20004d74
			uint8_t* payload_offset = resp_payload;
 8007ebc:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8007ec0:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.src1, sizeof(CurrentSourcesConfiguration.src1));
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	49b3      	ldr	r1, [pc, #716]	@ (8008194 <app_mode_dvt_command_req_parser+0x118c>)
 8007ec8:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007ecc:	f7ff f873 	bl	8006fb6 <copyStructFieldToPayload>
 8007ed0:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.src2, sizeof(CurrentSourcesConfiguration.src2));
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	49b0      	ldr	r1, [pc, #704]	@ (8008198 <app_mode_dvt_command_req_parser+0x1190>)
 8007ed8:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007edc:	f7ff f86b 	bl	8006fb6 <copyStructFieldToPayload>
 8007ee0:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.snk1, sizeof(CurrentSourcesConfiguration.snk1));
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	49ad      	ldr	r1, [pc, #692]	@ (800819c <app_mode_dvt_command_req_parser+0x1194>)
 8007ee8:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007eec:	f7ff f863 	bl	8006fb6 <copyStructFieldToPayload>
 8007ef0:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.snk2, sizeof(CurrentSourcesConfiguration.snk2));
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	49aa      	ldr	r1, [pc, #680]	@ (80081a0 <app_mode_dvt_command_req_parser+0x1198>)
 8007ef8:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007efc:	f7ff f85b 	bl	8006fb6 <copyStructFieldToPayload>
 8007f00:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.snk3, sizeof(CurrentSourcesConfiguration.snk3));
 8007f04:	2201      	movs	r2, #1
 8007f06:	49a7      	ldr	r1, [pc, #668]	@ (80081a4 <app_mode_dvt_command_req_parser+0x119c>)
 8007f08:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007f0c:	f7ff f853 	bl	8006fb6 <copyStructFieldToPayload>
 8007f10:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.snk4, sizeof(CurrentSourcesConfiguration.snk4));
 8007f14:	2201      	movs	r2, #1
 8007f16:	49a4      	ldr	r1, [pc, #656]	@ (80081a8 <app_mode_dvt_command_req_parser+0x11a0>)
 8007f18:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007f1c:	f7ff f84b 	bl	8006fb6 <copyStructFieldToPayload>
 8007f20:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&CurrentSourcesConfiguration.snk5, sizeof(CurrentSourcesConfiguration.snk5));
 8007f24:	2201      	movs	r2, #1
 8007f26:	49a1      	ldr	r1, [pc, #644]	@ (80081ac <app_mode_dvt_command_req_parser+0x11a4>)
 8007f28:	f8d7 037c 	ldr.w	r0, [r7, #892]	@ 0x37c
 8007f2c:	f7ff f843 	bl	8006fb6 <copyStructFieldToPayload>
 8007f30:	f8c7 037c 	str.w	r0, [r7, #892]	@ 0x37c
			resp.PayloadLen = payload_offset - resp_payload;
 8007f34:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8007f38:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 8007f3c:	1ad3      	subs	r3, r2, r3
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8007f44:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8007f48:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8007f4c:	f001 bcd0 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GENERATE_MOCKED_STIMULUS:
	{
		len_payload = 0;
 8007f50:	2300      	movs	r3, #0
 8007f52:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007f56:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007f5a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007f5e:	7a1b      	ldrb	r3, [r3, #8]
 8007f60:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d004      	beq.n	8007f72 <app_mode_dvt_command_req_parser+0xf6a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007f68:	23f1      	movs	r3, #241	@ 0xf1
 8007f6a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
				}
			}
			app_func_stim_sync();
		}
	}
		break;
 8007f6e:	f001 bcbf 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			if (mocked.src1) {
 8007f72:	4b8f      	ldr	r3, [pc, #572]	@ (80081b0 <app_mode_dvt_command_req_parser+0x11a8>)
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d004      	beq.n	8007f84 <app_mode_dvt_command_req_parser+0xf7c>
				app_func_stim_stim1_start(mocked.imp_en);
 8007f7a:	4b8d      	ldr	r3, [pc, #564]	@ (80081b0 <app_mode_dvt_command_req_parser+0x11a8>)
 8007f7c:	78db      	ldrb	r3, [r3, #3]
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fd ffea 	bl	8005f58 <app_func_stim_stim1_start>
			if (mocked.src2) {
 8007f84:	4b8a      	ldr	r3, [pc, #552]	@ (80081b0 <app_mode_dvt_command_req_parser+0x11a8>)
 8007f86:	785b      	ldrb	r3, [r3, #1]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d008      	beq.n	8007f9e <app_mode_dvt_command_req_parser+0xf96>
				if (mocked.vnsb_en) {
 8007f8c:	4b88      	ldr	r3, [pc, #544]	@ (80081b0 <app_mode_dvt_command_req_parser+0x11a8>)
 8007f8e:	789b      	ldrb	r3, [r3, #2]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <app_mode_dvt_command_req_parser+0xf92>
					app_func_stim_sine_start();
 8007f94:	f7fe fd5c 	bl	8006a50 <app_func_stim_sine_start>
 8007f98:	e001      	b.n	8007f9e <app_mode_dvt_command_req_parser+0xf96>
					app_func_stim_stim2_start();
 8007f9a:	f7fe f8eb 	bl	8006174 <app_func_stim_stim2_start>
			app_func_stim_sync();
 8007f9e:	f7fe ffad 	bl	8006efc <app_func_stim_sync>
		break;
 8007fa2:	f001 bca5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_CHANNEL_MUX:
	{
		len_payload = 0;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007fac:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007fb0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007fb4:	7a1b      	ldrb	r3, [r3, #8]
 8007fb6:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d004      	beq.n	8007fc8 <app_mode_dvt_command_req_parser+0xfc0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007fbe:	23f1      	movs	r3, #241	@ 0xf1
 8007fc0:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_stim_mux_enable(true);
		}
	}
		break;
 8007fc4:	f001 bc94 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_stim_mux_enable(true);
 8007fc8:	2001      	movs	r0, #1
 8007fca:	f7fd fe7d 	bl	8005cc8 <app_func_stim_mux_enable>
		break;
 8007fce:	f001 bc8f 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_STIM_SEL_POSITIONS:
	{
		len_payload = 7;
 8007fd2:	2307      	movs	r3, #7
 8007fd4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8007fd8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007fdc:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007fe0:	7a1b      	ldrb	r3, [r3, #8]
 8007fe2:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d004      	beq.n	8007ff4 <app_mode_dvt_command_req_parser+0xfec>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8007fea:	23f1      	movs	r3, #241	@ 0xf1
 8007fec:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
					.sel_ch.ch4 	= StimSelPositions.stim_sel_ch4,
			};
			app_func_stim_sel_set(sel);
		}
	}
		break;
 8007ff0:	f001 bc7e 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8007ff4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8007ff8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stima_sel, sizeof(stimselpositions.stima_sel));
 8008002:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8008006:	2201      	movs	r2, #1
 8008008:	4619      	mov	r1, r3
 800800a:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 800800e:	f7fe ffe6 	bl	8006fde <copyPayloadToStructField>
 8008012:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stimb_sel, sizeof(stimselpositions.stimb_sel));
 8008016:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 800801a:	3301      	adds	r3, #1
 800801c:	2201      	movs	r2, #1
 800801e:	4619      	mov	r1, r3
 8008020:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 8008024:	f7fe ffdb 	bl	8006fde <copyPayloadToStructField>
 8008028:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stim_sel_encl, sizeof(stimselpositions.stim_sel_encl));
 800802c:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8008030:	3302      	adds	r3, #2
 8008032:	2201      	movs	r2, #1
 8008034:	4619      	mov	r1, r3
 8008036:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 800803a:	f7fe ffd0 	bl	8006fde <copyPayloadToStructField>
 800803e:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stim_sel_ch1, sizeof(stimselpositions.stim_sel_ch1));
 8008042:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8008046:	3303      	adds	r3, #3
 8008048:	2201      	movs	r2, #1
 800804a:	4619      	mov	r1, r3
 800804c:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 8008050:	f7fe ffc5 	bl	8006fde <copyPayloadToStructField>
 8008054:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stim_sel_ch2, sizeof(stimselpositions.stim_sel_ch2));
 8008058:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 800805c:	3304      	adds	r3, #4
 800805e:	2201      	movs	r2, #1
 8008060:	4619      	mov	r1, r3
 8008062:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 8008066:	f7fe ffba 	bl	8006fde <copyPayloadToStructField>
 800806a:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stim_sel_ch3, sizeof(stimselpositions.stim_sel_ch3));
 800806e:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8008072:	3305      	adds	r3, #5
 8008074:	2201      	movs	r2, #1
 8008076:	4619      	mov	r1, r3
 8008078:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 800807c:	f7fe ffaf 	bl	8006fde <copyPayloadToStructField>
 8008080:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&stimselpositions.stim_sel_ch4, sizeof(stimselpositions.stim_sel_ch4));
 8008084:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8008088:	3306      	adds	r3, #6
 800808a:	2201      	movs	r2, #1
 800808c:	4619      	mov	r1, r3
 800808e:	f8d7 0380 	ldr.w	r0, [r7, #896]	@ 0x380
 8008092:	f7fe ffa4 	bl	8006fde <copyPayloadToStructField>
 8008096:	f8c7 0380 	str.w	r0, [r7, #896]	@ 0x380
			memcpy(&StimSelPositions, &stimselpositions, sizeof(StimSelPositions_t));
 800809a:	4946      	ldr	r1, [pc, #280]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 800809c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80080a0:	f5a3 72c6 	sub.w	r2, r3, #396	@ 0x18c
 80080a4:	460b      	mov	r3, r1
 80080a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80080aa:	6018      	str	r0, [r3, #0]
 80080ac:	3304      	adds	r3, #4
 80080ae:	8019      	strh	r1, [r3, #0]
 80080b0:	3302      	adds	r3, #2
 80080b2:	0c0a      	lsrs	r2, r1, #16
 80080b4:	701a      	strb	r2, [r3, #0]
					.stimA 			= StimSelPositions.stima_sel,
 80080b6:	4b3f      	ldr	r3, [pc, #252]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	bf14      	ite	ne
 80080be:	2301      	movne	r3, #1
 80080c0:	2300      	moveq	r3, #0
 80080c2:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 80080c4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80080c8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80080cc:	701a      	strb	r2, [r3, #0]
					.stimB 			= StimSelPositions.stimb_sel,
 80080ce:	4b39      	ldr	r3, [pc, #228]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 80080d0:	785b      	ldrb	r3, [r3, #1]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	bf14      	ite	ne
 80080d6:	2301      	movne	r3, #1
 80080d8:	2300      	moveq	r3, #0
 80080da:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 80080dc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80080e0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80080e4:	705a      	strb	r2, [r3, #1]
					.sel_ch.encl 	= StimSelPositions.stim_sel_encl,
 80080e6:	4b33      	ldr	r3, [pc, #204]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 80080e8:	789b      	ldrb	r3, [r3, #2]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	bf14      	ite	ne
 80080ee:	2301      	movne	r3, #1
 80080f0:	2300      	moveq	r3, #0
 80080f2:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 80080f4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80080f8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80080fc:	709a      	strb	r2, [r3, #2]
					.sel_ch.ch1 	= StimSelPositions.stim_sel_ch1,
 80080fe:	4b2d      	ldr	r3, [pc, #180]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 8008100:	78db      	ldrb	r3, [r3, #3]
 8008102:	2b00      	cmp	r3, #0
 8008104:	bf14      	ite	ne
 8008106:	2301      	movne	r3, #1
 8008108:	2300      	moveq	r3, #0
 800810a:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 800810c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008110:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008114:	70da      	strb	r2, [r3, #3]
					.sel_ch.ch2 	= StimSelPositions.stim_sel_ch2,
 8008116:	4b27      	ldr	r3, [pc, #156]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 8008118:	791b      	ldrb	r3, [r3, #4]
 800811a:	2b00      	cmp	r3, #0
 800811c:	bf14      	ite	ne
 800811e:	2301      	movne	r3, #1
 8008120:	2300      	moveq	r3, #0
 8008122:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 8008124:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008128:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800812c:	711a      	strb	r2, [r3, #4]
					.sel_ch.ch3 	= StimSelPositions.stim_sel_ch3,
 800812e:	4b21      	ldr	r3, [pc, #132]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 8008130:	795b      	ldrb	r3, [r3, #5]
 8008132:	2b00      	cmp	r3, #0
 8008134:	bf14      	ite	ne
 8008136:	2301      	movne	r3, #1
 8008138:	2300      	moveq	r3, #0
 800813a:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 800813c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008140:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008144:	715a      	strb	r2, [r3, #5]
					.sel_ch.ch4 	= StimSelPositions.stim_sel_ch4,
 8008146:	4b1b      	ldr	r3, [pc, #108]	@ (80081b4 <app_mode_dvt_command_req_parser+0x11ac>)
 8008148:	799b      	ldrb	r3, [r3, #6]
 800814a:	2b00      	cmp	r3, #0
 800814c:	bf14      	ite	ne
 800814e:	2301      	movne	r3, #1
 8008150:	2300      	moveq	r3, #0
 8008152:	b2da      	uxtb	r2, r3
			Stim_Sel_t sel = {
 8008154:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008158:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800815c:	719a      	strb	r2, [r3, #6]
			app_func_stim_sel_set(sel);
 800815e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008162:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8008166:	e893 0003 	ldmia.w	r3, {r0, r1}
 800816a:	f7fd fdc1 	bl	8005cf0 <app_func_stim_sel_set>
		break;
 800816e:	f001 bbbf 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_STIM_SEL_POSITIONS:
	{
		len_payload = 0;
 8008172:	2300      	movs	r3, #0
 8008174:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008178:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800817c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008180:	7a1b      	ldrb	r3, [r3, #8]
 8008182:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008186:	429a      	cmp	r2, r3
 8008188:	d016      	beq.n	80081b8 <app_mode_dvt_command_req_parser+0x11b0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800818a:	23f1      	movs	r3, #241	@ 0xf1
 800818c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008190:	f001 bbae 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 8008194:	20004d74 	.word	0x20004d74
 8008198:	20004d75 	.word	0x20004d75
 800819c:	20004d76 	.word	0x20004d76
 80081a0:	20004d77 	.word	0x20004d77
 80081a4:	20004d78 	.word	0x20004d78
 80081a8:	20004d79 	.word	0x20004d79
 80081ac:	20004d7a 	.word	0x20004d7a
 80081b0:	20004d64 	.word	0x20004d64
 80081b4:	20004d7c 	.word	0x20004d7c
			uint8_t* payload_offset = resp_payload;
 80081b8:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 80081bc:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stima_sel, sizeof(StimSelPositions.stima_sel));
 80081c0:	2201      	movs	r2, #1
 80081c2:	49cd      	ldr	r1, [pc, #820]	@ (80084f8 <app_mode_dvt_command_req_parser+0x14f0>)
 80081c4:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 80081c8:	f7fe fef5 	bl	8006fb6 <copyStructFieldToPayload>
 80081cc:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stimb_sel, sizeof(StimSelPositions.stimb_sel));
 80081d0:	2201      	movs	r2, #1
 80081d2:	49ca      	ldr	r1, [pc, #808]	@ (80084fc <app_mode_dvt_command_req_parser+0x14f4>)
 80081d4:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 80081d8:	f7fe feed 	bl	8006fb6 <copyStructFieldToPayload>
 80081dc:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stim_sel_encl, sizeof(StimSelPositions.stim_sel_encl));
 80081e0:	2201      	movs	r2, #1
 80081e2:	49c7      	ldr	r1, [pc, #796]	@ (8008500 <app_mode_dvt_command_req_parser+0x14f8>)
 80081e4:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 80081e8:	f7fe fee5 	bl	8006fb6 <copyStructFieldToPayload>
 80081ec:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stim_sel_ch1, sizeof(StimSelPositions.stim_sel_ch1));
 80081f0:	2201      	movs	r2, #1
 80081f2:	49c4      	ldr	r1, [pc, #784]	@ (8008504 <app_mode_dvt_command_req_parser+0x14fc>)
 80081f4:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 80081f8:	f7fe fedd 	bl	8006fb6 <copyStructFieldToPayload>
 80081fc:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stim_sel_ch2, sizeof(StimSelPositions.stim_sel_ch2));
 8008200:	2201      	movs	r2, #1
 8008202:	49c1      	ldr	r1, [pc, #772]	@ (8008508 <app_mode_dvt_command_req_parser+0x1500>)
 8008204:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 8008208:	f7fe fed5 	bl	8006fb6 <copyStructFieldToPayload>
 800820c:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stim_sel_ch3, sizeof(StimSelPositions.stim_sel_ch3));
 8008210:	2201      	movs	r2, #1
 8008212:	49be      	ldr	r1, [pc, #760]	@ (800850c <app_mode_dvt_command_req_parser+0x1504>)
 8008214:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 8008218:	f7fe fecd 	bl	8006fb6 <copyStructFieldToPayload>
 800821c:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&StimSelPositions.stim_sel_ch4, sizeof(StimSelPositions.stim_sel_ch4));
 8008220:	2201      	movs	r2, #1
 8008222:	49bb      	ldr	r1, [pc, #748]	@ (8008510 <app_mode_dvt_command_req_parser+0x1508>)
 8008224:	f8d7 0384 	ldr.w	r0, [r7, #900]	@ 0x384
 8008228:	f7fe fec5 	bl	8006fb6 <copyStructFieldToPayload>
 800822c:	f8c7 0384 	str.w	r0, [r7, #900]	@ 0x384
			resp.PayloadLen = payload_offset - resp_payload;
 8008230:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8008234:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	b2db      	uxtb	r3, r3
 800823c:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008240:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8008244:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008248:	f001 bb52 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_ECG_HR_AFE:
	{
		len_payload = 0;
 800824c:	2300      	movs	r3, #0
 800824e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008252:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008256:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800825a:	7a1b      	ldrb	r3, [r3, #8]
 800825c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008260:	429a      	cmp	r2, r3
 8008262:	d004      	beq.n	800826e <app_mode_dvt_command_req_parser+0x1266>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008264:	23f1      	movs	r3, #241	@ 0xf1
 8008266:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, false);
		}
	}
		break;
 800826a:	f001 bb41 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, false);
 800826e:	2100      	movs	r1, #0
 8008270:	2001      	movs	r0, #1
 8008272:	f7fb fe9d 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008276:	f001 bb3b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_ECG_RR_AFE:
	{
		len_payload = 0;
 800827a:	2300      	movs	r3, #0
 800827c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008280:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008284:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008288:	7a1b      	ldrb	r3, [r3, #8]
 800828a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800828e:	429a      	cmp	r2, r3
 8008290:	d004      	beq.n	800829c <app_mode_dvt_command_req_parser+0x1294>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008292:	23f1      	movs	r3, #241	@ 0xf1
 8008294:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, false);
		}
	}
		break;
 8008298:	f001 bb2a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, false);
 800829c:	2100      	movs	r1, #0
 800829e:	2002      	movs	r0, #2
 80082a0:	f7fb fe86 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 80082a4:	f001 bb24 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_ECG_HR_AFE:
	{
		len_payload = 0;
 80082a8:	2300      	movs	r3, #0
 80082aa:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80082ae:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80082b2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80082b6:	7a1b      	ldrb	r3, [r3, #8]
 80082b8:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80082bc:	429a      	cmp	r2, r3
 80082be:	d004      	beq.n	80082ca <app_mode_dvt_command_req_parser+0x12c2>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80082c0:	23f1      	movs	r3, #241	@ 0xf1
 80082c2:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, true);
		}
	}
		break;
 80082c6:	f001 bb13 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, true);
 80082ca:	2101      	movs	r1, #1
 80082cc:	2001      	movs	r0, #1
 80082ce:	f7fb fe6f 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 80082d2:	f001 bb0d 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_ECG_RR_AFE:
	{
		len_payload = 0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80082dc:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80082e0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80082e4:	7a1b      	ldrb	r3, [r3, #8]
 80082e6:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d004      	beq.n	80082f8 <app_mode_dvt_command_req_parser+0x12f0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80082ee:	23f1      	movs	r3, #241	@ 0xf1
 80082f0:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, true);
		}
	}
		break;
 80082f4:	f001 bafc 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, true);
 80082f8:	2101      	movs	r1, #1
 80082fa:	2002      	movs	r0, #2
 80082fc:	f7fb fe58 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008300:	f001 baf6 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ECG_HR_LOD:
	{
		len_payload = 0;
 8008304:	2300      	movs	r3, #0
 8008306:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800830a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800830e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008312:	7a1b      	ldrb	r3, [r3, #8]
 8008314:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008318:	429a      	cmp	r2, r3
 800831a:	d004      	beq.n	8008326 <app_mode_dvt_command_req_parser+0x131e>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800831c:	23f1      	movs	r3, #241	@ 0xf1
 800831e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008322:	f001 bae5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.ecgHrLod = HAL_GPIO_ReadPin(ECG_HR_LOD_GPIO_Port, ECG_HR_LOD_Pin),
 8008326:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800832a:	487a      	ldr	r0, [pc, #488]	@ (8008514 <app_mode_dvt_command_req_parser+0x150c>)
 800832c:	f00e fa50 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008330:	4603      	mov	r3, r0
 8008332:	461a      	mov	r2, r3
			EcgHrLod_t ecghrlod = {
 8008334:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008338:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800833c:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 800833e:	f507 7325 	add.w	r3, r7, #660	@ 0x294
 8008342:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&ecghrlod.ecgHrLod, sizeof(ecghrlod.ecgHrLod));
 8008346:	f507 7326 	add.w	r3, r7, #664	@ 0x298
 800834a:	2201      	movs	r2, #1
 800834c:	4619      	mov	r1, r3
 800834e:	f8d7 0388 	ldr.w	r0, [r7, #904]	@ 0x388
 8008352:	f7fe fe30 	bl	8006fb6 <copyStructFieldToPayload>
 8008356:	f8c7 0388 	str.w	r0, [r7, #904]	@ 0x388
			resp.PayloadLen = payload_offset - resp_payload;
 800835a:	f507 7325 	add.w	r3, r7, #660	@ 0x294
 800835e:	f8d7 2388 	ldr.w	r2, [r7, #904]	@ 0x388
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	b2db      	uxtb	r3, r3
 8008366:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800836a:	f507 7325 	add.w	r3, r7, #660	@ 0x294
 800836e:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008372:	f001 babd 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ECG_RR_LOD:
	{
		len_payload = 0;
 8008376:	2300      	movs	r3, #0
 8008378:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800837c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008380:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008384:	7a1b      	ldrb	r3, [r3, #8]
 8008386:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800838a:	429a      	cmp	r2, r3
 800838c:	d004      	beq.n	8008398 <app_mode_dvt_command_req_parser+0x1390>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800838e:	23f1      	movs	r3, #241	@ 0xf1
 8008390:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008394:	f001 baac 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.ecgRrLod = HAL_GPIO_ReadPin(ECG_RR_LOD_GPIO_Port, ECG_RR_LOD_Pin),
 8008398:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800839c:	485d      	ldr	r0, [pc, #372]	@ (8008514 <app_mode_dvt_command_req_parser+0x150c>)
 800839e:	f00e fa17 	bl	80167d0 <HAL_GPIO_ReadPin>
 80083a2:	4603      	mov	r3, r0
 80083a4:	461a      	mov	r2, r3
			EcgRrLod_t ecgrrlod = {
 80083a6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80083aa:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80083ae:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 80083b0:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80083b4:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&ecgrrlod.ecgRrLod, sizeof(ecgrrlod.ecgRrLod));
 80083b8:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 80083bc:	2201      	movs	r2, #1
 80083be:	4619      	mov	r1, r3
 80083c0:	f8d7 038c 	ldr.w	r0, [r7, #908]	@ 0x38c
 80083c4:	f7fe fdf7 	bl	8006fb6 <copyStructFieldToPayload>
 80083c8:	f8c7 038c 	str.w	r0, [r7, #908]	@ 0x38c
			resp.PayloadLen = payload_offset - resp_payload;
 80083cc:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80083d0:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80083dc:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 80083e0:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80083e4:	f001 ba84 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ECG_HR_AFE_OUTPUT:
	{
		len_payload = 3;
 80083e8:	2303      	movs	r3, #3
 80083ea:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80083ee:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80083f2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80083f6:	7a1b      	ldrb	r3, [r3, #8]
 80083f8:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d004      	beq.n	800840a <app_mode_dvt_command_req_parser+0x1402>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008400:	23f1      	movs	r3, #241	@ 0xf1
 8008402:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008406:	f001 ba73 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 800840a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800840e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&ecghrafeoutputreq.bufferSize, sizeof(ecghrafeoutputreq.bufferSize));
 8008418:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 800841c:	2201      	movs	r2, #1
 800841e:	4619      	mov	r1, r3
 8008420:	f8d7 0390 	ldr.w	r0, [r7, #912]	@ 0x390
 8008424:	f7fe fddb 	bl	8006fde <copyPayloadToStructField>
 8008428:	f8c7 0390 	str.w	r0, [r7, #912]	@ 0x390
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&ecghrafeoutputreq.samplingFrequency_hz, sizeof(ecghrafeoutputreq.samplingFrequency_hz));
 800842c:	f507 7322 	add.w	r3, r7, #648	@ 0x288
 8008430:	3302      	adds	r3, #2
 8008432:	2202      	movs	r2, #2
 8008434:	4619      	mov	r1, r3
 8008436:	f8d7 0390 	ldr.w	r0, [r7, #912]	@ 0x390
 800843a:	f7fe fdd0 	bl	8006fde <copyPayloadToStructField>
 800843e:	f8c7 0390 	str.w	r0, [r7, #912]	@ 0x390
			memset(&ecghrafeoutputresp, 0, sizeof(EcgHrAfeOutputResp_t));
 8008442:	f107 0310 	add.w	r3, r7, #16
 8008446:	22ef      	movs	r2, #239	@ 0xef
 8008448:	2100      	movs	r1, #0
 800844a:	4618      	mov	r0, r3
 800844c:	f021 fa76 	bl	802993c <memset>
			ecghrafeoutputresp.bufferSize = ecghrafeoutputreq.bufferSize;
 8008450:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008454:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8008458:	781a      	ldrb	r2, [r3, #0]
 800845a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800845e:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008462:	701a      	strb	r2, [r3, #0]
			app_func_meas_sensor_meas(SENSOR_ID_ECG_HR, ecghrafeoutputresp.buffer, ecghrafeoutputresp.bufferSize, ecghrafeoutputreq.samplingFrequency_hz);
 8008464:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008468:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800846c:	781a      	ldrb	r2, [r3, #0]
 800846e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008472:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8008476:	8858      	ldrh	r0, [r3, #2]
 8008478:	f107 0310 	add.w	r3, r7, #16
 800847c:	1c59      	adds	r1, r3, #1
 800847e:	4603      	mov	r3, r0
 8008480:	2001      	movs	r0, #1
 8008482:	f7fb fde3 	bl	800404c <app_func_meas_sensor_meas>
			payload_offset = resp_payload;
 8008486:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800848a:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&ecghrafeoutputresp.bufferSize, sizeof(ecghrafeoutputresp.bufferSize));
 800848e:	f107 0310 	add.w	r3, r7, #16
 8008492:	2201      	movs	r2, #1
 8008494:	4619      	mov	r1, r3
 8008496:	f8d7 0390 	ldr.w	r0, [r7, #912]	@ 0x390
 800849a:	f7fe fd8c 	bl	8006fb6 <copyStructFieldToPayload>
 800849e:	f8c7 0390 	str.w	r0, [r7, #912]	@ 0x390
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)ecghrafeoutputresp.buffer, sizeof(ecghrafeoutputresp.buffer));
 80084a2:	f107 0310 	add.w	r3, r7, #16
 80084a6:	3301      	adds	r3, #1
 80084a8:	22ee      	movs	r2, #238	@ 0xee
 80084aa:	4619      	mov	r1, r3
 80084ac:	f8d7 0390 	ldr.w	r0, [r7, #912]	@ 0x390
 80084b0:	f7fe fd81 	bl	8006fb6 <copyStructFieldToPayload>
 80084b4:	f8c7 0390 	str.w	r0, [r7, #912]	@ 0x390
			resp.PayloadLen = payload_offset - resp_payload;
 80084b8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80084bc:	f8d7 2390 	ldr.w	r2, [r7, #912]	@ 0x390
 80084c0:	1ad3      	subs	r3, r2, r3
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80084c8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80084cc:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80084d0:	f001 ba0e 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ECG_RR_AFE_OUTPUT:
	{
		len_payload = 3;
 80084d4:	2303      	movs	r3, #3
 80084d6:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80084da:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80084de:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80084e2:	7a1b      	ldrb	r3, [r3, #8]
 80084e4:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d015      	beq.n	8008518 <app_mode_dvt_command_req_parser+0x1510>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80084ec:	23f1      	movs	r3, #241	@ 0xf1
 80084ee:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 80084f2:	f001 b9fd 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 80084f6:	bf00      	nop
 80084f8:	20004d7c 	.word	0x20004d7c
 80084fc:	20004d7d 	.word	0x20004d7d
 8008500:	20004d7e 	.word	0x20004d7e
 8008504:	20004d7f 	.word	0x20004d7f
 8008508:	20004d80 	.word	0x20004d80
 800850c:	20004d81 	.word	0x20004d81
 8008510:	20004d82 	.word	0x20004d82
 8008514:	42020800 	.word	0x42020800
			uint8_t* payload_offset = req.Payload;
 8008518:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800851c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&ecgrrafeoutputreq.bufferSize, sizeof(ecgrrafeoutputreq.bufferSize));
 8008526:	f507 7321 	add.w	r3, r7, #644	@ 0x284
 800852a:	2201      	movs	r2, #1
 800852c:	4619      	mov	r1, r3
 800852e:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 8008532:	f7fe fd54 	bl	8006fde <copyPayloadToStructField>
 8008536:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&ecgrrafeoutputreq.samplingFrequency_hz, sizeof(ecgrrafeoutputreq.samplingFrequency_hz));
 800853a:	f507 7321 	add.w	r3, r7, #644	@ 0x284
 800853e:	3302      	adds	r3, #2
 8008540:	2202      	movs	r2, #2
 8008542:	4619      	mov	r1, r3
 8008544:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 8008548:	f7fe fd49 	bl	8006fde <copyPayloadToStructField>
 800854c:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
			memset(&ecgrrafeoutputresp, 0, sizeof(EcgRrAfeOutputResp_t));
 8008550:	f107 0310 	add.w	r3, r7, #16
 8008554:	22ef      	movs	r2, #239	@ 0xef
 8008556:	2100      	movs	r1, #0
 8008558:	4618      	mov	r0, r3
 800855a:	f021 f9ef 	bl	802993c <memset>
			ecgrrafeoutputresp.bufferSize = ecgrrafeoutputreq.bufferSize;
 800855e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008562:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8008566:	781a      	ldrb	r2, [r3, #0]
 8008568:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800856c:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008570:	701a      	strb	r2, [r3, #0]
			app_func_meas_sensor_meas(SENSOR_ID_ECG_RR, ecgrrafeoutputresp.buffer, ecgrrafeoutputresp.bufferSize, ecgrrafeoutputreq.samplingFrequency_hz);
 8008572:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008576:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 800857a:	781a      	ldrb	r2, [r3, #0]
 800857c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008580:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8008584:	8858      	ldrh	r0, [r3, #2]
 8008586:	f107 0310 	add.w	r3, r7, #16
 800858a:	1c59      	adds	r1, r3, #1
 800858c:	4603      	mov	r3, r0
 800858e:	2002      	movs	r0, #2
 8008590:	f7fb fd5c 	bl	800404c <app_func_meas_sensor_meas>
			payload_offset = resp_payload;
 8008594:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008598:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&ecgrrafeoutputresp.bufferSize, sizeof(ecgrrafeoutputresp.bufferSize));
 800859c:	f107 0310 	add.w	r3, r7, #16
 80085a0:	2201      	movs	r2, #1
 80085a2:	4619      	mov	r1, r3
 80085a4:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 80085a8:	f7fe fd05 	bl	8006fb6 <copyStructFieldToPayload>
 80085ac:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)ecgrrafeoutputresp.buffer, sizeof(ecgrrafeoutputresp.buffer));
 80085b0:	f107 0310 	add.w	r3, r7, #16
 80085b4:	3301      	adds	r3, #1
 80085b6:	22ee      	movs	r2, #238	@ 0xee
 80085b8:	4619      	mov	r1, r3
 80085ba:	f8d7 0394 	ldr.w	r0, [r7, #916]	@ 0x394
 80085be:	f7fe fcfa 	bl	8006fb6 <copyStructFieldToPayload>
 80085c2:	f8c7 0394 	str.w	r0, [r7, #916]	@ 0x394
			resp.PayloadLen = payload_offset - resp_payload;
 80085c6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80085ca:	f8d7 2394 	ldr.w	r2, [r7, #916]	@ 0x394
 80085ce:	1ad3      	subs	r3, r2, r3
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80085d6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80085da:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80085de:	f001 b987 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_WPT_VRECT_MON_CIRCUIT:
	{
		len_payload = 0;
 80085e2:	2300      	movs	r3, #0
 80085e4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80085e8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80085ec:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80085f0:	7a1b      	ldrb	r3, [r3, #8]
 80085f2:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d004      	beq.n	8008604 <app_mode_dvt_command_req_parser+0x15fc>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80085fa:	23f1      	movs	r3, #241	@ 0xf1
 80085fc:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_vrect_enable(true);
		}
	}
		break;
 8008600:	f001 b976 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_vrect_enable(true);
 8008604:	2001      	movs	r0, #1
 8008606:	f7fb fda9 	bl	800415c <app_func_meas_vrect_enable>
		break;
 800860a:	f001 b971 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_WPT_VRECT_MON_CIRCUIT:
	{
		len_payload = 0;
 800860e:	2300      	movs	r3, #0
 8008610:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008614:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008618:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800861c:	7a1b      	ldrb	r3, [r3, #8]
 800861e:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008622:	429a      	cmp	r2, r3
 8008624:	d004      	beq.n	8008630 <app_mode_dvt_command_req_parser+0x1628>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008626:	23f1      	movs	r3, #241	@ 0xf1
 8008628:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_vrect_enable(false);
		}
	}
		break;
 800862c:	f001 b960 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_vrect_enable(false);
 8008630:	2000      	movs	r0, #0
 8008632:	f7fb fd93 	bl	800415c <app_func_meas_vrect_enable>
		break;
 8008636:	f001 b95b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_WPT_VRECT_MON_CIRCUIT_OUTPUT:
	{
		len_payload = 3;
 800863a:	2303      	movs	r3, #3
 800863c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008640:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008644:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008648:	7a1b      	ldrb	r3, [r3, #8]
 800864a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800864e:	429a      	cmp	r2, r3
 8008650:	d004      	beq.n	800865c <app_mode_dvt_command_req_parser+0x1654>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008652:	23f1      	movs	r3, #241	@ 0xf1
 8008654:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008658:	f001 b94a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 800865c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008660:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&wptvrectoutputreq.bufferSize, sizeof(wptvrectoutputreq.bufferSize));
 800866a:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 800866e:	2201      	movs	r2, #1
 8008670:	4619      	mov	r1, r3
 8008672:	f8d7 0398 	ldr.w	r0, [r7, #920]	@ 0x398
 8008676:	f7fe fcb2 	bl	8006fde <copyPayloadToStructField>
 800867a:	f8c7 0398 	str.w	r0, [r7, #920]	@ 0x398
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&wptvrectoutputreq.samplingFrequency_hz, sizeof(wptvrectoutputreq.samplingFrequency_hz));
 800867e:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8008682:	3302      	adds	r3, #2
 8008684:	2202      	movs	r2, #2
 8008686:	4619      	mov	r1, r3
 8008688:	f8d7 0398 	ldr.w	r0, [r7, #920]	@ 0x398
 800868c:	f7fe fca7 	bl	8006fde <copyPayloadToStructField>
 8008690:	f8c7 0398 	str.w	r0, [r7, #920]	@ 0x398
			memset(&wptvrectoutputresp, 0, sizeof(WptVrectOutputResp_t));
 8008694:	f107 0310 	add.w	r3, r7, #16
 8008698:	22ef      	movs	r2, #239	@ 0xef
 800869a:	2100      	movs	r1, #0
 800869c:	4618      	mov	r0, r3
 800869e:	f021 f94d 	bl	802993c <memset>
			wptvrectoutputresp.bufferSize = wptvrectoutputreq.bufferSize;
 80086a2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80086a6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80086aa:	781a      	ldrb	r2, [r3, #0]
 80086ac:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80086b0:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80086b4:	701a      	strb	r2, [r3, #0]
			app_func_meas_vrect_mon_meas(wptvrectoutputresp.buffer, wptvrectoutputresp.bufferSize, wptvrectoutputreq.samplingFrequency_hz);
 80086b6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80086ba:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80086be:	7819      	ldrb	r1, [r3, #0]
 80086c0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80086c4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80086c8:	885a      	ldrh	r2, [r3, #2]
 80086ca:	f107 0310 	add.w	r3, r7, #16
 80086ce:	3301      	adds	r3, #1
 80086d0:	4618      	mov	r0, r3
 80086d2:	f7fb fd55 	bl	8004180 <app_func_meas_vrect_mon_meas>
			payload_offset = resp_payload;
 80086d6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80086da:	f8c7 3398 	str.w	r3, [r7, #920]	@ 0x398
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&wptvrectoutputresp.bufferSize, sizeof(wptvrectoutputresp.bufferSize));
 80086de:	f107 0310 	add.w	r3, r7, #16
 80086e2:	2201      	movs	r2, #1
 80086e4:	4619      	mov	r1, r3
 80086e6:	f8d7 0398 	ldr.w	r0, [r7, #920]	@ 0x398
 80086ea:	f7fe fc64 	bl	8006fb6 <copyStructFieldToPayload>
 80086ee:	f8c7 0398 	str.w	r0, [r7, #920]	@ 0x398
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)wptvrectoutputresp.buffer, sizeof(wptvrectoutputresp.buffer));
 80086f2:	f107 0310 	add.w	r3, r7, #16
 80086f6:	3301      	adds	r3, #1
 80086f8:	22ee      	movs	r2, #238	@ 0xee
 80086fa:	4619      	mov	r1, r3
 80086fc:	f8d7 0398 	ldr.w	r0, [r7, #920]	@ 0x398
 8008700:	f7fe fc59 	bl	8006fb6 <copyStructFieldToPayload>
 8008704:	f8c7 0398 	str.w	r0, [r7, #920]	@ 0x398
			resp.PayloadLen = payload_offset - resp_payload;
 8008708:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800870c:	f8d7 2398 	ldr.w	r2, [r7, #920]	@ 0x398
 8008710:	1ad3      	subs	r3, r2, r3
 8008712:	b2db      	uxtb	r3, r3
 8008714:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008718:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800871c:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008720:	f001 b8e6 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_VRECT_DET:
	{
		len_payload = 0;
 8008724:	2300      	movs	r3, #0
 8008726:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800872a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800872e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008732:	7a1b      	ldrb	r3, [r3, #8]
 8008734:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008738:	429a      	cmp	r2, r3
 800873a:	d004      	beq.n	8008746 <app_mode_dvt_command_req_parser+0x173e>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800873c:	23f1      	movs	r3, #241	@ 0xf1
 800873e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008742:	f001 b8d5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.det = (!HAL_GPIO_ReadPin(VRECT_DETn_GPIO_Port, VRECT_DETn_Pin)),
 8008746:	2180      	movs	r1, #128	@ 0x80
 8008748:	48dc      	ldr	r0, [pc, #880]	@ (8008abc <app_mode_dvt_command_req_parser+0x1ab4>)
 800874a:	f00e f841 	bl	80167d0 <HAL_GPIO_ReadPin>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	bf0c      	ite	eq
 8008754:	2301      	moveq	r3, #1
 8008756:	2300      	movne	r3, #0
 8008758:	b2db      	uxtb	r3, r3
 800875a:	461a      	mov	r2, r3
			VrectDet_t vrectdet = {
 800875c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008760:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8008764:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008766:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 800876a:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&vrectdet.det, sizeof(vrectdet.det));
 800876e:	f507 731f 	add.w	r3, r7, #636	@ 0x27c
 8008772:	2201      	movs	r2, #1
 8008774:	4619      	mov	r1, r3
 8008776:	f8d7 039c 	ldr.w	r0, [r7, #924]	@ 0x39c
 800877a:	f7fe fc1c 	bl	8006fb6 <copyStructFieldToPayload>
 800877e:	f8c7 039c 	str.w	r0, [r7, #924]	@ 0x39c
			resp.PayloadLen = payload_offset - resp_payload;
 8008782:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8008786:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 800878a:	1ad3      	subs	r3, r2, r3
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008792:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8008796:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 800879a:	f001 b8a9 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_VRECT_OVP:
	{
		len_payload = 0;
 800879e:	2300      	movs	r3, #0
 80087a0:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80087a4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80087a8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80087ac:	7a1b      	ldrb	r3, [r3, #8]
 80087ae:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d004      	beq.n	80087c0 <app_mode_dvt_command_req_parser+0x17b8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80087b6:	23f1      	movs	r3, #241	@ 0xf1
 80087b8:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 80087bc:	f001 b898 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.ovp = (!HAL_GPIO_ReadPin(VRECT_OVPn_GPIO_Port, VRECT_OVPn_Pin)),
 80087c0:	2140      	movs	r1, #64	@ 0x40
 80087c2:	48be      	ldr	r0, [pc, #760]	@ (8008abc <app_mode_dvt_command_req_parser+0x1ab4>)
 80087c4:	f00e f804 	bl	80167d0 <HAL_GPIO_ReadPin>
 80087c8:	4603      	mov	r3, r0
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	bf0c      	ite	eq
 80087ce:	2301      	moveq	r3, #1
 80087d0:	2300      	movne	r3, #0
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	461a      	mov	r2, r3
			VrectOvp_t vrectovp = {
 80087d6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80087da:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80087de:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 80087e0:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80087e4:	f8c7 33a0 	str.w	r3, [r7, #928]	@ 0x3a0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&vrectovp.ovp, sizeof(vrectovp.ovp));
 80087e8:	f507 731d 	add.w	r3, r7, #628	@ 0x274
 80087ec:	2201      	movs	r2, #1
 80087ee:	4619      	mov	r1, r3
 80087f0:	f8d7 03a0 	ldr.w	r0, [r7, #928]	@ 0x3a0
 80087f4:	f7fe fbdf 	bl	8006fb6 <copyStructFieldToPayload>
 80087f8:	f8c7 03a0 	str.w	r0, [r7, #928]	@ 0x3a0
			resp.PayloadLen = payload_offset - resp_payload;
 80087fc:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8008800:	f8d7 23a0 	ldr.w	r2, [r7, #928]	@ 0x3a0
 8008804:	1ad3      	subs	r3, r2, r3
 8008806:	b2db      	uxtb	r3, r3
 8008808:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800880c:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8008810:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008814:	f001 b86c 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_VCHG_RAIL_SUPPLY_CIRCUIT_POWER_GOOD:
	{
		len_payload = 0;
 8008818:	2300      	movs	r3, #0
 800881a:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800881e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008822:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008826:	7a1b      	ldrb	r3, [r3, #8]
 8008828:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800882c:	429a      	cmp	r2, r3
 800882e:	d004      	beq.n	800883a <app_mode_dvt_command_req_parser+0x1832>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008830:	23f1      	movs	r3, #241	@ 0xf1
 8008832:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008836:	f001 b85b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.pGood = HAL_GPIO_ReadPin(VCHG_PGOOD_GPIO_Port, VCHG_PGOOD_Pin),
 800883a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800883e:	489f      	ldr	r0, [pc, #636]	@ (8008abc <app_mode_dvt_command_req_parser+0x1ab4>)
 8008840:	f00d ffc6 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008844:	4603      	mov	r3, r0
 8008846:	461a      	mov	r2, r3
			VchgRailSupplyPowerGood_t vchgrailsupplypowergood = {
 8008848:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800884c:	f5a3 73e6 	sub.w	r3, r3, #460	@ 0x1cc
 8008850:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008852:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008856:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&vchgrailsupplypowergood.pGood, sizeof(vchgrailsupplypowergood.pGood));
 800885a:	f507 731b 	add.w	r3, r7, #620	@ 0x26c
 800885e:	2201      	movs	r2, #1
 8008860:	4619      	mov	r1, r3
 8008862:	f8d7 03a4 	ldr.w	r0, [r7, #932]	@ 0x3a4
 8008866:	f7fe fba6 	bl	8006fb6 <copyStructFieldToPayload>
 800886a:	f8c7 03a4 	str.w	r0, [r7, #932]	@ 0x3a4
			resp.PayloadLen = payload_offset - resp_payload;
 800886e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008872:	f8d7 23a4 	ldr.w	r2, [r7, #932]	@ 0x3a4
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	b2db      	uxtb	r3, r3
 800887a:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800887e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8008882:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008886:	f001 b833 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_CHARGE_CONTROL_1_CIRCUIT:
	{
		len_payload = 0;
 800888a:	2300      	movs	r3, #0
 800888c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008890:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008894:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008898:	7a1b      	ldrb	r3, [r3, #8]
 800889a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800889e:	429a      	cmp	r2, r3
 80088a0:	d004      	beq.n	80088ac <app_mode_dvt_command_req_parser+0x18a4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80088a2:	23f1      	movs	r3, #241	@ 0xf1
 80088a4:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(CHG1_EN_GPIO_Port, CHG1_EN_Pin, true);
		}
	}
		break;
 80088a8:	f001 b822 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			HAL_GPIO_WritePin(CHG1_EN_GPIO_Port, CHG1_EN_Pin, true);
 80088ac:	2201      	movs	r2, #1
 80088ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80088b2:	4883      	ldr	r0, [pc, #524]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 80088b4:	f00d ffa4 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 80088b8:	f001 b81a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_CHARGE_CONTROL_1_CIRCUIT:
	{
		len_payload = 0;
 80088bc:	2300      	movs	r3, #0
 80088be:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80088c2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80088c6:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80088ca:	7a1b      	ldrb	r3, [r3, #8]
 80088cc:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d004      	beq.n	80088de <app_mode_dvt_command_req_parser+0x18d6>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80088d4:	23f1      	movs	r3, #241	@ 0xf1
 80088d6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(CHG1_EN_GPIO_Port, CHG1_EN_Pin, false);
		}
	}
		break;
 80088da:	f001 b809 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			HAL_GPIO_WritePin(CHG1_EN_GPIO_Port, CHG1_EN_Pin, false);
 80088de:	2200      	movs	r2, #0
 80088e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80088e4:	4876      	ldr	r0, [pc, #472]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 80088e6:	f00d ff8b 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 80088ea:	f001 b801 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_CHARGE_RATE_CONTROL:
	{
		len_payload = 2;
 80088ee:	2302      	movs	r3, #2
 80088f0:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80088f4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80088f8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80088fc:	7a1b      	ldrb	r3, [r3, #8]
 80088fe:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008902:	429a      	cmp	r2, r3
 8008904:	d004      	beq.n	8008910 <app_mode_dvt_command_req_parser+0x1908>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008906:	23f1      	movs	r3, #241	@ 0xf1
 8008908:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			HAL_GPIO_WritePin(CHG_RATE1_GPIO_Port, CHG_RATE1_Pin, chargeratecontrol.chgRate1);
			HAL_GPIO_WritePin(CHG_RATE2_GPIO_Port, CHG_RATE2_Pin, chargeratecontrol.chgRate2);
		}
	}
		break;
 800890c:	f000 bff0 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8008910:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008914:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f8c7 33a8 	str.w	r3, [r7, #936]	@ 0x3a8
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&chargeratecontrol.chgRate1, sizeof(chargeratecontrol.chgRate1));
 800891e:	f507 7319 	add.w	r3, r7, #612	@ 0x264
 8008922:	2201      	movs	r2, #1
 8008924:	4619      	mov	r1, r3
 8008926:	f8d7 03a8 	ldr.w	r0, [r7, #936]	@ 0x3a8
 800892a:	f7fe fb58 	bl	8006fde <copyPayloadToStructField>
 800892e:	f8c7 03a8 	str.w	r0, [r7, #936]	@ 0x3a8
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&chargeratecontrol.chgRate2, sizeof(chargeratecontrol.chgRate2));
 8008932:	f507 7319 	add.w	r3, r7, #612	@ 0x264
 8008936:	3301      	adds	r3, #1
 8008938:	2201      	movs	r2, #1
 800893a:	4619      	mov	r1, r3
 800893c:	f8d7 03a8 	ldr.w	r0, [r7, #936]	@ 0x3a8
 8008940:	f7fe fb4d 	bl	8006fde <copyPayloadToStructField>
 8008944:	f8c7 03a8 	str.w	r0, [r7, #936]	@ 0x3a8
			HAL_GPIO_WritePin(CHG_RATE1_GPIO_Port, CHG_RATE1_Pin, chargeratecontrol.chgRate1);
 8008948:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800894c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	461a      	mov	r2, r3
 8008954:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008958:	4859      	ldr	r0, [pc, #356]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 800895a:	f00d ff51 	bl	8016800 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CHG_RATE2_GPIO_Port, CHG_RATE2_Pin, chargeratecontrol.chgRate2);
 800895e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008962:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8008966:	785b      	ldrb	r3, [r3, #1]
 8008968:	461a      	mov	r2, r3
 800896a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800896e:	4854      	ldr	r0, [pc, #336]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 8008970:	f00d ff46 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 8008974:	f000 bfbc 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_CHG1_STATUS:
	{
		len_payload = 0;
 8008978:	2300      	movs	r3, #0
 800897a:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800897e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008982:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008986:	7a1b      	ldrb	r3, [r3, #8]
 8008988:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800898c:	429a      	cmp	r2, r3
 800898e:	d004      	beq.n	800899a <app_mode_dvt_command_req_parser+0x1992>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008990:	23f1      	movs	r3, #241	@ 0xf1
 8008992:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008996:	f000 bfab 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.status = HAL_GPIO_ReadPin(CHG1_STATUS_GPIO_Port, CHG1_STATUS_Pin),
 800899a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800899e:	4848      	ldr	r0, [pc, #288]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 80089a0:	f00d ff16 	bl	80167d0 <HAL_GPIO_ReadPin>
 80089a4:	4603      	mov	r3, r0
 80089a6:	461a      	mov	r2, r3
			Chg1Status_t chg1status = {
 80089a8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80089ac:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80089b0:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 80089b2:	f507 7317 	add.w	r3, r7, #604	@ 0x25c
 80089b6:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&chg1status.status, sizeof(chg1status.status));
 80089ba:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80089be:	2201      	movs	r2, #1
 80089c0:	4619      	mov	r1, r3
 80089c2:	f8d7 03ac 	ldr.w	r0, [r7, #940]	@ 0x3ac
 80089c6:	f7fe faf6 	bl	8006fb6 <copyStructFieldToPayload>
 80089ca:	f8c7 03ac 	str.w	r0, [r7, #940]	@ 0x3ac
			resp.PayloadLen = payload_offset - resp_payload;
 80089ce:	f507 7317 	add.w	r3, r7, #604	@ 0x25c
 80089d2:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 80089d6:	1ad3      	subs	r3, r2, r3
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80089de:	f507 7317 	add.w	r3, r7, #604	@ 0x25c
 80089e2:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80089e6:	f000 bf83 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_CHG1_OVP_ERR:
	{
		len_payload = 0;
 80089ea:	2300      	movs	r3, #0
 80089ec:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80089f0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80089f4:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80089f8:	7a1b      	ldrb	r3, [r3, #8]
 80089fa:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80089fe:	429a      	cmp	r2, r3
 8008a00:	d004      	beq.n	8008a0c <app_mode_dvt_command_req_parser+0x1a04>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008a02:	23f1      	movs	r3, #241	@ 0xf1
 8008a04:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008a08:	f000 bf72 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.ovpErr = (!HAL_GPIO_ReadPin(CHG1_OVP_ERRn_GPIO_Port, CHG1_OVP_ERRn_Pin)),
 8008a0c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8008a10:	482b      	ldr	r0, [pc, #172]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 8008a12:	f00d fedd 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	bf0c      	ite	eq
 8008a1c:	2301      	moveq	r3, #1
 8008a1e:	2300      	movne	r3, #0
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	461a      	mov	r2, r3
			Chg1OvpErr_t chg1ovperr = {
 8008a24:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008a28:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8008a2c:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008a2e:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8008a32:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&chg1ovperr.ovpErr, sizeof(chg1ovperr.ovpErr));
 8008a36:	f507 7316 	add.w	r3, r7, #600	@ 0x258
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	f8d7 03b0 	ldr.w	r0, [r7, #944]	@ 0x3b0
 8008a42:	f7fe fab8 	bl	8006fb6 <copyStructFieldToPayload>
 8008a46:	f8c7 03b0 	str.w	r0, [r7, #944]	@ 0x3b0
			resp.PayloadLen = payload_offset - resp_payload;
 8008a4a:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8008a4e:	f8d7 23b0 	ldr.w	r2, [r7, #944]	@ 0x3b0
 8008a52:	1ad3      	subs	r3, r2, r3
 8008a54:	b2db      	uxtb	r3, r3
 8008a56:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008a5a:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 8008a5e:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008a62:	f000 bf45 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_CHARGE_CONTROL_2_CIRCUIT:
	{
		len_payload = 0;
 8008a66:	2300      	movs	r3, #0
 8008a68:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008a6c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008a70:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008a74:	7a1b      	ldrb	r3, [r3, #8]
 8008a76:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d004      	beq.n	8008a88 <app_mode_dvt_command_req_parser+0x1a80>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008a7e:	23f1      	movs	r3, #241	@ 0xf1
 8008a80:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(CHG2_EN_GPIO_Port, CHG2_EN_Pin, true);
		}
	}
		break;
 8008a84:	f000 bf34 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			HAL_GPIO_WritePin(CHG2_EN_GPIO_Port, CHG2_EN_Pin, true);
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008a8e:	480c      	ldr	r0, [pc, #48]	@ (8008ac0 <app_mode_dvt_command_req_parser+0x1ab8>)
 8008a90:	f00d feb6 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 8008a94:	f000 bf2c 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_CHARGE_CONTROL_2_CIRCUIT:
	{
		len_payload = 0;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008a9e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008aa2:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008aa6:	7a1b      	ldrb	r3, [r3, #8]
 8008aa8:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d009      	beq.n	8008ac4 <app_mode_dvt_command_req_parser+0x1abc>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008ab0:	23f1      	movs	r3, #241	@ 0xf1
 8008ab2:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(CHG2_EN_GPIO_Port, CHG2_EN_Pin, false);
		}
	}
		break;
 8008ab6:	f000 bf1b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 8008aba:	bf00      	nop
 8008abc:	42020800 	.word	0x42020800
 8008ac0:	42021000 	.word	0x42021000
			HAL_GPIO_WritePin(CHG2_EN_GPIO_Port, CHG2_EN_Pin, false);
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008aca:	48d2      	ldr	r0, [pc, #840]	@ (8008e14 <app_mode_dvt_command_req_parser+0x1e0c>)
 8008acc:	f00d fe98 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 8008ad0:	f000 bf0e 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_CHG2_STATUS:
	{
		len_payload = 0;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008ada:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008ade:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008ae2:	7a1b      	ldrb	r3, [r3, #8]
 8008ae4:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d004      	beq.n	8008af6 <app_mode_dvt_command_req_parser+0x1aee>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008aec:	23f1      	movs	r3, #241	@ 0xf1
 8008aee:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008af2:	f000 befd 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.status = HAL_GPIO_ReadPin(CHG2_STATUS_GPIO_Port, CHG2_STATUS_Pin),
 8008af6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008afa:	48c6      	ldr	r0, [pc, #792]	@ (8008e14 <app_mode_dvt_command_req_parser+0x1e0c>)
 8008afc:	f00d fe68 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008b00:	4603      	mov	r3, r0
 8008b02:	461a      	mov	r2, r3
			Chg2Status_t chg2status = {
 8008b04:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008b08:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8008b0c:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008b0e:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8008b12:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&chg2status.status, sizeof(chg2status.status));
 8008b16:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	f8d7 03b4 	ldr.w	r0, [r7, #948]	@ 0x3b4
 8008b22:	f7fe fa48 	bl	8006fb6 <copyStructFieldToPayload>
 8008b26:	f8c7 03b4 	str.w	r0, [r7, #948]	@ 0x3b4
			resp.PayloadLen = payload_offset - resp_payload;
 8008b2a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8008b2e:	f8d7 23b4 	ldr.w	r2, [r7, #948]	@ 0x3b4
 8008b32:	1ad3      	subs	r3, r2, r3
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008b3a:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8008b3e:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008b42:	f000 bed5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_CHG2_OVP_ERR:
	{
		len_payload = 0;
 8008b46:	2300      	movs	r3, #0
 8008b48:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008b4c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008b50:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008b54:	7a1b      	ldrb	r3, [r3, #8]
 8008b56:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	d004      	beq.n	8008b68 <app_mode_dvt_command_req_parser+0x1b60>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008b5e:	23f1      	movs	r3, #241	@ 0xf1
 8008b60:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008b64:	f000 bec4 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.ovpErr = (!HAL_GPIO_ReadPin(CHG2_OVP_ERRn_GPIO_Port, CHG2_OVP_ERRn_Pin)),
 8008b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008b6c:	48a9      	ldr	r0, [pc, #676]	@ (8008e14 <app_mode_dvt_command_req_parser+0x1e0c>)
 8008b6e:	f00d fe2f 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008b72:	4603      	mov	r3, r0
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	bf0c      	ite	eq
 8008b78:	2301      	moveq	r3, #1
 8008b7a:	2300      	movne	r3, #0
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	461a      	mov	r2, r3
			Chg2OvpErr_t chg2ovperr = {
 8008b80:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008b84:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8008b88:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008b8a:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8008b8e:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&chg2ovperr.ovpErr, sizeof(chg2ovperr.ovpErr));
 8008b92:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8008b96:	2201      	movs	r2, #1
 8008b98:	4619      	mov	r1, r3
 8008b9a:	f8d7 03b8 	ldr.w	r0, [r7, #952]	@ 0x3b8
 8008b9e:	f7fe fa0a 	bl	8006fb6 <copyStructFieldToPayload>
 8008ba2:	f8c7 03b8 	str.w	r0, [r7, #952]	@ 0x3b8
			resp.PayloadLen = payload_offset - resp_payload;
 8008ba6:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8008baa:	f8d7 23b8 	ldr.w	r2, [r7, #952]	@ 0x3b8
 8008bae:	1ad3      	subs	r3, r2, r3
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008bb6:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8008bba:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008bbe:	f000 be97 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_THERMISTOR_INTERFACE_CIRCUIT:
	{
		len_payload = 0;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008bc8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008bcc:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008bd0:	7a1b      	ldrb	r3, [r3, #8]
 8008bd2:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d004      	beq.n	8008be4 <app_mode_dvt_command_req_parser+0x1bdc>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008bda:	23f1      	movs	r3, #241	@ 0xf1
 8008bdc:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_therm_enable(true);
		}
	}
		break;
 8008be0:	f000 be86 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_therm_enable(true);
 8008be4:	2001      	movs	r0, #1
 8008be6:	f7fb fae7 	bl	80041b8 <app_func_meas_therm_enable>
		break;
 8008bea:	f000 be81 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_THERMISTOR_INTERFACE_CIRCUIT:
	{
		len_payload = 0;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008bf4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008bf8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008bfc:	7a1b      	ldrb	r3, [r3, #8]
 8008bfe:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d004      	beq.n	8008c10 <app_mode_dvt_command_req_parser+0x1c08>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008c06:	23f1      	movs	r3, #241	@ 0xf1
 8008c08:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_therm_enable(false);
		}
	}
		break;
 8008c0c:	f000 be70 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_therm_enable(false);
 8008c10:	2000      	movs	r0, #0
 8008c12:	f7fb fad1 	bl	80041b8 <app_func_meas_therm_enable>
		break;
 8008c16:	f000 be6b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_THERM_REF:
	{
		len_payload = 3;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008c20:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008c24:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008c28:	7a1b      	ldrb	r3, [r3, #8]
 8008c2a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d004      	beq.n	8008c3c <app_mode_dvt_command_req_parser+0x1c34>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008c32:	23f1      	movs	r3, #241	@ 0xf1
 8008c34:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008c38:	f000 be5a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8008c3c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008c40:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermrefreq.bufferSize, sizeof(thermrefreq.bufferSize));
 8008c4a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8008c4e:	2201      	movs	r2, #1
 8008c50:	4619      	mov	r1, r3
 8008c52:	f8d7 03bc 	ldr.w	r0, [r7, #956]	@ 0x3bc
 8008c56:	f7fe f9c2 	bl	8006fde <copyPayloadToStructField>
 8008c5a:	f8c7 03bc 	str.w	r0, [r7, #956]	@ 0x3bc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermrefreq.samplingFrequency_hz, sizeof(thermrefreq.samplingFrequency_hz));
 8008c5e:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8008c62:	3302      	adds	r3, #2
 8008c64:	2202      	movs	r2, #2
 8008c66:	4619      	mov	r1, r3
 8008c68:	f8d7 03bc 	ldr.w	r0, [r7, #956]	@ 0x3bc
 8008c6c:	f7fe f9b7 	bl	8006fde <copyPayloadToStructField>
 8008c70:	f8c7 03bc 	str.w	r0, [r7, #956]	@ 0x3bc
			memset(&thermrefresp, 0, sizeof(ThermRefResp_t));
 8008c74:	f107 0310 	add.w	r3, r7, #16
 8008c78:	22ef      	movs	r2, #239	@ 0xef
 8008c7a:	2100      	movs	r1, #0
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f020 fe5d 	bl	802993c <memset>
			thermrefresp.bufferSize = thermrefreq.bufferSize;
 8008c82:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008c86:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8008c8a:	781a      	ldrb	r2, [r3, #0]
 8008c8c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008c90:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008c94:	701a      	strb	r2, [r3, #0]
			app_func_meas_therm_meas(THERM_ID_REF, thermrefresp.buffer, thermrefresp.bufferSize, thermrefreq.samplingFrequency_hz);
 8008c96:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008c9a:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008c9e:	781a      	ldrb	r2, [r3, #0]
 8008ca0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008ca4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8008ca8:	8858      	ldrh	r0, [r3, #2]
 8008caa:	f107 0310 	add.w	r3, r7, #16
 8008cae:	1c59      	adds	r1, r3, #1
 8008cb0:	4603      	mov	r3, r0
 8008cb2:	2001      	movs	r0, #1
 8008cb4:	f7fb fa92 	bl	80041dc <app_func_meas_therm_meas>
			payload_offset = resp_payload;
 8008cb8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008cbc:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&thermrefresp.bufferSize, sizeof(thermrefresp.bufferSize));
 8008cc0:	f107 0310 	add.w	r3, r7, #16
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	4619      	mov	r1, r3
 8008cc8:	f8d7 03bc 	ldr.w	r0, [r7, #956]	@ 0x3bc
 8008ccc:	f7fe f973 	bl	8006fb6 <copyStructFieldToPayload>
 8008cd0:	f8c7 03bc 	str.w	r0, [r7, #956]	@ 0x3bc
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)thermrefresp.buffer, sizeof(thermrefresp.buffer));
 8008cd4:	f107 0310 	add.w	r3, r7, #16
 8008cd8:	3301      	adds	r3, #1
 8008cda:	22ee      	movs	r2, #238	@ 0xee
 8008cdc:	4619      	mov	r1, r3
 8008cde:	f8d7 03bc 	ldr.w	r0, [r7, #956]	@ 0x3bc
 8008ce2:	f7fe f968 	bl	8006fb6 <copyStructFieldToPayload>
 8008ce6:	f8c7 03bc 	str.w	r0, [r7, #956]	@ 0x3bc
			resp.PayloadLen = payload_offset - resp_payload;
 8008cea:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008cee:	f8d7 23bc 	ldr.w	r2, [r7, #956]	@ 0x3bc
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	b2db      	uxtb	r3, r3
 8008cf6:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008cfa:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008cfe:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008d02:	f000 bdf5 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_THERM_OUT:
	{
		len_payload = 3;
 8008d06:	2303      	movs	r3, #3
 8008d08:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008d0c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d10:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008d14:	7a1b      	ldrb	r3, [r3, #8]
 8008d16:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d004      	beq.n	8008d28 <app_mode_dvt_command_req_parser+0x1d20>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008d1e:	23f1      	movs	r3, #241	@ 0xf1
 8008d20:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008d24:	f000 bde4 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8008d28:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d2c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermoutreq.bufferSize, sizeof(thermoutreq.bufferSize));
 8008d36:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	f8d7 03c0 	ldr.w	r0, [r7, #960]	@ 0x3c0
 8008d42:	f7fe f94c 	bl	8006fde <copyPayloadToStructField>
 8008d46:	f8c7 03c0 	str.w	r0, [r7, #960]	@ 0x3c0
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermoutreq.samplingFrequency_hz, sizeof(thermoutreq.samplingFrequency_hz));
 8008d4a:	f507 730f 	add.w	r3, r7, #572	@ 0x23c
 8008d4e:	3302      	adds	r3, #2
 8008d50:	2202      	movs	r2, #2
 8008d52:	4619      	mov	r1, r3
 8008d54:	f8d7 03c0 	ldr.w	r0, [r7, #960]	@ 0x3c0
 8008d58:	f7fe f941 	bl	8006fde <copyPayloadToStructField>
 8008d5c:	f8c7 03c0 	str.w	r0, [r7, #960]	@ 0x3c0
			memset(&thermoutresp, 0, sizeof(ThermOutResp_t));
 8008d60:	f107 0310 	add.w	r3, r7, #16
 8008d64:	22ef      	movs	r2, #239	@ 0xef
 8008d66:	2100      	movs	r1, #0
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f020 fde7 	bl	802993c <memset>
			thermoutresp.bufferSize = thermoutreq.bufferSize;
 8008d6e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8008d76:	781a      	ldrb	r2, [r3, #0]
 8008d78:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d7c:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008d80:	701a      	strb	r2, [r3, #0]
			app_func_meas_therm_meas(THERM_ID_OUT, thermoutresp.buffer, thermoutresp.bufferSize, thermoutreq.samplingFrequency_hz);
 8008d82:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d86:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008d8a:	781a      	ldrb	r2, [r3, #0]
 8008d8c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008d90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8008d94:	8858      	ldrh	r0, [r3, #2]
 8008d96:	f107 0310 	add.w	r3, r7, #16
 8008d9a:	1c59      	adds	r1, r3, #1
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	2002      	movs	r0, #2
 8008da0:	f7fb fa1c 	bl	80041dc <app_func_meas_therm_meas>
			payload_offset = resp_payload;
 8008da4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008da8:	f8c7 33c0 	str.w	r3, [r7, #960]	@ 0x3c0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&thermoutresp.bufferSize, sizeof(thermoutresp.bufferSize));
 8008dac:	f107 0310 	add.w	r3, r7, #16
 8008db0:	2201      	movs	r2, #1
 8008db2:	4619      	mov	r1, r3
 8008db4:	f8d7 03c0 	ldr.w	r0, [r7, #960]	@ 0x3c0
 8008db8:	f7fe f8fd 	bl	8006fb6 <copyStructFieldToPayload>
 8008dbc:	f8c7 03c0 	str.w	r0, [r7, #960]	@ 0x3c0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)thermoutresp.buffer, sizeof(thermoutresp.buffer));
 8008dc0:	f107 0310 	add.w	r3, r7, #16
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	22ee      	movs	r2, #238	@ 0xee
 8008dc8:	4619      	mov	r1, r3
 8008dca:	f8d7 03c0 	ldr.w	r0, [r7, #960]	@ 0x3c0
 8008dce:	f7fe f8f2 	bl	8006fb6 <copyStructFieldToPayload>
 8008dd2:	f8c7 03c0 	str.w	r0, [r7, #960]	@ 0x3c0
			resp.PayloadLen = payload_offset - resp_payload;
 8008dd6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008dda:	f8d7 23c0 	ldr.w	r2, [r7, #960]	@ 0x3c0
 8008dde:	1ad3      	subs	r3, r2, r3
 8008de0:	b2db      	uxtb	r3, r3
 8008de2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008de6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008dea:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008dee:	f000 bd7f 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_THERM_OFST:
	{
		len_payload = 3;
 8008df2:	2303      	movs	r3, #3
 8008df4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008df8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008dfc:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008e00:	7a1b      	ldrb	r3, [r3, #8]
 8008e02:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d006      	beq.n	8008e18 <app_mode_dvt_command_req_parser+0x1e10>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008e0a:	23f1      	movs	r3, #241	@ 0xf1
 8008e0c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008e10:	f000 bd6e 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 8008e14:	42021000 	.word	0x42021000
			uint8_t* payload_offset = req.Payload;
 8008e18:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008e1c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermofstreq.bufferSize, sizeof(thermofstreq.bufferSize));
 8008e26:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	f8d7 03c4 	ldr.w	r0, [r7, #964]	@ 0x3c4
 8008e32:	f7fe f8d4 	bl	8006fde <copyPayloadToStructField>
 8008e36:	f8c7 03c4 	str.w	r0, [r7, #964]	@ 0x3c4
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&thermofstreq.samplingFrequency_hz, sizeof(thermofstreq.samplingFrequency_hz));
 8008e3a:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 8008e3e:	3302      	adds	r3, #2
 8008e40:	2202      	movs	r2, #2
 8008e42:	4619      	mov	r1, r3
 8008e44:	f8d7 03c4 	ldr.w	r0, [r7, #964]	@ 0x3c4
 8008e48:	f7fe f8c9 	bl	8006fde <copyPayloadToStructField>
 8008e4c:	f8c7 03c4 	str.w	r0, [r7, #964]	@ 0x3c4
			memset(&thermofstresp, 0, sizeof(ThermOffstResp_t));
 8008e50:	f107 0310 	add.w	r3, r7, #16
 8008e54:	22ef      	movs	r2, #239	@ 0xef
 8008e56:	2100      	movs	r1, #0
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f020 fd6f 	bl	802993c <memset>
			thermofstresp.bufferSize = thermofstreq.bufferSize;
 8008e5e:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008e62:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8008e66:	781a      	ldrb	r2, [r3, #0]
 8008e68:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008e6c:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008e70:	701a      	strb	r2, [r3, #0]
			app_func_meas_therm_meas(THERM_ID_OFST, thermofstresp.buffer, thermofstresp.bufferSize, thermofstreq.samplingFrequency_hz);
 8008e72:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008e76:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8008e7a:	781a      	ldrb	r2, [r3, #0]
 8008e7c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008e80:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8008e84:	8858      	ldrh	r0, [r3, #2]
 8008e86:	f107 0310 	add.w	r3, r7, #16
 8008e8a:	1c59      	adds	r1, r3, #1
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2003      	movs	r0, #3
 8008e90:	f7fb f9a4 	bl	80041dc <app_func_meas_therm_meas>
			payload_offset = resp_payload;
 8008e94:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008e98:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&thermofstresp.bufferSize, sizeof(thermofstresp.bufferSize));
 8008e9c:	f107 0310 	add.w	r3, r7, #16
 8008ea0:	2201      	movs	r2, #1
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	f8d7 03c4 	ldr.w	r0, [r7, #964]	@ 0x3c4
 8008ea8:	f7fe f885 	bl	8006fb6 <copyStructFieldToPayload>
 8008eac:	f8c7 03c4 	str.w	r0, [r7, #964]	@ 0x3c4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)thermofstresp.buffer, sizeof(thermofstresp.buffer));
 8008eb0:	f107 0310 	add.w	r3, r7, #16
 8008eb4:	3301      	adds	r3, #1
 8008eb6:	22ee      	movs	r2, #238	@ 0xee
 8008eb8:	4619      	mov	r1, r3
 8008eba:	f8d7 03c4 	ldr.w	r0, [r7, #964]	@ 0x3c4
 8008ebe:	f7fe f87a 	bl	8006fb6 <copyStructFieldToPayload>
 8008ec2:	f8c7 03c4 	str.w	r0, [r7, #964]	@ 0x3c4
			resp.PayloadLen = payload_offset - resp_payload;
 8008ec6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008eca:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 8008ece:	1ad3      	subs	r3, r2, r3
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008ed6:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8008eda:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8008ede:	f000 bd07 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_ENG1_AFE:
	{
		len_payload = 0;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008ee8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008eec:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008ef0:	7a1b      	ldrb	r3, [r3, #8]
 8008ef2:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d004      	beq.n	8008f04 <app_mode_dvt_command_req_parser+0x1efc>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008efa:	23f1      	movs	r3, #241	@ 0xf1
 8008efc:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ENG1, false);
		}
	}
		break;
 8008f00:	f000 bcf6 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ENG1, false);
 8008f04:	2100      	movs	r1, #0
 8008f06:	2003      	movs	r0, #3
 8008f08:	f7fb f852 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008f0c:	f000 bcf0 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_ENG2_AFE:
	{
		len_payload = 0;
 8008f10:	2300      	movs	r3, #0
 8008f12:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008f16:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008f1a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008f1e:	7a1b      	ldrb	r3, [r3, #8]
 8008f20:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d004      	beq.n	8008f32 <app_mode_dvt_command_req_parser+0x1f2a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008f28:	23f1      	movs	r3, #241	@ 0xf1
 8008f2a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ENG2, false);
		}
	}
		break;
 8008f2e:	f000 bcdf 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ENG2, false);
 8008f32:	2100      	movs	r1, #0
 8008f34:	2004      	movs	r0, #4
 8008f36:	f7fb f83b 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008f3a:	f000 bcd9 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_ENG1_AFE:
	{
		len_payload = 0;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008f44:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008f48:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008f4c:	7a1b      	ldrb	r3, [r3, #8]
 8008f4e:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d004      	beq.n	8008f60 <app_mode_dvt_command_req_parser+0x1f58>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008f56:	23f1      	movs	r3, #241	@ 0xf1
 8008f58:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ENG1, true);
		}
	}
		break;
 8008f5c:	f000 bcc8 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ENG1, true);
 8008f60:	2101      	movs	r1, #1
 8008f62:	2003      	movs	r0, #3
 8008f64:	f7fb f824 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008f68:	f000 bcc2 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_ENG2_AFE:
	{
		len_payload = 0;
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008f72:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008f76:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008f7a:	7a1b      	ldrb	r3, [r3, #8]
 8008f7c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d004      	beq.n	8008f8e <app_mode_dvt_command_req_parser+0x1f86>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008f84:	23f1      	movs	r3, #241	@ 0xf1
 8008f86:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_meas_sensor_enable(SENSOR_ID_ENG2, true);
		}
	}
		break;
 8008f8a:	f000 bcb1 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_sensor_enable(SENSOR_ID_ENG2, true);
 8008f8e:	2101      	movs	r1, #1
 8008f90:	2004      	movs	r0, #4
 8008f92:	f7fb f80d 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 8008f96:	f000 bcab 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ENG1_LOD:
	{
		len_payload = 0;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8008fa0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008fa4:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8008fa8:	7a1b      	ldrb	r3, [r3, #8]
 8008faa:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d004      	beq.n	8008fbc <app_mode_dvt_command_req_parser+0x1fb4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8008fb2:	23f1      	movs	r3, #241	@ 0xf1
 8008fb4:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8008fb8:	f000 bc9a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.eng1Lod = HAL_GPIO_ReadPin(ENG1_LOD_GPIO_Port, ENG1_LOD_Pin),
 8008fbc:	2140      	movs	r1, #64	@ 0x40
 8008fbe:	48df      	ldr	r0, [pc, #892]	@ (800933c <app_mode_dvt_command_req_parser+0x2334>)
 8008fc0:	f00d fc06 	bl	80167d0 <HAL_GPIO_ReadPin>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	461a      	mov	r2, r3
			Eng1Lod_t eng1lod = {
 8008fc8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8008fcc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8008fd0:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8008fd2:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8008fd6:	f8c7 33c8 	str.w	r3, [r7, #968]	@ 0x3c8
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&eng1lod.eng1Lod, sizeof(eng1lod.eng1Lod));
 8008fda:	f507 730d 	add.w	r3, r7, #564	@ 0x234
 8008fde:	2201      	movs	r2, #1
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	f8d7 03c8 	ldr.w	r0, [r7, #968]	@ 0x3c8
 8008fe6:	f7fd ffe6 	bl	8006fb6 <copyStructFieldToPayload>
 8008fea:	f8c7 03c8 	str.w	r0, [r7, #968]	@ 0x3c8
			resp.PayloadLen = payload_offset - resp_payload;
 8008fee:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8008ff2:	f8d7 23c8 	ldr.w	r2, [r7, #968]	@ 0x3c8
 8008ff6:	1ad3      	subs	r3, r2, r3
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8008ffe:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8009002:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009006:	f000 bc73 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ENG2_LOD:
	{
		len_payload = 0;
 800900a:	2300      	movs	r3, #0
 800900c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009010:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009014:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009018:	7a1b      	ldrb	r3, [r3, #8]
 800901a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800901e:	429a      	cmp	r2, r3
 8009020:	d004      	beq.n	800902c <app_mode_dvt_command_req_parser+0x2024>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009022:	23f1      	movs	r3, #241	@ 0xf1
 8009024:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8009028:	f000 bc62 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.eng2Lod = HAL_GPIO_ReadPin(ENG2_LOD_GPIO_Port, ENG2_LOD_Pin),
 800902c:	2102      	movs	r1, #2
 800902e:	48c4      	ldr	r0, [pc, #784]	@ (8009340 <app_mode_dvt_command_req_parser+0x2338>)
 8009030:	f00d fbce 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009034:	4603      	mov	r3, r0
 8009036:	461a      	mov	r2, r3
			Eng2Lod_t eng2lod = {
 8009038:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800903c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8009040:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 8009042:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009046:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&eng2lod.eng2Lod, sizeof(eng2lod.eng2Lod));
 800904a:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 800904e:	2201      	movs	r2, #1
 8009050:	4619      	mov	r1, r3
 8009052:	f8d7 03cc 	ldr.w	r0, [r7, #972]	@ 0x3cc
 8009056:	f7fd ffae 	bl	8006fb6 <copyStructFieldToPayload>
 800905a:	f8c7 03cc 	str.w	r0, [r7, #972]	@ 0x3cc
			resp.PayloadLen = payload_offset - resp_payload;
 800905e:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009062:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 8009066:	1ad3      	subs	r3, r2, r3
 8009068:	b2db      	uxtb	r3, r3
 800906a:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800906e:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8009072:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009076:	f000 bc3b 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ENG1_AFE_OUTPUT:
	{
		len_payload = 3;
 800907a:	2303      	movs	r3, #3
 800907c:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009080:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009084:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009088:	7a1b      	ldrb	r3, [r3, #8]
 800908a:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800908e:	429a      	cmp	r2, r3
 8009090:	d004      	beq.n	800909c <app_mode_dvt_command_req_parser+0x2094>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009092:	23f1      	movs	r3, #241	@ 0xf1
 8009094:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8009098:	f000 bc2a 	b.w	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 800909c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80090a0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&eng1afeoutputreq.bufferSize, sizeof(eng1afeoutputreq.bufferSize));
 80090aa:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80090ae:	2201      	movs	r2, #1
 80090b0:	4619      	mov	r1, r3
 80090b2:	f8d7 03d0 	ldr.w	r0, [r7, #976]	@ 0x3d0
 80090b6:	f7fd ff92 	bl	8006fde <copyPayloadToStructField>
 80090ba:	f8c7 03d0 	str.w	r0, [r7, #976]	@ 0x3d0
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&eng1afeoutputreq.samplingFrequency_hz, sizeof(eng1afeoutputreq.samplingFrequency_hz));
 80090be:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 80090c2:	3302      	adds	r3, #2
 80090c4:	2202      	movs	r2, #2
 80090c6:	4619      	mov	r1, r3
 80090c8:	f8d7 03d0 	ldr.w	r0, [r7, #976]	@ 0x3d0
 80090cc:	f7fd ff87 	bl	8006fde <copyPayloadToStructField>
 80090d0:	f8c7 03d0 	str.w	r0, [r7, #976]	@ 0x3d0
			memset(&eng1afeoutputresp, 0, sizeof(Eng1AfeOutputResp_t));
 80090d4:	f107 0310 	add.w	r3, r7, #16
 80090d8:	22ef      	movs	r2, #239	@ 0xef
 80090da:	2100      	movs	r1, #0
 80090dc:	4618      	mov	r0, r3
 80090de:	f020 fc2d 	bl	802993c <memset>
			eng1afeoutputresp.bufferSize = eng1afeoutputreq.bufferSize;
 80090e2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80090e6:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 80090ea:	781a      	ldrb	r2, [r3, #0]
 80090ec:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80090f0:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80090f4:	701a      	strb	r2, [r3, #0]
			app_func_meas_sensor_meas(SENSOR_ID_ENG1, eng1afeoutputresp.buffer, eng1afeoutputresp.bufferSize, eng1afeoutputreq.samplingFrequency_hz);
 80090f6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80090fa:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80090fe:	781a      	ldrb	r2, [r3, #0]
 8009100:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009104:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8009108:	8858      	ldrh	r0, [r3, #2]
 800910a:	f107 0310 	add.w	r3, r7, #16
 800910e:	1c59      	adds	r1, r3, #1
 8009110:	4603      	mov	r3, r0
 8009112:	2003      	movs	r0, #3
 8009114:	f7fa ff9a 	bl	800404c <app_func_meas_sensor_meas>
			payload_offset = resp_payload;
 8009118:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800911c:	f8c7 33d0 	str.w	r3, [r7, #976]	@ 0x3d0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&eng1afeoutputresp.bufferSize, sizeof(eng1afeoutputresp.bufferSize));
 8009120:	f107 0310 	add.w	r3, r7, #16
 8009124:	2201      	movs	r2, #1
 8009126:	4619      	mov	r1, r3
 8009128:	f8d7 03d0 	ldr.w	r0, [r7, #976]	@ 0x3d0
 800912c:	f7fd ff43 	bl	8006fb6 <copyStructFieldToPayload>
 8009130:	f8c7 03d0 	str.w	r0, [r7, #976]	@ 0x3d0
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)eng1afeoutputresp.buffer, sizeof(eng1afeoutputresp.buffer));
 8009134:	f107 0310 	add.w	r3, r7, #16
 8009138:	3301      	adds	r3, #1
 800913a:	22ee      	movs	r2, #238	@ 0xee
 800913c:	4619      	mov	r1, r3
 800913e:	f8d7 03d0 	ldr.w	r0, [r7, #976]	@ 0x3d0
 8009142:	f7fd ff38 	bl	8006fb6 <copyStructFieldToPayload>
 8009146:	f8c7 03d0 	str.w	r0, [r7, #976]	@ 0x3d0
			resp.PayloadLen = payload_offset - resp_payload;
 800914a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800914e:	f8d7 23d0 	ldr.w	r2, [r7, #976]	@ 0x3d0
 8009152:	1ad3      	subs	r3, r2, r3
 8009154:	b2db      	uxtb	r3, r3
 8009156:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800915a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800915e:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009162:	e3c5      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_ENG2_AFE_OUTPUT:
	{
		len_payload = 3;
 8009164:	2303      	movs	r3, #3
 8009166:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800916a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800916e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009172:	7a1b      	ldrb	r3, [r3, #8]
 8009174:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009178:	429a      	cmp	r2, r3
 800917a:	d003      	beq.n	8009184 <app_mode_dvt_command_req_parser+0x217c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800917c:	23f1      	movs	r3, #241	@ 0xf1
 800917e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8009182:	e3b5      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8009184:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009188:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&eng2afeoutputreq.bufferSize, sizeof(eng2afeoutputreq.bufferSize));
 8009192:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8009196:	2201      	movs	r2, #1
 8009198:	4619      	mov	r1, r3
 800919a:	f8d7 03d4 	ldr.w	r0, [r7, #980]	@ 0x3d4
 800919e:	f7fd ff1e 	bl	8006fde <copyPayloadToStructField>
 80091a2:	f8c7 03d4 	str.w	r0, [r7, #980]	@ 0x3d4
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&eng2afeoutputreq.samplingFrequency_hz, sizeof(eng2afeoutputreq.samplingFrequency_hz));
 80091a6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80091aa:	3302      	adds	r3, #2
 80091ac:	2202      	movs	r2, #2
 80091ae:	4619      	mov	r1, r3
 80091b0:	f8d7 03d4 	ldr.w	r0, [r7, #980]	@ 0x3d4
 80091b4:	f7fd ff13 	bl	8006fde <copyPayloadToStructField>
 80091b8:	f8c7 03d4 	str.w	r0, [r7, #980]	@ 0x3d4
			memset(&eng2afeoutputresp, 0, sizeof(Eng2AfeOutputResp_t));
 80091bc:	f107 0310 	add.w	r3, r7, #16
 80091c0:	22ef      	movs	r2, #239	@ 0xef
 80091c2:	2100      	movs	r1, #0
 80091c4:	4618      	mov	r0, r3
 80091c6:	f020 fbb9 	bl	802993c <memset>
			eng2afeoutputresp.bufferSize = eng2afeoutputreq.bufferSize;
 80091ca:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80091ce:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80091d2:	781a      	ldrb	r2, [r3, #0]
 80091d4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80091d8:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80091dc:	701a      	strb	r2, [r3, #0]
			app_func_meas_sensor_meas(SENSOR_ID_ENG2, eng2afeoutputresp.buffer, eng2afeoutputresp.bufferSize, eng2afeoutputreq.samplingFrequency_hz);
 80091de:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80091e2:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 80091e6:	781a      	ldrb	r2, [r3, #0]
 80091e8:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80091ec:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80091f0:	8858      	ldrh	r0, [r3, #2]
 80091f2:	f107 0310 	add.w	r3, r7, #16
 80091f6:	1c59      	adds	r1, r3, #1
 80091f8:	4603      	mov	r3, r0
 80091fa:	2004      	movs	r0, #4
 80091fc:	f7fa ff26 	bl	800404c <app_func_meas_sensor_meas>
			payload_offset = resp_payload;
 8009200:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8009204:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&eng2afeoutputresp.bufferSize, sizeof(eng2afeoutputresp.bufferSize));
 8009208:	f107 0310 	add.w	r3, r7, #16
 800920c:	2201      	movs	r2, #1
 800920e:	4619      	mov	r1, r3
 8009210:	f8d7 03d4 	ldr.w	r0, [r7, #980]	@ 0x3d4
 8009214:	f7fd fecf 	bl	8006fb6 <copyStructFieldToPayload>
 8009218:	f8c7 03d4 	str.w	r0, [r7, #980]	@ 0x3d4
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)eng2afeoutputresp.buffer, sizeof(eng2afeoutputresp.buffer));
 800921c:	f107 0310 	add.w	r3, r7, #16
 8009220:	3301      	adds	r3, #1
 8009222:	22ee      	movs	r2, #238	@ 0xee
 8009224:	4619      	mov	r1, r3
 8009226:	f8d7 03d4 	ldr.w	r0, [r7, #980]	@ 0x3d4
 800922a:	f7fd fec4 	bl	8006fb6 <copyStructFieldToPayload>
 800922e:	f8c7 03d4 	str.w	r0, [r7, #980]	@ 0x3d4
			resp.PayloadLen = payload_offset - resp_payload;
 8009232:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8009236:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 800923a:	1ad3      	subs	r3, r2, r3
 800923c:	b2db      	uxtb	r3, r3
 800923e:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 8009242:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8009246:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 800924a:	e351      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_MAG_STATUS:
	{
		len_payload = 0;
 800924c:	2300      	movs	r3, #0
 800924e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009252:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009256:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800925a:	7a1b      	ldrb	r3, [r3, #8]
 800925c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009260:	429a      	cmp	r2, r3
 8009262:	d003      	beq.n	800926c <app_mode_dvt_command_req_parser+0x2264>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009264:	23f1      	movs	r3, #241	@ 0xf1
 8009266:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 800926a:	e341      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
					.status = HAL_GPIO_ReadPin(MAG_DET_GPIO_Port, MAG_DET_Pin),
 800926c:	2108      	movs	r1, #8
 800926e:	4835      	ldr	r0, [pc, #212]	@ (8009344 <app_mode_dvt_command_req_parser+0x233c>)
 8009270:	f00d faae 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009274:	4603      	mov	r3, r0
 8009276:	2b00      	cmp	r3, #0
 8009278:	bf14      	ite	ne
 800927a:	2301      	movne	r3, #1
 800927c:	2300      	moveq	r3, #0
 800927e:	b2da      	uxtb	r2, r3
			MagStatus_t magstatus = {
 8009280:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009284:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8009288:	701a      	strb	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 800928a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800928e:	f8c7 33d8 	str.w	r3, [r7, #984]	@ 0x3d8
			payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&magstatus.status, sizeof(magstatus.status));
 8009292:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8009296:	2201      	movs	r2, #1
 8009298:	4619      	mov	r1, r3
 800929a:	f8d7 03d8 	ldr.w	r0, [r7, #984]	@ 0x3d8
 800929e:	f7fd fe8a 	bl	8006fb6 <copyStructFieldToPayload>
 80092a2:	f8c7 03d8 	str.w	r0, [r7, #984]	@ 0x3d8
			resp.PayloadLen = payload_offset - resp_payload;
 80092a6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80092aa:	f8d7 23d8 	ldr.w	r2, [r7, #984]	@ 0x3d8
 80092ae:	1ad3      	subs	r3, r2, r3
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80092b6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80092ba:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80092be:	e317      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_IMC:
	{
		len_payload = 0;
 80092c0:	2300      	movs	r3, #0
 80092c2:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80092c6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80092ca:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80092ce:	7a1b      	ldrb	r3, [r3, #8]
 80092d0:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d003      	beq.n	80092e0 <app_mode_dvt_command_req_parser+0x22d8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80092d8:	23f1      	movs	r3, #241	@ 0xf1
 80092da:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			app_func_meas_imp_enable(true);
			mocked.imp_en = true;
		}
	}
		break;
 80092de:	e307      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_imp_enable(true);
 80092e0:	2001      	movs	r0, #1
 80092e2:	f7fa fc27 	bl	8003b34 <app_func_meas_imp_enable>
			mocked.imp_en = true;
 80092e6:	4b18      	ldr	r3, [pc, #96]	@ (8009348 <app_mode_dvt_command_req_parser+0x2340>)
 80092e8:	2201      	movs	r2, #1
 80092ea:	70da      	strb	r2, [r3, #3]
		break;
 80092ec:	e300      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_IMC:
	{
		len_payload = 0;
 80092ee:	2300      	movs	r3, #0
 80092f0:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80092f4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80092f8:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80092fc:	7a1b      	ldrb	r3, [r3, #8]
 80092fe:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009302:	429a      	cmp	r2, r3
 8009304:	d003      	beq.n	800930e <app_mode_dvt_command_req_parser+0x2306>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009306:	23f1      	movs	r3, #241	@ 0xf1
 8009308:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			app_func_meas_imp_enable(false);
			mocked.imp_en = false;
		}
	}
		break;
 800930c:	e2f0      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_meas_imp_enable(false);
 800930e:	2000      	movs	r0, #0
 8009310:	f7fa fc10 	bl	8003b34 <app_func_meas_imp_enable>
			mocked.imp_en = false;
 8009314:	4b0c      	ldr	r3, [pc, #48]	@ (8009348 <app_mode_dvt_command_req_parser+0x2340>)
 8009316:	2200      	movs	r2, #0
 8009318:	70da      	strb	r2, [r3, #3]
		break;
 800931a:	e2e9      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_SET_IMP_SEL_POSITIONS:
	{
		len_payload = 4;
 800931c:	2304      	movs	r3, #4
 800931e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009322:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009326:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800932a:	7a1b      	ldrb	r3, [r3, #8]
 800932c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009330:	429a      	cmp	r2, r3
 8009332:	d00b      	beq.n	800934c <app_mode_dvt_command_req_parser+0x2344>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009334:	23f1      	movs	r3, #241	@ 0xf1
 8009336:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
										ImpSelPositions.imp_in_n_sel1,
										ImpSelPositions.imp_in_n_sel2,
										ImpSelPositions.imp_in_p_sel0	);
		}
	}
		break;
 800933a:	e2d9      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 800933c:	42020400 	.word	0x42020400
 8009340:	42021800 	.word	0x42021800
 8009344:	42020000 	.word	0x42020000
 8009348:	20004d64 	.word	0x20004d64
			uint8_t* payload_offset = req.Payload;
 800934c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009350:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009354:	685b      	ldr	r3, [r3, #4]
 8009356:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&impselpositions.imp_in_n_sel0, sizeof(impselpositions.imp_in_n_sel0));
 800935a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800935e:	2201      	movs	r2, #1
 8009360:	4619      	mov	r1, r3
 8009362:	f8d7 03dc 	ldr.w	r0, [r7, #988]	@ 0x3dc
 8009366:	f7fd fe3a 	bl	8006fde <copyPayloadToStructField>
 800936a:	f8c7 03dc 	str.w	r0, [r7, #988]	@ 0x3dc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&impselpositions.imp_in_n_sel1, sizeof(impselpositions.imp_in_n_sel1));
 800936e:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8009372:	3301      	adds	r3, #1
 8009374:	2201      	movs	r2, #1
 8009376:	4619      	mov	r1, r3
 8009378:	f8d7 03dc 	ldr.w	r0, [r7, #988]	@ 0x3dc
 800937c:	f7fd fe2f 	bl	8006fde <copyPayloadToStructField>
 8009380:	f8c7 03dc 	str.w	r0, [r7, #988]	@ 0x3dc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&impselpositions.imp_in_n_sel2, sizeof(impselpositions.imp_in_n_sel2));
 8009384:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8009388:	3302      	adds	r3, #2
 800938a:	2201      	movs	r2, #1
 800938c:	4619      	mov	r1, r3
 800938e:	f8d7 03dc 	ldr.w	r0, [r7, #988]	@ 0x3dc
 8009392:	f7fd fe24 	bl	8006fde <copyPayloadToStructField>
 8009396:	f8c7 03dc 	str.w	r0, [r7, #988]	@ 0x3dc
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&impselpositions.imp_in_p_sel0, sizeof(impselpositions.imp_in_p_sel0));
 800939a:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 800939e:	3303      	adds	r3, #3
 80093a0:	2201      	movs	r2, #1
 80093a2:	4619      	mov	r1, r3
 80093a4:	f8d7 03dc 	ldr.w	r0, [r7, #988]	@ 0x3dc
 80093a8:	f7fd fe19 	bl	8006fde <copyPayloadToStructField>
 80093ac:	f8c7 03dc 	str.w	r0, [r7, #988]	@ 0x3dc
			memcpy(&ImpSelPositions, &impselpositions, sizeof(ImpSelPositions_t));
 80093b0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80093b4:	f5a3 7309 	sub.w	r3, r3, #548	@ 0x224
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4abc      	ldr	r2, [pc, #752]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 80093bc:	6013      	str	r3, [r2, #0]
			app_func_meas_imp_sel_set(	ImpSelPositions.imp_in_n_sel0,
 80093be:	4bbb      	ldr	r3, [pc, #748]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 80093c0:	7818      	ldrb	r0, [r3, #0]
 80093c2:	4bba      	ldr	r3, [pc, #744]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 80093c4:	7859      	ldrb	r1, [r3, #1]
 80093c6:	4bb9      	ldr	r3, [pc, #740]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 80093c8:	789a      	ldrb	r2, [r3, #2]
 80093ca:	4bb8      	ldr	r3, [pc, #736]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 80093cc:	78db      	ldrb	r3, [r3, #3]
 80093ce:	f7fa fbc3 	bl	8003b58 <app_func_meas_imp_sel_set>
		break;
 80093d2:	e28d      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_IMP_SEL_POSITIONS:
	{
		len_payload = 0;
 80093d4:	2300      	movs	r3, #0
 80093d6:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80093da:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80093de:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80093e2:	7a1b      	ldrb	r3, [r3, #8]
 80093e4:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d003      	beq.n	80093f4 <app_mode_dvt_command_req_parser+0x23ec>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80093ec:	23f1      	movs	r3, #241	@ 0xf1
 80093ee:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 80093f2:	e27d      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = resp_payload;
 80093f4:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80093f8:	f8c7 33e0 	str.w	r3, [r7, #992]	@ 0x3e0
			payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&ImpSelPositions.imp_in_n_sel0, sizeof(ImpSelPositions.imp_in_n_sel0));
 80093fc:	2201      	movs	r2, #1
 80093fe:	49ab      	ldr	r1, [pc, #684]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 8009400:	f8d7 03e0 	ldr.w	r0, [r7, #992]	@ 0x3e0
 8009404:	f7fd fdd7 	bl	8006fb6 <copyStructFieldToPayload>
 8009408:	f8c7 03e0 	str.w	r0, [r7, #992]	@ 0x3e0
			payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&ImpSelPositions.imp_in_n_sel1, sizeof(ImpSelPositions.imp_in_n_sel1));
 800940c:	2201      	movs	r2, #1
 800940e:	49a8      	ldr	r1, [pc, #672]	@ (80096b0 <app_mode_dvt_command_req_parser+0x26a8>)
 8009410:	f8d7 03e0 	ldr.w	r0, [r7, #992]	@ 0x3e0
 8009414:	f7fd fdcf 	bl	8006fb6 <copyStructFieldToPayload>
 8009418:	f8c7 03e0 	str.w	r0, [r7, #992]	@ 0x3e0
			payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&ImpSelPositions.imp_in_n_sel2, sizeof(ImpSelPositions.imp_in_n_sel2));
 800941c:	2201      	movs	r2, #1
 800941e:	49a5      	ldr	r1, [pc, #660]	@ (80096b4 <app_mode_dvt_command_req_parser+0x26ac>)
 8009420:	f8d7 03e0 	ldr.w	r0, [r7, #992]	@ 0x3e0
 8009424:	f7fd fdc7 	bl	8006fb6 <copyStructFieldToPayload>
 8009428:	f8c7 03e0 	str.w	r0, [r7, #992]	@ 0x3e0
			payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&ImpSelPositions.imp_in_p_sel0, sizeof(ImpSelPositions.imp_in_p_sel0));
 800942c:	2201      	movs	r2, #1
 800942e:	49a2      	ldr	r1, [pc, #648]	@ (80096b8 <app_mode_dvt_command_req_parser+0x26b0>)
 8009430:	f8d7 03e0 	ldr.w	r0, [r7, #992]	@ 0x3e0
 8009434:	f7fd fdbf 	bl	8006fb6 <copyStructFieldToPayload>
 8009438:	f8c7 03e0 	str.w	r0, [r7, #992]	@ 0x3e0
			resp.PayloadLen = payload_offset - resp_payload;
 800943c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009440:	f8d7 23e0 	ldr.w	r2, [r7, #992]	@ 0x3e0
 8009444:	1ad3      	subs	r3, r2, r3
 8009446:	b2db      	uxtb	r3, r3
 8009448:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 800944c:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8009450:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009454:	e24c      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_IMC_MEASURE:
	{
		len_payload = 0;
 8009456:	2300      	movs	r3, #0
 8009458:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800945c:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009460:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009464:	7a1b      	ldrb	r3, [r3, #8]
 8009466:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 800946a:	429a      	cmp	r2, r3
 800946c:	d003      	beq.n	8009476 <app_mode_dvt_command_req_parser+0x246e>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800946e:	23f1      	movs	r3, #241	@ 0xf1
 8009470:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d

			resp.PayloadLen = payload_offset - resp_payload;
			resp.Payload = resp_payload;
		}
	}
		break;
 8009474:	e23c      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			const uint16_t samplingFrequency_hz = 50000;
 8009476:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800947a:	f8a7 3426 	strh.w	r3, [r7, #1062]	@ 0x426
			uint16_t periodPoints = app_func_meas_imp_sampPoints_get(samplingFrequency_hz, StimulusCircuitParameters.pulsePeriod1_us);
 800947e:	f8b7 3426 	ldrh.w	r3, [r7, #1062]	@ 0x426
 8009482:	4a8e      	ldr	r2, [pc, #568]	@ (80096bc <app_mode_dvt_command_req_parser+0x26b4>)
 8009484:	8892      	ldrh	r2, [r2, #4]
 8009486:	4611      	mov	r1, r2
 8009488:	4618      	mov	r0, r3
 800948a:	f7fa fb95 	bl	8003bb8 <app_func_meas_imp_sampPoints_get>
 800948e:	4603      	mov	r3, r0
 8009490:	f8a7 3424 	strh.w	r3, [r7, #1060]	@ 0x424
			uint16_t pulsePoints = app_func_meas_imp_sampPoints_get(samplingFrequency_hz, StimulusCircuitParameters.pulseWidth1_us);
 8009494:	f8b7 3426 	ldrh.w	r3, [r7, #1062]	@ 0x426
 8009498:	4a88      	ldr	r2, [pc, #544]	@ (80096bc <app_mode_dvt_command_req_parser+0x26b4>)
 800949a:	8812      	ldrh	r2, [r2, #0]
 800949c:	4611      	mov	r1, r2
 800949e:	4618      	mov	r0, r3
 80094a0:	f7fa fb8a 	bl	8003bb8 <app_func_meas_imp_sampPoints_get>
 80094a4:	4603      	mov	r3, r0
 80094a6:	f8a7 3422 	strh.w	r3, [r7, #1058]	@ 0x422
			HAL_Delay(StimulusCircuitParameters.stimDuration1_ms);
 80094aa:	4b84      	ldr	r3, [pc, #528]	@ (80096bc <app_mode_dvt_command_req_parser+0x26b4>)
 80094ac:	789b      	ldrb	r3, [r3, #2]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f007 fc38 	bl	8010d24 <HAL_Delay>
			app_func_stim_sync();
 80094b4:	f7fd fd22 	bl	8006efc <app_func_stim_sync>
			app_func_meas_imp_volt_meas(IMPIN_CH_P, impVoltageBufferA, periodPoints, samplingFrequency_hz);
 80094b8:	f8b7 3426 	ldrh.w	r3, [r7, #1062]	@ 0x426
 80094bc:	f8b7 2424 	ldrh.w	r2, [r7, #1060]	@ 0x424
 80094c0:	497f      	ldr	r1, [pc, #508]	@ (80096c0 <app_mode_dvt_command_req_parser+0x26b8>)
 80094c2:	4880      	ldr	r0, [pc, #512]	@ (80096c4 <app_mode_dvt_command_req_parser+0x26bc>)
 80094c4:	f7fa fbba 	bl	8003c3c <app_func_meas_imp_volt_meas>
			app_func_stim_sync();
 80094c8:	f7fd fd18 	bl	8006efc <app_func_stim_sync>
			app_func_meas_imp_volt_meas(IMPIN_CH_N, impVoltageBufferB, periodPoints, samplingFrequency_hz);
 80094cc:	f8b7 3426 	ldrh.w	r3, [r7, #1062]	@ 0x426
 80094d0:	f8b7 2424 	ldrh.w	r2, [r7, #1060]	@ 0x424
 80094d4:	497c      	ldr	r1, [pc, #496]	@ (80096c8 <app_mode_dvt_command_req_parser+0x26c0>)
 80094d6:	487d      	ldr	r0, [pc, #500]	@ (80096cc <app_mode_dvt_command_req_parser+0x26c4>)
 80094d8:	f7fa fbb0 	bl	8003c3c <app_func_meas_imp_volt_meas>
			_Float64 impVoltageA = app_func_meas_imp_volt_calc(impVoltageBufferA, periodPoints, pulsePoints);
 80094dc:	f8b7 2422 	ldrh.w	r2, [r7, #1058]	@ 0x422
 80094e0:	f8b7 3424 	ldrh.w	r3, [r7, #1060]	@ 0x424
 80094e4:	4619      	mov	r1, r3
 80094e6:	4876      	ldr	r0, [pc, #472]	@ (80096c0 <app_mode_dvt_command_req_parser+0x26b8>)
 80094e8:	f7fa fbc2 	bl	8003c70 <app_func_meas_imp_volt_calc>
 80094ec:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80094f0:	ed83 0b00 	vstr	d0, [r3]
			_Float64 impVoltageB = app_func_meas_imp_volt_calc(impVoltageBufferB, periodPoints, pulsePoints);
 80094f4:	f8b7 2422 	ldrh.w	r2, [r7, #1058]	@ 0x422
 80094f8:	f8b7 3424 	ldrh.w	r3, [r7, #1060]	@ 0x424
 80094fc:	4619      	mov	r1, r3
 80094fe:	4872      	ldr	r0, [pc, #456]	@ (80096c8 <app_mode_dvt_command_req_parser+0x26c0>)
 8009500:	f7fa fbb6 	bl	8003c70 <app_func_meas_imp_volt_calc>
 8009504:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8009508:	ed83 0b00 	vstr	d0, [r3]
			_Float64 impVoltage = impVoltageA + impVoltageB;
 800950c:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 8009510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009514:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8009518:	e9d1 0100 	ldrd	r0, r1, [r1]
 800951c:	f7f6 feba 	bl	8000294 <__adddf3>
 8009520:	4602      	mov	r2, r0
 8009522:	460b      	mov	r3, r1
 8009524:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 8009528:	e9c1 2300 	strd	r2, r3, [r1]
			_Float64 dacStimA_mV = ((StimSelPositions.stima_sel == STIMA_SEL_STIM1)
 800952c:	4b68      	ldr	r3, [pc, #416]	@ (80096d0 <app_mode_dvt_command_req_parser+0x26c8>)
 800952e:	781b      	ldrb	r3, [r3, #0]
					?(_Float64)DacAbOutputVoltage.aDacOutputVoltage_mv:(_Float64)DacAbOutputVoltage.bDacOutputVoltage_mv);
 8009530:	2b00      	cmp	r3, #0
 8009532:	d107      	bne.n	8009544 <app_mode_dvt_command_req_parser+0x253c>
 8009534:	4b67      	ldr	r3, [pc, #412]	@ (80096d4 <app_mode_dvt_command_req_parser+0x26cc>)
 8009536:	881b      	ldrh	r3, [r3, #0]
 8009538:	4618      	mov	r0, r3
 800953a:	f7f6 ffe7 	bl	800050c <__aeabi_ui2d>
 800953e:	4602      	mov	r2, r0
 8009540:	460b      	mov	r3, r1
 8009542:	e006      	b.n	8009552 <app_mode_dvt_command_req_parser+0x254a>
 8009544:	4b63      	ldr	r3, [pc, #396]	@ (80096d4 <app_mode_dvt_command_req_parser+0x26cc>)
 8009546:	885b      	ldrh	r3, [r3, #2]
 8009548:	4618      	mov	r0, r3
 800954a:	f7f6 ffdf 	bl	800050c <__aeabi_ui2d>
 800954e:	4602      	mov	r2, r0
 8009550:	460b      	mov	r3, r1
			_Float64 dacStimA_mV = ((StimSelPositions.stima_sel == STIMA_SEL_STIM1)
 8009552:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 8009556:	e9c1 2300 	strd	r2, r3, [r1]
			_Float64 dacStimB_mV = ((StimSelPositions.stimb_sel == STIMB_SEL_STIM1)
 800955a:	4b5d      	ldr	r3, [pc, #372]	@ (80096d0 <app_mode_dvt_command_req_parser+0x26c8>)
 800955c:	785b      	ldrb	r3, [r3, #1]
					?(_Float64)DacAbOutputVoltage.aDacOutputVoltage_mv:(_Float64)DacAbOutputVoltage.bDacOutputVoltage_mv);
 800955e:	2b01      	cmp	r3, #1
 8009560:	d107      	bne.n	8009572 <app_mode_dvt_command_req_parser+0x256a>
 8009562:	4b5c      	ldr	r3, [pc, #368]	@ (80096d4 <app_mode_dvt_command_req_parser+0x26cc>)
 8009564:	881b      	ldrh	r3, [r3, #0]
 8009566:	4618      	mov	r0, r3
 8009568:	f7f6 ffd0 	bl	800050c <__aeabi_ui2d>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	e006      	b.n	8009580 <app_mode_dvt_command_req_parser+0x2578>
 8009572:	4b58      	ldr	r3, [pc, #352]	@ (80096d4 <app_mode_dvt_command_req_parser+0x26cc>)
 8009574:	885b      	ldrh	r3, [r3, #2]
 8009576:	4618      	mov	r0, r3
 8009578:	f7f6 ffc8 	bl	800050c <__aeabi_ui2d>
 800957c:	4602      	mov	r2, r0
 800957e:	460b      	mov	r3, r1
			_Float64 dacStimB_mV = ((StimSelPositions.stimb_sel == STIMB_SEL_STIM1)
 8009580:	e9c7 23fe 	strd	r2, r3, [r7, #1016]	@ 0x3f8
			_Float64 dacStim_mV = ((ImpSelPositions.imp_in_p_sel0 == IMPIN_P_STIMA)?dacStimA_mV:dacStimB_mV);
 8009584:	4b49      	ldr	r3, [pc, #292]	@ (80096ac <app_mode_dvt_command_req_parser+0x26a4>)
 8009586:	78db      	ldrb	r3, [r3, #3]
 8009588:	f083 0301 	eor.w	r3, r3, #1
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d004      	beq.n	800959c <app_mode_dvt_command_req_parser+0x2594>
 8009592:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 8009596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959a:	e001      	b.n	80095a0 <app_mode_dvt_command_req_parser+0x2598>
 800959c:	e9d7 23fe 	ldrd	r2, r3, [r7, #1016]	@ 0x3f8
 80095a0:	e9c7 23fc 	strd	r2, r3, [r7, #1008]	@ 0x3f0
			_Float64 impedance = app_func_meas_imp_calc(dacStim_mV, impVoltage);
 80095a4:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80095a8:	ed93 1b00 	vldr	d1, [r3]
 80095ac:	ed97 0bfc 	vldr	d0, [r7, #1008]	@ 0x3f0
 80095b0:	f7fa fbe6 	bl	8003d80 <app_func_meas_imp_calc>
 80095b4:	ed87 0bfa 	vstr	d0, [r7, #1000]	@ 0x3e8
					.imc_measure = (uint16_t)impedance
 80095b8:	e9d7 01fa 	ldrd	r0, r1, [r7, #1000]	@ 0x3e8
 80095bc:	f7f7 fae2 	bl	8000b84 <__aeabi_d2uiz>
 80095c0:	4603      	mov	r3, r0
 80095c2:	b29a      	uxth	r2, r3
			ImcMeasure_t ImcMeasure  = {
 80095c4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80095c8:	f5a3 730b 	sub.w	r3, r3, #556	@ 0x22c
 80095cc:	801a      	strh	r2, [r3, #0]
			uint8_t* payload_offset = resp_payload;
 80095ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80095d2:	f8c7 33e4 	str.w	r3, [r7, #996]	@ 0x3e4
			payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&ImcMeasure.imc_measure, sizeof(ImcMeasure.imc_measure));
 80095d6:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 80095da:	2202      	movs	r2, #2
 80095dc:	4619      	mov	r1, r3
 80095de:	f8d7 03e4 	ldr.w	r0, [r7, #996]	@ 0x3e4
 80095e2:	f7fd fce8 	bl	8006fb6 <copyStructFieldToPayload>
 80095e6:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4
			resp.PayloadLen = payload_offset - resp_payload;
 80095ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80095ee:	f8d7 23e4 	ldr.w	r2, [r7, #996]	@ 0x3e4
 80095f2:	1ad3      	subs	r3, r2, r3
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	f887 3354 	strb.w	r3, [r7, #852]	@ 0x354
			resp.Payload = resp_payload;
 80095fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80095fe:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009602:	e175      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_HV_SUPPLY:
	{
		len_payload = 0;
 8009604:	2300      	movs	r3, #0
 8009606:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800960a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800960e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009612:	7a1b      	ldrb	r3, [r3, #8]
 8009614:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009618:	429a      	cmp	r2, r3
 800961a:	d003      	beq.n	8009624 <app_mode_dvt_command_req_parser+0x261c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800961c:	23f1      	movs	r3, #241	@ 0xf1
 800961e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.hvSupplyEnable = 0;
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
		}
	}
		break;
 8009622:	e165      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			TestInformation.hvSupplyEnable = 0;
 8009624:	4b2c      	ldr	r3, [pc, #176]	@ (80096d8 <app_mode_dvt_command_req_parser+0x26d0>)
 8009626:	2200      	movs	r2, #0
 8009628:	701a      	strb	r2, [r3, #0]
			app_func_stim_hv_supply_set(hvSupplyTurnOn, TestInformation.hvSupplyEnable);
 800962a:	4b2c      	ldr	r3, [pc, #176]	@ (80096dc <app_mode_dvt_command_req_parser+0x26d4>)
 800962c:	781b      	ldrb	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	bf14      	ite	ne
 8009632:	2301      	movne	r3, #1
 8009634:	2300      	moveq	r3, #0
 8009636:	b2da      	uxtb	r2, r3
 8009638:	4b27      	ldr	r3, [pc, #156]	@ (80096d8 <app_mode_dvt_command_req_parser+0x26d0>)
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	bf14      	ite	ne
 8009640:	2301      	movne	r3, #1
 8009642:	2300      	moveq	r3, #0
 8009644:	b2db      	uxtb	r3, r3
 8009646:	4619      	mov	r1, r3
 8009648:	4610      	mov	r0, r2
 800964a:	f7fc f835 	bl	80056b8 <app_func_stim_hv_supply_set>
		break;
 800964e:	e14f      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_VDDS_SUPPLY:
	{
		len_payload = 0;
 8009650:	2300      	movs	r3, #0
 8009652:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009656:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800965a:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800965e:	7a1b      	ldrb	r3, [r3, #8]
 8009660:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009664:	429a      	cmp	r2, r3
 8009666:	d003      	beq.n	8009670 <app_mode_dvt_command_req_parser+0x2668>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009668:	23f1      	movs	r3, #241	@ 0xf1
 800966a:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.vddsSupplyEnable = 0;
			app_func_stim_vdds_sup_enable(TestInformation.vddsSupplyEnable);
		}
	}
		break;
 800966e:	e13f      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			TestInformation.vddsSupplyEnable = 0;
 8009670:	4b19      	ldr	r3, [pc, #100]	@ (80096d8 <app_mode_dvt_command_req_parser+0x26d0>)
 8009672:	2200      	movs	r2, #0
 8009674:	705a      	strb	r2, [r3, #1]
			app_func_stim_vdds_sup_enable(TestInformation.vddsSupplyEnable);
 8009676:	4b18      	ldr	r3, [pc, #96]	@ (80096d8 <app_mode_dvt_command_req_parser+0x26d0>)
 8009678:	785b      	ldrb	r3, [r3, #1]
 800967a:	2b00      	cmp	r3, #0
 800967c:	bf14      	ite	ne
 800967e:	2301      	movne	r3, #1
 8009680:	2300      	moveq	r3, #0
 8009682:	b2db      	uxtb	r3, r3
 8009684:	4618      	mov	r0, r3
 8009686:	f7fc f88f 	bl	80057a8 <app_func_stim_vdds_sup_enable>
		break;
 800968a:	e131      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_VDDA_SUPPLY:
	{
		len_payload = 0;
 800968c:	2300      	movs	r3, #0
 800968e:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009692:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009696:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800969a:	7a1b      	ldrb	r3, [r3, #8]
 800969c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d01d      	beq.n	80096e0 <app_mode_dvt_command_req_parser+0x26d8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80096a4:	23f1      	movs	r3, #241	@ 0xf1
 80096a6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		else {
			TestInformation.vddaSupplyEnable = 0;
			app_func_meas_vdda_sup_enable(TestInformation.vddaSupplyEnable);
		}
	}
		break;
 80096aa:	e121      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
 80096ac:	20004d84 	.word	0x20004d84
 80096b0:	20004d85 	.word	0x20004d85
 80096b4:	20004d86 	.word	0x20004d86
 80096b8:	20004d87 	.word	0x20004d87
 80096bc:	20000bc8 	.word	0x20000bc8
 80096c0:	20004d8c 	.word	0x20004d8c
 80096c4:	14000020 	.word	0x14000020
 80096c8:	20005d2c 	.word	0x20005d2c
 80096cc:	18000040 	.word	0x18000040
 80096d0:	20004d7c 	.word	0x20004d7c
 80096d4:	20004d70 	.word	0x20004d70
 80096d8:	20004d68 	.word	0x20004d68
 80096dc:	20004d5f 	.word	0x20004d5f
			TestInformation.vddaSupplyEnable = 0;
 80096e0:	4b8e      	ldr	r3, [pc, #568]	@ (800991c <app_mode_dvt_command_req_parser+0x2914>)
 80096e2:	2200      	movs	r2, #0
 80096e4:	709a      	strb	r2, [r3, #2]
			app_func_meas_vdda_sup_enable(TestInformation.vddaSupplyEnable);
 80096e6:	4b8d      	ldr	r3, [pc, #564]	@ (800991c <app_mode_dvt_command_req_parser+0x2914>)
 80096e8:	789b      	ldrb	r3, [r3, #2]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	bf14      	ite	ne
 80096ee:	2301      	movne	r3, #1
 80096f0:	2300      	moveq	r3, #0
 80096f2:	b2db      	uxtb	r3, r3
 80096f4:	4618      	mov	r0, r3
 80096f6:	f7fa fc49 	bl	8003f8c <app_func_meas_vdda_sup_enable>
		break;
 80096fa:	e0f9      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_STIMULUS_CIRCUIT:
	{
		len_payload = 0;
 80096fc:	2300      	movs	r3, #0
 80096fe:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009702:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009706:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800970a:	7a1b      	ldrb	r3, [r3, #8]
 800970c:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009710:	429a      	cmp	r2, r3
 8009712:	d003      	beq.n	800971c <app_mode_dvt_command_req_parser+0x2714>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009714:	23f1      	movs	r3, #241	@ 0xf1
 8009716:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			app_func_stim_stimulus_enable(false);
		}
	}
		break;
 800971a:	e0e9      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			app_func_stim_stimulus_enable(false);
 800971c:	2000      	movs	r0, #0
 800971e:	f7fc fac1 	bl	8005ca4 <app_func_stim_stimulus_enable>
		break;
 8009722:	e0e5      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_START_ACC:
	{
		len_payload = 2;
 8009724:	2302      	movs	r3, #2
 8009726:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 800972a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800972e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009732:	7a1b      	ldrb	r3, [r3, #8]
 8009734:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009738:	429a      	cmp	r2, r3
 800973a:	d003      	beq.n	8009744 <app_mode_dvt_command_req_parser+0x273c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800973c:	23f1      	movs	r3, #241	@ 0xf1
 800973e:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			uint8_t resp_payload[sizeof(AccMeasure_t)];
			resp.Status = app_mode_dvt_acc_start(freqModedeviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 8009742:	e0d5      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8009744:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009748:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&freqModedeviceID.FreqSampling, sizeof(freqModedeviceID.FreqSampling));
 8009752:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8009756:	2201      	movs	r2, #1
 8009758:	4619      	mov	r1, r3
 800975a:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 800975e:	f7fd fc3e 	bl	8006fde <copyPayloadToStructField>
 8009762:	f8c7 0428 	str.w	r0, [r7, #1064]	@ 0x428
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&freqModedeviceID.ModeDeviceID, sizeof(freqModedeviceID.ModeDeviceID));
 8009766:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 800976a:	3301      	adds	r3, #1
 800976c:	2201      	movs	r2, #1
 800976e:	4619      	mov	r1, r3
 8009770:	f8d7 0428 	ldr.w	r0, [r7, #1064]	@ 0x428
 8009774:	f7fd fc33 	bl	8006fde <copyPayloadToStructField>
 8009778:	f8c7 0428 	str.w	r0, [r7, #1064]	@ 0x428
			resp.Status = app_mode_dvt_acc_start(freqModedeviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 800977c:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8009780:	f103 0208 	add.w	r2, r3, #8
 8009784:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8009788:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800978c:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8009790:	6818      	ldr	r0, [r3, #0]
 8009792:	f000 faf5 	bl	8009d80 <app_mode_dvt_acc_start>
 8009796:	4603      	mov	r3, r0
 8009798:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			resp.Payload = resp_payload;
 800979c:	f507 73fe 	add.w	r3, r7, #508	@ 0x1fc
 80097a0:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 80097a4:	e0a4      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_GET_DATA_ACC:
	{
		len_payload = 1;
 80097a6:	2301      	movs	r3, #1
 80097a8:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80097ac:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80097b0:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80097b4:	7a1b      	ldrb	r3, [r3, #8]
 80097b6:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80097ba:	429a      	cmp	r2, r3
 80097bc:	d003      	beq.n	80097c6 <app_mode_dvt_command_req_parser+0x27be>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80097be:	23f1      	movs	r3, #241	@ 0xf1
 80097c0:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			uint8_t resp_payload[sizeof(InfoData_t)];
			resp.Status = app_mode_dvt_acc_data_get(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 80097c4:	e094      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 80097c6:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80097ca:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80097ce:	685b      	ldr	r3, [r3, #4]
 80097d0:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&deviceID.DeviceID, sizeof(deviceID.DeviceID));
 80097d4:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80097d8:	2201      	movs	r2, #1
 80097da:	4619      	mov	r1, r3
 80097dc:	f8d7 042c 	ldr.w	r0, [r7, #1068]	@ 0x42c
 80097e0:	f7fd fbfd 	bl	8006fde <copyPayloadToStructField>
 80097e4:	f8c7 042c 	str.w	r0, [r7, #1068]	@ 0x42c
			resp.Status = app_mode_dvt_acc_data_get(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 80097e8:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 80097ec:	f103 0208 	add.w	r2, r3, #8
 80097f0:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80097f4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80097f8:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80097fc:	7818      	ldrb	r0, [r3, #0]
 80097fe:	f000 fdcb 	bl	800a398 <app_mode_dvt_acc_data_get>
 8009802:	4603      	mov	r3, r0
 8009804:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			resp.Payload = resp_payload;
 8009808:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800980c:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 8009810:	e06e      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_STOP_ACC:
	{
		len_payload = 1;
 8009812:	2301      	movs	r3, #1
 8009814:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009818:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800981c:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8009820:	7a1b      	ldrb	r3, [r3, #8]
 8009822:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009826:	429a      	cmp	r2, r3
 8009828:	d003      	beq.n	8009832 <app_mode_dvt_command_req_parser+0x282a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800982a:	23f1      	movs	r3, #241	@ 0xf1
 800982c:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			uint8_t resp_payload[sizeof(DeviceID_t)];
			resp.Status = app_mode_dvt_acc_stop(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 8009830:	e05e      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			uint8_t* payload_offset = req.Payload;
 8009832:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009836:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800983a:	685b      	ldr	r3, [r3, #4]
 800983c:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
			payload_offset = copyPayloadToStructField (payload_offset, (uint8_t*)&deviceID.DeviceID, sizeof(deviceID.DeviceID));
 8009840:	f507 73fa 	add.w	r3, r7, #500	@ 0x1f4
 8009844:	2201      	movs	r2, #1
 8009846:	4619      	mov	r1, r3
 8009848:	f8d7 0430 	ldr.w	r0, [r7, #1072]	@ 0x430
 800984c:	f7fd fbc7 	bl	8006fde <copyPayloadToStructField>
 8009850:	f8c7 0430 	str.w	r0, [r7, #1072]	@ 0x430
			resp.Status = app_mode_dvt_acc_stop(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 8009854:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8009858:	f103 0208 	add.w	r2, r3, #8
 800985c:	f507 71f8 	add.w	r1, r7, #496	@ 0x1f0
 8009860:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009864:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8009868:	7818      	ldrb	r0, [r3, #0]
 800986a:	f001 f92b 	bl	800aac4 <app_mode_dvt_acc_stop>
 800986e:	4603      	mov	r3, r0
 8009870:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
			resp.Payload = resp_payload;
 8009874:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8009878:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
		break;
 800987c:	e038      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_ENABLE_VCHG_RAIL_SUPPLY:
	{
		len_payload = 0;
 800987e:	2300      	movs	r3, #0
 8009880:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 8009884:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 8009888:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 800988c:	7a1b      	ldrb	r3, [r3, #8]
 800988e:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 8009892:	429a      	cmp	r2, r3
 8009894:	d003      	beq.n	800989e <app_mode_dvt_command_req_parser+0x2896>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 8009896:	23f1      	movs	r3, #241	@ 0xf1
 8009898:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(VCHG_DISABLE_GPIO_Port, VCHG_DISABLE_Pin, false);
		}
	}
		break;
 800989c:	e028      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			HAL_GPIO_WritePin(VCHG_DISABLE_GPIO_Port, VCHG_DISABLE_Pin, false);
 800989e:	2200      	movs	r2, #0
 80098a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80098a4:	481e      	ldr	r0, [pc, #120]	@ (8009920 <app_mode_dvt_command_req_parser+0x2918>)
 80098a6:	f00c ffab 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 80098aa:	e021      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	case OP_DISABLE_VCHG_RAIL_SUPPLY:
	{
		len_payload = 0;
 80098ac:	2300      	movs	r3, #0
 80098ae:	f887 3437 	strb.w	r3, [r7, #1079]	@ 0x437
		if (req.PayloadLen != len_payload) {
 80098b2:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80098b6:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 80098ba:	7a1b      	ldrb	r3, [r3, #8]
 80098bc:	f897 2437 	ldrb.w	r2, [r7, #1079]	@ 0x437
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d003      	beq.n	80098cc <app_mode_dvt_command_req_parser+0x28c4>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 80098c4:	23f1      	movs	r3, #241	@ 0xf1
 80098c6:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
		}
		else {
			HAL_GPIO_WritePin(VCHG_DISABLE_GPIO_Port, VCHG_DISABLE_Pin, true);
		}
	}
		break;
 80098ca:	e011      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
			HAL_GPIO_WritePin(VCHG_DISABLE_GPIO_Port, VCHG_DISABLE_Pin, true);
 80098cc:	2201      	movs	r2, #1
 80098ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80098d2:	4813      	ldr	r0, [pc, #76]	@ (8009920 <app_mode_dvt_command_req_parser+0x2918>)
 80098d4:	f00c ff94 	bl	8016800 <HAL_GPIO_WritePin>
		break;
 80098d8:	e00a      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>

	default:
	{
		resp.Status = STATUS_OPCODE_ERR;
 80098da:	23f2      	movs	r3, #242	@ 0xf2
 80098dc:	f887 334d 	strb.w	r3, [r7, #845]	@ 0x34d
	}
		break;
 80098e0:	e006      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
		break;
 80098e2:	bf00      	nop
 80098e4:	e004      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
		break;
 80098e6:	bf00      	nop
 80098e8:	e002      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
		break;
 80098ea:	bf00      	nop
 80098ec:	e000      	b.n	80098f0 <app_mode_dvt_command_req_parser+0x28e8>
		break;
 80098ee:	bf00      	nop
	}

	return resp;
 80098f0:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80098f4:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	461c      	mov	r4, r3
 80098fc:	f507 7353 	add.w	r3, r7, #844	@ 0x34c
 8009900:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009904:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8009908:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800990c:	f2a3 432c 	subw	r3, r3, #1068	@ 0x42c
 8009910:	6818      	ldr	r0, [r3, #0]
 8009912:	f207 473c 	addw	r7, r7, #1084	@ 0x43c
 8009916:	46bd      	mov	sp, r7
 8009918:	bd90      	pop	{r4, r7, pc}
 800991a:	bf00      	nop
 800991c:	20004d68 	.word	0x20004d68
 8009920:	42020800 	.word	0x42020800
 8009924:	00000000 	.word	0x00000000

08009928 <app_mode_dvt_init>:
				0,0,0,0,0,0,0,
				HW_VERSION,
		},
};

static void app_mode_dvt_init(void) {
 8009928:	b580      	push	{r7, lr}
 800992a:	b090      	sub	sp, #64	@ 0x40
 800992c:	af02      	add	r7, sp, #8
	hvSupplyTurnOn 						= HAL_GPIO_ReadPin(HVSW_EN_GPIO_Port, HVSW_EN_Pin);
 800992e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009932:	48ab      	ldr	r0, [pc, #684]	@ (8009be0 <app_mode_dvt_init+0x2b8>)
 8009934:	f00c ff4c 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009938:	4603      	mov	r3, r0
 800993a:	461a      	mov	r2, r3
 800993c:	4ba9      	ldr	r3, [pc, #676]	@ (8009be4 <app_mode_dvt_init+0x2bc>)
 800993e:	701a      	strb	r2, [r3, #0]
	TestInformation.hvSupplyEnable 		= HAL_GPIO_ReadPin(VPPSW_EN_GPIO_Port, VPPSW_EN_Pin);
 8009940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009944:	48a6      	ldr	r0, [pc, #664]	@ (8009be0 <app_mode_dvt_init+0x2b8>)
 8009946:	f00c ff43 	bl	80167d0 <HAL_GPIO_ReadPin>
 800994a:	4603      	mov	r3, r0
 800994c:	461a      	mov	r2, r3
 800994e:	4ba6      	ldr	r3, [pc, #664]	@ (8009be8 <app_mode_dvt_init+0x2c0>)
 8009950:	701a      	strb	r2, [r3, #0]
	TestInformation.vddsSupplyEnable 	= HAL_GPIO_ReadPin(VDDS_EN_GPIO_Port, VDDS_EN_Pin);
 8009952:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009956:	48a2      	ldr	r0, [pc, #648]	@ (8009be0 <app_mode_dvt_init+0x2b8>)
 8009958:	f00c ff3a 	bl	80167d0 <HAL_GPIO_ReadPin>
 800995c:	4603      	mov	r3, r0
 800995e:	461a      	mov	r2, r3
 8009960:	4ba1      	ldr	r3, [pc, #644]	@ (8009be8 <app_mode_dvt_init+0x2c0>)
 8009962:	705a      	strb	r2, [r3, #1]
	TestInformation.vddaSupplyEnable 	= HAL_GPIO_ReadPin(VDDA_EN_GPIO_Port, VDDA_EN_Pin);
 8009964:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009968:	489d      	ldr	r0, [pc, #628]	@ (8009be0 <app_mode_dvt_init+0x2b8>)
 800996a:	f00c ff31 	bl	80167d0 <HAL_GPIO_ReadPin>
 800996e:	4603      	mov	r3, r0
 8009970:	461a      	mov	r2, r3
 8009972:	4b9d      	ldr	r3, [pc, #628]	@ (8009be8 <app_mode_dvt_init+0x2c0>)
 8009974:	709a      	strb	r2, [r3, #2]

	CurrentSourcesConfiguration.src1 	= HAL_GPIO_ReadPin(SRC1_GPIO_Port, SRC1_Pin);
 8009976:	2101      	movs	r1, #1
 8009978:	489c      	ldr	r0, [pc, #624]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 800997a:	f00c ff29 	bl	80167d0 <HAL_GPIO_ReadPin>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	bf14      	ite	ne
 8009984:	2301      	movne	r3, #1
 8009986:	2300      	moveq	r3, #0
 8009988:	b2da      	uxtb	r2, r3
 800998a:	4b99      	ldr	r3, [pc, #612]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 800998c:	701a      	strb	r2, [r3, #0]
	CurrentSourcesConfiguration.src2 	= HAL_GPIO_ReadPin(SRC2_GPIO_Port, SRC2_Pin);
 800998e:	2104      	movs	r1, #4
 8009990:	4896      	ldr	r0, [pc, #600]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009992:	f00c ff1d 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	bf14      	ite	ne
 800999c:	2301      	movne	r3, #1
 800999e:	2300      	moveq	r3, #0
 80099a0:	b2da      	uxtb	r2, r3
 80099a2:	4b93      	ldr	r3, [pc, #588]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 80099a4:	705a      	strb	r2, [r3, #1]
	CurrentSourcesConfiguration.snk1 	= HAL_GPIO_ReadPin(SNK1_GPIO_Port, SNK1_Pin);
 80099a6:	2102      	movs	r1, #2
 80099a8:	4890      	ldr	r0, [pc, #576]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 80099aa:	f00c ff11 	bl	80167d0 <HAL_GPIO_ReadPin>
 80099ae:	4603      	mov	r3, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	bf14      	ite	ne
 80099b4:	2301      	movne	r3, #1
 80099b6:	2300      	moveq	r3, #0
 80099b8:	b2da      	uxtb	r2, r3
 80099ba:	4b8d      	ldr	r3, [pc, #564]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 80099bc:	709a      	strb	r2, [r3, #2]
	CurrentSourcesConfiguration.snk2 	= HAL_GPIO_ReadPin(SNK2_GPIO_Port, SNK2_Pin);
 80099be:	2108      	movs	r1, #8
 80099c0:	488a      	ldr	r0, [pc, #552]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 80099c2:	f00c ff05 	bl	80167d0 <HAL_GPIO_ReadPin>
 80099c6:	4603      	mov	r3, r0
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	bf14      	ite	ne
 80099cc:	2301      	movne	r3, #1
 80099ce:	2300      	moveq	r3, #0
 80099d0:	b2da      	uxtb	r2, r3
 80099d2:	4b87      	ldr	r3, [pc, #540]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 80099d4:	70da      	strb	r2, [r3, #3]
	CurrentSourcesConfiguration.snk3 	= HAL_GPIO_ReadPin(SNK3_GPIO_Port, SNK3_Pin);
 80099d6:	2110      	movs	r1, #16
 80099d8:	4884      	ldr	r0, [pc, #528]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 80099da:	f00c fef9 	bl	80167d0 <HAL_GPIO_ReadPin>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	bf14      	ite	ne
 80099e4:	2301      	movne	r3, #1
 80099e6:	2300      	moveq	r3, #0
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	4b81      	ldr	r3, [pc, #516]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 80099ec:	711a      	strb	r2, [r3, #4]
	CurrentSourcesConfiguration.snk4 	= HAL_GPIO_ReadPin(SNK4_GPIO_Port, SNK4_Pin);
 80099ee:	2120      	movs	r1, #32
 80099f0:	487e      	ldr	r0, [pc, #504]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 80099f2:	f00c feed 	bl	80167d0 <HAL_GPIO_ReadPin>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	bf14      	ite	ne
 80099fc:	2301      	movne	r3, #1
 80099fe:	2300      	moveq	r3, #0
 8009a00:	b2da      	uxtb	r2, r3
 8009a02:	4b7b      	ldr	r3, [pc, #492]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 8009a04:	715a      	strb	r2, [r3, #5]
	CurrentSourcesConfiguration.snk5 	= HAL_GPIO_ReadPin(SNK5_GPIO_Port, SNK5_Pin);
 8009a06:	2140      	movs	r1, #64	@ 0x40
 8009a08:	4878      	ldr	r0, [pc, #480]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a0a:	f00c fee1 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	bf14      	ite	ne
 8009a14:	2301      	movne	r3, #1
 8009a16:	2300      	moveq	r3, #0
 8009a18:	b2da      	uxtb	r2, r3
 8009a1a:	4b75      	ldr	r3, [pc, #468]	@ (8009bf0 <app_mode_dvt_init+0x2c8>)
 8009a1c:	719a      	strb	r2, [r3, #6]

	StimSelPositions.stima_sel 			= (!HAL_GPIO_ReadPin(STIMA_SELn_GPIO_Port, STIMA_SELn_Pin));
 8009a1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009a22:	4872      	ldr	r0, [pc, #456]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a24:	f00c fed4 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	bf0c      	ite	eq
 8009a2e:	2301      	moveq	r3, #1
 8009a30:	2300      	movne	r3, #0
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	461a      	mov	r2, r3
 8009a36:	4b6f      	ldr	r3, [pc, #444]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009a38:	701a      	strb	r2, [r3, #0]
	StimSelPositions.stimb_sel 			= (!HAL_GPIO_ReadPin(STIMB_SELn_GPIO_Port, STIMB_SELn_Pin));
 8009a3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009a3e:	486b      	ldr	r0, [pc, #428]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a40:	f00c fec6 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	bf0c      	ite	eq
 8009a4a:	2301      	moveq	r3, #1
 8009a4c:	2300      	movne	r3, #0
 8009a4e:	b2db      	uxtb	r3, r3
 8009a50:	461a      	mov	r2, r3
 8009a52:	4b68      	ldr	r3, [pc, #416]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009a54:	705a      	strb	r2, [r3, #1]
	StimSelPositions.stim_sel_encl		= (!HAL_GPIO_ReadPin(STIM_SEL_ENCLn_GPIO_Port, STIM_SEL_ENCLn_Pin));
 8009a56:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8009a5a:	4864      	ldr	r0, [pc, #400]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a5c:	f00c feb8 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	bf0c      	ite	eq
 8009a66:	2301      	moveq	r3, #1
 8009a68:	2300      	movne	r3, #0
 8009a6a:	b2db      	uxtb	r3, r3
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	4b61      	ldr	r3, [pc, #388]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009a70:	709a      	strb	r2, [r3, #2]
	StimSelPositions.stim_sel_ch1		= (!HAL_GPIO_ReadPin(STIM_SEL_CH1n_GPIO_Port, STIM_SEL_CH1n_Pin));
 8009a72:	2180      	movs	r1, #128	@ 0x80
 8009a74:	485d      	ldr	r0, [pc, #372]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a76:	f00c feab 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	bf0c      	ite	eq
 8009a80:	2301      	moveq	r3, #1
 8009a82:	2300      	movne	r3, #0
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	461a      	mov	r2, r3
 8009a88:	4b5a      	ldr	r3, [pc, #360]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009a8a:	70da      	strb	r2, [r3, #3]
	StimSelPositions.stim_sel_ch2		= (!HAL_GPIO_ReadPin(STIM_SEL_CH2n_GPIO_Port, STIM_SEL_CH2n_Pin));
 8009a8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009a90:	4856      	ldr	r0, [pc, #344]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009a92:	f00c fe9d 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009a96:	4603      	mov	r3, r0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	bf0c      	ite	eq
 8009a9c:	2301      	moveq	r3, #1
 8009a9e:	2300      	movne	r3, #0
 8009aa0:	b2db      	uxtb	r3, r3
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	4b53      	ldr	r3, [pc, #332]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009aa6:	711a      	strb	r2, [r3, #4]
	StimSelPositions.stim_sel_ch3		= (!HAL_GPIO_ReadPin(STIM_SEL_CH3n_GPIO_Port, STIM_SEL_CH3n_Pin));
 8009aa8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009aac:	484f      	ldr	r0, [pc, #316]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009aae:	f00c fe8f 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	bf0c      	ite	eq
 8009ab8:	2301      	moveq	r3, #1
 8009aba:	2300      	movne	r3, #0
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	461a      	mov	r2, r3
 8009ac0:	4b4c      	ldr	r3, [pc, #304]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009ac2:	715a      	strb	r2, [r3, #5]
	StimSelPositions.stim_sel_ch4		= (!HAL_GPIO_ReadPin(STIM_SEL_CH4n_GPIO_Port, STIM_SEL_CH4n_Pin));
 8009ac4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009ac8:	4848      	ldr	r0, [pc, #288]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009aca:	f00c fe81 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	bf0c      	ite	eq
 8009ad4:	2301      	moveq	r3, #1
 8009ad6:	2300      	movne	r3, #0
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	461a      	mov	r2, r3
 8009adc:	4b45      	ldr	r3, [pc, #276]	@ (8009bf4 <app_mode_dvt_init+0x2cc>)
 8009ade:	719a      	strb	r2, [r3, #6]

	ImpSelPositions.imp_in_n_sel0		= HAL_GPIO_ReadPin(IMP_IN_N_SEL0_GPIO_Port, IMP_IN_N_SEL0_Pin);
 8009ae0:	2102      	movs	r1, #2
 8009ae2:	4845      	ldr	r0, [pc, #276]	@ (8009bf8 <app_mode_dvt_init+0x2d0>)
 8009ae4:	f00c fe74 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bf14      	ite	ne
 8009aee:	2301      	movne	r3, #1
 8009af0:	2300      	moveq	r3, #0
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	4b41      	ldr	r3, [pc, #260]	@ (8009bfc <app_mode_dvt_init+0x2d4>)
 8009af6:	701a      	strb	r2, [r3, #0]
	ImpSelPositions.imp_in_n_sel1		= HAL_GPIO_ReadPin(IMP_IN_N_SEL1_GPIO_Port, IMP_IN_N_SEL1_Pin);
 8009af8:	2108      	movs	r1, #8
 8009afa:	483f      	ldr	r0, [pc, #252]	@ (8009bf8 <app_mode_dvt_init+0x2d0>)
 8009afc:	f00c fe68 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	bf14      	ite	ne
 8009b06:	2301      	movne	r3, #1
 8009b08:	2300      	moveq	r3, #0
 8009b0a:	b2da      	uxtb	r2, r3
 8009b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8009bfc <app_mode_dvt_init+0x2d4>)
 8009b0e:	705a      	strb	r2, [r3, #1]
	ImpSelPositions.imp_in_n_sel2		= HAL_GPIO_ReadPin(IMP_IN_N_SEL2_GPIO_Port, IMP_IN_N_SEL2_Pin);
 8009b10:	2110      	movs	r1, #16
 8009b12:	4839      	ldr	r0, [pc, #228]	@ (8009bf8 <app_mode_dvt_init+0x2d0>)
 8009b14:	f00c fe5c 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	bf14      	ite	ne
 8009b1e:	2301      	movne	r3, #1
 8009b20:	2300      	moveq	r3, #0
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	4b35      	ldr	r3, [pc, #212]	@ (8009bfc <app_mode_dvt_init+0x2d4>)
 8009b26:	709a      	strb	r2, [r3, #2]
	ImpSelPositions.imp_in_p_sel0		= HAL_GPIO_ReadPin(IMP_IN_P_SEL_GPIO_Port, IMP_IN_P_SEL_Pin);
 8009b28:	2101      	movs	r1, #1
 8009b2a:	4833      	ldr	r0, [pc, #204]	@ (8009bf8 <app_mode_dvt_init+0x2d0>)
 8009b2c:	f00c fe50 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	bf14      	ite	ne
 8009b36:	2301      	movne	r3, #1
 8009b38:	2300      	moveq	r3, #0
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8009bfc <app_mode_dvt_init+0x2d4>)
 8009b3e:	70da      	strb	r2, [r3, #3]

	mocked.src1							= HAL_GPIO_ReadPin(SRC1_GPIO_Port, SRC1_Pin);
 8009b40:	2101      	movs	r1, #1
 8009b42:	482a      	ldr	r0, [pc, #168]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009b44:	f00c fe44 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	bf14      	ite	ne
 8009b4e:	2301      	movne	r3, #1
 8009b50:	2300      	moveq	r3, #0
 8009b52:	b2da      	uxtb	r2, r3
 8009b54:	4b2a      	ldr	r3, [pc, #168]	@ (8009c00 <app_mode_dvt_init+0x2d8>)
 8009b56:	701a      	strb	r2, [r3, #0]
	mocked.src2							= HAL_GPIO_ReadPin(SRC2_GPIO_Port, SRC2_Pin);
 8009b58:	2104      	movs	r1, #4
 8009b5a:	4824      	ldr	r0, [pc, #144]	@ (8009bec <app_mode_dvt_init+0x2c4>)
 8009b5c:	f00c fe38 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	bf14      	ite	ne
 8009b66:	2301      	movne	r3, #1
 8009b68:	2300      	moveq	r3, #0
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	4b24      	ldr	r3, [pc, #144]	@ (8009c00 <app_mode_dvt_init+0x2d8>)
 8009b6e:	705a      	strb	r2, [r3, #1]
	mocked.vnsb_en 						= HAL_GPIO_ReadPin(VNSb_EN_GPIO_Port, VNSb_EN_Pin);
 8009b70:	2102      	movs	r1, #2
 8009b72:	4824      	ldr	r0, [pc, #144]	@ (8009c04 <app_mode_dvt_init+0x2dc>)
 8009b74:	f00c fe2c 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bf14      	ite	ne
 8009b7e:	2301      	movne	r3, #1
 8009b80:	2300      	moveq	r3, #0
 8009b82:	b2da      	uxtb	r2, r3
 8009b84:	4b1e      	ldr	r3, [pc, #120]	@ (8009c00 <app_mode_dvt_init+0x2d8>)
 8009b86:	709a      	strb	r2, [r3, #2]
	mocked.imp_en						= HAL_GPIO_ReadPin(IMP_EN_GPIO_Port, IMP_EN_Pin);
 8009b88:	2104      	movs	r1, #4
 8009b8a:	481b      	ldr	r0, [pc, #108]	@ (8009bf8 <app_mode_dvt_init+0x2d0>)
 8009b8c:	f00c fe20 	bl	80167d0 <HAL_GPIO_ReadPin>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	bf14      	ite	ne
 8009b96:	2301      	movne	r3, #1
 8009b98:	2300      	moveq	r3, #0
 8009b9a:	b2da      	uxtb	r2, r3
 8009b9c:	4b18      	ldr	r3, [pc, #96]	@ (8009c00 <app_mode_dvt_init+0x2d8>)
 8009b9e:	70da      	strb	r2, [r3, #3]

	app_func_stim_dac_init();
 8009ba0:	f7fb fe14 	bl	80057cc <app_func_stim_dac_init>
	app_func_stim_dac_volt_set(DacAbOutputVoltage.aDacOutputVoltage_mv, DacAbOutputVoltage.bDacOutputVoltage_mv);
 8009ba4:	4b18      	ldr	r3, [pc, #96]	@ (8009c08 <app_mode_dvt_init+0x2e0>)
 8009ba6:	881b      	ldrh	r3, [r3, #0]
 8009ba8:	4a17      	ldr	r2, [pc, #92]	@ (8009c08 <app_mode_dvt_init+0x2e0>)
 8009baa:	8852      	ldrh	r2, [r2, #2]
 8009bac:	4611      	mov	r1, r2
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f7fb fe78 	bl	80058a4 <app_func_stim_dac_volt_set>

	Stimulus_Waveform_t para1 = {
			.pulseWidth_us 			= StimulusCircuitParameters.pulseWidth1_us,
 8009bb4:	4b15      	ldr	r3, [pc, #84]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bb6:	881b      	ldrh	r3, [r3, #0]
	Stimulus_Waveform_t para1 = {
 8009bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
			.pulsePeriod_us 		= StimulusCircuitParameters.pulsePeriod1_us,
 8009bba:	4b14      	ldr	r3, [pc, #80]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bbc:	889b      	ldrh	r3, [r3, #4]
	Stimulus_Waveform_t para1 = {
 8009bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.trainOnDuration_ms 	= StimulusCircuitParameters.stimDuration1_ms,
 8009bc0:	4b12      	ldr	r3, [pc, #72]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bc2:	789b      	ldrb	r3, [r3, #2]
	Stimulus_Waveform_t para1 = {
 8009bc4:	633b      	str	r3, [r7, #48]	@ 0x30
			.trainOffDuration_ms 	= StimulusCircuitParameters.stimDuration1_ms,
 8009bc6:	4b11      	ldr	r3, [pc, #68]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bc8:	789b      	ldrb	r3, [r3, #2]
	Stimulus_Waveform_t para1 = {
 8009bca:	637b      	str	r3, [r7, #52]	@ 0x34
	};
	Stimulus_Waveform_t para2 = {
			.pulseWidth_us 			= StimulusCircuitParameters.pulseWidth2_us,
 8009bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bce:	88db      	ldrh	r3, [r3, #6]
	Stimulus_Waveform_t para2 = {
 8009bd0:	61bb      	str	r3, [r7, #24]
			.pulsePeriod_us 		= StimulusCircuitParameters.pulsePeriod2_us,
 8009bd2:	4b0e      	ldr	r3, [pc, #56]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bd4:	895b      	ldrh	r3, [r3, #10]
	Stimulus_Waveform_t para2 = {
 8009bd6:	61fb      	str	r3, [r7, #28]
			.trainOnDuration_ms 	= StimulusCircuitParameters.stimDuration2_ms,
 8009bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8009c0c <app_mode_dvt_init+0x2e4>)
 8009bda:	7a1b      	ldrb	r3, [r3, #8]
 8009bdc:	e018      	b.n	8009c10 <app_mode_dvt_init+0x2e8>
 8009bde:	bf00      	nop
 8009be0:	42020400 	.word	0x42020400
 8009be4:	20004d5f 	.word	0x20004d5f
 8009be8:	20004d68 	.word	0x20004d68
 8009bec:	42020c00 	.word	0x42020c00
 8009bf0:	20004d74 	.word	0x20004d74
 8009bf4:	20004d7c 	.word	0x20004d7c
 8009bf8:	42021400 	.word	0x42021400
 8009bfc:	20004d84 	.word	0x20004d84
 8009c00:	20004d64 	.word	0x20004d64
 8009c04:	42021000 	.word	0x42021000
 8009c08:	20004d70 	.word	0x20004d70
 8009c0c:	20000bc8 	.word	0x20000bc8
	Stimulus_Waveform_t para2 = {
 8009c10:	623b      	str	r3, [r7, #32]
			.trainOffDuration_ms 	= StimulusCircuitParameters.stimDuration2_ms,
 8009c12:	4b1d      	ldr	r3, [pc, #116]	@ (8009c88 <app_mode_dvt_init+0x360>)
 8009c14:	7a1b      	ldrb	r3, [r3, #8]
	Stimulus_Waveform_t para2 = {
 8009c16:	627b      	str	r3, [r7, #36]	@ 0x24
	};
	NerveBlock_Waveform_t sine_para = {
			.sinePeriod_us			= (uint32_t)(1000000.0 / (_Float64)StimulusCircuitParameters.stimFreqVNS_hz),
 8009c18:	4b1b      	ldr	r3, [pc, #108]	@ (8009c88 <app_mode_dvt_init+0x360>)
 8009c1a:	7b1b      	ldrb	r3, [r3, #12]
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7f6 fc75 	bl	800050c <__aeabi_ui2d>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	a116      	add	r1, pc, #88	@ (adr r1, 8009c80 <app_mode_dvt_init+0x358>)
 8009c28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c2c:	f7f6 fe12 	bl	8000854 <__aeabi_ddiv>
 8009c30:	4602      	mov	r2, r0
 8009c32:	460b      	mov	r3, r1
 8009c34:	4610      	mov	r0, r2
 8009c36:	4619      	mov	r1, r3
 8009c38:	f7f6 ffa4 	bl	8000b84 <__aeabi_d2uiz>
 8009c3c:	4603      	mov	r3, r0
	NerveBlock_Waveform_t sine_para = {
 8009c3e:	607b      	str	r3, [r7, #4]
 8009c40:	2300      	movs	r3, #0
 8009c42:	60bb      	str	r3, [r7, #8]
			.sinePhaseShift_us		= 0,
			.amplitude_mV 			= DacAbOutputVoltage.bDacOutputVoltage_mv,
 8009c44:	4b11      	ldr	r3, [pc, #68]	@ (8009c8c <app_mode_dvt_init+0x364>)
 8009c46:	885b      	ldrh	r3, [r3, #2]
	NerveBlock_Waveform_t sine_para = {
 8009c48:	81bb      	strh	r3, [r7, #12]
			.trainOnDuration_ms 	= StimulusCircuitParameters.stimDurationVNS_ms,
 8009c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8009c88 <app_mode_dvt_init+0x360>)
 8009c4c:	89db      	ldrh	r3, [r3, #14]
	NerveBlock_Waveform_t sine_para = {
 8009c4e:	613b      	str	r3, [r7, #16]
			.trainOffDuration_ms 	= StimulusCircuitParameters.stimDurationVNS_ms,
 8009c50:	4b0d      	ldr	r3, [pc, #52]	@ (8009c88 <app_mode_dvt_init+0x360>)
 8009c52:	89db      	ldrh	r3, [r3, #14]
	NerveBlock_Waveform_t sine_para = {
 8009c54:	617b      	str	r3, [r7, #20]
	};
	app_func_stim_circuit_para1_set(para1);
 8009c56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009c5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c5c:	f7fc f904 	bl	8005e68 <app_func_stim_circuit_para1_set>
	app_func_stim_circuit_para2_set(para2);
 8009c60:	f107 0318 	add.w	r3, r7, #24
 8009c64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c66:	f7fc f93b 	bl	8005ee0 <app_func_stim_circuit_para2_set>
	app_func_stim_sine_para_set(sine_para);
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	1d3b      	adds	r3, r7, #4
 8009c70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009c72:	f7fc fe39 	bl	80068e8 <app_func_stim_sine_para_set>
}
 8009c76:	bf00      	nop
 8009c78:	3738      	adds	r7, #56	@ 0x38
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	00000000 	.word	0x00000000
 8009c84:	412e8480 	.word	0x412e8480
 8009c88:	20000bc8 	.word	0x20000bc8
 8009c8c:	20004d70 	.word	0x20004d70

08009c90 <app_mode_dvt_handler>:

/**
 * @brief Handler for DVT mode
 *
 */
void app_mode_dvt_handler(void) {
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b082      	sub	sp, #8
 8009c94:	af00      	add	r7, sp, #0
	bsp_wdg_enable(false);
 8009c96:	2000      	movs	r0, #0
 8009c98:	f7f8 f9ba 	bl	8002010 <bsp_wdg_enable>
	app_mode_dvt_init();
 8009c9c:	f7ff fe44 	bl	8009928 <app_mode_dvt_init>
	app_func_command_req_parser_set(&app_mode_dvt_command_req_parser);
 8009ca0:	482f      	ldr	r0, [pc, #188]	@ (8009d60 <app_mode_dvt_handler+0xd0>)
 8009ca2:	f7f8 ff39 	bl	8002b18 <app_func_command_req_parser_set>

	uint8_t curr_ble_state = app_func_ble_curr_state_get();
 8009ca6:	f7f8 fd5f 	bl	8002768 <app_func_ble_curr_state_get>
 8009caa:	4603      	mov	r3, r0
 8009cac:	71fb      	strb	r3, [r7, #7]
	if (curr_ble_state == BLE_STATE_INVALID) {
 8009cae:	79fb      	ldrb	r3, [r7, #7]
 8009cb0:	2bff      	cmp	r3, #255	@ 0xff
 8009cb2:	d106      	bne.n	8009cc2 <app_mode_dvt_handler+0x32>
		app_func_ble_enable(true);
 8009cb4:	2001      	movs	r0, #1
 8009cb6:	f7f8 fca5 	bl	8002604 <app_func_ble_enable>
		curr_ble_state = app_func_ble_curr_state_get();
 8009cba:	f7f8 fd55 	bl	8002768 <app_func_ble_curr_state_get>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	71fb      	strb	r3, [r7, #7]
	}

	while(1) {
		if (curr_ble_state == BLE_STATE_ADV_STOP) {
 8009cc2:	79fb      	ldrb	r3, [r7, #7]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d113      	bne.n	8009cf0 <app_mode_dvt_handler+0x60>
			if (!ble_peers_del) {
 8009cc8:	4b26      	ldr	r3, [pc, #152]	@ (8009d64 <app_mode_dvt_handler+0xd4>)
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	f083 0301 	eor.w	r3, r3, #1
 8009cd0:	b2db      	uxtb	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d005      	beq.n	8009ce2 <app_mode_dvt_handler+0x52>
				app_func_ble_peers_del();
 8009cd6:	f7f8 fd79 	bl	80027cc <app_func_ble_peers_del>
				ble_peers_del = true;
 8009cda:	4b22      	ldr	r3, [pc, #136]	@ (8009d64 <app_mode_dvt_handler+0xd4>)
 8009cdc:	2201      	movs	r2, #1
 8009cde:	701a      	strb	r2, [r3, #0]
 8009ce0:	e00c      	b.n	8009cfc <app_mode_dvt_handler+0x6c>
			}
			else {
				app_mode_ble_act_adv_msd_update((uint8_t*)setting.msd);
 8009ce2:	4821      	ldr	r0, [pc, #132]	@ (8009d68 <app_mode_dvt_handler+0xd8>)
 8009ce4:	f001 fc9e 	bl	800b624 <app_mode_ble_act_adv_msd_update>
				app_func_ble_adv_start(&setting);
 8009ce8:	4820      	ldr	r0, [pc, #128]	@ (8009d6c <app_mode_dvt_handler+0xdc>)
 8009cea:	f7f8 fd01 	bl	80026f0 <app_func_ble_adv_start>
 8009cee:	e005      	b.n	8009cfc <app_mode_dvt_handler+0x6c>
			}
		}
		else {
			app_func_ble_new_state_get();
 8009cf0:	f7f8 fd5a 	bl	80027a8 <app_func_ble_new_state_get>
		}

		while(!bsp_sp_cmd_handler()) {
 8009cf4:	e002      	b.n	8009cfc <app_mode_dvt_handler+0x6c>
			HAL_Delay(1);
 8009cf6:	2001      	movs	r0, #1
 8009cf8:	f007 f814 	bl	8010d24 <HAL_Delay>
		while(!bsp_sp_cmd_handler()) {
 8009cfc:	f7f7 ffe4 	bl	8001cc8 <bsp_sp_cmd_handler>
 8009d00:	4603      	mov	r3, r0
 8009d02:	f083 0301 	eor.w	r3, r3, #1
 8009d06:	b2db      	uxtb	r3, r3
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1f4      	bne.n	8009cf6 <app_mode_dvt_handler+0x66>
		}
		curr_ble_state = app_func_ble_curr_state_get();
 8009d0c:	f7f8 fd2c 	bl	8002768 <app_func_ble_curr_state_get>
 8009d10:	4603      	mov	r3, r0
 8009d12:	71fb      	strb	r3, [r7, #7]
#ifdef DVT_TEST
		curr_ble_state = BLE_STATE_CONNECT + BLE_STATE_SEC_EN + BLE_STATE_NUS_READY;
		app_mode_dvt_test_handler();
#endif

		if (shutdown) {
 8009d14:	4b16      	ldr	r3, [pc, #88]	@ (8009d70 <app_mode_dvt_handler+0xe0>)
 8009d16:	781b      	ldrb	r3, [r3, #0]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d005      	beq.n	8009d28 <app_mode_dvt_handler+0x98>
			HAL_GPIO_WritePin(IPG_SHDN_GPIO_Port, IPG_SHDN_Pin, GPIO_PIN_SET);
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8009d22:	4814      	ldr	r0, [pc, #80]	@ (8009d74 <app_mode_dvt_handler+0xe4>)
 8009d24:	f00c fd6c 	bl	8016800 <HAL_GPIO_WritePin>
		}

		if (sw_reset) {
 8009d28:	4b13      	ldr	r3, [pc, #76]	@ (8009d78 <app_mode_dvt_handler+0xe8>)
 8009d2a:	781b      	ldrb	r3, [r3, #0]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d0c8      	beq.n	8009cc2 <app_mode_dvt_handler+0x32>
			app_func_ble_enable(false);
 8009d30:	2000      	movs	r0, #0
 8009d32:	f7f8 fc67 	bl	8002604 <app_func_ble_enable>
			app_func_ble_enable(true);
 8009d36:	2001      	movs	r0, #1
 8009d38:	f7f8 fc64 	bl	8002604 <app_func_ble_enable>
			app_func_ble_peers_del();
 8009d3c:	f7f8 fd46 	bl	80027cc <app_func_ble_peers_del>

			while(!ble_peers_is_deleted) {
 8009d40:	e004      	b.n	8009d4c <app_mode_dvt_handler+0xbc>
				bsp_sp_cmd_handler();
 8009d42:	f7f7 ffc1 	bl	8001cc8 <bsp_sp_cmd_handler>
				HAL_Delay(200);
 8009d46:	20c8      	movs	r0, #200	@ 0xc8
 8009d48:	f006 ffec 	bl	8010d24 <HAL_Delay>
			while(!ble_peers_is_deleted) {
 8009d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8009d7c <app_mode_dvt_handler+0xec>)
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	f083 0301 	eor.w	r3, r3, #1
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d1f3      	bne.n	8009d42 <app_mode_dvt_handler+0xb2>
			}

			HAL_NVIC_SystemReset();
 8009d5a:	f00a f874 	bl	8013e46 <HAL_NVIC_SystemReset>
		if (curr_ble_state == BLE_STATE_ADV_STOP) {
 8009d5e:	e7b0      	b.n	8009cc2 <app_mode_dvt_handler+0x32>
 8009d60:	08007009 	.word	0x08007009
 8009d64:	20004d88 	.word	0x20004d88
 8009d68:	20001a19 	.word	0x20001a19
 8009d6c:	20001a08 	.word	0x20001a08
 8009d70:	20004d60 	.word	0x20004d60
 8009d74:	42020000 	.word	0x42020000
 8009d78:	20004d61 	.word	0x20004d61
 8009d7c:	2000427c 	.word	0x2000427c

08009d80 <app_mode_dvt_acc_start>:
 *                    		of bytes written into @p dataBuffer.
 *
 * @return uint8_t    		Status code indicating the result of the operation.
 *                    		Typically returns 0 on success; non-zero values indicate errors.
 */
uint8_t app_mode_dvt_acc_start(FreqModeDeviceID_t freqModedeviceID, uint8_t* dataBuffer, uint8_t* dataSize) {
 8009d80:	b590      	push	{r4, r7, lr}
 8009d82:	b08b      	sub	sp, #44	@ 0x2c
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	81b8      	strh	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
	uint8_t mode = (freqModedeviceID.ModeDeviceID & 0x80) >> 7;
 8009d8c:	7b7b      	ldrb	r3, [r7, #13]
 8009d8e:	09db      	lsrs	r3, r3, #7
 8009d90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t devID = freqModedeviceID.ModeDeviceID & 0x7F;
 8009d94:	7b7b      	ldrb	r3, [r7, #13]
 8009d96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d9a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	uint8_t deviceAddr = devID << 1;
 8009d9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009da2:	005b      	lsls	r3, r3, #1
 8009da4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	dataBuffer[0] = devID;
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009dae:	701a      	strb	r2, [r3, #0]
	*dataSize = 1U;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	701a      	strb	r2, [r3, #0]

	if (	freqModedeviceID.FreqSampling != 10U &&
 8009db6:	7b3b      	ldrb	r3, [r7, #12]
 8009db8:	2b0a      	cmp	r3, #10
 8009dba:	d00d      	beq.n	8009dd8 <app_mode_dvt_acc_start+0x58>
			freqModedeviceID.FreqSampling != 25U &&
 8009dbc:	7b3b      	ldrb	r3, [r7, #12]
	if (	freqModedeviceID.FreqSampling != 10U &&
 8009dbe:	2b19      	cmp	r3, #25
 8009dc0:	d00a      	beq.n	8009dd8 <app_mode_dvt_acc_start+0x58>
			freqModedeviceID.FreqSampling != 50U &&
 8009dc2:	7b3b      	ldrb	r3, [r7, #12]
			freqModedeviceID.FreqSampling != 25U &&
 8009dc4:	2b32      	cmp	r3, #50	@ 0x32
 8009dc6:	d007      	beq.n	8009dd8 <app_mode_dvt_acc_start+0x58>
			freqModedeviceID.FreqSampling != 100U &&
 8009dc8:	7b3b      	ldrb	r3, [r7, #12]
			freqModedeviceID.FreqSampling != 50U &&
 8009dca:	2b64      	cmp	r3, #100	@ 0x64
 8009dcc:	d004      	beq.n	8009dd8 <app_mode_dvt_acc_start+0x58>
			freqModedeviceID.FreqSampling != 200U) {
 8009dce:	7b3b      	ldrb	r3, [r7, #12]
			freqModedeviceID.FreqSampling != 100U &&
 8009dd0:	2bc8      	cmp	r3, #200	@ 0xc8
 8009dd2:	d001      	beq.n	8009dd8 <app_mode_dvt_acc_start+0x58>
		return STATUS_START_ACC_INVALID_CONFIGURATION;
 8009dd4:	2304      	movs	r3, #4
 8009dd6:	e2d9      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
	}
	else if (	deviceAddr != MIS2DHTR_DEVICE_ADDR_L &&
 8009dd8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009ddc:	2b30      	cmp	r3, #48	@ 0x30
 8009dde:	d005      	beq.n	8009dec <app_mode_dvt_acc_start+0x6c>
 8009de0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009de4:	2b32      	cmp	r3, #50	@ 0x32
 8009de6:	d001      	beq.n	8009dec <app_mode_dvt_acc_start+0x6c>
				deviceAddr != MIS2DHTR_DEVICE_ADDR_H) {
		return STATUS_START_ACC_INVALID_CONFIGURATION;
 8009de8:	2304      	movs	r3, #4
 8009dea:	e2cf      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
	}

	bsp_sp_XL_enable(true);
 8009dec:	2001      	movs	r0, #1
 8009dee:	f7f7 fef3 	bl	8001bd8 <bsp_sp_XL_enable>
	for (int i = 0;i < 2;i++) {
 8009df2:	2300      	movs	r3, #0
 8009df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009df6:	e2c4      	b.n	800a382 <app_mode_dvt_acc_start+0x602>
		if (acc[i].Device.DeviceAddress == deviceAddr) {
 8009df8:	4aca      	ldr	r2, [pc, #808]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e00:	fb01 f303 	mul.w	r3, r1, r3
 8009e04:	4413      	add	r3, r2
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	f040 82b5 	bne.w	800a37c <app_mode_dvt_acc_start+0x5fc>
			acc[i].ChannelsOpen = true;
 8009e12:	4ac4      	ldr	r2, [pc, #784]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e1a:	fb01 f303 	mul.w	r3, r1, r3
 8009e1e:	4413      	add	r3, r2
 8009e20:	f203 7316 	addw	r3, r3, #1814	@ 0x716
 8009e24:	2201      	movs	r2, #1
 8009e26:	701a      	strb	r2, [r3, #0]
			if (HAL_I2C_IsDeviceReady(&HANDLE_ACC_I2C, acc[i].Device.DeviceAddress, 3, 5) == HAL_OK) {
 8009e28:	4abe      	ldr	r2, [pc, #760]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e2c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e30:	fb01 f303 	mul.w	r3, r1, r3
 8009e34:	4413      	add	r3, r2
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	4619      	mov	r1, r3
 8009e3a:	2305      	movs	r3, #5
 8009e3c:	2203      	movs	r2, #3
 8009e3e:	48ba      	ldr	r0, [pc, #744]	@ (800a128 <app_mode_dvt_acc_start+0x3a8>)
 8009e40:	f00d fec8 	bl	8017bd4 <HAL_I2C_IsDeviceReady>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	f040 8296 	bne.w	800a378 <app_mode_dvt_acc_start+0x5f8>
				HAL_StatusTypeDef status = HAL_OK;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	f887 3020 	strb.w	r3, [r7, #32]
				acc[i].Mode = ON_DEMAND;
 8009e52:	4ab4      	ldr	r2, [pc, #720]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e56:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e5a:	fb01 f303 	mul.w	r3, r1, r3
 8009e5e:	4413      	add	r3, r2
 8009e60:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 8009e64:	2200      	movs	r2, #0
 8009e66:	701a      	strb	r2, [r3, #0]
				uint8_t Watermark = 28U;
 8009e68:	231c      	movs	r3, #28
 8009e6a:	77fb      	strb	r3, [r7, #31]

				acc[i].Device.RegisterAddress = MIS2DHTR_WHO_AM_I;
 8009e6c:	4aad      	ldr	r2, [pc, #692]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e70:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e74:	fb01 f303 	mul.w	r3, r1, r3
 8009e78:	4413      	add	r3, r2
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	220f      	movs	r2, #15
 8009e7e:	701a      	strb	r2, [r3, #0]
				bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.RegisterData, 1);
 8009e80:	4aa8      	ldr	r2, [pc, #672]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e84:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e88:	fb01 f303 	mul.w	r3, r1, r3
 8009e8c:	4413      	add	r3, r2
 8009e8e:	7818      	ldrb	r0, [r3, #0]
 8009e90:	4aa4      	ldr	r2, [pc, #656]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e94:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009e98:	fb01 f303 	mul.w	r3, r1, r3
 8009e9c:	4413      	add	r3, r2
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	7819      	ldrb	r1, [r3, #0]
 8009ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea4:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 8009ea8:	fb02 f303 	mul.w	r3, r2, r3
 8009eac:	4a9d      	ldr	r2, [pc, #628]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009eae:	4413      	add	r3, r2
 8009eb0:	1c9a      	adds	r2, r3, #2
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	f7f7 fee8 	bl	8001c88 <bsp_sp_MIS2DHTR_read>

				if (acc[i].Device.RegisterData == MIS2DHTR_WHO_AM_I_DATA) {
 8009eb8:	4a9a      	ldr	r2, [pc, #616]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ebc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009ec0:	fb01 f303 	mul.w	r3, r1, r3
 8009ec4:	4413      	add	r3, r2
 8009ec6:	3302      	adds	r3, #2
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	2b33      	cmp	r3, #51	@ 0x33
 8009ecc:	f040 8252 	bne.w	800a374 <app_mode_dvt_acc_start+0x5f4>
					acc[i].Device.RegisterAddress = MIS2DHTR_CTRL_REG1;
 8009ed0:	4a94      	ldr	r2, [pc, #592]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009ed8:	fb01 f303 	mul.w	r3, r1, r3
 8009edc:	4413      	add	r3, r2
 8009ede:	3301      	adds	r3, #1
 8009ee0:	2220      	movs	r2, #32
 8009ee2:	701a      	strb	r2, [r3, #0]
					acc[i].Device.RegisterData = MIS2DHTR_CTRL_REG1_data_get(0U);
 8009ee4:	2000      	movs	r0, #0
 8009ee6:	f01f fc81 	bl	80297ec <MIS2DHTR_CTRL_REG1_data_get>
 8009eea:	4603      	mov	r3, r0
 8009eec:	4618      	mov	r0, r3
 8009eee:	4a8d      	ldr	r2, [pc, #564]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef2:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009ef6:	fb01 f303 	mul.w	r3, r1, r3
 8009efa:	4413      	add	r3, r2
 8009efc:	3302      	adds	r3, #2
 8009efe:	4602      	mov	r2, r0
 8009f00:	701a      	strb	r2, [r3, #0]
					bsp_sp_MIS2DHTR_write(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.RegisterData, 1);
 8009f02:	4a88      	ldr	r2, [pc, #544]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f06:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f0a:	fb01 f303 	mul.w	r3, r1, r3
 8009f0e:	4413      	add	r3, r2
 8009f10:	7818      	ldrb	r0, [r3, #0]
 8009f12:	4a84      	ldr	r2, [pc, #528]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f1a:	fb01 f303 	mul.w	r3, r1, r3
 8009f1e:	4413      	add	r3, r2
 8009f20:	3301      	adds	r3, #1
 8009f22:	7819      	ldrb	r1, [r3, #0]
 8009f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f26:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 8009f2a:	fb02 f303 	mul.w	r3, r2, r3
 8009f2e:	4a7d      	ldr	r2, [pc, #500]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f30:	4413      	add	r3, r2
 8009f32:	1c9a      	adds	r2, r3, #2
 8009f34:	2301      	movs	r3, #1
 8009f36:	f7f7 fe87 	bl	8001c48 <bsp_sp_MIS2DHTR_write>

					acc[i].Device.RegisterAddress = MIS2DHTR_CTRL_REG5;
 8009f3a:	4a7a      	ldr	r2, [pc, #488]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f42:	fb01 f303 	mul.w	r3, r1, r3
 8009f46:	4413      	add	r3, r2
 8009f48:	3301      	adds	r3, #1
 8009f4a:	2224      	movs	r2, #36	@ 0x24
 8009f4c:	701a      	strb	r2, [r3, #0]
					acc[i].Device.RegisterData = MIS2DHTR_FIFO_EN;
 8009f4e:	4a75      	ldr	r2, [pc, #468]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f52:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f56:	fb01 f303 	mul.w	r3, r1, r3
 8009f5a:	4413      	add	r3, r2
 8009f5c:	3302      	adds	r3, #2
 8009f5e:	2240      	movs	r2, #64	@ 0x40
 8009f60:	701a      	strb	r2, [r3, #0]
					bsp_sp_MIS2DHTR_write(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.RegisterData, 1);
 8009f62:	4a70      	ldr	r2, [pc, #448]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f66:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f6a:	fb01 f303 	mul.w	r3, r1, r3
 8009f6e:	4413      	add	r3, r2
 8009f70:	7818      	ldrb	r0, [r3, #0]
 8009f72:	4a6c      	ldr	r2, [pc, #432]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009f7a:	fb01 f303 	mul.w	r3, r1, r3
 8009f7e:	4413      	add	r3, r2
 8009f80:	3301      	adds	r3, #1
 8009f82:	7819      	ldrb	r1, [r3, #0]
 8009f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f86:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 8009f8a:	fb02 f303 	mul.w	r3, r2, r3
 8009f8e:	4a65      	ldr	r2, [pc, #404]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f90:	4413      	add	r3, r2
 8009f92:	1c9a      	adds	r2, r3, #2
 8009f94:	2301      	movs	r3, #1
 8009f96:	f7f7 fe57 	bl	8001c48 <bsp_sp_MIS2DHTR_write>

					acc[i].Device.RegisterAddress = MIS2DHTR_FIFO_CTRL_REG;
 8009f9a:	4a62      	ldr	r2, [pc, #392]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009fa2:	fb01 f303 	mul.w	r3, r1, r3
 8009fa6:	4413      	add	r3, r2
 8009fa8:	3301      	adds	r3, #1
 8009faa:	222e      	movs	r2, #46	@ 0x2e
 8009fac:	701a      	strb	r2, [r3, #0]
					acc[i].Device.RegisterData = MIS2DHTR_FM_STREAM + MIS2DHTR_TR_INT1 + Watermark;
 8009fae:	7ffb      	ldrb	r3, [r7, #31]
 8009fb0:	3b80      	subs	r3, #128	@ 0x80
 8009fb2:	b2d8      	uxtb	r0, r3
 8009fb4:	4a5b      	ldr	r2, [pc, #364]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb8:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009fbc:	fb01 f303 	mul.w	r3, r1, r3
 8009fc0:	4413      	add	r3, r2
 8009fc2:	3302      	adds	r3, #2
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	701a      	strb	r2, [r3, #0]
					bsp_sp_MIS2DHTR_write(acc[i].Device.DeviceAddress, MIS2DHTR_FIFO_CTRL_REG, &acc[i].Device.RegisterData, 1);
 8009fc8:	4a56      	ldr	r2, [pc, #344]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fcc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009fd0:	fb01 f303 	mul.w	r3, r1, r3
 8009fd4:	4413      	add	r3, r2
 8009fd6:	7818      	ldrb	r0, [r3, #0]
 8009fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fda:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 8009fde:	fb02 f303 	mul.w	r3, r2, r3
 8009fe2:	4a50      	ldr	r2, [pc, #320]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009fe4:	4413      	add	r3, r2
 8009fe6:	1c9a      	adds	r2, r3, #2
 8009fe8:	2301      	movs	r3, #1
 8009fea:	212e      	movs	r1, #46	@ 0x2e
 8009fec:	f7f7 fe2c 	bl	8001c48 <bsp_sp_MIS2DHTR_write>

					acc[i].Device.RegisterAddress = MIS2DHTR_FIFO_SRC_REG;
 8009ff0:	4a4c      	ldr	r2, [pc, #304]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 8009ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ff4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 8009ff8:	fb01 f303 	mul.w	r3, r1, r3
 8009ffc:	4413      	add	r3, r2
 8009ffe:	3301      	adds	r3, #1
 800a000:	222f      	movs	r2, #47	@ 0x2f
 800a002:	701a      	strb	r2, [r3, #0]
					bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.Fifo.SrcRegister, 1);
 800a004:	4a47      	ldr	r2, [pc, #284]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a008:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a00c:	fb01 f303 	mul.w	r3, r1, r3
 800a010:	4413      	add	r3, r2
 800a012:	7818      	ldrb	r0, [r3, #0]
 800a014:	4a43      	ldr	r2, [pc, #268]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a01c:	fb01 f303 	mul.w	r3, r1, r3
 800a020:	4413      	add	r3, r2
 800a022:	3301      	adds	r3, #1
 800a024:	7819      	ldrb	r1, [r3, #0]
 800a026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a028:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a02c:	fb02 f303 	mul.w	r3, r2, r3
 800a030:	33c0      	adds	r3, #192	@ 0xc0
 800a032:	4a3c      	ldr	r2, [pc, #240]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a034:	4413      	add	r3, r2
 800a036:	1d1a      	adds	r2, r3, #4
 800a038:	2301      	movs	r3, #1
 800a03a:	f7f7 fe25 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
					if (!MIS2DHTR_FIFO_IS_EMPTY(acc[i].Device.Fifo.SrcRegister)) {
 800a03e:	4a39      	ldr	r2, [pc, #228]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a042:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a046:	fb01 f303 	mul.w	r3, r1, r3
 800a04a:	4413      	add	r3, r2
 800a04c:	33c4      	adds	r3, #196	@ 0xc4
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	f003 0320 	and.w	r3, r3, #32
 800a054:	2b00      	cmp	r3, #0
 800a056:	d139      	bne.n	800a0cc <app_mode_dvt_acc_start+0x34c>
						uint8_t count = MIS2DHTR_FIFO_GET_FSS(acc[i].Device.Fifo.SrcRegister) + 1U;
 800a058:	4a32      	ldr	r2, [pc, #200]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a060:	fb01 f303 	mul.w	r3, r1, r3
 800a064:	4413      	add	r3, r2
 800a066:	33c4      	adds	r3, #196	@ 0xc4
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	f003 031f 	and.w	r3, r3, #31
 800a06e:	b2db      	uxtb	r3, r3
 800a070:	3301      	adds	r3, #1
 800a072:	77bb      	strb	r3, [r7, #30]
						acc[i].Device.RegisterAddress = MIS2DHTR_OUT_X_L + MIS2DHTR_ADDR_AUTO_INCREMENT;
 800a074:	4a2b      	ldr	r2, [pc, #172]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a078:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a07c:	fb01 f303 	mul.w	r3, r1, r3
 800a080:	4413      	add	r3, r2
 800a082:	3301      	adds	r3, #1
 800a084:	22a8      	movs	r2, #168	@ 0xa8
 800a086:	701a      	strb	r2, [r3, #0]
						bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, (uint8_t*)acc[i].Device.Fifo.Axis, sizeof(XYZ_t) * count);
 800a088:	4a26      	ldr	r2, [pc, #152]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a08c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a090:	fb01 f303 	mul.w	r3, r1, r3
 800a094:	4413      	add	r3, r2
 800a096:	7818      	ldrb	r0, [r3, #0]
 800a098:	4a22      	ldr	r2, [pc, #136]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a09c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a0a0:	fb01 f303 	mul.w	r3, r1, r3
 800a0a4:	4413      	add	r3, r2
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	7819      	ldrb	r1, [r3, #0]
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0ac:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a0b0:	fb02 f303 	mul.w	r3, r2, r3
 800a0b4:	4a1b      	ldr	r2, [pc, #108]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a0b6:	4413      	add	r3, r2
 800a0b8:	1d1a      	adds	r2, r3, #4
 800a0ba:	7fbb      	ldrb	r3, [r7, #30]
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	461c      	mov	r4, r3
 800a0c0:	0064      	lsls	r4, r4, #1
 800a0c2:	4423      	add	r3, r4
 800a0c4:	005b      	lsls	r3, r3, #1
 800a0c6:	b29b      	uxth	r3, r3
 800a0c8:	f7f7 fdde 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
					}

					acc[i].Device.RegisterAddress = MIS2DHTR_CTRL_REG1;
 800a0cc:	4a15      	ldr	r2, [pc, #84]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a0d4:	fb01 f303 	mul.w	r3, r1, r3
 800a0d8:	4413      	add	r3, r2
 800a0da:	3301      	adds	r3, #1
 800a0dc:	2220      	movs	r2, #32
 800a0de:	701a      	strb	r2, [r3, #0]
					acc[i].Device.RegisterData = MIS2DHTR_CTRL_REG1_data_get(freqModedeviceID.FreqSampling);
 800a0e0:	7b3b      	ldrb	r3, [r7, #12]
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f01f fb82 	bl	80297ec <MIS2DHTR_CTRL_REG1_data_get>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	4a0d      	ldr	r2, [pc, #52]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a0f4:	fb01 f303 	mul.w	r3, r1, r3
 800a0f8:	4413      	add	r3, r2
 800a0fa:	3302      	adds	r3, #2
 800a0fc:	4602      	mov	r2, r0
 800a0fe:	701a      	strb	r2, [r3, #0]
					status += bsp_sp_MIS2DHTR_write(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.RegisterData, 1);
 800a100:	4a08      	ldr	r2, [pc, #32]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a104:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a108:	fb01 f303 	mul.w	r3, r1, r3
 800a10c:	4413      	add	r3, r2
 800a10e:	7818      	ldrb	r0, [r3, #0]
 800a110:	4a04      	ldr	r2, [pc, #16]	@ (800a124 <app_mode_dvt_acc_start+0x3a4>)
 800a112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a114:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a118:	fb01 f303 	mul.w	r3, r1, r3
 800a11c:	4413      	add	r3, r2
 800a11e:	3301      	adds	r3, #1
 800a120:	e004      	b.n	800a12c <app_mode_dvt_acc_start+0x3ac>
 800a122:	bf00      	nop
 800a124:	20000bd8 	.word	0x20000bd8
 800a128:	20009120 	.word	0x20009120
 800a12c:	7819      	ldrb	r1, [r3, #0]
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a134:	fb02 f303 	mul.w	r3, r2, r3
 800a138:	4a96      	ldr	r2, [pc, #600]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a13a:	4413      	add	r3, r2
 800a13c:	1c9a      	adds	r2, r3, #2
 800a13e:	2301      	movs	r3, #1
 800a140:	f7f7 fd82 	bl	8001c48 <bsp_sp_MIS2DHTR_write>
 800a144:	4603      	mov	r3, r0
 800a146:	461a      	mov	r2, r3
 800a148:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a14c:	4413      	add	r3, r2
 800a14e:	f887 3020 	strb.w	r3, [r7, #32]

					if (status != HAL_OK) {
 800a152:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d001      	beq.n	800a15e <app_mode_dvt_acc_start+0x3de>
						return STATUS_START_ACC_COMMUNICTION_ERR;
 800a15a:	2302      	movs	r3, #2
 800a15c:	e116      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
					}
					else {
						acc[i].WriteIndex = 0U;
 800a15e:	4a8d      	ldr	r2, [pc, #564]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a162:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a166:	fb01 f303 	mul.w	r3, r1, r3
 800a16a:	4413      	add	r3, r2
 800a16c:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800a170:	2200      	movs	r2, #0
 800a172:	801a      	strh	r2, [r3, #0]
						acc[i].ReadIndex = 0U;
 800a174:	4a87      	ldr	r2, [pc, #540]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a17c:	fb01 f303 	mul.w	r3, r1, r3
 800a180:	4413      	add	r3, r2
 800a182:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a186:	2200      	movs	r2, #0
 800a188:	801a      	strh	r2, [r3, #0]
						acc[i].FifoIndex = 0U;
 800a18a:	4a82      	ldr	r2, [pc, #520]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a18e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a192:	fb01 f303 	mul.w	r3, r1, r3
 800a196:	4413      	add	r3, r2
 800a198:	f503 63e2 	add.w	r3, r3, #1808	@ 0x710
 800a19c:	2200      	movs	r2, #0
 800a19e:	801a      	strh	r2, [r3, #0]
						acc[i].Overflow = false;
 800a1a0:	4a7c      	ldr	r2, [pc, #496]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a1a8:	fb01 f303 	mul.w	r3, r1, r3
 800a1ac:	4413      	add	r3, r2
 800a1ae:	f203 7314 	addw	r3, r3, #1812	@ 0x714
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	701a      	strb	r2, [r3, #0]
						acc[i].Startup = true;
 800a1b6:	4a77      	ldr	r2, [pc, #476]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ba:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a1be:	fb01 f303 	mul.w	r3, r1, r3
 800a1c2:	4413      	add	r3, r2
 800a1c4:	f203 7313 	addw	r3, r3, #1811	@ 0x713
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	701a      	strb	r2, [r3, #0]

						do {
							acc[i].Device.RegisterAddress = MIS2DHTR_FIFO_SRC_REG;
 800a1cc:	4a71      	ldr	r2, [pc, #452]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a1d4:	fb01 f303 	mul.w	r3, r1, r3
 800a1d8:	4413      	add	r3, r2
 800a1da:	3301      	adds	r3, #1
 800a1dc:	222f      	movs	r2, #47	@ 0x2f
 800a1de:	701a      	strb	r2, [r3, #0]
							bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.Fifo.SrcRegister, 1);
 800a1e0:	4a6c      	ldr	r2, [pc, #432]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a1e8:	fb01 f303 	mul.w	r3, r1, r3
 800a1ec:	4413      	add	r3, r2
 800a1ee:	7818      	ldrb	r0, [r3, #0]
 800a1f0:	4a68      	ldr	r2, [pc, #416]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a1f8:	fb01 f303 	mul.w	r3, r1, r3
 800a1fc:	4413      	add	r3, r2
 800a1fe:	3301      	adds	r3, #1
 800a200:	7819      	ldrb	r1, [r3, #0]
 800a202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a204:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a208:	fb02 f303 	mul.w	r3, r2, r3
 800a20c:	33c0      	adds	r3, #192	@ 0xc0
 800a20e:	4a61      	ldr	r2, [pc, #388]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a210:	4413      	add	r3, r2
 800a212:	1d1a      	adds	r2, r3, #4
 800a214:	2301      	movs	r3, #1
 800a216:	f7f7 fd37 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
						} while (MIS2DHTR_FIFO_IS_EMPTY(acc[i].Device.Fifo.SrcRegister));
 800a21a:	4a5e      	ldr	r2, [pc, #376]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a222:	fb01 f303 	mul.w	r3, r1, r3
 800a226:	4413      	add	r3, r2
 800a228:	33c4      	adds	r3, #196	@ 0xc4
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	115b      	asrs	r3, r3, #5
 800a22e:	f003 0301 	and.w	r3, r3, #1
 800a232:	b2db      	uxtb	r3, r3
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1c9      	bne.n	800a1cc <app_mode_dvt_acc_start+0x44c>

						uint8_t count = MIS2DHTR_FIFO_GET_FSS(acc[i].Device.Fifo.SrcRegister) + 1U;
 800a238:	4a56      	ldr	r2, [pc, #344]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a240:	fb01 f303 	mul.w	r3, r1, r3
 800a244:	4413      	add	r3, r2
 800a246:	33c4      	adds	r3, #196	@ 0xc4
 800a248:	781b      	ldrb	r3, [r3, #0]
 800a24a:	f003 031f 	and.w	r3, r3, #31
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	3301      	adds	r3, #1
 800a252:	777b      	strb	r3, [r7, #29]
						acc[i].Device.RegisterAddress = MIS2DHTR_OUT_X_L + MIS2DHTR_ADDR_AUTO_INCREMENT;
 800a254:	4a4f      	ldr	r2, [pc, #316]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a258:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a25c:	fb01 f303 	mul.w	r3, r1, r3
 800a260:	4413      	add	r3, r2
 800a262:	3301      	adds	r3, #1
 800a264:	22a8      	movs	r2, #168	@ 0xa8
 800a266:	701a      	strb	r2, [r3, #0]
						bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, (uint8_t*)acc[i].Device.Fifo.Axis, sizeof(XYZ_t) * count);
 800a268:	4a4a      	ldr	r2, [pc, #296]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a26a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a270:	fb01 f303 	mul.w	r3, r1, r3
 800a274:	4413      	add	r3, r2
 800a276:	7818      	ldrb	r0, [r3, #0]
 800a278:	4a46      	ldr	r2, [pc, #280]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a280:	fb01 f303 	mul.w	r3, r1, r3
 800a284:	4413      	add	r3, r2
 800a286:	3301      	adds	r3, #1
 800a288:	7819      	ldrb	r1, [r3, #0]
 800a28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a28c:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a290:	fb02 f303 	mul.w	r3, r2, r3
 800a294:	4a3f      	ldr	r2, [pc, #252]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a296:	4413      	add	r3, r2
 800a298:	1d1a      	adds	r2, r3, #4
 800a29a:	7f7b      	ldrb	r3, [r7, #29]
 800a29c:	b29b      	uxth	r3, r3
 800a29e:	461c      	mov	r4, r3
 800a2a0:	0064      	lsls	r4, r4, #1
 800a2a2:	4423      	add	r3, r4
 800a2a4:	005b      	lsls	r3, r3, #1
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	f7f7 fcee 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
						acc[i].LastFifoTimestamp = HAL_GetTick();
 800a2ac:	f006 fd2e 	bl	8010d0c <HAL_GetTick>
 800a2b0:	4602      	mov	r2, r0
 800a2b2:	4938      	ldr	r1, [pc, #224]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b6:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800a2ba:	fb00 f303 	mul.w	r3, r0, r3
 800a2be:	440b      	add	r3, r1
 800a2c0:	f503 63e1 	add.w	r3, r3, #1800	@ 0x708
 800a2c4:	601a      	str	r2, [r3, #0]
						acc[i].Mode = mode;
 800a2c6:	4a33      	ldr	r2, [pc, #204]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ca:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a2ce:	fb01 f303 	mul.w	r3, r1, r3
 800a2d2:	4413      	add	r3, r2
 800a2d4:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 800a2d8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800a2dc:	701a      	strb	r2, [r3, #0]

						AccMeasure_t AccMeasure = {
 800a2de:	f107 0310 	add.w	r3, r7, #16
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	605a      	str	r2, [r3, #4]
 800a2e8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800a2ec:	743b      	strb	r3, [r7, #16]
								.DeviceID = devID,
						};
						memcpy((uint8_t*)&AccMeasure.XYZ, (uint8_t*)&acc[i].Device.Fifo.Axis[count - 1U], sizeof(XYZ_t));
 800a2ee:	7f7b      	ldrb	r3, [r7, #29]
 800a2f0:	1e5a      	subs	r2, r3, #1
 800a2f2:	4613      	mov	r3, r2
 800a2f4:	005b      	lsls	r3, r3, #1
 800a2f6:	4413      	add	r3, r2
 800a2f8:	005b      	lsls	r3, r3, #1
 800a2fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2fc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a300:	fb01 f202 	mul.w	r2, r1, r2
 800a304:	4413      	add	r3, r2
 800a306:	4a23      	ldr	r2, [pc, #140]	@ (800a394 <app_mode_dvt_acc_start+0x614>)
 800a308:	4413      	add	r3, r2
 800a30a:	1d19      	adds	r1, r3, #4
 800a30c:	f107 0310 	add.w	r3, r7, #16
 800a310:	3302      	adds	r3, #2
 800a312:	2206      	movs	r2, #6
 800a314:	4618      	mov	r0, r3
 800a316:	f01f fb55 	bl	80299c4 <memcpy>

						uint8_t* payload_offset = dataBuffer;
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	61bb      	str	r3, [r7, #24]
						payload_offset = copyStructFieldToPayload(payload_offset, (uint8_t*)&AccMeasure.DeviceID, sizeof(AccMeasure.DeviceID));
 800a31e:	f107 0310 	add.w	r3, r7, #16
 800a322:	2201      	movs	r2, #1
 800a324:	4619      	mov	r1, r3
 800a326:	69b8      	ldr	r0, [r7, #24]
 800a328:	f7fc fe45 	bl	8006fb6 <copyStructFieldToPayload>
 800a32c:	61b8      	str	r0, [r7, #24]
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&AccMeasure.XYZ.X, sizeof(AccMeasure.XYZ.X));
 800a32e:	f107 0310 	add.w	r3, r7, #16
 800a332:	3302      	adds	r3, #2
 800a334:	2202      	movs	r2, #2
 800a336:	4619      	mov	r1, r3
 800a338:	69b8      	ldr	r0, [r7, #24]
 800a33a:	f7fc fe3c 	bl	8006fb6 <copyStructFieldToPayload>
 800a33e:	61b8      	str	r0, [r7, #24]
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&AccMeasure.XYZ.Y, sizeof(AccMeasure.XYZ.Y));
 800a340:	f107 0310 	add.w	r3, r7, #16
 800a344:	3304      	adds	r3, #4
 800a346:	2202      	movs	r2, #2
 800a348:	4619      	mov	r1, r3
 800a34a:	69b8      	ldr	r0, [r7, #24]
 800a34c:	f7fc fe33 	bl	8006fb6 <copyStructFieldToPayload>
 800a350:	61b8      	str	r0, [r7, #24]
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&AccMeasure.XYZ.Z, sizeof(AccMeasure.XYZ.Z));
 800a352:	f107 0310 	add.w	r3, r7, #16
 800a356:	3306      	adds	r3, #6
 800a358:	2202      	movs	r2, #2
 800a35a:	4619      	mov	r1, r3
 800a35c:	69b8      	ldr	r0, [r7, #24]
 800a35e:	f7fc fe2a 	bl	8006fb6 <copyStructFieldToPayload>
 800a362:	61b8      	str	r0, [r7, #24]

						*dataSize = (uint8_t)(payload_offset - dataBuffer);
 800a364:	69ba      	ldr	r2, [r7, #24]
 800a366:	68bb      	ldr	r3, [r7, #8]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	b2da      	uxtb	r2, r3
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	701a      	strb	r2, [r3, #0]
						return STATUS_SUCCESS;
 800a370:	2300      	movs	r3, #0
 800a372:	e00b      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
					}
				}
				else {
					return STATUS_START_ACC_DEVICE_NOT_READY;
 800a374:	2303      	movs	r3, #3
 800a376:	e009      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
				}
			}
			else {
				return STATUS_START_ACC_DEVICE_NOT_READY;
 800a378:	2303      	movs	r3, #3
 800a37a:	e007      	b.n	800a38c <app_mode_dvt_acc_start+0x60c>
	for (int i = 0;i < 2;i++) {
 800a37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a37e:	3301      	adds	r3, #1
 800a380:	627b      	str	r3, [r7, #36]	@ 0x24
 800a382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a384:	2b01      	cmp	r3, #1
 800a386:	f77f ad37 	ble.w	8009df8 <app_mode_dvt_acc_start+0x78>
			}
		}
	}
	return STATUS_START_ACC_DEVICE_NOT_READY;
 800a38a:	2303      	movs	r3, #3
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	372c      	adds	r7, #44	@ 0x2c
 800a390:	46bd      	mov	sp, r7
 800a392:	bd90      	pop	{r4, r7, pc}
 800a394:	20000bd8 	.word	0x20000bd8

0800a398 <app_mode_dvt_acc_data_get>:
 *                    	of bytes written into @p dataBuffer.
 *
 * @return uint8_t    	Status code indicating the result of the operation.
 *                    	Typically returns 0 on success; non-zero values indicate errors.
 */
uint8_t app_mode_dvt_acc_data_get(DeviceID_t deviceID, uint8_t* dataBuffer, uint8_t* dataSize) {
 800a398:	b590      	push	{r4, r7, lr}
 800a39a:	b0c3      	sub	sp, #268	@ 0x10c
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	7338      	strb	r0, [r7, #12]
 800a3a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a3a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a3a8:	6019      	str	r1, [r3, #0]
 800a3aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a3ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a3b2:	601a      	str	r2, [r3, #0]
	uint8_t deviceAddr = deviceID.DeviceID << 1;
 800a3b4:	7b3b      	ldrb	r3, [r7, #12]
 800a3b6:	005b      	lsls	r3, r3, #1
 800a3b8:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7

	dataBuffer[0] = deviceID.DeviceID;
 800a3bc:	7b3a      	ldrb	r2, [r7, #12]
 800a3be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a3c2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	701a      	strb	r2, [r3, #0]
	*dataSize = 1U;
 800a3ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a3ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	701a      	strb	r2, [r3, #0]

	if (deviceAddr != MIS2DHTR_DEVICE_ADDR_L &&
 800a3d8:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800a3dc:	2b30      	cmp	r3, #48	@ 0x30
 800a3de:	d005      	beq.n	800a3ec <app_mode_dvt_acc_data_get+0x54>
 800a3e0:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800a3e4:	2b32      	cmp	r3, #50	@ 0x32
 800a3e6:	d001      	beq.n	800a3ec <app_mode_dvt_acc_data_get+0x54>
		deviceAddr != MIS2DHTR_DEVICE_ADDR_H) {
		return STATUS_GET_ACC_COMMUNICTION_ERR;
 800a3e8:	2304      	movs	r3, #4
 800a3ea:	e366      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
	}

	for (int i = 0;i < 2;i++) {
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800a3f2:	e35c      	b.n	800aaae <app_mode_dvt_acc_data_get+0x716>
		if (acc[i].Device.DeviceAddress == deviceAddr) {
 800a3f4:	4acb      	ldr	r2, [pc, #812]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3fa:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a3fe:	fb01 f303 	mul.w	r3, r1, r3
 800a402:	4413      	add	r3, r2
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 800a40a:	429a      	cmp	r2, r3
 800a40c:	f040 834a 	bne.w	800aaa4 <app_mode_dvt_acc_data_get+0x70c>
			if (acc[i].Startup == false) {
 800a410:	4ac4      	ldr	r2, [pc, #784]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a416:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a41a:	fb01 f303 	mul.w	r3, r1, r3
 800a41e:	4413      	add	r3, r2
 800a420:	f203 7313 	addw	r3, r3, #1811	@ 0x713
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	f083 0301 	eor.w	r3, r3, #1
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d001      	beq.n	800a434 <app_mode_dvt_acc_data_get+0x9c>
				return STATUS_GET_ACC_STARTUP_NOT_PERFORMED;
 800a430:	2303      	movs	r3, #3
 800a432:	e342      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
			}
			else if (acc[i].Mode == ON_DEMAND) {
 800a434:	4abb      	ldr	r2, [pc, #748]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a43a:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a43e:	fb01 f303 	mul.w	r3, r1, r3
 800a442:	4413      	add	r3, r2
 800a444:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	f040 816b 	bne.w	800a728 <app_mode_dvt_acc_data_get+0x390>
				acc[i].Device.RegisterAddress = MIS2DHTR_FIFO_SRC_REG;
 800a452:	4ab4      	ldr	r2, [pc, #720]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a458:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a45c:	fb01 f303 	mul.w	r3, r1, r3
 800a460:	4413      	add	r3, r2
 800a462:	3301      	adds	r3, #1
 800a464:	222f      	movs	r2, #47	@ 0x2f
 800a466:	701a      	strb	r2, [r3, #0]
				HAL_StatusTypeDef status = bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.Fifo.SrcRegister, 1);
 800a468:	4aae      	ldr	r2, [pc, #696]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a46a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a46e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a472:	fb01 f303 	mul.w	r3, r1, r3
 800a476:	4413      	add	r3, r2
 800a478:	7818      	ldrb	r0, [r3, #0]
 800a47a:	4aaa      	ldr	r2, [pc, #680]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a47c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a480:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a484:	fb01 f303 	mul.w	r3, r1, r3
 800a488:	4413      	add	r3, r2
 800a48a:	3301      	adds	r3, #1
 800a48c:	7819      	ldrb	r1, [r3, #0]
 800a48e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a492:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a496:	fb02 f303 	mul.w	r3, r2, r3
 800a49a:	33c0      	adds	r3, #192	@ 0xc0
 800a49c:	4aa1      	ldr	r2, [pc, #644]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a49e:	4413      	add	r3, r2
 800a4a0:	1d1a      	adds	r2, r3, #4
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	f7f7 fbf0 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
				if (status != HAL_OK) {
 800a4ae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d001      	beq.n	800a4ba <app_mode_dvt_acc_data_get+0x122>
					return STATUS_GET_ACC_COMMUNICTION_ERR;
 800a4b6:	2304      	movs	r3, #4
 800a4b8:	e2ff      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
				}
				else if (MIS2DHTR_FIFO_IS_EMPTY(acc[i].Device.Fifo.SrcRegister)) {
 800a4ba:	4a9a      	ldr	r2, [pc, #616]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a4bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4c0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a4c4:	fb01 f303 	mul.w	r3, r1, r3
 800a4c8:	4413      	add	r3, r2
 800a4ca:	33c4      	adds	r3, #196	@ 0xc4
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	115b      	asrs	r3, r3, #5
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <app_mode_dvt_acc_data_get+0x146>
					return STATUS_GET_ACC_BUFFER_EMPTY;
 800a4da:	2302      	movs	r3, #2
 800a4dc:	e2ed      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
				}
				else {
					uint8_t status = STATUS_SUCCESS;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103
					if (MIS2DHTR_FIFO_IS_OVRN(acc[i].Device.Fifo.SrcRegister)) {
 800a4e4:	4a8f      	ldr	r2, [pc, #572]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a4e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ea:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a4ee:	fb01 f303 	mul.w	r3, r1, r3
 800a4f2:	4413      	add	r3, r2
 800a4f4:	33c4      	adds	r3, #196	@ 0xc4
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	119b      	asrs	r3, r3, #6
 800a4fa:	f003 0301 	and.w	r3, r3, #1
 800a4fe:	b2db      	uxtb	r3, r3
 800a500:	2b00      	cmp	r3, #0
 800a502:	d002      	beq.n	800a50a <app_mode_dvt_acc_data_get+0x172>
						status = STATUS_GET_ACC_BUFFER_OVERFLOW;
 800a504:	2301      	movs	r3, #1
 800a506:	f887 3103 	strb.w	r3, [r7, #259]	@ 0x103
					}

					uint8_t count = MIS2DHTR_FIFO_GET_FSS(acc[i].Device.Fifo.SrcRegister) + 1U;
 800a50a:	4a86      	ldr	r2, [pc, #536]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a50c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a510:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a514:	fb01 f303 	mul.w	r3, r1, r3
 800a518:	4413      	add	r3, r2
 800a51a:	33c4      	adds	r3, #196	@ 0xc4
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	f003 031f 	and.w	r3, r3, #31
 800a522:	b2db      	uxtb	r3, r3
 800a524:	3301      	adds	r3, #1
 800a526:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
					acc[i].Device.RegisterAddress = MIS2DHTR_OUT_X_L + MIS2DHTR_ADDR_AUTO_INCREMENT;
 800a52a:	4a7e      	ldr	r2, [pc, #504]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a52c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a530:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a534:	fb01 f303 	mul.w	r3, r1, r3
 800a538:	4413      	add	r3, r2
 800a53a:	3301      	adds	r3, #1
 800a53c:	22a8      	movs	r2, #168	@ 0xa8
 800a53e:	701a      	strb	r2, [r3, #0]
					bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, (uint8_t*)acc[i].Device.Fifo.Axis, sizeof(XYZ_t) * count);
 800a540:	4a78      	ldr	r2, [pc, #480]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a546:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a54a:	fb01 f303 	mul.w	r3, r1, r3
 800a54e:	4413      	add	r3, r2
 800a550:	7818      	ldrb	r0, [r3, #0]
 800a552:	4a74      	ldr	r2, [pc, #464]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a558:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a55c:	fb01 f303 	mul.w	r3, r1, r3
 800a560:	4413      	add	r3, r2
 800a562:	3301      	adds	r3, #1
 800a564:	7819      	ldrb	r1, [r3, #0]
 800a566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a56a:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a56e:	fb02 f303 	mul.w	r3, r2, r3
 800a572:	4a6c      	ldr	r2, [pc, #432]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a574:	4413      	add	r3, r2
 800a576:	1d1a      	adds	r2, r3, #4
 800a578:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	461c      	mov	r4, r3
 800a580:	0064      	lsls	r4, r4, #1
 800a582:	4423      	add	r3, r4
 800a584:	005b      	lsls	r3, r3, #1
 800a586:	b29b      	uxth	r3, r3
 800a588:	f7f7 fb7e 	bl	8001c88 <bsp_sp_MIS2DHTR_read>

					InfoData_t InfoData = {
 800a58c:	f107 0314 	add.w	r3, r7, #20
 800a590:	22cc      	movs	r2, #204	@ 0xcc
 800a592:	2100      	movs	r1, #0
 800a594:	4618      	mov	r0, r3
 800a596:	f01f f9d1 	bl	802993c <memset>
							.DeviceID = deviceID.DeviceID,
 800a59a:	7b3b      	ldrb	r3, [r7, #12]
					InfoData_t InfoData = {
 800a59c:	753b      	strb	r3, [r7, #20]
							.Timestamp = HAL_GetTick(),
 800a59e:	f006 fbb5 	bl	8010d0c <HAL_GetTick>
 800a5a2:	4603      	mov	r3, r0
					InfoData_t InfoData = {
 800a5a4:	61bb      	str	r3, [r7, #24]
							.SampleIndex = acc[i].FifoIndex,
 800a5a6:	4a5f      	ldr	r2, [pc, #380]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a5a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5ac:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a5b0:	fb01 f303 	mul.w	r3, r1, r3
 800a5b4:	4413      	add	r3, r2
 800a5b6:	f503 63e2 	add.w	r3, r3, #1808	@ 0x710
 800a5ba:	881b      	ldrh	r3, [r3, #0]
					InfoData_t InfoData = {
 800a5bc:	83bb      	strh	r3, [r7, #28]
					};
					memcpy((uint8_t*)InfoData.XYZ, (uint8_t*)acc[i].Device.Fifo.Axis, sizeof(XYZ_t) * count);
 800a5be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5c2:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800a5c6:	fb02 f303 	mul.w	r3, r2, r3
 800a5ca:	4a56      	ldr	r2, [pc, #344]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a5cc:	4413      	add	r3, r2
 800a5ce:	1d19      	adds	r1, r3, #4
 800a5d0:	f897 20e2 	ldrb.w	r2, [r7, #226]	@ 0xe2
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	005b      	lsls	r3, r3, #1
 800a5d8:	4413      	add	r3, r2
 800a5da:	005b      	lsls	r3, r3, #1
 800a5dc:	461a      	mov	r2, r3
 800a5de:	f107 0314 	add.w	r3, r7, #20
 800a5e2:	330a      	adds	r3, #10
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f01f f9ed 	bl	80299c4 <memcpy>
					acc[i].FifoIndex += count;
 800a5ea:	4a4e      	ldr	r2, [pc, #312]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a5ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5f0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a5f4:	fb01 f303 	mul.w	r3, r1, r3
 800a5f8:	4413      	add	r3, r2
 800a5fa:	f503 63e2 	add.w	r3, r3, #1808	@ 0x710
 800a5fe:	881a      	ldrh	r2, [r3, #0]
 800a600:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
 800a604:	b29b      	uxth	r3, r3
 800a606:	4413      	add	r3, r2
 800a608:	b298      	uxth	r0, r3
 800a60a:	4a46      	ldr	r2, [pc, #280]	@ (800a724 <app_mode_dvt_acc_data_get+0x38c>)
 800a60c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a610:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a614:	fb01 f303 	mul.w	r3, r1, r3
 800a618:	4413      	add	r3, r2
 800a61a:	f503 63e2 	add.w	r3, r3, #1808	@ 0x710
 800a61e:	4602      	mov	r2, r0
 800a620:	801a      	strh	r2, [r3, #0]

					uint8_t* payload_offset = dataBuffer;
 800a622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a626:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.DeviceID, sizeof(InfoData.DeviceID));
 800a630:	f107 0314 	add.w	r3, r7, #20
 800a634:	2201      	movs	r2, #1
 800a636:	4619      	mov	r1, r3
 800a638:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a63c:	f7fc fcbb 	bl	8006fb6 <copyStructFieldToPayload>
 800a640:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.Timestamp, sizeof(InfoData.Timestamp));
 800a644:	f107 0314 	add.w	r3, r7, #20
 800a648:	3304      	adds	r3, #4
 800a64a:	2204      	movs	r2, #4
 800a64c:	4619      	mov	r1, r3
 800a64e:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a652:	f7fc fcb0 	bl	8006fb6 <copyStructFieldToPayload>
 800a656:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.SampleIndex, sizeof(InfoData.SampleIndex));
 800a65a:	f107 0314 	add.w	r3, r7, #20
 800a65e:	3308      	adds	r3, #8
 800a660:	2202      	movs	r2, #2
 800a662:	4619      	mov	r1, r3
 800a664:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a668:	f7fc fca5 	bl	8006fb6 <copyStructFieldToPayload>
 800a66c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
					for (int j = 0;j < count;j++) {
 800a670:	2300      	movs	r3, #0
 800a672:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a676:	e03d      	b.n	800a6f4 <app_mode_dvt_acc_data_get+0x35c>
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].X, sizeof(InfoData.XYZ[j].X));
 800a678:	f107 0114 	add.w	r1, r7, #20
 800a67c:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 800a680:	4613      	mov	r3, r2
 800a682:	005b      	lsls	r3, r3, #1
 800a684:	4413      	add	r3, r2
 800a686:	005b      	lsls	r3, r3, #1
 800a688:	3308      	adds	r3, #8
 800a68a:	440b      	add	r3, r1
 800a68c:	3302      	adds	r3, #2
 800a68e:	2202      	movs	r2, #2
 800a690:	4619      	mov	r1, r3
 800a692:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a696:	f7fc fc8e 	bl	8006fb6 <copyStructFieldToPayload>
 800a69a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].Y, sizeof(InfoData.XYZ[j].Y));
 800a69e:	f107 0114 	add.w	r1, r7, #20
 800a6a2:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	005b      	lsls	r3, r3, #1
 800a6aa:	4413      	add	r3, r2
 800a6ac:	005b      	lsls	r3, r3, #1
 800a6ae:	3308      	adds	r3, #8
 800a6b0:	440b      	add	r3, r1
 800a6b2:	3304      	adds	r3, #4
 800a6b4:	2202      	movs	r2, #2
 800a6b6:	4619      	mov	r1, r3
 800a6b8:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a6bc:	f7fc fc7b 	bl	8006fb6 <copyStructFieldToPayload>
 800a6c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].Z, sizeof(InfoData.XYZ[j].Z));
 800a6c4:	f107 0114 	add.w	r1, r7, #20
 800a6c8:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 800a6cc:	4613      	mov	r3, r2
 800a6ce:	005b      	lsls	r3, r3, #1
 800a6d0:	4413      	add	r3, r2
 800a6d2:	005b      	lsls	r3, r3, #1
 800a6d4:	3308      	adds	r3, #8
 800a6d6:	440b      	add	r3, r1
 800a6d8:	3306      	adds	r3, #6
 800a6da:	2202      	movs	r2, #2
 800a6dc:	4619      	mov	r1, r3
 800a6de:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 800a6e2:	f7fc fc68 	bl	8006fb6 <copyStructFieldToPayload>
 800a6e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
					for (int j = 0;j < count;j++) {
 800a6ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a6f4:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
 800a6f8:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	dbbb      	blt.n	800a678 <app_mode_dvt_acc_data_get+0x2e0>
					}

					*dataSize = (uint8_t)(payload_offset - dataBuffer);
 800a700:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a704:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a708:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	1ad3      	subs	r3, r2, r3
 800a710:	b2da      	uxtb	r2, r3
 800a712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a716:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	701a      	strb	r2, [r3, #0]
					return status;
 800a71e:	f897 3103 	ldrb.w	r3, [r7, #259]	@ 0x103
 800a722:	e1ca      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
 800a724:	20000bd8 	.word	0x20000bd8
				}
			}
			else if (acc[i].Mode == BUFFER_STORAGE) {
 800a728:	4adc      	ldr	r2, [pc, #880]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a72a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a72e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a732:	fb01 f303 	mul.w	r3, r1, r3
 800a736:	4413      	add	r3, r2
 800a738:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	b2db      	uxtb	r3, r3
 800a740:	2b01      	cmp	r3, #1
 800a742:	f040 81af 	bne.w	800aaa4 <app_mode_dvt_acc_data_get+0x70c>
				acc[i].WriteSuspend = true;
 800a746:	4ad5      	ldr	r2, [pc, #852]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a74c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a750:	fb01 f303 	mul.w	r3, r1, r3
 800a754:	4413      	add	r3, r2
 800a756:	f203 7315 	addw	r3, r3, #1813	@ 0x715
 800a75a:	2201      	movs	r2, #1
 800a75c:	701a      	strb	r2, [r3, #0]
				if (acc[i].Overflow == false && acc[i].ReadIndex == acc[i].WriteIndex) {
 800a75e:	4acf      	ldr	r2, [pc, #828]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a760:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a764:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a768:	fb01 f303 	mul.w	r3, r1, r3
 800a76c:	4413      	add	r3, r2
 800a76e:	f203 7314 	addw	r3, r3, #1812	@ 0x714
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	b2db      	uxtb	r3, r3
 800a776:	f083 0301 	eor.w	r3, r3, #1
 800a77a:	b2db      	uxtb	r3, r3
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d027      	beq.n	800a7d0 <app_mode_dvt_acc_data_get+0x438>
 800a780:	4ac6      	ldr	r2, [pc, #792]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a786:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a78a:	fb01 f303 	mul.w	r3, r1, r3
 800a78e:	4413      	add	r3, r2
 800a790:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a794:	881b      	ldrh	r3, [r3, #0]
 800a796:	b29a      	uxth	r2, r3
 800a798:	49c0      	ldr	r1, [pc, #768]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a79a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a79e:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800a7a2:	fb00 f303 	mul.w	r3, r0, r3
 800a7a6:	440b      	add	r3, r1
 800a7a8:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800a7ac:	881b      	ldrh	r3, [r3, #0]
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	429a      	cmp	r2, r3
 800a7b2:	d10d      	bne.n	800a7d0 <app_mode_dvt_acc_data_get+0x438>
					acc[i].WriteSuspend = false;
 800a7b4:	4ab9      	ldr	r2, [pc, #740]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a7b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ba:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a7be:	fb01 f303 	mul.w	r3, r1, r3
 800a7c2:	4413      	add	r3, r2
 800a7c4:	f203 7315 	addw	r3, r3, #1813	@ 0x715
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	701a      	strb	r2, [r3, #0]
					return STATUS_GET_ACC_BUFFER_EMPTY;
 800a7cc:	2302      	movs	r3, #2
 800a7ce:	e174      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
				}
				else {
					uint8_t status = STATUS_SUCCESS;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
					if (acc[i].Overflow) {
 800a7d6:	4ab1      	ldr	r2, [pc, #708]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7dc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a7e0:	fb01 f303 	mul.w	r3, r1, r3
 800a7e4:	4413      	add	r3, r2
 800a7e6:	f203 7314 	addw	r3, r3, #1812	@ 0x714
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d002      	beq.n	800a7f8 <app_mode_dvt_acc_data_get+0x460>
						status = STATUS_GET_ACC_BUFFER_OVERFLOW;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
					}

					InfoData_t InfoData = {
 800a7f8:	f107 0314 	add.w	r3, r7, #20
 800a7fc:	22cc      	movs	r2, #204	@ 0xcc
 800a7fe:	2100      	movs	r1, #0
 800a800:	4618      	mov	r0, r3
 800a802:	f01f f89b 	bl	802993c <memset>
							.DeviceID = deviceID.DeviceID,
 800a806:	7b3b      	ldrb	r3, [r7, #12]
					InfoData_t InfoData = {
 800a808:	753b      	strb	r3, [r7, #20]
							.Timestamp = acc[i].Timestamp[acc[i].ReadIndex],
 800a80a:	4aa4      	ldr	r2, [pc, #656]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a80c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a810:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a814:	fb01 f303 	mul.w	r3, r1, r3
 800a818:	4413      	add	r3, r2
 800a81a:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a81e:	881b      	ldrh	r3, [r3, #0]
 800a820:	b29b      	uxth	r3, r3
 800a822:	4618      	mov	r0, r3
 800a824:	4a9d      	ldr	r2, [pc, #628]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a82a:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 800a82e:	fb01 f303 	mul.w	r3, r1, r3
 800a832:	4403      	add	r3, r0
 800a834:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 800a838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
					InfoData_t InfoData = {
 800a83c:	61bb      	str	r3, [r7, #24]
							.SampleIndex = acc[i].ReadIndex,
 800a83e:	4a97      	ldr	r2, [pc, #604]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a844:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a848:	fb01 f303 	mul.w	r3, r1, r3
 800a84c:	4413      	add	r3, r2
 800a84e:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a852:	881b      	ldrh	r3, [r3, #0]
 800a854:	b29b      	uxth	r3, r3
					InfoData_t InfoData = {
 800a856:	83bb      	strh	r3, [r7, #28]
					};
					uint16_t count_max = 32U;
 800a858:	2320      	movs	r3, #32
 800a85a:	f8a7 30e4 	strh.w	r3, [r7, #228]	@ 0xe4
					uint16_t count = count_max;
 800a85e:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800a862:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4
					for (uint16_t j = 0; j < count_max; j++) {
 800a866:	2300      	movs	r3, #0
 800a868:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 800a86c:	e077      	b.n	800a95e <app_mode_dvt_acc_data_get+0x5c6>
						memcpy((uint8_t*)&InfoData.XYZ[j], (uint8_t*)&acc[i].SampleBuffer[acc[i].ReadIndex], sizeof(Axis_t));
 800a86e:	f8b7 20f2 	ldrh.w	r2, [r7, #242]	@ 0xf2
 800a872:	f107 0114 	add.w	r1, r7, #20
 800a876:	4613      	mov	r3, r2
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	4413      	add	r3, r2
 800a87c:	005b      	lsls	r3, r3, #1
 800a87e:	3308      	adds	r3, #8
 800a880:	440b      	add	r3, r1
 800a882:	1c98      	adds	r0, r3, #2
 800a884:	4a85      	ldr	r2, [pc, #532]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a88a:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a88e:	fb01 f303 	mul.w	r3, r1, r3
 800a892:	4413      	add	r3, r2
 800a894:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a898:	881b      	ldrh	r3, [r3, #0]
 800a89a:	b29b      	uxth	r3, r3
 800a89c:	461a      	mov	r2, r3
 800a89e:	4613      	mov	r3, r2
 800a8a0:	005b      	lsls	r3, r3, #1
 800a8a2:	4413      	add	r3, r2
 800a8a4:	005b      	lsls	r3, r3, #1
 800a8a6:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800a8aa:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a8ae:	fb01 f202 	mul.w	r2, r1, r2
 800a8b2:	4413      	add	r3, r2
 800a8b4:	33c0      	adds	r3, #192	@ 0xc0
 800a8b6:	4a79      	ldr	r2, [pc, #484]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a8b8:	4413      	add	r3, r2
 800a8ba:	3306      	adds	r3, #6
 800a8bc:	2206      	movs	r2, #6
 800a8be:	4619      	mov	r1, r3
 800a8c0:	f01f f880 	bl	80299c4 <memcpy>
						acc[i].ReadIndex = (acc[i].ReadIndex + 1) % XYZ_BUFF_SIZE;
 800a8c4:	4a75      	ldr	r2, [pc, #468]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a8c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8ca:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a8ce:	fb01 f303 	mul.w	r3, r1, r3
 800a8d2:	4413      	add	r3, r2
 800a8d4:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a8d8:	881b      	ldrh	r3, [r3, #0]
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	4b70      	ldr	r3, [pc, #448]	@ (800aaa0 <app_mode_dvt_acc_data_get+0x708>)
 800a8e0:	fb83 1302 	smull	r1, r3, r3, r2
 800a8e4:	1199      	asrs	r1, r3, #6
 800a8e6:	17d3      	asrs	r3, r2, #31
 800a8e8:	1ac9      	subs	r1, r1, r3
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	440b      	add	r3, r1
 800a8f0:	015b      	lsls	r3, r3, #5
 800a8f2:	1ad1      	subs	r1, r2, r3
 800a8f4:	b288      	uxth	r0, r1
 800a8f6:	4a69      	ldr	r2, [pc, #420]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a8f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8fc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a900:	fb01 f303 	mul.w	r3, r1, r3
 800a904:	4413      	add	r3, r2
 800a906:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a90a:	4602      	mov	r2, r0
 800a90c:	801a      	strh	r2, [r3, #0]

						if (acc[i].ReadIndex == acc[i].WriteIndex) {
 800a90e:	4a63      	ldr	r2, [pc, #396]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a910:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a914:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a918:	fb01 f303 	mul.w	r3, r1, r3
 800a91c:	4413      	add	r3, r2
 800a91e:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800a922:	881b      	ldrh	r3, [r3, #0]
 800a924:	b29a      	uxth	r2, r3
 800a926:	495d      	ldr	r1, [pc, #372]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a92c:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800a930:	fb00 f303 	mul.w	r3, r0, r3
 800a934:	440b      	add	r3, r1
 800a936:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800a93a:	881b      	ldrh	r3, [r3, #0]
 800a93c:	b29b      	uxth	r3, r3
 800a93e:	429a      	cmp	r2, r3
 800a940:	d108      	bne.n	800a954 <app_mode_dvt_acc_data_get+0x5bc>
							count = j + 1U;
 800a942:	f8b7 30f2 	ldrh.w	r3, [r7, #242]	@ 0xf2
 800a946:	3301      	adds	r3, #1
 800a948:	f8a7 30f4 	strh.w	r3, [r7, #244]	@ 0xf4
							j = count_max;
 800a94c:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800a950:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
					for (uint16_t j = 0; j < count_max; j++) {
 800a954:	f8b7 30f2 	ldrh.w	r3, [r7, #242]	@ 0xf2
 800a958:	3301      	adds	r3, #1
 800a95a:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 800a95e:	f8b7 20f2 	ldrh.w	r2, [r7, #242]	@ 0xf2
 800a962:	f8b7 30e4 	ldrh.w	r3, [r7, #228]	@ 0xe4
 800a966:	429a      	cmp	r2, r3
 800a968:	d381      	bcc.n	800a86e <app_mode_dvt_acc_data_get+0x4d6>
						}
					}
					acc[i].Overflow = false;
 800a96a:	4a4c      	ldr	r2, [pc, #304]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800a96c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a970:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800a974:	fb01 f303 	mul.w	r3, r1, r3
 800a978:	4413      	add	r3, r2
 800a97a:	f203 7314 	addw	r3, r3, #1812	@ 0x714
 800a97e:	2200      	movs	r2, #0
 800a980:	701a      	strb	r2, [r3, #0]

					uint8_t* payload_offset = dataBuffer;
 800a982:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800a986:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.DeviceID, sizeof(InfoData.DeviceID));
 800a990:	f107 0314 	add.w	r3, r7, #20
 800a994:	2201      	movs	r2, #1
 800a996:	4619      	mov	r1, r3
 800a998:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800a99c:	f7fc fb0b 	bl	8006fb6 <copyStructFieldToPayload>
 800a9a0:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.Timestamp, sizeof(InfoData.Timestamp));
 800a9a4:	f107 0314 	add.w	r3, r7, #20
 800a9a8:	3304      	adds	r3, #4
 800a9aa:	2204      	movs	r2, #4
 800a9ac:	4619      	mov	r1, r3
 800a9ae:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800a9b2:	f7fc fb00 	bl	8006fb6 <copyStructFieldToPayload>
 800a9b6:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
					payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.SampleIndex, sizeof(InfoData.SampleIndex));
 800a9ba:	f107 0314 	add.w	r3, r7, #20
 800a9be:	3308      	adds	r3, #8
 800a9c0:	2202      	movs	r2, #2
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800a9c8:	f7fc faf5 	bl	8006fb6 <copyStructFieldToPayload>
 800a9cc:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
					for (int j = 0;j < count;j++) {
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a9d6:	e03d      	b.n	800aa54 <app_mode_dvt_acc_data_get+0x6bc>
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].X, sizeof(InfoData.XYZ[j].X));
 800a9d8:	f107 0114 	add.w	r1, r7, #20
 800a9dc:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800a9e0:	4613      	mov	r3, r2
 800a9e2:	005b      	lsls	r3, r3, #1
 800a9e4:	4413      	add	r3, r2
 800a9e6:	005b      	lsls	r3, r3, #1
 800a9e8:	3308      	adds	r3, #8
 800a9ea:	440b      	add	r3, r1
 800a9ec:	3302      	adds	r3, #2
 800a9ee:	2202      	movs	r2, #2
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800a9f6:	f7fc fade 	bl	8006fb6 <copyStructFieldToPayload>
 800a9fa:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].Y, sizeof(InfoData.XYZ[j].Y));
 800a9fe:	f107 0114 	add.w	r1, r7, #20
 800aa02:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800aa06:	4613      	mov	r3, r2
 800aa08:	005b      	lsls	r3, r3, #1
 800aa0a:	4413      	add	r3, r2
 800aa0c:	005b      	lsls	r3, r3, #1
 800aa0e:	3308      	adds	r3, #8
 800aa10:	440b      	add	r3, r1
 800aa12:	3304      	adds	r3, #4
 800aa14:	2202      	movs	r2, #2
 800aa16:	4619      	mov	r1, r3
 800aa18:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800aa1c:	f7fc facb 	bl	8006fb6 <copyStructFieldToPayload>
 800aa20:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
						payload_offset = copyStructFieldToPayload (payload_offset, (uint8_t*)&InfoData.XYZ[j].Z, sizeof(InfoData.XYZ[j].Z));
 800aa24:	f107 0114 	add.w	r1, r7, #20
 800aa28:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800aa2c:	4613      	mov	r3, r2
 800aa2e:	005b      	lsls	r3, r3, #1
 800aa30:	4413      	add	r3, r2
 800aa32:	005b      	lsls	r3, r3, #1
 800aa34:	3308      	adds	r3, #8
 800aa36:	440b      	add	r3, r1
 800aa38:	3306      	adds	r3, #6
 800aa3a:	2202      	movs	r2, #2
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800aa42:	f7fc fab8 	bl	8006fb6 <copyStructFieldToPayload>
 800aa46:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
					for (int j = 0;j < count;j++) {
 800aa4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800aa4e:	3301      	adds	r3, #1
 800aa50:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800aa54:	f8b7 30f4 	ldrh.w	r3, [r7, #244]	@ 0xf4
 800aa58:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	dbbb      	blt.n	800a9d8 <app_mode_dvt_acc_data_get+0x640>
					}

					*dataSize = (uint8_t)(payload_offset - dataBuffer);
 800aa60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800aa64:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800aa68:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	b2da      	uxtb	r2, r3
 800aa72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800aa76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	701a      	strb	r2, [r3, #0]
					acc[i].WriteSuspend = false;
 800aa7e:	4a07      	ldr	r2, [pc, #28]	@ (800aa9c <app_mode_dvt_acc_data_get+0x704>)
 800aa80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa84:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800aa88:	fb01 f303 	mul.w	r3, r1, r3
 800aa8c:	4413      	add	r3, r2
 800aa8e:	f203 7315 	addw	r3, r3, #1813	@ 0x715
 800aa92:	2200      	movs	r2, #0
 800aa94:	701a      	strb	r2, [r3, #0]
					return status;
 800aa96:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 800aa9a:	e00e      	b.n	800aaba <app_mode_dvt_acc_data_get+0x722>
 800aa9c:	20000bd8 	.word	0x20000bd8
 800aaa0:	66666667 	.word	0x66666667
	for (int i = 0;i < 2;i++) {
 800aaa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800aaae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	f77f ac9e 	ble.w	800a3f4 <app_mode_dvt_acc_data_get+0x5c>
				}
			}
		}
	}
	return STATUS_GET_ACC_COMMUNICTION_ERR;
 800aab8:	2304      	movs	r3, #4
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	f507 7786 	add.w	r7, r7, #268	@ 0x10c
 800aac0:	46bd      	mov	sp, r7
 800aac2:	bd90      	pop	{r4, r7, pc}

0800aac4 <app_mode_dvt_acc_stop>:
 *                    	of bytes written into @p dataBuffer.
 *
 * @return uint8_t    	Status code indicating the result of the operation.
 *                    	Typically returns 0 on success; non-zero values indicate errors.
 */
uint8_t app_mode_dvt_acc_stop(DeviceID_t deviceID, uint8_t* dataBuffer, uint8_t* dataSize) {
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b086      	sub	sp, #24
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	7338      	strb	r0, [r7, #12]
 800aacc:	60b9      	str	r1, [r7, #8]
 800aace:	607a      	str	r2, [r7, #4]
	uint8_t deviceAddr = deviceID.DeviceID << 1;
 800aad0:	7b3b      	ldrb	r3, [r7, #12]
 800aad2:	005b      	lsls	r3, r3, #1
 800aad4:	74fb      	strb	r3, [r7, #19]

	dataBuffer[0] = deviceID.DeviceID;
 800aad6:	7b3a      	ldrb	r2, [r7, #12]
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	701a      	strb	r2, [r3, #0]
	*dataSize = 1U;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2201      	movs	r2, #1
 800aae0:	701a      	strb	r2, [r3, #0]

	for (int i = 0;i < 2;i++) {
 800aae2:	2300      	movs	r3, #0
 800aae4:	617b      	str	r3, [r7, #20]
 800aae6:	e06f      	b.n	800abc8 <app_mode_dvt_acc_stop+0x104>
		if (acc[i].Device.DeviceAddress == deviceAddr) {
 800aae8:	4a46      	ldr	r2, [pc, #280]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800aaf0:	fb01 f303 	mul.w	r3, r1, r3
 800aaf4:	4413      	add	r3, r2
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	7cfa      	ldrb	r2, [r7, #19]
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d161      	bne.n	800abc2 <app_mode_dvt_acc_stop+0xfe>
			acc[i].ChannelsOpen = false;
 800aafe:	4a41      	ldr	r2, [pc, #260]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab06:	fb01 f303 	mul.w	r3, r1, r3
 800ab0a:	4413      	add	r3, r2
 800ab0c:	f203 7316 	addw	r3, r3, #1814	@ 0x716
 800ab10:	2200      	movs	r2, #0
 800ab12:	701a      	strb	r2, [r3, #0]
			acc[i].Mode = ON_DEMAND;
 800ab14:	4a3b      	ldr	r2, [pc, #236]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab1c:	fb01 f303 	mul.w	r3, r1, r3
 800ab20:	4413      	add	r3, r2
 800ab22:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 800ab26:	2200      	movs	r2, #0
 800ab28:	701a      	strb	r2, [r3, #0]
			if (acc[i].Startup) {
 800ab2a:	4a36      	ldr	r2, [pc, #216]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab32:	fb01 f303 	mul.w	r3, r1, r3
 800ab36:	4413      	add	r3, r2
 800ab38:	f203 7313 	addw	r3, r3, #1811	@ 0x713
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d03f      	beq.n	800abc2 <app_mode_dvt_acc_stop+0xfe>
				acc[i].Device.RegisterAddress = MIS2DHTR_CTRL_REG1;
 800ab42:	4a30      	ldr	r2, [pc, #192]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab44:	697b      	ldr	r3, [r7, #20]
 800ab46:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab4a:	fb01 f303 	mul.w	r3, r1, r3
 800ab4e:	4413      	add	r3, r2
 800ab50:	3301      	adds	r3, #1
 800ab52:	2220      	movs	r2, #32
 800ab54:	701a      	strb	r2, [r3, #0]
				acc[i].Device.RegisterData = MIS2DHTR_CTRL_REG1_data_get(0U);
 800ab56:	2000      	movs	r0, #0
 800ab58:	f01e fe48 	bl	80297ec <MIS2DHTR_CTRL_REG1_data_get>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	4618      	mov	r0, r3
 800ab60:	4a28      	ldr	r2, [pc, #160]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab68:	fb01 f303 	mul.w	r3, r1, r3
 800ab6c:	4413      	add	r3, r2
 800ab6e:	3302      	adds	r3, #2
 800ab70:	4602      	mov	r2, r0
 800ab72:	701a      	strb	r2, [r3, #0]
				bsp_sp_MIS2DHTR_write(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.RegisterData, 1);
 800ab74:	4a23      	ldr	r2, [pc, #140]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab7c:	fb01 f303 	mul.w	r3, r1, r3
 800ab80:	4413      	add	r3, r2
 800ab82:	7818      	ldrb	r0, [r3, #0]
 800ab84:	4a1f      	ldr	r2, [pc, #124]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ab8c:	fb01 f303 	mul.w	r3, r1, r3
 800ab90:	4413      	add	r3, r2
 800ab92:	3301      	adds	r3, #1
 800ab94:	7819      	ldrb	r1, [r3, #0]
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800ab9c:	fb02 f303 	mul.w	r3, r2, r3
 800aba0:	4a18      	ldr	r2, [pc, #96]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800aba2:	4413      	add	r3, r2
 800aba4:	1c9a      	adds	r2, r3, #2
 800aba6:	2301      	movs	r3, #1
 800aba8:	f7f7 f84e 	bl	8001c48 <bsp_sp_MIS2DHTR_write>
				acc[i].Startup = false;
 800abac:	4a15      	ldr	r2, [pc, #84]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800abb4:	fb01 f303 	mul.w	r3, r1, r3
 800abb8:	4413      	add	r3, r2
 800abba:	f203 7313 	addw	r3, r3, #1811	@ 0x713
 800abbe:	2200      	movs	r2, #0
 800abc0:	701a      	strb	r2, [r3, #0]
	for (int i = 0;i < 2;i++) {
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	3301      	adds	r3, #1
 800abc6:	617b      	str	r3, [r7, #20]
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	2b01      	cmp	r3, #1
 800abcc:	dd8c      	ble.n	800aae8 <app_mode_dvt_acc_stop+0x24>
			}
		}
	}

	if (acc[0].ChannelsOpen == false && acc[1].ChannelsOpen == false) {
 800abce:	4b0d      	ldr	r3, [pc, #52]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800abd0:	f893 3716 	ldrb.w	r3, [r3, #1814]	@ 0x716
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	f083 0301 	eor.w	r3, r3, #1
 800abda:	b2db      	uxtb	r3, r3
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00b      	beq.n	800abf8 <app_mode_dvt_acc_stop+0x134>
 800abe0:	4b08      	ldr	r3, [pc, #32]	@ (800ac04 <app_mode_dvt_acc_stop+0x140>)
 800abe2:	f893 3e2e 	ldrb.w	r3, [r3, #3630]	@ 0xe2e
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	f083 0301 	eor.w	r3, r3, #1
 800abec:	b2db      	uxtb	r3, r3
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d002      	beq.n	800abf8 <app_mode_dvt_acc_stop+0x134>
		bsp_sp_XL_enable(false);
 800abf2:	2000      	movs	r0, #0
 800abf4:	f7f6 fff0 	bl	8001bd8 <bsp_sp_XL_enable>
	}

	return STATUS_SUCCESS;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3718      	adds	r7, #24
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
 800ac02:	bf00      	nop
 800ac04:	20000bd8 	.word	0x20000bd8

0800ac08 <app_mode_dvt_acc_timer_cb>:

/**
 * @brief Callback for the accelerometer timer, unit: ms
 *
 */
void app_mode_dvt_acc_timer_cb(void) {
 800ac08:	b590      	push	{r4, r7, lr}
 800ac0a:	b087      	sub	sp, #28
 800ac0c:	af00      	add	r7, sp, #0
	for (int i = 0;i < 2;i++) {
 800ac0e:	2300      	movs	r3, #0
 800ac10:	617b      	str	r3, [r7, #20]
 800ac12:	e18c      	b.n	800af2e <app_mode_dvt_acc_timer_cb+0x326>
		if (acc[i].Mode == BUFFER_STORAGE && acc[i].WriteSuspend == false) {
 800ac14:	4a56      	ldr	r2, [pc, #344]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ac1c:	fb01 f303 	mul.w	r3, r1, r3
 800ac20:	4413      	add	r3, r2
 800ac22:	f203 7312 	addw	r3, r3, #1810	@ 0x712
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	f040 817c 	bne.w	800af28 <app_mode_dvt_acc_timer_cb+0x320>
 800ac30:	4a4f      	ldr	r2, [pc, #316]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac32:	697b      	ldr	r3, [r7, #20]
 800ac34:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ac38:	fb01 f303 	mul.w	r3, r1, r3
 800ac3c:	4413      	add	r3, r2
 800ac3e:	f203 7315 	addw	r3, r3, #1813	@ 0x715
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	b2db      	uxtb	r3, r3
 800ac46:	f083 0301 	eor.w	r3, r3, #1
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	f000 816b 	beq.w	800af28 <app_mode_dvt_acc_timer_cb+0x320>
			acc[i].Device.RegisterAddress = MIS2DHTR_FIFO_SRC_REG;
 800ac52:	4a47      	ldr	r2, [pc, #284]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ac5a:	fb01 f303 	mul.w	r3, r1, r3
 800ac5e:	4413      	add	r3, r2
 800ac60:	3301      	adds	r3, #1
 800ac62:	222f      	movs	r2, #47	@ 0x2f
 800ac64:	701a      	strb	r2, [r3, #0]
			HAL_StatusTypeDef status = bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, &acc[i].Device.Fifo.SrcRegister, 1);
 800ac66:	4a42      	ldr	r2, [pc, #264]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ac6e:	fb01 f303 	mul.w	r3, r1, r3
 800ac72:	4413      	add	r3, r2
 800ac74:	7818      	ldrb	r0, [r3, #0]
 800ac76:	4a3e      	ldr	r2, [pc, #248]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ac7e:	fb01 f303 	mul.w	r3, r1, r3
 800ac82:	4413      	add	r3, r2
 800ac84:	3301      	adds	r3, #1
 800ac86:	7819      	ldrb	r1, [r3, #0]
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800ac8e:	fb02 f303 	mul.w	r3, r2, r3
 800ac92:	33c0      	adds	r3, #192	@ 0xc0
 800ac94:	4a36      	ldr	r2, [pc, #216]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ac96:	4413      	add	r3, r2
 800ac98:	1d1a      	adds	r2, r3, #4
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	f7f6 fff4 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
 800aca0:	4603      	mov	r3, r0
 800aca2:	747b      	strb	r3, [r7, #17]
			if (status == HAL_OK) {
 800aca4:	7c7b      	ldrb	r3, [r7, #17]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	f040 813e 	bne.w	800af28 <app_mode_dvt_acc_timer_cb+0x320>
				if (MIS2DHTR_FIFO_IS_WTM(acc[i].Device.Fifo.SrcRegister)) {
 800acac:	4a30      	ldr	r2, [pc, #192]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800acb4:	fb01 f303 	mul.w	r3, r1, r3
 800acb8:	4413      	add	r3, r2
 800acba:	33c4      	adds	r3, #196	@ 0xc4
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	b25b      	sxtb	r3, r3
 800acc0:	11db      	asrs	r3, r3, #7
 800acc2:	b25b      	sxtb	r3, r3
 800acc4:	f003 0301 	and.w	r3, r3, #1
 800acc8:	b2db      	uxtb	r3, r3
 800acca:	2b00      	cmp	r3, #0
 800accc:	f000 812c 	beq.w	800af28 <app_mode_dvt_acc_timer_cb+0x320>
					uint8_t count = MIS2DHTR_FIFO_GET_FSS(acc[i].Device.Fifo.SrcRegister);
 800acd0:	4a27      	ldr	r2, [pc, #156]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800acd8:	fb01 f303 	mul.w	r3, r1, r3
 800acdc:	4413      	add	r3, r2
 800acde:	33c4      	adds	r3, #196	@ 0xc4
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	f003 031f 	and.w	r3, r3, #31
 800ace6:	743b      	strb	r3, [r7, #16]
					acc[i].Device.RegisterAddress = MIS2DHTR_OUT_X_L + MIS2DHTR_ADDR_AUTO_INCREMENT;
 800ace8:	4a21      	ldr	r2, [pc, #132]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800acf0:	fb01 f303 	mul.w	r3, r1, r3
 800acf4:	4413      	add	r3, r2
 800acf6:	3301      	adds	r3, #1
 800acf8:	22a8      	movs	r2, #168	@ 0xa8
 800acfa:	701a      	strb	r2, [r3, #0]
					status = bsp_sp_MIS2DHTR_read(acc[i].Device.DeviceAddress, acc[i].Device.RegisterAddress, (uint8_t*)acc[i].Device.Fifo.Axis, sizeof(XYZ_t) * count);
 800acfc:	4a1c      	ldr	r2, [pc, #112]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ad04:	fb01 f303 	mul.w	r3, r1, r3
 800ad08:	4413      	add	r3, r2
 800ad0a:	7818      	ldrb	r0, [r3, #0]
 800ad0c:	4a18      	ldr	r2, [pc, #96]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ad14:	fb01 f303 	mul.w	r3, r1, r3
 800ad18:	4413      	add	r3, r2
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	7819      	ldrb	r1, [r3, #0]
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800ad24:	fb02 f303 	mul.w	r3, r2, r3
 800ad28:	4a11      	ldr	r2, [pc, #68]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ad2a:	4413      	add	r3, r2
 800ad2c:	1d1a      	adds	r2, r3, #4
 800ad2e:	7c3b      	ldrb	r3, [r7, #16]
 800ad30:	b29b      	uxth	r3, r3
 800ad32:	461c      	mov	r4, r3
 800ad34:	0064      	lsls	r4, r4, #1
 800ad36:	4423      	add	r3, r4
 800ad38:	005b      	lsls	r3, r3, #1
 800ad3a:	b29b      	uxth	r3, r3
 800ad3c:	f7f6 ffa4 	bl	8001c88 <bsp_sp_MIS2DHTR_read>
 800ad40:	4603      	mov	r3, r0
 800ad42:	747b      	strb	r3, [r7, #17]
					if (status == HAL_OK) {
 800ad44:	7c7b      	ldrb	r3, [r7, #17]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f040 80ee 	bne.w	800af28 <app_mode_dvt_acc_timer_cb+0x320>
						uint32_t lastTick = acc[i].LastFifoTimestamp;
 800ad4c:	4a08      	ldr	r2, [pc, #32]	@ (800ad70 <app_mode_dvt_acc_timer_cb+0x168>)
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ad54:	fb01 f303 	mul.w	r3, r1, r3
 800ad58:	4413      	add	r3, r2
 800ad5a:	f503 63e1 	add.w	r3, r3, #1800	@ 0x708
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	60fb      	str	r3, [r7, #12]
						uint32_t currTick = HAL_GetTick();
 800ad62:	f005 ffd3 	bl	8010d0c <HAL_GetTick>
 800ad66:	60b8      	str	r0, [r7, #8]
						for (uint16_t j = 0; j < count; j++) {
 800ad68:	2300      	movs	r3, #0
 800ad6a:	827b      	strh	r3, [r7, #18]
 800ad6c:	e0d6      	b.n	800af1c <app_mode_dvt_acc_timer_cb+0x314>
 800ad6e:	bf00      	nop
 800ad70:	20000bd8 	.word	0x20000bd8
							uint16_t nextWriteIndex = (acc[i].WriteIndex + 1) % XYZ_BUFF_SIZE;
 800ad74:	4a72      	ldr	r2, [pc, #456]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ad76:	697b      	ldr	r3, [r7, #20]
 800ad78:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ad7c:	fb01 f303 	mul.w	r3, r1, r3
 800ad80:	4413      	add	r3, r2
 800ad82:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800ad86:	881b      	ldrh	r3, [r3, #0]
 800ad88:	b29b      	uxth	r3, r3
 800ad8a:	1c5a      	adds	r2, r3, #1
 800ad8c:	4b6d      	ldr	r3, [pc, #436]	@ (800af44 <app_mode_dvt_acc_timer_cb+0x33c>)
 800ad8e:	fb83 1302 	smull	r1, r3, r3, r2
 800ad92:	1199      	asrs	r1, r3, #6
 800ad94:	17d3      	asrs	r3, r2, #31
 800ad96:	1ac9      	subs	r1, r1, r3
 800ad98:	460b      	mov	r3, r1
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	440b      	add	r3, r1
 800ad9e:	015b      	lsls	r3, r3, #5
 800ada0:	1ad1      	subs	r1, r2, r3
 800ada2:	460b      	mov	r3, r1
 800ada4:	80fb      	strh	r3, [r7, #6]
							if (nextWriteIndex == acc[i].ReadIndex) {
 800ada6:	4a66      	ldr	r2, [pc, #408]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800adae:	fb01 f303 	mul.w	r3, r1, r3
 800adb2:	4413      	add	r3, r2
 800adb4:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800adb8:	881b      	ldrh	r3, [r3, #0]
 800adba:	b29b      	uxth	r3, r3
 800adbc:	88fa      	ldrh	r2, [r7, #6]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d12d      	bne.n	800ae1e <app_mode_dvt_acc_timer_cb+0x216>
								acc[i].Overflow = true;
 800adc2:	4a5f      	ldr	r2, [pc, #380]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800adc4:	697b      	ldr	r3, [r7, #20]
 800adc6:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800adca:	fb01 f303 	mul.w	r3, r1, r3
 800adce:	4413      	add	r3, r2
 800add0:	f203 7314 	addw	r3, r3, #1812	@ 0x714
 800add4:	2201      	movs	r2, #1
 800add6:	701a      	strb	r2, [r3, #0]
								acc[i].ReadIndex = (acc[i].ReadIndex + 1) % XYZ_BUFF_SIZE;
 800add8:	4a59      	ldr	r2, [pc, #356]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ade0:	fb01 f303 	mul.w	r3, r1, r3
 800ade4:	4413      	add	r3, r2
 800ade6:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800adea:	881b      	ldrh	r3, [r3, #0]
 800adec:	b29b      	uxth	r3, r3
 800adee:	1c5a      	adds	r2, r3, #1
 800adf0:	4b54      	ldr	r3, [pc, #336]	@ (800af44 <app_mode_dvt_acc_timer_cb+0x33c>)
 800adf2:	fb83 1302 	smull	r1, r3, r3, r2
 800adf6:	1199      	asrs	r1, r3, #6
 800adf8:	17d3      	asrs	r3, r2, #31
 800adfa:	1ac9      	subs	r1, r1, r3
 800adfc:	460b      	mov	r3, r1
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	440b      	add	r3, r1
 800ae02:	015b      	lsls	r3, r3, #5
 800ae04:	1ad1      	subs	r1, r2, r3
 800ae06:	b288      	uxth	r0, r1
 800ae08:	4a4d      	ldr	r2, [pc, #308]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800ae10:	fb01 f303 	mul.w	r3, r1, r3
 800ae14:	4413      	add	r3, r2
 800ae16:	f203 730e 	addw	r3, r3, #1806	@ 0x70e
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	801a      	strh	r2, [r3, #0]
							}
							acc[i].SampleBuffer[acc[i].WriteIndex] = acc[i].Device.Fifo.Axis[j];
 800ae1e:	8a7a      	ldrh	r2, [r7, #18]
 800ae20:	4947      	ldr	r1, [pc, #284]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800ae28:	fb00 f303 	mul.w	r3, r0, r3
 800ae2c:	440b      	add	r3, r1
 800ae2e:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800ae32:	881b      	ldrh	r3, [r3, #0]
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	461c      	mov	r4, r3
 800ae38:	4841      	ldr	r0, [pc, #260]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ae3a:	6979      	ldr	r1, [r7, #20]
 800ae3c:	4623      	mov	r3, r4
 800ae3e:	005b      	lsls	r3, r3, #1
 800ae40:	4423      	add	r3, r4
 800ae42:	005b      	lsls	r3, r3, #1
 800ae44:	f44f 64e3 	mov.w	r4, #1816	@ 0x718
 800ae48:	fb04 f101 	mul.w	r1, r4, r1
 800ae4c:	440b      	add	r3, r1
 800ae4e:	4403      	add	r3, r0
 800ae50:	f103 04c6 	add.w	r4, r3, #198	@ 0xc6
 800ae54:	483a      	ldr	r0, [pc, #232]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ae56:	6979      	ldr	r1, [r7, #20]
 800ae58:	4613      	mov	r3, r2
 800ae5a:	005b      	lsls	r3, r3, #1
 800ae5c:	4413      	add	r3, r2
 800ae5e:	005b      	lsls	r3, r3, #1
 800ae60:	f44f 62e3 	mov.w	r2, #1816	@ 0x718
 800ae64:	fb01 f202 	mul.w	r2, r1, r2
 800ae68:	4413      	add	r3, r2
 800ae6a:	4403      	add	r3, r0
 800ae6c:	4622      	mov	r2, r4
 800ae6e:	3304      	adds	r3, #4
 800ae70:	6819      	ldr	r1, [r3, #0]
 800ae72:	6011      	str	r1, [r2, #0]
 800ae74:	889b      	ldrh	r3, [r3, #4]
 800ae76:	8093      	strh	r3, [r2, #4]
							acc[i].Timestamp[acc[i].WriteIndex] = lastTick + ((currTick - lastTick) * (j + 1)) / count;
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	1ad3      	subs	r3, r2, r3
 800ae7e:	8a7a      	ldrh	r2, [r7, #18]
 800ae80:	3201      	adds	r2, #1
 800ae82:	fb03 f202 	mul.w	r2, r3, r2
 800ae86:	7c3b      	ldrb	r3, [r7, #16]
 800ae88:	fbb2 f2f3 	udiv	r2, r2, r3
 800ae8c:	492c      	ldr	r1, [pc, #176]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800ae94:	fb00 f303 	mul.w	r3, r0, r3
 800ae98:	440b      	add	r3, r1
 800ae9a:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800ae9e:	881b      	ldrh	r3, [r3, #0]
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	461c      	mov	r4, r3
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	441a      	add	r2, r3
 800aea8:	4925      	ldr	r1, [pc, #148]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	f44f 70e3 	mov.w	r0, #454	@ 0x1c6
 800aeb0:	fb00 f303 	mul.w	r3, r0, r3
 800aeb4:	4423      	add	r3, r4
 800aeb6:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 800aeba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
							acc[i].LastFifoTimestamp = acc[i].Timestamp[acc[i].WriteIndex];
 800aebe:	4a20      	ldr	r2, [pc, #128]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800aec6:	fb01 f303 	mul.w	r3, r1, r3
 800aeca:	4413      	add	r3, r2
 800aecc:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800aed0:	881b      	ldrh	r3, [r3, #0]
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	4618      	mov	r0, r3
 800aed6:	4a1a      	ldr	r2, [pc, #104]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f44f 71e3 	mov.w	r1, #454	@ 0x1c6
 800aede:	fb01 f303 	mul.w	r3, r1, r3
 800aee2:	4403      	add	r3, r0
 800aee4:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 800aee8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800aeec:	4914      	ldr	r1, [pc, #80]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	f44f 60e3 	mov.w	r0, #1816	@ 0x718
 800aef4:	fb00 f303 	mul.w	r3, r0, r3
 800aef8:	440b      	add	r3, r1
 800aefa:	f503 63e1 	add.w	r3, r3, #1800	@ 0x708
 800aefe:	601a      	str	r2, [r3, #0]
							acc[i].WriteIndex = nextWriteIndex;
 800af00:	4a0f      	ldr	r2, [pc, #60]	@ (800af40 <app_mode_dvt_acc_timer_cb+0x338>)
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 800af08:	fb01 f303 	mul.w	r3, r1, r3
 800af0c:	4413      	add	r3, r2
 800af0e:	f203 730c 	addw	r3, r3, #1804	@ 0x70c
 800af12:	88fa      	ldrh	r2, [r7, #6]
 800af14:	801a      	strh	r2, [r3, #0]
						for (uint16_t j = 0; j < count; j++) {
 800af16:	8a7b      	ldrh	r3, [r7, #18]
 800af18:	3301      	adds	r3, #1
 800af1a:	827b      	strh	r3, [r7, #18]
 800af1c:	7c3b      	ldrb	r3, [r7, #16]
 800af1e:	b29b      	uxth	r3, r3
 800af20:	8a7a      	ldrh	r2, [r7, #18]
 800af22:	429a      	cmp	r2, r3
 800af24:	f4ff af26 	bcc.w	800ad74 <app_mode_dvt_acc_timer_cb+0x16c>
	for (int i = 0;i < 2;i++) {
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	3301      	adds	r3, #1
 800af2c:	617b      	str	r3, [r7, #20]
 800af2e:	697b      	ldr	r3, [r7, #20]
 800af30:	2b01      	cmp	r3, #1
 800af32:	f77f ae6f 	ble.w	800ac14 <app_mode_dvt_acc_timer_cb+0xc>
					}
				}
			}
		}
	}
}
 800af36:	bf00      	nop
 800af38:	bf00      	nop
 800af3a:	371c      	adds	r7, #28
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd90      	pop	{r4, r7, pc}
 800af40:	20000bd8 	.word	0x20000bd8
 800af44:	66666667 	.word	0x66666667

0800af48 <app_magnet_lost_cb>:
/**
 * @brief Callback when magnet lost
 *
 * @param detected_time Detected time
 */
static void app_magnet_lost_cb(uint8_t detected_time) {
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	4603      	mov	r3, r0
 800af50:	71fb      	strb	r3, [r7, #7]
	app_func_sm_magnet_lost_cb(detected_time);
 800af52:	79fb      	ldrb	r3, [r7, #7]
 800af54:	4618      	mov	r0, r3
 800af56:	f7fa f939 	bl	80051cc <app_func_sm_magnet_lost_cb>
	app_func_ble_magnet_lost_cb(detected_time);
 800af5a:	79fb      	ldrb	r3, [r7, #7]
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7f7 fc89 	bl	8002874 <app_func_ble_magnet_lost_cb>
}
 800af62:	bf00      	nop
 800af64:	3708      	adds	r7, #8
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
	...

0800af6c <app_init>:

/**
 * @brief Initialization for application
 *
 */
void app_init(void) {
 800af6c:	b580      	push	{r7, lr}
 800af6e:	af00      	add	r7, sp, #0
	UNITY_TEST();

	bsp_sp_init(&app_func_command_parser, &bsp_fram_write_cplt_cb);
 800af70:	490b      	ldr	r1, [pc, #44]	@ (800afa0 <app_init+0x34>)
 800af72:	480c      	ldr	r0, [pc, #48]	@ (800afa4 <app_init+0x38>)
 800af74:	f7f6 fbb2 	bl	80016dc <bsp_sp_init>
	bsp_fram_init(&app_func_logs_write_cplt_cb);
 800af78:	480b      	ldr	r0, [pc, #44]	@ (800afa8 <app_init+0x3c>)
 800af7a:	f7f6 faa3 	bl	80014c4 <bsp_fram_init>
	bsp_magnet_init(&app_magnet_lost_cb);
 800af7e:	480b      	ldr	r0, [pc, #44]	@ (800afac <app_init+0x40>)
 800af80:	f7f6 fb36 	bl	80015f0 <bsp_magnet_init>
	bsp_adc_init();
 800af84:	f7f6 f956 	bl	8001234 <bsp_adc_init>

	app_func_logs_init();
 800af88:	f7f8 f86c 	bl	8003064 <app_func_logs_init>
	app_func_para_init();
 800af8c:	f7f9 faa0 	bl	80044d0 <app_func_para_init>
	app_func_sm_init();
 800af90:	f7f9 ff78 	bl	8004e84 <app_func_sm_init>

	bsp_wdg_enable(true);
 800af94:	2001      	movs	r0, #1
 800af96:	f7f7 f83b 	bl	8002010 <bsp_wdg_enable>
}
 800af9a:	bf00      	nop
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop
 800afa0:	080015c1 	.word	0x080015c1
 800afa4:	08002b59 	.word	0x08002b59
 800afa8:	08003a25 	.word	0x08003a25
 800afac:	0800af49 	.word	0x0800af49

0800afb0 <app_handler>:

/**
 * @brief Handler for application
 *
 */
void app_handler(void) {
 800afb0:	b580      	push	{r7, lr}
 800afb2:	af00      	add	r7, sp, #0
	bsp_wdg_refresh();
 800afb4:	f7f7 f844 	bl	8002040 <bsp_wdg_refresh>
	switch(app_func_sm_current_state_get()) {
 800afb8:	f7f9 ff18 	bl	8004dec <app_func_sm_current_state_get>
 800afbc:	4603      	mov	r3, r0
 800afbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d028      	beq.n	800b018 <app_handler+0x68>
 800afc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afca:	da46      	bge.n	800b05a <app_handler+0xaa>
 800afcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afd0:	d025      	beq.n	800b01e <app_handler+0x6e>
 800afd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afd6:	db40      	blt.n	800b05a <app_handler+0xaa>
 800afd8:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800afdc:	dc3d      	bgt.n	800b05a <app_handler+0xaa>
 800afde:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800afe2:	db3a      	blt.n	800b05a <app_handler+0xaa>
 800afe4:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800afe8:	2b08      	cmp	r3, #8
 800afea:	d836      	bhi.n	800b05a <app_handler+0xaa>
 800afec:	a201      	add	r2, pc, #4	@ (adr r2, 800aff4 <app_handler+0x44>)
 800afee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff2:	bf00      	nop
 800aff4:	0800b025 	.word	0x0800b025
 800aff8:	0800b02b 	.word	0x0800b02b
 800affc:	0800b031 	.word	0x0800b031
 800b000:	0800b037 	.word	0x0800b037
 800b004:	0800b03d 	.word	0x0800b03d
 800b008:	0800b043 	.word	0x0800b043
 800b00c:	0800b049 	.word	0x0800b049
 800b010:	0800b04f 	.word	0x0800b04f
 800b014:	0800b055 	.word	0x0800b055
	case STATE_SHUTDOWN:
		app_state_shutdown_handler();
 800b018:	f003 fa3a 	bl	800e490 <app_state_shutdown_handler>
		break;
 800b01c:	e01e      	b.n	800b05c <app_handler+0xac>

	case STATE_SLEEP:
		app_state_sleep_handler();
 800b01e:	f003 fa49 	bl	800e4b4 <app_state_sleep_handler>
		break;
 800b022:	e01b      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT:
		app_state_active_handler();
 800b024:	f003 fafa 	bl	800e61c <app_state_active_handler>
		break;
 800b028:	e018      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_BLE_ACT:
		app_mode_ble_act_handler();
 800b02a:	f000 fc9b 	bl	800b964 <app_mode_ble_act_handler>
		break;
 800b02e:	e015      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_BLE_CONN:
		app_mode_ble_conn_handler();
 800b030:	f002 f8ca 	bl	800d1c8 <app_mode_ble_conn_handler>
		break;
 800b034:	e012      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_THERAPY_SESSION:
		app_mode_therapy_handler();
 800b036:	f003 f9d3 	bl	800e3e0 <app_mode_therapy_handler>
		break;
 800b03a:	e00f      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_IMPED_TEST:
		app_mode_impedance_test_handler();
 800b03c:	f002 fcb2 	bl	800d9a4 <app_mode_impedance_test_handler>
		break;
 800b040:	e00c      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_BATT_TEST:
		app_mode_battery_test_handler();
 800b042:	f000 f90f 	bl	800b264 <app_mode_battery_test_handler>
		break;
 800b046:	e009      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_OAD:
		app_mode_oad_handler();
 800b048:	f002 fe2c 	bl	800dca4 <app_mode_oad_handler>
		break;
 800b04c:	e006      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_BSL:
		app_mode_bsl_handler();
 800b04e:	f002 f9bf 	bl	800d3d0 <app_mode_bsl_handler>
		break;
 800b052:	e003      	b.n	800b05c <app_handler+0xac>

	case STATE_ACT_MODE_DVT:
		app_mode_dvt_handler();
 800b054:	f7fe fe1c 	bl	8009c90 <app_mode_dvt_handler>
		break;
 800b058:	e000      	b.n	800b05c <app_handler+0xac>

	default:
		break;
 800b05a:	bf00      	nop
	}
}
 800b05c:	bf00      	nop
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
void HAL_IncTick(void)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b064:	4b07      	ldr	r3, [pc, #28]	@ (800b084 <HAL_IncTick+0x24>)
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	461a      	mov	r2, r3
 800b06a:	4b07      	ldr	r3, [pc, #28]	@ (800b088 <HAL_IncTick+0x28>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4413      	add	r3, r2
 800b070:	4a05      	ldr	r2, [pc, #20]	@ (800b088 <HAL_IncTick+0x28>)
 800b072:	6013      	str	r3, [r2, #0]

  app_mode_ble_act_timer_cb();
 800b074:	f000 fdb4 	bl	800bbe0 <app_mode_ble_act_timer_cb>
  app_mode_ble_conn_timer_cb();
 800b078:	f002 f982 	bl	800d380 <app_mode_ble_conn_timer_cb>
  app_mode_dvt_acc_timer_cb();
 800b07c:	f7ff fdc4 	bl	800ac08 <app_mode_dvt_acc_timer_cb>
}
 800b080:	bf00      	nop
 800b082:	bd80      	pop	{r7, pc}
 800b084:	20001a58 	.word	0x20001a58
 800b088:	200095c4 	.word	0x200095c4

0800b08c <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
	if (hlptim == &HANDLE_WAKEUP_LPTIM) {
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	4a0f      	ldr	r2, [pc, #60]	@ (800b0d4 <HAL_LPTIM_UpdateEventCallback+0x48>)
 800b098:	4293      	cmp	r3, r2
 800b09a:	d102      	bne.n	800b0a2 <HAL_LPTIM_UpdateEventCallback+0x16>
		app_func_sm_wakeup_timer_cb();
 800b09c:	f7fa f806 	bl	80050ac <app_func_sm_wakeup_timer_cb>
		app_func_ble_default_timer_cb();
	}
	else if (hlptim == &HANDLE_WDG_REFRESH_LPTIM) {
		bsp_wdg_refresh();
	}
}
 800b0a0:	e013      	b.n	800b0ca <HAL_LPTIM_UpdateEventCallback+0x3e>
	else if (hlptim == &HANDLE_MAGNET_LPTIM) {
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	4a0c      	ldr	r2, [pc, #48]	@ (800b0d8 <HAL_LPTIM_UpdateEventCallback+0x4c>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d102      	bne.n	800b0b0 <HAL_LPTIM_UpdateEventCallback+0x24>
		bsp_magnet_timer_cb();
 800b0aa:	f7f6 fab1 	bl	8001610 <bsp_magnet_timer_cb>
}
 800b0ae:	e00c      	b.n	800b0ca <HAL_LPTIM_UpdateEventCallback+0x3e>
	else if (hlptim == &HANDLE_BLE_DEFAULT_LPTIM) {
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4a0a      	ldr	r2, [pc, #40]	@ (800b0dc <HAL_LPTIM_UpdateEventCallback+0x50>)
 800b0b4:	4293      	cmp	r3, r2
 800b0b6:	d102      	bne.n	800b0be <HAL_LPTIM_UpdateEventCallback+0x32>
		app_func_ble_default_timer_cb();
 800b0b8:	f7f7 fba0 	bl	80027fc <app_func_ble_default_timer_cb>
}
 800b0bc:	e005      	b.n	800b0ca <HAL_LPTIM_UpdateEventCallback+0x3e>
	else if (hlptim == &HANDLE_WDG_REFRESH_LPTIM) {
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	4a07      	ldr	r2, [pc, #28]	@ (800b0e0 <HAL_LPTIM_UpdateEventCallback+0x54>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d101      	bne.n	800b0ca <HAL_LPTIM_UpdateEventCallback+0x3e>
		bsp_wdg_refresh();
 800b0c6:	f7f6 ffbb 	bl	8002040 <bsp_wdg_refresh>
}
 800b0ca:	bf00      	nop
 800b0cc:	3708      	adds	r7, #8
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
 800b0d2:	bf00      	nop
 800b0d4:	20009188 	.word	0x20009188
 800b0d8:	200091d8 	.word	0x200091d8
 800b0dc:	20009228 	.word	0x20009228
 800b0e0:	20009278 	.word	0x20009278

0800b0e4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  app_func_sm_confirmation_timer_cb();
 800b0ec:	f7f9 fffc 	bl	80050e8 <app_func_sm_confirmation_timer_cb>
}
 800b0f0:	bf00      	nop
 800b0f2:	3708      	adds	r7, #8
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) /* parasoft-suppress MISRAC2012-RULE_1_1-b "This definition comes from HAL." */ /* parasoft-suppress MISRAC2012-RULE_1_1-a "This definition comes from HAL." */ /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
	if (htim == &HANDLE_PULSE1_TIM && htim->Channel == TIM_ACH_PULSE1_TO_LOW) {
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a13      	ldr	r2, [pc, #76]	@ (800b150 <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d107      	bne.n	800b118 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	7f1b      	ldrb	r3, [r3, #28]
 800b10c:	2b01      	cmp	r3, #1
 800b10e:	d103      	bne.n	800b118 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
		app_func_stim_stim1_cb(TO_LOW);
 800b110:	2002      	movs	r0, #2
 800b112:	f7fb f98b 	bl	800642c <app_func_stim_stim1_cb>
 800b116:	e017      	b.n	800b148 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
	}
	else if (htim == &HANDLE_PULSE2_TIM && htim->Channel == TIM_ACH_PULSE2_TO_LOW) {
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	4a0e      	ldr	r2, [pc, #56]	@ (800b154 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800b11c:	4293      	cmp	r3, r2
 800b11e:	d107      	bne.n	800b130 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	7f1b      	ldrb	r3, [r3, #28]
 800b124:	2b01      	cmp	r3, #1
 800b126:	d103      	bne.n	800b130 <HAL_TIM_PWM_PulseFinishedCallback+0x38>
		app_func_stim_stim2_cb(TO_LOW);
 800b128:	2002      	movs	r0, #2
 800b12a:	f7fb fb2d 	bl	8006788 <app_func_stim_stim2_cb>
 800b12e:	e00b      	b.n	800b148 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
	}
	else if (htim == &HANDLE_SINE_TIM && htim->Channel == TIM_ACH_SINE_POLR) {
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4a09      	ldr	r2, [pc, #36]	@ (800b158 <HAL_TIM_PWM_PulseFinishedCallback+0x60>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d107      	bne.n	800b148 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	7f1b      	ldrb	r3, [r3, #28]
 800b13c:	2b01      	cmp	r3, #1
 800b13e:	d103      	bne.n	800b148 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
		app_func_stim_sine_cb(POLR_NEG);
 800b140:	2002      	movs	r0, #2
 800b142:	f7fb fdf3 	bl	8006d2c <app_func_stim_sine_cb>
	}
}
 800b146:	e7ff      	b.n	800b148 <HAL_TIM_PWM_PulseFinishedCallback+0x50>
 800b148:	bf00      	nop
 800b14a:	3708      	adds	r7, #8
 800b14c:	46bd      	mov	sp, r7
 800b14e:	bd80      	pop	{r7, pc}
 800b150:	200093b4 	.word	0x200093b4
 800b154:	2000944c 	.word	0x2000944c
 800b158:	20009400 	.word	0x20009400

0800b15c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) /* parasoft-suppress MISRAC2012-RULE_8_13-a "This definition comes from HAL." */
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b082      	sub	sp, #8
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
	if (htim == &HANDLE_PULSE1_TIM) {
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	4a12      	ldr	r2, [pc, #72]	@ (800b1b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800b168:	4293      	cmp	r3, r2
 800b16a:	d103      	bne.n	800b174 <HAL_TIM_PeriodElapsedCallback+0x18>
		app_func_stim_stim1_cb(TO_HIGH);
 800b16c:	2001      	movs	r0, #1
 800b16e:	f7fb f95d 	bl	800642c <app_func_stim_stim1_cb>
		app_func_stim_sine_cb(POLR_POS);
	}
	else if (htim == &HANDLE_ADC1_SAMPLE_TIM || htim == &HANDLE_ADC4_SAMPLE_TIM) {
		bsp_wdg_refresh();
	}
}
 800b172:	e019      	b.n	800b1a8 <HAL_TIM_PeriodElapsedCallback+0x4c>
	else if (htim == &HANDLE_PULSE2_TIM) {
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	4a0f      	ldr	r2, [pc, #60]	@ (800b1b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d103      	bne.n	800b184 <HAL_TIM_PeriodElapsedCallback+0x28>
		app_func_stim_stim2_cb(TO_HIGH);
 800b17c:	2001      	movs	r0, #1
 800b17e:	f7fb fb03 	bl	8006788 <app_func_stim_stim2_cb>
}
 800b182:	e011      	b.n	800b1a8 <HAL_TIM_PeriodElapsedCallback+0x4c>
	else if (htim == &HANDLE_SINE_TIM) {
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	4a0c      	ldr	r2, [pc, #48]	@ (800b1b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800b188:	4293      	cmp	r3, r2
 800b18a:	d103      	bne.n	800b194 <HAL_TIM_PeriodElapsedCallback+0x38>
		app_func_stim_sine_cb(POLR_POS);
 800b18c:	2001      	movs	r0, #1
 800b18e:	f7fb fdcd 	bl	8006d2c <app_func_stim_sine_cb>
}
 800b192:	e009      	b.n	800b1a8 <HAL_TIM_PeriodElapsedCallback+0x4c>
	else if (htim == &HANDLE_ADC1_SAMPLE_TIM || htim == &HANDLE_ADC4_SAMPLE_TIM) {
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a09      	ldr	r2, [pc, #36]	@ (800b1bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d003      	beq.n	800b1a4 <HAL_TIM_PeriodElapsedCallback+0x48>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a08      	ldr	r2, [pc, #32]	@ (800b1c0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d101      	bne.n	800b1a8 <HAL_TIM_PeriodElapsedCallback+0x4c>
		bsp_wdg_refresh();
 800b1a4:	f7f6 ff4c 	bl	8002040 <bsp_wdg_refresh>
}
 800b1a8:	bf00      	nop
 800b1aa:	3708      	adds	r7, #8
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	200093b4 	.word	0x200093b4
 800b1b4:	2000944c 	.word	0x2000944c
 800b1b8:	20009400 	.word	0x20009400
 800b1bc:	20009498 	.word	0x20009498
 800b1c0:	200094e4 	.word	0x200094e4

0800b1c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b082      	sub	sp, #8
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
	if (htim == &HANDLE_SINE_TIM && htim->Channel == TIM_ACH_SINE_AMP) {
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	4a13      	ldr	r2, [pc, #76]	@ (800b21c <HAL_TIM_OC_DelayElapsedCallback+0x58>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d107      	bne.n	800b1e4 <HAL_TIM_OC_DelayElapsedCallback+0x20>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	7f1b      	ldrb	r3, [r3, #28]
 800b1d8:	2b02      	cmp	r3, #2
 800b1da:	d103      	bne.n	800b1e4 <HAL_TIM_OC_DelayElapsedCallback+0x20>
		app_func_stim_sine_cb(AMP);
 800b1dc:	2000      	movs	r0, #0
 800b1de:	f7fb fda5 	bl	8006d2c <app_func_stim_sine_cb>
 800b1e2:	e017      	b.n	800b214 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	}
	else if (htim == &HANDLE_PULSE1_TIM && htim->Channel == TIM_ACH_PULSE1_BEF_HI) {
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	4a0e      	ldr	r2, [pc, #56]	@ (800b220 <HAL_TIM_OC_DelayElapsedCallback+0x5c>)
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	d107      	bne.n	800b1fc <HAL_TIM_OC_DelayElapsedCallback+0x38>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	7f1b      	ldrb	r3, [r3, #28]
 800b1f0:	2b02      	cmp	r3, #2
 800b1f2:	d103      	bne.n	800b1fc <HAL_TIM_OC_DelayElapsedCallback+0x38>
		app_func_stim_stim1_cb(BEFORE_HIGH);
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	f7fb f919 	bl	800642c <app_func_stim_stim1_cb>
 800b1fa:	e00b      	b.n	800b214 <HAL_TIM_OC_DelayElapsedCallback+0x50>
	}
	else if (htim == &HANDLE_PULSE2_TIM && htim->Channel == TIM_ACH_PULSE2_BEF_HI) {
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	4a09      	ldr	r2, [pc, #36]	@ (800b224 <HAL_TIM_OC_DelayElapsedCallback+0x60>)
 800b200:	4293      	cmp	r3, r2
 800b202:	d107      	bne.n	800b214 <HAL_TIM_OC_DelayElapsedCallback+0x50>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	7f1b      	ldrb	r3, [r3, #28]
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d103      	bne.n	800b214 <HAL_TIM_OC_DelayElapsedCallback+0x50>
		app_func_stim_stim2_cb(BEFORE_HIGH);
 800b20c:	2000      	movs	r0, #0
 800b20e:	f7fb fabb 	bl	8006788 <app_func_stim_stim2_cb>
	}
}
 800b212:	e7ff      	b.n	800b214 <HAL_TIM_OC_DelayElapsedCallback+0x50>
 800b214:	bf00      	nop
 800b216:	3708      	adds	r7, #8
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}
 800b21c:	20009400 	.word	0x20009400
 800b220:	200093b4 	.word	0x200093b4
 800b224:	2000944c 	.word	0x2000944c

0800b228 <app_mode_battery_test_volt_get>:
 * @brief Measure, obtain and record battery voltages
 * 
 * @param p_vbatA The battery voltage of battery 1, unit: mV
 * @param p_vbatB The battery voltage of battery 2, unit: mV
 */
void app_mode_battery_test_volt_get(uint16_t* p_vbatA, uint16_t* p_vbatB) {
 800b228:	b580      	push	{r7, lr}
 800b22a:	b082      	sub	sp, #8
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
 800b230:	6039      	str	r1, [r7, #0]
	app_func_meas_batt_mon_enable(true);
 800b232:	2001      	movs	r0, #1
 800b234:	f7f8 fc14 	bl	8003a60 <app_func_meas_batt_mon_enable>
	HAL_Delay(10);
 800b238:	200a      	movs	r0, #10
 800b23a:	f005 fd73 	bl	8010d24 <HAL_Delay>
	app_func_meas_batt_mon_meas(p_vbatA, p_vbatB);
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f7f8 fc1f 	bl	8003a84 <app_func_meas_batt_mon_meas>
	app_func_meas_batt_mon_enable(false);
 800b246:	2000      	movs	r0, #0
 800b248:	f7f8 fc0a 	bl	8003a60 <app_func_meas_batt_mon_enable>

	app_func_logs_batt_volt_write(*p_vbatA, *p_vbatB);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	881a      	ldrh	r2, [r3, #0]
 800b250:	683b      	ldr	r3, [r7, #0]
 800b252:	881b      	ldrh	r3, [r3, #0]
 800b254:	4619      	mov	r1, r3
 800b256:	4610      	mov	r0, r2
 800b258:	f7f7 ff5a 	bl	8003110 <app_func_logs_batt_volt_write>
}
 800b25c:	bf00      	nop
 800b25e:	3708      	adds	r7, #8
 800b260:	46bd      	mov	sp, r7
 800b262:	bd80      	pop	{r7, pc}

0800b264 <app_mode_battery_test_handler>:

/**
 * @brief Handler for battery test mode
 * 
 */
void app_mode_battery_test_handler(void) {
 800b264:	b580      	push	{r7, lr}
 800b266:	b08e      	sub	sp, #56	@ 0x38
 800b268:	af00      	add	r7, sp, #0
	uint16_t curr_state = app_func_sm_current_state_get();
 800b26a:	f7f9 fdbf 	bl	8004dec <app_func_sm_current_state_get>
 800b26e:	4603      	mov	r3, r0
 800b270:	86fb      	strh	r3, [r7, #54]	@ 0x36

	_Float64 battery_er_level = 0.0;
 800b272:	f04f 0200 	mov.w	r2, #0
 800b276:	f04f 0300 	mov.w	r3, #0
 800b27a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	_Float64 battery_eos_level = 0.0;
 800b27e:	f04f 0200 	mov.w	r2, #0
 800b282:	f04f 0300 	mov.w	r3, #0
 800b286:	e9c7 2302 	strd	r2, r3, [r7, #8]
	app_func_para_data_get((const uint8_t*)HPID_BATTERY_ER_LEVEL, (uint8_t*)&battery_er_level, (uint8_t)sizeof(battery_er_level));
 800b28a:	f107 0310 	add.w	r3, r7, #16
 800b28e:	2208      	movs	r2, #8
 800b290:	4619      	mov	r1, r3
 800b292:	4860      	ldr	r0, [pc, #384]	@ (800b414 <app_mode_battery_test_handler+0x1b0>)
 800b294:	f7f9 fc77 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)HPID_BATTERY_EOS_LEVEL, (uint8_t*)&battery_eos_level, (uint8_t)sizeof(battery_eos_level));
 800b298:	f107 0308 	add.w	r3, r7, #8
 800b29c:	2208      	movs	r2, #8
 800b29e:	4619      	mov	r1, r3
 800b2a0:	485d      	ldr	r0, [pc, #372]	@ (800b418 <app_mode_battery_test_handler+0x1b4>)
 800b2a2:	f7f9 fc70 	bl	8004b86 <app_func_para_data_get>

	uint16_t vbatA = 0, vbatB = 0;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	80fb      	strh	r3, [r7, #6]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	80bb      	strh	r3, [r7, #4]
	_Float64 battery_level = 0.0, batteryA_level = 0.0, batteryB_level = 0.0;
 800b2ae:	f04f 0200 	mov.w	r2, #0
 800b2b2:	f04f 0300 	mov.w	r3, #0
 800b2b6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800b2ba:	f04f 0200 	mov.w	r2, #0
 800b2be:	f04f 0300 	mov.w	r3, #0
 800b2c2:	e9c7 2308 	strd	r2, r3, [r7, #32]
 800b2c6:	f04f 0200 	mov.w	r2, #0
 800b2ca:	f04f 0300 	mov.w	r3, #0
 800b2ce:	e9c7 2306 	strd	r2, r3, [r7, #24]

	app_mode_battery_test_volt_get(&vbatA, &vbatB);
 800b2d2:	1d3a      	adds	r2, r7, #4
 800b2d4:	1dbb      	adds	r3, r7, #6
 800b2d6:	4611      	mov	r1, r2
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7ff ffa5 	bl	800b228 <app_mode_battery_test_volt_get>
	batteryA_level = ((_Float64)vbatA)/1000.0;
 800b2de:	88fb      	ldrh	r3, [r7, #6]
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f7f5 f913 	bl	800050c <__aeabi_ui2d>
 800b2e6:	f04f 0200 	mov.w	r2, #0
 800b2ea:	4b4c      	ldr	r3, [pc, #304]	@ (800b41c <app_mode_battery_test_handler+0x1b8>)
 800b2ec:	f7f5 fab2 	bl	8000854 <__aeabi_ddiv>
 800b2f0:	4602      	mov	r2, r0
 800b2f2:	460b      	mov	r3, r1
 800b2f4:	e9c7 2308 	strd	r2, r3, [r7, #32]
	batteryB_level = ((_Float64)vbatB)/1000.0;
 800b2f8:	88bb      	ldrh	r3, [r7, #4]
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f7f5 f906 	bl	800050c <__aeabi_ui2d>
 800b300:	f04f 0200 	mov.w	r2, #0
 800b304:	4b45      	ldr	r3, [pc, #276]	@ (800b41c <app_mode_battery_test_handler+0x1b8>)
 800b306:	f7f5 faa5 	bl	8000854 <__aeabi_ddiv>
 800b30a:	4602      	mov	r2, r0
 800b30c:	460b      	mov	r3, r1
 800b30e:	e9c7 2306 	strd	r2, r3, [r7, #24]

	battery_er_counter 	= HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 800b312:	2101      	movs	r1, #1
 800b314:	4842      	ldr	r0, [pc, #264]	@ (800b420 <app_mode_battery_test_handler+0x1bc>)
 800b316:	f014 fd33 	bl	801fd80 <HAL_RTCEx_BKUPRead>
 800b31a:	4603      	mov	r3, r0
 800b31c:	4a41      	ldr	r2, [pc, #260]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b31e:	6013      	str	r3, [r2, #0]
	battery_eos_counter = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 800b320:	2102      	movs	r1, #2
 800b322:	483f      	ldr	r0, [pc, #252]	@ (800b420 <app_mode_battery_test_handler+0x1bc>)
 800b324:	f014 fd2c 	bl	801fd80 <HAL_RTCEx_BKUPRead>
 800b328:	4603      	mov	r3, r0
 800b32a:	4a3f      	ldr	r2, [pc, #252]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b32c:	6013      	str	r3, [r2, #0]

	if (batteryA_level >= batteryB_level) {
 800b32e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b332:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b336:	f7f5 fbe9 	bl	8000b0c <__aeabi_dcmpge>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d004      	beq.n	800b34a <app_mode_battery_test_handler+0xe6>
		battery_level = batteryA_level;
 800b340:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b344:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800b348:	e003      	b.n	800b352 <app_mode_battery_test_handler+0xee>
	}
	else {
		battery_level = batteryB_level;
 800b34a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b34e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	}

	if(battery_level > battery_er_level) {
 800b352:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b356:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b35a:	f7f5 fbe1 	bl	8000b20 <__aeabi_dcmpgt>
 800b35e:	4603      	mov	r3, r0
 800b360:	2b00      	cmp	r3, #0
 800b362:	d006      	beq.n	800b372 <app_mode_battery_test_handler+0x10e>
		battery_er_counter = 0;
 800b364:	4b2f      	ldr	r3, [pc, #188]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b366:	2200      	movs	r2, #0
 800b368:	601a      	str	r2, [r3, #0]
		battery_eos_counter = 0;
 800b36a:	4b2f      	ldr	r3, [pc, #188]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b36c:	2200      	movs	r2, #0
 800b36e:	601a      	str	r2, [r3, #0]
 800b370:	e021      	b.n	800b3b6 <app_mode_battery_test_handler+0x152>
	}
	else if((battery_level <= battery_er_level) && (battery_level > battery_eos_level)) {
 800b372:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b376:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b37a:	f7f5 fbbd 	bl	8000af8 <__aeabi_dcmple>
 800b37e:	4603      	mov	r3, r0
 800b380:	2b00      	cmp	r3, #0
 800b382:	d00e      	beq.n	800b3a2 <app_mode_battery_test_handler+0x13e>
 800b384:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b388:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b38c:	f7f5 fbc8 	bl	8000b20 <__aeabi_dcmpgt>
 800b390:	4603      	mov	r3, r0
 800b392:	2b00      	cmp	r3, #0
 800b394:	d005      	beq.n	800b3a2 <app_mode_battery_test_handler+0x13e>
		battery_er_counter++;
 800b396:	4b23      	ldr	r3, [pc, #140]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	3301      	adds	r3, #1
 800b39c:	4a21      	ldr	r2, [pc, #132]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b39e:	6013      	str	r3, [r2, #0]
 800b3a0:	e009      	b.n	800b3b6 <app_mode_battery_test_handler+0x152>
	}
	else {
		battery_er_counter++;
 800b3a2:	4b20      	ldr	r3, [pc, #128]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	4a1e      	ldr	r2, [pc, #120]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b3aa:	6013      	str	r3, [r2, #0]
		battery_eos_counter++;
 800b3ac:	4b1e      	ldr	r3, [pc, #120]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	4a1d      	ldr	r2, [pc, #116]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b3b4:	6013      	str	r3, [r2, #0]
	}

	if (battery_er_counter >= (uint8_t)COUNT_MAX_ER) {
 800b3b6:	4b1b      	ldr	r3, [pc, #108]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	2b02      	cmp	r3, #2
 800b3bc:	d903      	bls.n	800b3c6 <app_mode_battery_test_handler+0x162>
		app_func_logs_event_write((const char*)EVENT_ER, NULL);
 800b3be:	2100      	movs	r1, #0
 800b3c0:	481a      	ldr	r0, [pc, #104]	@ (800b42c <app_mode_battery_test_handler+0x1c8>)
 800b3c2:	f7f7 fe6b 	bl	800309c <app_func_logs_event_write>
	}

	if (battery_eos_counter >= (uint8_t)COUNT_MAX_EOS) {
 800b3c6:	4b18      	ldr	r3, [pc, #96]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	2b02      	cmp	r3, #2
 800b3cc:	d907      	bls.n	800b3de <app_mode_battery_test_handler+0x17a>
		app_func_logs_event_write((const char*)EVENT_EOS, NULL);
 800b3ce:	2100      	movs	r1, #0
 800b3d0:	4817      	ldr	r0, [pc, #92]	@ (800b430 <app_mode_battery_test_handler+0x1cc>)
 800b3d2:	f7f7 fe63 	bl	800309c <app_func_logs_event_write>
		curr_state = STATE_SHUTDOWN;
 800b3d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3da:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b3dc:	e002      	b.n	800b3e4 <app_mode_battery_test_handler+0x180>
	}
	else {
		curr_state = STATE_ACT;
 800b3de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3e2:	86fb      	strh	r3, [r7, #54]	@ 0x36
	}
	app_func_sm_current_state_set(curr_state);
 800b3e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f7f9 fcf0 	bl	8004dcc <app_func_sm_current_state_set>
	app_func_sm_battery_timer_enable();
 800b3ec:	f7f9 fd2a 	bl	8004e44 <app_func_sm_battery_timer_enable>

	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, battery_er_counter);
 800b3f0:	4b0c      	ldr	r3, [pc, #48]	@ (800b424 <app_mode_battery_test_handler+0x1c0>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	2101      	movs	r1, #1
 800b3f8:	4809      	ldr	r0, [pc, #36]	@ (800b420 <app_mode_battery_test_handler+0x1bc>)
 800b3fa:	f014 fca9 	bl	801fd50 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, battery_eos_counter);
 800b3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800b428 <app_mode_battery_test_handler+0x1c4>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	461a      	mov	r2, r3
 800b404:	2102      	movs	r1, #2
 800b406:	4806      	ldr	r0, [pc, #24]	@ (800b420 <app_mode_battery_test_handler+0x1bc>)
 800b408:	f014 fca2 	bl	801fd50 <HAL_RTCEx_BKUPWrite>
}
 800b40c:	bf00      	nop
 800b40e:	3738      	adds	r7, #56	@ 0x38
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}
 800b414:	0802ae80 	.word	0x0802ae80
 800b418:	0802ae88 	.word	0x0802ae88
 800b41c:	408f4000 	.word	0x408f4000
 800b420:	200092f4 	.word	0x200092f4
 800b424:	20006ccc 	.word	0x20006ccc
 800b428:	20006cd0 	.word	0x20006cd0
 800b42c:	0802ae90 	.word	0x0802ae90
 800b430:	0802ae98 	.word	0x0802ae98

0800b434 <setBitFromGpioState>:
 * @param GPIOx        Pointer to the GPIO port (e.g., GPIOA, GPIOB).
 * @param GPIO_Pin     GPIO pin number (e.g., GPIO_PIN_0).
 *
 * @return uint8_t HAL status
 */
static HAL_StatusTypeDef setBitFromGpioState(uint8_t *buffer, size_t buffer_size, size_t bit_index, const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800b434:	b580      	push	{r7, lr}
 800b436:	b088      	sub	sp, #32
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]
 800b440:	603b      	str	r3, [r7, #0]
    if (!buffer || !GPIOx) {
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d002      	beq.n	800b44e <setBitFromGpioState+0x1a>
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d101      	bne.n	800b452 <setBitFromGpioState+0x1e>
        return HAL_ERROR; // Null pointer error
 800b44e:	2301      	movs	r3, #1
 800b450:	e03c      	b.n	800b4cc <setBitFromGpioState+0x98>
    }

    size_t byte_index = bit_index / 8; // Calculate the byte index
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	08db      	lsrs	r3, r3, #3
 800b456:	61fb      	str	r3, [r7, #28]
    size_t bit_position = bit_index % 8; // Calculate the bit position within the byte
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f003 0307 	and.w	r3, r3, #7
 800b45e:	61bb      	str	r3, [r7, #24]

    if (byte_index >= buffer_size) {
 800b460:	69fa      	ldr	r2, [r7, #28]
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	429a      	cmp	r2, r3
 800b466:	d301      	bcc.n	800b46c <setBitFromGpioState+0x38>
        return HAL_ERROR; // Out of range error
 800b468:	2301      	movs	r3, #1
 800b46a:	e02f      	b.n	800b4cc <setBitFromGpioState+0x98>
    }

    GPIO_PinState state = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin); // Read the GPIO pin state
 800b46c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b46e:	4619      	mov	r1, r3
 800b470:	6838      	ldr	r0, [r7, #0]
 800b472:	f00b f9ad 	bl	80167d0 <HAL_GPIO_ReadPin>
 800b476:	4603      	mov	r3, r0
 800b478:	75fb      	strb	r3, [r7, #23]

    if (state == GPIO_PIN_SET) {
 800b47a:	7dfb      	ldrb	r3, [r7, #23]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d111      	bne.n	800b4a4 <setBitFromGpioState+0x70>
        buffer[byte_index] |= (1 << bit_position); // Set the bit to 1
 800b480:	68fa      	ldr	r2, [r7, #12]
 800b482:	69fb      	ldr	r3, [r7, #28]
 800b484:	4413      	add	r3, r2
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	b25a      	sxtb	r2, r3
 800b48a:	2101      	movs	r1, #1
 800b48c:	69bb      	ldr	r3, [r7, #24]
 800b48e:	fa01 f303 	lsl.w	r3, r1, r3
 800b492:	b25b      	sxtb	r3, r3
 800b494:	4313      	orrs	r3, r2
 800b496:	b259      	sxtb	r1, r3
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	69fb      	ldr	r3, [r7, #28]
 800b49c:	4413      	add	r3, r2
 800b49e:	b2ca      	uxtb	r2, r1
 800b4a0:	701a      	strb	r2, [r3, #0]
 800b4a2:	e012      	b.n	800b4ca <setBitFromGpioState+0x96>
    } else {
        buffer[byte_index] &= ~(1 << bit_position); // Clear the bit to 0
 800b4a4:	68fa      	ldr	r2, [r7, #12]
 800b4a6:	69fb      	ldr	r3, [r7, #28]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	781b      	ldrb	r3, [r3, #0]
 800b4ac:	b25a      	sxtb	r2, r3
 800b4ae:	2101      	movs	r1, #1
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	fa01 f303 	lsl.w	r3, r1, r3
 800b4b6:	b25b      	sxtb	r3, r3
 800b4b8:	43db      	mvns	r3, r3
 800b4ba:	b25b      	sxtb	r3, r3
 800b4bc:	4013      	ands	r3, r2
 800b4be:	b259      	sxtb	r1, r3
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	69fb      	ldr	r3, [r7, #28]
 800b4c4:	4413      	add	r3, r2
 800b4c6:	b2ca      	uxtb	r2, r1
 800b4c8:	701a      	strb	r2, [r3, #0]
    }

    return HAL_OK; // Success
 800b4ca:	2300      	movs	r3, #0
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	3720      	adds	r7, #32
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd80      	pop	{r7, pc}

0800b4d4 <app_mode_ble_act_cmd_parser>:
 * @brief Parser for request commands in BLE active mode, used to communicate with the remote end
 * 
 * @param req Request command to be parsed
 * @return Cmd_Resp_t The response command to be replied after parsing the request command
 */
static Cmd_Resp_t app_mode_ble_act_cmd_parser(Cmd_Req_t req) {
 800b4d4:	b590      	push	{r4, r7, lr}
 800b4d6:	b0b5      	sub	sp, #212	@ 0xd4
 800b4d8:	af14      	add	r7, sp, #80	@ 0x50
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	4638      	mov	r0, r7
 800b4de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	Cmd_Resp_t resp = {
			.Opcode 		= req.Opcode,
 800b4e2:	783b      	ldrb	r3, [r7, #0]
	Cmd_Resp_t resp = {
 800b4e4:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	677b      	str	r3, [r7, #116]	@ 0x74
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
			.Status 		= STATUS_SUCCESS,
			.Payload 		= NULL,
			.PayloadLen 	= 0,
	};

	switch(req.Opcode) {
 800b4f8:	783b      	ldrb	r3, [r7, #0]
 800b4fa:	2bf0      	cmp	r3, #240	@ 0xf0
 800b4fc:	d176      	bne.n	800b5ec <app_mode_ble_act_cmd_parser+0x118>
	case OP_AUTH:
	{
		uint8_t datalen_ipg_fw_version 	= app_func_para_datalen_get((const uint8_t*)HPID_IPG_FW_VERSION);
 800b4fe:	4843      	ldr	r0, [pc, #268]	@ (800b60c <app_mode_ble_act_cmd_parser+0x138>)
 800b500:	f7f9 fad7 	bl	8004ab2 <app_func_para_datalen_get>
 800b504:	4603      	mov	r3, r0
 800b506:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		uint8_t datalen_ble_id 			= app_func_para_datalen_get((const uint8_t*)HPID_IPG_BLE_ID);
 800b50a:	4841      	ldr	r0, [pc, #260]	@ (800b610 <app_mode_ble_act_cmd_parser+0x13c>)
 800b50c:	f7f9 fad1 	bl	8004ab2 <app_func_para_datalen_get>
 800b510:	4603      	mov	r3, r0
 800b512:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
		uint8_t len_payload_min = (uint8_t)sizeof(ECDSA_Data_t) + datalen_ipg_fw_version + datalen_ble_id;
 800b516:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800b51a:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800b51e:	4413      	add	r3, r2
 800b520:	b2db      	uxtb	r3, r3
 800b522:	3360      	adds	r3, #96	@ 0x60
 800b524:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
		uint8_t len_payload_max = (uint8_t)sizeof(ECDSA_Data_t) + datalen_ipg_fw_version + datalen_ble_id;
 800b528:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800b52c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 800b530:	4413      	add	r3, r2
 800b532:	b2db      	uxtb	r3, r3
 800b534:	3360      	adds	r3, #96	@ 0x60
 800b536:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800b53a:	7a3b      	ldrb	r3, [r7, #8]
 800b53c:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 800b540:	429a      	cmp	r2, r3
 800b542:	d804      	bhi.n	800b54e <app_mode_ble_act_cmd_parser+0x7a>
 800b544:	7a3b      	ldrb	r3, [r7, #8]
 800b546:	f897 207c 	ldrb.w	r2, [r7, #124]	@ 0x7c
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d203      	bcs.n	800b556 <app_mode_ble_act_cmd_parser+0x82>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800b54e:	23f1      	movs	r3, #241	@ 0xf1
 800b550:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
			}
			resp.PayloadLen = (uint8_t)sizeof(uint8_t);
			resp.Payload = &ble_act_user_class;
		}
	}
		break;
 800b554:	e04e      	b.n	800b5f4 <app_mode_ble_act_cmd_parser+0x120>
			ECDSA_Data_t ecdsa_data = {0};
 800b556:	f107 0310 	add.w	r3, r7, #16
 800b55a:	2260      	movs	r2, #96	@ 0x60
 800b55c:	2100      	movs	r1, #0
 800b55e:	4618      	mov	r0, r3
 800b560:	f01e f9ec 	bl	802993c <memset>
			(void)memcpy((uint8_t*)&ecdsa_data, req.Payload, sizeof(ECDSA_Data_t));
 800b564:	687a      	ldr	r2, [r7, #4]
 800b566:	f107 0310 	add.w	r3, r7, #16
 800b56a:	4611      	mov	r1, r2
 800b56c:	2260      	movs	r2, #96	@ 0x60
 800b56e:	4618      	mov	r0, r3
 800b570:	f01e fa28 	bl	80299c4 <memcpy>
			ble_act_user_class = app_func_auth_user_class_get(ecdsa_data);
 800b574:	4668      	mov	r0, sp
 800b576:	f107 0320 	add.w	r3, r7, #32
 800b57a:	2250      	movs	r2, #80	@ 0x50
 800b57c:	4619      	mov	r1, r3
 800b57e:	f01e fa21 	bl	80299c4 <memcpy>
 800b582:	f107 0310 	add.w	r3, r7, #16
 800b586:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b588:	f7f6 fee2 	bl	8002350 <app_func_auth_user_class_get>
 800b58c:	4603      	mov	r3, r0
 800b58e:	461a      	mov	r2, r3
 800b590:	4b20      	ldr	r3, [pc, #128]	@ (800b614 <app_mode_ble_act_cmd_parser+0x140>)
 800b592:	701a      	strb	r2, [r3, #0]
			if (ble_act_user_class == USER_CLASS_INVALID) {
 800b594:	4b1f      	ldr	r3, [pc, #124]	@ (800b614 <app_mode_ble_act_cmd_parser+0x140>)
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d106      	bne.n	800b5aa <app_mode_ble_act_cmd_parser+0xd6>
				resp.Status = STATUS_INVALID;
 800b59c:	2301      	movs	r3, #1
 800b59e:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
				active_disconnect = true;
 800b5a2:	4b1d      	ldr	r3, [pc, #116]	@ (800b618 <app_mode_ble_act_cmd_parser+0x144>)
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	701a      	strb	r2, [r3, #0]
 800b5a8:	e01a      	b.n	800b5e0 <app_mode_ble_act_cmd_parser+0x10c>
				if (ble_act_user_class == USER_CLASS_CLINICIAN || ble_act_user_class == USER_CLASS_PATIENT) {
 800b5aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b614 <app_mode_ble_act_cmd_parser+0x140>)
 800b5ac:	781b      	ldrb	r3, [r3, #0]
 800b5ae:	2b02      	cmp	r3, #2
 800b5b0:	d003      	beq.n	800b5ba <app_mode_ble_act_cmd_parser+0xe6>
 800b5b2:	4b18      	ldr	r3, [pc, #96]	@ (800b614 <app_mode_ble_act_cmd_parser+0x140>)
 800b5b4:	781b      	ldrb	r3, [r3, #0]
 800b5b6:	2b01      	cmp	r3, #1
 800b5b8:	d10e      	bne.n	800b5d8 <app_mode_ble_act_cmd_parser+0x104>
					app_func_para_data_set((const uint8_t*)HPID_LINKED_PRC_FW_VERSION, 	&req.Payload[sizeof(ECDSA_Data_t)]);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	3360      	adds	r3, #96	@ 0x60
 800b5be:	4619      	mov	r1, r3
 800b5c0:	4816      	ldr	r0, [pc, #88]	@ (800b61c <app_mode_ble_act_cmd_parser+0x148>)
 800b5c2:	f7f9 fa98 	bl	8004af6 <app_func_para_data_set>
					app_func_para_data_set((const uint8_t*)HPID_LINKED_PRC_BLE_ID, 		&req.Payload[sizeof(ECDSA_Data_t) + datalen_ipg_fw_version]);
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b5cc:	3360      	adds	r3, #96	@ 0x60
 800b5ce:	4413      	add	r3, r2
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	4813      	ldr	r0, [pc, #76]	@ (800b620 <app_mode_ble_act_cmd_parser+0x14c>)
 800b5d4:	f7f9 fa8f 	bl	8004af6 <app_func_para_data_set>
				app_func_sm_current_state_set(STATE_ACT_MODE_BLE_CONN);
 800b5d8:	f240 2002 	movw	r0, #514	@ 0x202
 800b5dc:	f7f9 fbf6 	bl	8004dcc <app_func_sm_current_state_set>
			resp.PayloadLen = (uint8_t)sizeof(uint8_t);
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
			resp.Payload = &ble_act_user_class;
 800b5e6:	4b0b      	ldr	r3, [pc, #44]	@ (800b614 <app_mode_ble_act_cmd_parser+0x140>)
 800b5e8:	677b      	str	r3, [r7, #116]	@ 0x74
		break;
 800b5ea:	e003      	b.n	800b5f4 <app_mode_ble_act_cmd_parser+0x120>

	default:
	{
		resp.Status = STATUS_USER_CLASS_ERR;
 800b5ec:	23f3      	movs	r3, #243	@ 0xf3
 800b5ee:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
	}
		break;
 800b5f2:	bf00      	nop
	}

	return resp;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	461c      	mov	r4, r3
 800b5f8:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800b5fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b600:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b604:	68f8      	ldr	r0, [r7, #12]
 800b606:	3784      	adds	r7, #132	@ 0x84
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd90      	pop	{r4, r7, pc}
 800b60c:	0802aea0 	.word	0x0802aea0
 800b610:	0802aea8 	.word	0x0802aea8
 800b614:	20006cd8 	.word	0x20006cd8
 800b618:	20006cd9 	.word	0x20006cd9
 800b61c:	0802aeb0 	.word	0x0802aeb0
 800b620:	0802aeb8 	.word	0x0802aeb8

0800b624 <app_mode_ble_act_adv_msd_update>:
 *
 * @param p_msd Pointer to the msd field of BLE advertising settings structure
 *
 * @return uint8_t 	The number of used bytes in the MSD buffer
 */
uint8_t app_mode_ble_act_adv_msd_update(uint8_t* p_msd) {
 800b624:	b580      	push	{r7, lr}
 800b626:	b088      	sub	sp, #32
 800b628:	af02      	add	r7, sp, #8
 800b62a:	6078      	str	r0, [r7, #4]
	static uint16_t dvdd_div4;
	static uint16_t batt[2];
	static uint16_t imp[2];
	static uint16_t threm[3];

	bsp_adc_single_sampling(HANDLE_ID_ADC1, ADC1_CHANNEL_DVDD, &dvdd_div4, 1, 1000);
 800b62c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b630:	9300      	str	r3, [sp, #0]
 800b632:	2301      	movs	r3, #1
 800b634:	4aaf      	ldr	r2, [pc, #700]	@ (800b8f4 <app_mode_ble_act_adv_msd_update+0x2d0>)
 800b636:	49b0      	ldr	r1, [pc, #704]	@ (800b8f8 <app_mode_ble_act_adv_msd_update+0x2d4>)
 800b638:	2000      	movs	r0, #0
 800b63a:	f7f5 fe75 	bl	8001328 <bsp_adc_single_sampling>
	app_func_meas_batt_mon_meas(&batt[0], &batt[1]);
 800b63e:	49af      	ldr	r1, [pc, #700]	@ (800b8fc <app_mode_ble_act_adv_msd_update+0x2d8>)
 800b640:	48af      	ldr	r0, [pc, #700]	@ (800b900 <app_mode_ble_act_adv_msd_update+0x2dc>)
 800b642:	f7f8 fa1f 	bl	8003a84 <app_func_meas_batt_mon_meas>
	bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_IMP_INA, &imp[0], 1, 1000);
 800b646:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	2301      	movs	r3, #1
 800b64e:	4aad      	ldr	r2, [pc, #692]	@ (800b904 <app_mode_ble_act_adv_msd_update+0x2e0>)
 800b650:	49ad      	ldr	r1, [pc, #692]	@ (800b908 <app_mode_ble_act_adv_msd_update+0x2e4>)
 800b652:	2001      	movs	r0, #1
 800b654:	f7f5 fe68 	bl	8001328 <bsp_adc_single_sampling>
	bsp_adc_single_sampling(HANDLE_ID_ADC4, ADC4_CHANNEL_IMP_INB, &imp[1], 1, 1000);
 800b658:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b65c:	9300      	str	r3, [sp, #0]
 800b65e:	2301      	movs	r3, #1
 800b660:	4aaa      	ldr	r2, [pc, #680]	@ (800b90c <app_mode_ble_act_adv_msd_update+0x2e8>)
 800b662:	49ab      	ldr	r1, [pc, #684]	@ (800b910 <app_mode_ble_act_adv_msd_update+0x2ec>)
 800b664:	2001      	movs	r0, #1
 800b666:	f7f5 fe5f 	bl	8001328 <bsp_adc_single_sampling>
	app_func_meas_therm_meas(THERM_ID_REF, (uint8_t*)&threm[0], sizeof(uint16_t), 1000);
 800b66a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b66e:	2202      	movs	r2, #2
 800b670:	49a8      	ldr	r1, [pc, #672]	@ (800b914 <app_mode_ble_act_adv_msd_update+0x2f0>)
 800b672:	2001      	movs	r0, #1
 800b674:	f7f8 fdb2 	bl	80041dc <app_func_meas_therm_meas>
	app_func_meas_therm_meas(THERM_ID_OUT, (uint8_t*)&threm[1], sizeof(uint16_t), 1000);
 800b678:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b67c:	2202      	movs	r2, #2
 800b67e:	49a6      	ldr	r1, [pc, #664]	@ (800b918 <app_mode_ble_act_adv_msd_update+0x2f4>)
 800b680:	2002      	movs	r0, #2
 800b682:	f7f8 fdab 	bl	80041dc <app_func_meas_therm_meas>
	app_func_meas_therm_meas(THERM_ID_OFST, (uint8_t*)&threm[2], sizeof(uint16_t), 1000);
 800b686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b68a:	2202      	movs	r2, #2
 800b68c:	49a3      	ldr	r1, [pc, #652]	@ (800b91c <app_mode_ble_act_adv_msd_update+0x2f8>)
 800b68e:	2003      	movs	r0, #3
 800b690:	f7f8 fda4 	bl	80041dc <app_func_meas_therm_meas>

	uint8_t dvdd_100mv = dvdd_div4 * 4 / 100;
 800b694:	4b97      	ldr	r3, [pc, #604]	@ (800b8f4 <app_mode_ble_act_adv_msd_update+0x2d0>)
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	4aa1      	ldr	r2, [pc, #644]	@ (800b920 <app_mode_ble_act_adv_msd_update+0x2fc>)
 800b69a:	fb82 1203 	smull	r1, r2, r2, r3
 800b69e:	10d2      	asrs	r2, r2, #3
 800b6a0:	17db      	asrs	r3, r3, #31
 800b6a2:	1ad3      	subs	r3, r2, r3
 800b6a4:	75fb      	strb	r3, [r7, #23]
	uint8_t battA_100mv = batt[0] / 100;
 800b6a6:	4b96      	ldr	r3, [pc, #600]	@ (800b900 <app_mode_ble_act_adv_msd_update+0x2dc>)
 800b6a8:	881b      	ldrh	r3, [r3, #0]
 800b6aa:	4a9d      	ldr	r2, [pc, #628]	@ (800b920 <app_mode_ble_act_adv_msd_update+0x2fc>)
 800b6ac:	fba2 2303 	umull	r2, r3, r2, r3
 800b6b0:	095b      	lsrs	r3, r3, #5
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	75bb      	strb	r3, [r7, #22]
	uint8_t battB_100mv = batt[1] / 100;
 800b6b6:	4b92      	ldr	r3, [pc, #584]	@ (800b900 <app_mode_ble_act_adv_msd_update+0x2dc>)
 800b6b8:	885b      	ldrh	r3, [r3, #2]
 800b6ba:	4a99      	ldr	r2, [pc, #612]	@ (800b920 <app_mode_ble_act_adv_msd_update+0x2fc>)
 800b6bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b6c0:	095b      	lsrs	r3, r3, #5
 800b6c2:	b29b      	uxth	r3, r3
 800b6c4:	757b      	strb	r3, [r7, #21]
	uint8_t impA_10mv = imp[0] / 10;
 800b6c6:	4b8f      	ldr	r3, [pc, #572]	@ (800b904 <app_mode_ble_act_adv_msd_update+0x2e0>)
 800b6c8:	881b      	ldrh	r3, [r3, #0]
 800b6ca:	4a96      	ldr	r2, [pc, #600]	@ (800b924 <app_mode_ble_act_adv_msd_update+0x300>)
 800b6cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b6d0:	08db      	lsrs	r3, r3, #3
 800b6d2:	b29b      	uxth	r3, r3
 800b6d4:	753b      	strb	r3, [r7, #20]
	uint8_t impB_10mv = imp[1] / 10;
 800b6d6:	4b8b      	ldr	r3, [pc, #556]	@ (800b904 <app_mode_ble_act_adv_msd_update+0x2e0>)
 800b6d8:	885b      	ldrh	r3, [r3, #2]
 800b6da:	4a92      	ldr	r2, [pc, #584]	@ (800b924 <app_mode_ble_act_adv_msd_update+0x300>)
 800b6dc:	fba2 2303 	umull	r2, r3, r2, r3
 800b6e0:	08db      	lsrs	r3, r3, #3
 800b6e2:	b29b      	uxth	r3, r3
 800b6e4:	74fb      	strb	r3, [r7, #19]
	uint8_t thremRef_10mv = threm[0] / 10;
 800b6e6:	4b8b      	ldr	r3, [pc, #556]	@ (800b914 <app_mode_ble_act_adv_msd_update+0x2f0>)
 800b6e8:	881b      	ldrh	r3, [r3, #0]
 800b6ea:	4a8e      	ldr	r2, [pc, #568]	@ (800b924 <app_mode_ble_act_adv_msd_update+0x300>)
 800b6ec:	fba2 2303 	umull	r2, r3, r2, r3
 800b6f0:	08db      	lsrs	r3, r3, #3
 800b6f2:	b29b      	uxth	r3, r3
 800b6f4:	74bb      	strb	r3, [r7, #18]
	uint8_t thremOut_10mv = threm[1] / 10;
 800b6f6:	4b87      	ldr	r3, [pc, #540]	@ (800b914 <app_mode_ble_act_adv_msd_update+0x2f0>)
 800b6f8:	885b      	ldrh	r3, [r3, #2]
 800b6fa:	4a8a      	ldr	r2, [pc, #552]	@ (800b924 <app_mode_ble_act_adv_msd_update+0x300>)
 800b6fc:	fba2 2303 	umull	r2, r3, r2, r3
 800b700:	08db      	lsrs	r3, r3, #3
 800b702:	b29b      	uxth	r3, r3
 800b704:	747b      	strb	r3, [r7, #17]
	uint8_t thremOfst_10mv = threm[2] / 10;
 800b706:	4b83      	ldr	r3, [pc, #524]	@ (800b914 <app_mode_ble_act_adv_msd_update+0x2f0>)
 800b708:	889b      	ldrh	r3, [r3, #4]
 800b70a:	4a86      	ldr	r2, [pc, #536]	@ (800b924 <app_mode_ble_act_adv_msd_update+0x300>)
 800b70c:	fba2 2303 	umull	r2, r3, r2, r3
 800b710:	08db      	lsrs	r3, r3, #3
 800b712:	b29b      	uxth	r3, r3
 800b714:	743b      	strb	r3, [r7, #16]

	uint8_t* buff_offset = p_msd;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	60fb      	str	r3, [r7, #12]
	*buff_offset++ = dvdd_100mv;    // msd[0]
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	1c5a      	adds	r2, r3, #1
 800b71e:	60fa      	str	r2, [r7, #12]
 800b720:	7dfa      	ldrb	r2, [r7, #23]
 800b722:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = battA_100mv;   // msd[1]
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	60fa      	str	r2, [r7, #12]
 800b72a:	7dba      	ldrb	r2, [r7, #22]
 800b72c:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = battB_100mv;   // msd[2]
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	60fa      	str	r2, [r7, #12]
 800b734:	7d7a      	ldrb	r2, [r7, #21]
 800b736:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = impA_10mv;     // msd[3]
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	1c5a      	adds	r2, r3, #1
 800b73c:	60fa      	str	r2, [r7, #12]
 800b73e:	7d3a      	ldrb	r2, [r7, #20]
 800b740:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = impB_10mv;     // msd[4]
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	1c5a      	adds	r2, r3, #1
 800b746:	60fa      	str	r2, [r7, #12]
 800b748:	7cfa      	ldrb	r2, [r7, #19]
 800b74a:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = thremRef_10mv; // msd[5]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	1c5a      	adds	r2, r3, #1
 800b750:	60fa      	str	r2, [r7, #12]
 800b752:	7cba      	ldrb	r2, [r7, #18]
 800b754:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = thremOut_10mv; // msd[6]
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	1c5a      	adds	r2, r3, #1
 800b75a:	60fa      	str	r2, [r7, #12]
 800b75c:	7c7a      	ldrb	r2, [r7, #17]
 800b75e:	701a      	strb	r2, [r3, #0]
	*buff_offset++ = thremOfst_10mv;// msd[7]
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	1c5a      	adds	r2, r3, #1
 800b764:	60fa      	str	r2, [r7, #12]
 800b766:	7c3a      	ldrb	r2, [r7, #16]
 800b768:	701a      	strb	r2, [r3, #0]

	uint8_t buff_freesize = LEN_BLE_MSD_MAX - ((uint8_t)(buff_offset - p_msd));
 800b76a:	68fa      	ldr	r2, [r7, #12]
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	1ad3      	subs	r3, r2, r3
 800b770:	b2db      	uxtb	r3, r3
 800b772:	f1c3 0318 	rsb	r3, r3, #24
 800b776:	72fb      	strb	r3, [r7, #11]
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 0, 	VRECT_DETn_GPIO_Port, VRECT_DETn_Pin));
 800b778:	7af9      	ldrb	r1, [r7, #11]
 800b77a:	2380      	movs	r3, #128	@ 0x80
 800b77c:	9300      	str	r3, [sp, #0]
 800b77e:	4b6a      	ldr	r3, [pc, #424]	@ (800b928 <app_mode_ble_act_adv_msd_update+0x304>)
 800b780:	2200      	movs	r2, #0
 800b782:	68f8      	ldr	r0, [r7, #12]
 800b784:	f7ff fe56 	bl	800b434 <setBitFromGpioState>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d001      	beq.n	800b792 <app_mode_ble_act_adv_msd_update+0x16e>
 800b78e:	f004 f99c 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 1, 	VRECT_OVPn_GPIO_Port, VRECT_OVPn_Pin));
 800b792:	7af9      	ldrb	r1, [r7, #11]
 800b794:	2340      	movs	r3, #64	@ 0x40
 800b796:	9300      	str	r3, [sp, #0]
 800b798:	4b63      	ldr	r3, [pc, #396]	@ (800b928 <app_mode_ble_act_adv_msd_update+0x304>)
 800b79a:	2201      	movs	r2, #1
 800b79c:	68f8      	ldr	r0, [r7, #12]
 800b79e:	f7ff fe49 	bl	800b434 <setBitFromGpioState>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d001      	beq.n	800b7ac <app_mode_ble_act_adv_msd_update+0x188>
 800b7a8:	f004 f98f 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 2, 	VCHG_PGOOD_GPIO_Port, VCHG_PGOOD_Pin));
 800b7ac:	7af9      	ldrb	r1, [r7, #11]
 800b7ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b7b2:	9300      	str	r3, [sp, #0]
 800b7b4:	4b5c      	ldr	r3, [pc, #368]	@ (800b928 <app_mode_ble_act_adv_msd_update+0x304>)
 800b7b6:	2202      	movs	r2, #2
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f7ff fe3b 	bl	800b434 <setBitFromGpioState>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d001      	beq.n	800b7c8 <app_mode_ble_act_adv_msd_update+0x1a4>
 800b7c4:	f004 f981 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 3, 	CHG1_STATUS_GPIO_Port, CHG1_STATUS_Pin));
 800b7c8:	7af9      	ldrb	r1, [r7, #11]
 800b7ca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	4b56      	ldr	r3, [pc, #344]	@ (800b92c <app_mode_ble_act_adv_msd_update+0x308>)
 800b7d2:	2203      	movs	r2, #3
 800b7d4:	68f8      	ldr	r0, [r7, #12]
 800b7d6:	f7ff fe2d 	bl	800b434 <setBitFromGpioState>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d001      	beq.n	800b7e4 <app_mode_ble_act_adv_msd_update+0x1c0>
 800b7e0:	f004 f973 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 4, 	CHG1_OVP_ERRn_GPIO_Port, CHG1_OVP_ERRn_Pin));
 800b7e4:	7af9      	ldrb	r1, [r7, #11]
 800b7e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b7ea:	9300      	str	r3, [sp, #0]
 800b7ec:	4b4f      	ldr	r3, [pc, #316]	@ (800b92c <app_mode_ble_act_adv_msd_update+0x308>)
 800b7ee:	2204      	movs	r2, #4
 800b7f0:	68f8      	ldr	r0, [r7, #12]
 800b7f2:	f7ff fe1f 	bl	800b434 <setBitFromGpioState>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d001      	beq.n	800b800 <app_mode_ble_act_adv_msd_update+0x1dc>
 800b7fc:	f004 f965 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 5, 	CHG2_STATUS_GPIO_Port, CHG2_STATUS_Pin));
 800b800:	7af9      	ldrb	r1, [r7, #11]
 800b802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b806:	9300      	str	r3, [sp, #0]
 800b808:	4b48      	ldr	r3, [pc, #288]	@ (800b92c <app_mode_ble_act_adv_msd_update+0x308>)
 800b80a:	2205      	movs	r2, #5
 800b80c:	68f8      	ldr	r0, [r7, #12]
 800b80e:	f7ff fe11 	bl	800b434 <setBitFromGpioState>
 800b812:	4603      	mov	r3, r0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d001      	beq.n	800b81c <app_mode_ble_act_adv_msd_update+0x1f8>
 800b818:	f004 f957 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 6, 	CHG2_OVP_ERRn_GPIO_Port, CHG2_OVP_ERRn_Pin));
 800b81c:	7af9      	ldrb	r1, [r7, #11]
 800b81e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b822:	9300      	str	r3, [sp, #0]
 800b824:	4b41      	ldr	r3, [pc, #260]	@ (800b92c <app_mode_ble_act_adv_msd_update+0x308>)
 800b826:	2206      	movs	r2, #6
 800b828:	68f8      	ldr	r0, [r7, #12]
 800b82a:	f7ff fe03 	bl	800b434 <setBitFromGpioState>
 800b82e:	4603      	mov	r3, r0
 800b830:	2b00      	cmp	r3, #0
 800b832:	d001      	beq.n	800b838 <app_mode_ble_act_adv_msd_update+0x214>
 800b834:	f004 f949 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 7, 	ENG2_SDNn_GPIO_Port, ENG2_SDNn_Pin));
 800b838:	7af9      	ldrb	r1, [r7, #11]
 800b83a:	2304      	movs	r3, #4
 800b83c:	9300      	str	r3, [sp, #0]
 800b83e:	4b3c      	ldr	r3, [pc, #240]	@ (800b930 <app_mode_ble_act_adv_msd_update+0x30c>)
 800b840:	2207      	movs	r2, #7
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f7ff fdf6 	bl	800b434 <setBitFromGpioState>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d001      	beq.n	800b852 <app_mode_ble_act_adv_msd_update+0x22e>
 800b84e:	f004 f93c 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 8, 	ENG1_SDNn_GPIO_Port, ENG1_SDNn_Pin));
 800b852:	7af9      	ldrb	r1, [r7, #11]
 800b854:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b858:	9300      	str	r3, [sp, #0]
 800b85a:	4b36      	ldr	r3, [pc, #216]	@ (800b934 <app_mode_ble_act_adv_msd_update+0x310>)
 800b85c:	2208      	movs	r2, #8
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f7ff fde8 	bl	800b434 <setBitFromGpioState>
 800b864:	4603      	mov	r3, r0
 800b866:	2b00      	cmp	r3, #0
 800b868:	d001      	beq.n	800b86e <app_mode_ble_act_adv_msd_update+0x24a>
 800b86a:	f004 f92e 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 9, 	ECG_RLD_GPIO_Port, ECG_RLD_Pin));
 800b86e:	7af9      	ldrb	r1, [r7, #11]
 800b870:	2310      	movs	r3, #16
 800b872:	9300      	str	r3, [sp, #0]
 800b874:	4b2f      	ldr	r3, [pc, #188]	@ (800b934 <app_mode_ble_act_adv_msd_update+0x310>)
 800b876:	2209      	movs	r2, #9
 800b878:	68f8      	ldr	r0, [r7, #12]
 800b87a:	f7ff fddb 	bl	800b434 <setBitFromGpioState>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d001      	beq.n	800b888 <app_mode_ble_act_adv_msd_update+0x264>
 800b884:	f004 f921 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 10, ECG_HR_SDNn_GPIO_Port, ECG_HR_SDNn_Pin));
 800b888:	7af9      	ldrb	r1, [r7, #11]
 800b88a:	2320      	movs	r3, #32
 800b88c:	9300      	str	r3, [sp, #0]
 800b88e:	4b29      	ldr	r3, [pc, #164]	@ (800b934 <app_mode_ble_act_adv_msd_update+0x310>)
 800b890:	220a      	movs	r2, #10
 800b892:	68f8      	ldr	r0, [r7, #12]
 800b894:	f7ff fdce 	bl	800b434 <setBitFromGpioState>
 800b898:	4603      	mov	r3, r0
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d001      	beq.n	800b8a2 <app_mode_ble_act_adv_msd_update+0x27e>
 800b89e:	f004 f914 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 11, ECG_RR_SDNn_GPIO_Port, ECG_RR_SDNn_Pin));
 800b8a2:	7af9      	ldrb	r1, [r7, #11]
 800b8a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b8a8:	9300      	str	r3, [sp, #0]
 800b8aa:	4b1f      	ldr	r3, [pc, #124]	@ (800b928 <app_mode_ble_act_adv_msd_update+0x304>)
 800b8ac:	220b      	movs	r2, #11
 800b8ae:	68f8      	ldr	r0, [r7, #12]
 800b8b0:	f7ff fdc0 	bl	800b434 <setBitFromGpioState>
 800b8b4:	4603      	mov	r3, r0
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d001      	beq.n	800b8be <app_mode_ble_act_adv_msd_update+0x29a>
 800b8ba:	f004 f906 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 12, TEMP_EN_GPIO_Port, TEMP_EN_Pin));
 800b8be:	7af9      	ldrb	r1, [r7, #11]
 800b8c0:	2320      	movs	r3, #32
 800b8c2:	9300      	str	r3, [sp, #0]
 800b8c4:	4b18      	ldr	r3, [pc, #96]	@ (800b928 <app_mode_ble_act_adv_msd_update+0x304>)
 800b8c6:	220c      	movs	r2, #12
 800b8c8:	68f8      	ldr	r0, [r7, #12]
 800b8ca:	f7ff fdb3 	bl	800b434 <setBitFromGpioState>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <app_mode_ble_act_adv_msd_update+0x2b4>
 800b8d4:	f004 f8f9 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(setBitFromGpioState(buff_offset, buff_freesize, 13, IMP_EN_GPIO_Port, IMP_EN_Pin));
 800b8d8:	7af9      	ldrb	r1, [r7, #11]
 800b8da:	2304      	movs	r3, #4
 800b8dc:	9300      	str	r3, [sp, #0]
 800b8de:	4b16      	ldr	r3, [pc, #88]	@ (800b938 <app_mode_ble_act_adv_msd_update+0x314>)
 800b8e0:	220d      	movs	r2, #13
 800b8e2:	68f8      	ldr	r0, [r7, #12]
 800b8e4:	f7ff fda6 	bl	800b434 <setBitFromGpioState>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d026      	beq.n	800b93c <app_mode_ble_act_adv_msd_update+0x318>
 800b8ee:	f004 f8ec 	bl	800faca <Error_Handler>
 800b8f2:	e023      	b.n	800b93c <app_mode_ble_act_adv_msd_update+0x318>
 800b8f4:	20006cda 	.word	0x20006cda
 800b8f8:	ca040000 	.word	0xca040000
 800b8fc:	20006cde 	.word	0x20006cde
 800b900:	20006cdc 	.word	0x20006cdc
 800b904:	20006ce0 	.word	0x20006ce0
 800b908:	14000020 	.word	0x14000020
 800b90c:	20006ce2 	.word	0x20006ce2
 800b910:	18000040 	.word	0x18000040
 800b914:	20006ce4 	.word	0x20006ce4
 800b918:	20006ce6 	.word	0x20006ce6
 800b91c:	20006ce8 	.word	0x20006ce8
 800b920:	51eb851f 	.word	0x51eb851f
 800b924:	cccccccd 	.word	0xcccccccd
 800b928:	42020800 	.word	0x42020800
 800b92c:	42021000 	.word	0x42021000
 800b930:	42021800 	.word	0x42021800
 800b934:	42020400 	.word	0x42020400
 800b938:	42021400 	.word	0x42021400

	return ((uint8_t)(buff_offset - p_msd));
 800b93c:	68fa      	ldr	r2, [r7, #12]
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	1ad3      	subs	r3, r2, r3
 800b942:	b2db      	uxtb	r3, r3
}
 800b944:	4618      	mov	r0, r3
 800b946:	3718      	adds	r7, #24
 800b948:	46bd      	mov	sp, r7
 800b94a:	bd80      	pop	{r7, pc}

0800b94c <app_mode_ble_act_userclass_get>:
/**
 * @brief Get the current user class
 * 
 * @return uint8_t The current user class
 */
uint8_t app_mode_ble_act_userclass_get(void) {
 800b94c:	b480      	push	{r7}
 800b94e:	af00      	add	r7, sp, #0
	return ble_act_user_class;
 800b950:	4b03      	ldr	r3, [pc, #12]	@ (800b960 <app_mode_ble_act_userclass_get+0x14>)
 800b952:	781b      	ldrb	r3, [r3, #0]
}
 800b954:	4618      	mov	r0, r3
 800b956:	46bd      	mov	sp, r7
 800b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95c:	4770      	bx	lr
 800b95e:	bf00      	nop
 800b960:	20006cd8 	.word	0x20006cd8

0800b964 <app_mode_ble_act_handler>:

/**
 * @brief Handler for BLE active mode
 * 
 */
void app_mode_ble_act_handler(void) {
 800b964:	b580      	push	{r7, lr}
 800b966:	b092      	sub	sp, #72	@ 0x48
 800b968:	af00      	add	r7, sp, #0
	uint16_t curr_state = app_func_sm_current_state_get();
 800b96a:	f7f9 fa3f 	bl	8004dec <app_func_sm_current_state_get>
 800b96e:	4603      	mov	r3, r0
 800b970:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	app_func_command_req_parser_set(&app_mode_ble_act_cmd_parser);
 800b974:	4891      	ldr	r0, [pc, #580]	@ (800bbbc <app_mode_ble_act_handler+0x258>)
 800b976:	f7f7 f8cf 	bl	8002b18 <app_func_command_req_parser_set>
	ble_act_user_class = USER_CLASS_INVALID;
 800b97a:	4b91      	ldr	r3, [pc, #580]	@ (800bbc0 <app_mode_ble_act_handler+0x25c>)
 800b97c:	2200      	movs	r2, #0
 800b97e:	701a      	strb	r2, [r3, #0]

	BLE_ADV_Setting_t setting = {0};
 800b980:	f107 0310 	add.w	r3, r7, #16
 800b984:	2229      	movs	r2, #41	@ 0x29
 800b986:	2100      	movs	r1, #0
 800b988:	4618      	mov	r0, r3
 800b98a:	f01d ffd7 	bl	802993c <memset>
	_Float64 adv_timeout_f = 0.0;
 800b98e:	f04f 0200 	mov.w	r2, #0
 800b992:	f04f 0300 	mov.w	r3, #0
 800b996:	e9c7 2302 	strd	r2, r3, [r7, #8]

	uint8_t bleid_len = app_func_para_datalen_get((const uint8_t*)HPID_IPG_BLE_ID);
 800b99a:	488a      	ldr	r0, [pc, #552]	@ (800bbc4 <app_mode_ble_act_handler+0x260>)
 800b99c:	f7f9 f889 	bl	8004ab2 <app_func_para_datalen_get>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
	uint8_t offset = app_mode_ble_act_adv_msd_update((uint8_t*)setting.msd);
 800b9a6:	f107 0310 	add.w	r3, r7, #16
 800b9aa:	3311      	adds	r3, #17
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f7ff fe39 	bl	800b624 <app_mode_ble_act_adv_msd_update>
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	app_func_para_data_get((const uint8_t*)BPID_BLE_PASSKEY, setting.advance.passkey, (uint8_t)sizeof(setting.advance.passkey));
 800b9b8:	f107 0310 	add.w	r3, r7, #16
 800b9bc:	2206      	movs	r2, #6
 800b9be:	4619      	mov	r1, r3
 800b9c0:	4881      	ldr	r0, [pc, #516]	@ (800bbc8 <app_mode_ble_act_handler+0x264>)
 800b9c2:	f7f9 f8e0 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)BPID_BLE_WHITELIST, &setting.advance.whitelist_enable, (uint8_t)sizeof(setting.advance.whitelist_enable));
 800b9c6:	f107 0310 	add.w	r3, r7, #16
 800b9ca:	3306      	adds	r3, #6
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	487e      	ldr	r0, [pc, #504]	@ (800bbcc <app_mode_ble_act_handler+0x268>)
 800b9d2:	f7f9 f8d8 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)HPID_BLE_BROADCAST_TIMEOUT, (uint8_t*)&adv_timeout_f, (uint8_t)sizeof(adv_timeout_f));
 800b9d6:	f107 0308 	add.w	r3, r7, #8
 800b9da:	2208      	movs	r2, #8
 800b9dc:	4619      	mov	r1, r3
 800b9de:	487c      	ldr	r0, [pc, #496]	@ (800bbd0 <app_mode_ble_act_handler+0x26c>)
 800b9e0:	f7f9 f8d1 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)HPID_IPG_BLE_ID, (uint8_t*)(&setting.msd[offset]), bleid_len);
 800b9e4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b9e8:	f107 0210 	add.w	r2, r7, #16
 800b9ec:	3310      	adds	r3, #16
 800b9ee:	4413      	add	r3, r2
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	4872      	ldr	r0, [pc, #456]	@ (800bbc4 <app_mode_ble_act_handler+0x260>)
 800b9fa:	f7f9 f8c4 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)BPID_BLE_COMPANY_ID, setting.companyid, (uint8_t)sizeof(setting.companyid));
 800b9fe:	f107 0310 	add.w	r3, r7, #16
 800ba02:	330f      	adds	r3, #15
 800ba04:	2202      	movs	r2, #2
 800ba06:	4619      	mov	r1, r3
 800ba08:	4872      	ldr	r0, [pc, #456]	@ (800bbd4 <app_mode_ble_act_handler+0x270>)
 800ba0a:	f7f9 f8bc 	bl	8004b86 <app_func_para_data_get>

	uint32_t adv_timeout = (uint32_t)adv_timeout_f;
 800ba0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba12:	4610      	mov	r0, r2
 800ba14:	4619      	mov	r1, r3
 800ba16:	f7f5 f8b5 	bl	8000b84 <__aeabi_d2uiz>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t passkey_timeout = adv_timeout / 2U;
 800ba1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba20:	085b      	lsrs	r3, r3, #1
 800ba22:	607b      	str	r3, [r7, #4]

	(void)memcpy((uint8_t*)setting.passkey_timeout, (uint8_t*)&passkey_timeout, sizeof(uint32_t));
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8c7 301b 	str.w	r3, [r7, #27]
	(void)memcpy((uint8_t*)setting.adv_timeout, (uint8_t*)&msd_update_interval_s, sizeof(uint32_t));
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	f8c7 3017 	str.w	r3, [r7, #23]

	setting.msd[LEN_BLE_MSD_MAX - 1] = HW_VERSION;
 800ba30:	2315      	movs	r3, #21
 800ba32:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38

	if (app_func_ble_is_default()) {
 800ba36:	f7f6 ff07 	bl	8002848 <app_func_ble_is_default>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d007      	beq.n	800ba50 <app_mode_ble_act_handler+0xec>
		app_func_para_defdata_get((const uint8_t*)BPID_BLE_PASSKEY, (uint8_t*)setting.advance.passkey);
 800ba40:	f107 0310 	add.w	r3, r7, #16
 800ba44:	4619      	mov	r1, r3
 800ba46:	4860      	ldr	r0, [pc, #384]	@ (800bbc8 <app_mode_ble_act_handler+0x264>)
 800ba48:	f7f9 f8d1 	bl	8004bee <app_func_para_defdata_get>
		setting.advance.whitelist_enable = false;
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	75bb      	strb	r3, [r7, #22]
	}

	app_func_ble_enable(true);
 800ba50:	2001      	movs	r0, #1
 800ba52:	f7f6 fdd7 	bl	8002604 <app_func_ble_enable>
	uint8_t curr_ble_state = app_func_ble_curr_state_get();
 800ba56:	f7f6 fe87 	bl	8002768 <app_func_ble_curr_state_get>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	app_mode_ble_act_adv_msd_update((uint8_t*)setting.msd);
 800ba60:	f107 0310 	add.w	r3, r7, #16
 800ba64:	3311      	adds	r3, #17
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7ff fddc 	bl	800b624 <app_mode_ble_act_adv_msd_update>
	app_func_ble_adv_start(&setting);
 800ba6c:	f107 0310 	add.w	r3, r7, #16
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7f6 fe3d 	bl	80026f0 <app_func_ble_adv_start>
	while(!bsp_sp_cmd_handler()) {
 800ba76:	e002      	b.n	800ba7e <app_mode_ble_act_handler+0x11a>
		HAL_Delay(1);
 800ba78:	2001      	movs	r0, #1
 800ba7a:	f005 f953 	bl	8010d24 <HAL_Delay>
	while(!bsp_sp_cmd_handler()) {
 800ba7e:	f7f6 f923 	bl	8001cc8 <bsp_sp_cmd_handler>
 800ba82:	4603      	mov	r3, r0
 800ba84:	f083 0301 	eor.w	r3, r3, #1
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d1f4      	bne.n	800ba78 <app_mode_ble_act_handler+0x114>
	}
	adv_ms_timer = adv_timeout * 1000U;
 800ba8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba90:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800ba94:	fb02 f303 	mul.w	r3, r2, r3
 800ba98:	4a4f      	ldr	r2, [pc, #316]	@ (800bbd8 <app_mode_ble_act_handler+0x274>)
 800ba9a:	6013      	str	r3, [r2, #0]
	while((curr_ble_state != BLE_STATE_ADV_START) && (adv_ms_timer > 0U)) {
 800ba9c:	e014      	b.n	800bac8 <app_mode_ble_act_handler+0x164>
		bsp_wdg_refresh();
 800ba9e:	f7f6 facf 	bl	8002040 <bsp_wdg_refresh>
		app_func_ble_new_state_get();
 800baa2:	f7f6 fe81 	bl	80027a8 <app_func_ble_new_state_get>
		while(!bsp_sp_cmd_handler()) {
 800baa6:	e002      	b.n	800baae <app_mode_ble_act_handler+0x14a>
			HAL_Delay(1);
 800baa8:	2001      	movs	r0, #1
 800baaa:	f005 f93b 	bl	8010d24 <HAL_Delay>
		while(!bsp_sp_cmd_handler()) {
 800baae:	f7f6 f90b 	bl	8001cc8 <bsp_sp_cmd_handler>
 800bab2:	4603      	mov	r3, r0
 800bab4:	f083 0301 	eor.w	r3, r3, #1
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	2b00      	cmp	r3, #0
 800babc:	d1f4      	bne.n	800baa8 <app_mode_ble_act_handler+0x144>
		}
		curr_ble_state = app_func_ble_curr_state_get();
 800babe:	f7f6 fe53 	bl	8002768 <app_func_ble_curr_state_get>
 800bac2:	4603      	mov	r3, r0
 800bac4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	while((curr_ble_state != BLE_STATE_ADV_START) && (adv_ms_timer > 0U)) {
 800bac8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d069      	beq.n	800bba4 <app_mode_ble_act_handler+0x240>
 800bad0:	4b41      	ldr	r3, [pc, #260]	@ (800bbd8 <app_mode_ble_act_handler+0x274>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d1e2      	bne.n	800ba9e <app_mode_ble_act_handler+0x13a>
	}

	while(curr_state == STATE_ACT_MODE_BLE_ACT) {
 800bad8:	e064      	b.n	800bba4 <app_mode_ble_act_handler+0x240>
		bsp_wdg_refresh();
 800bada:	f7f6 fab1 	bl	8002040 <bsp_wdg_refresh>
		if (adv_ms_timer == 0U) {
 800bade:	4b3e      	ldr	r3, [pc, #248]	@ (800bbd8 <app_mode_ble_act_handler+0x274>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d107      	bne.n	800baf6 <app_mode_ble_act_handler+0x192>
			app_func_sm_current_state_set(STATE_ACT);
 800bae6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800baea:	f7f9 f96f 	bl	8004dcc <app_func_sm_current_state_set>
			app_func_ble_enable(false);
 800baee:	2000      	movs	r0, #0
 800baf0:	f7f6 fd88 	bl	8002604 <app_func_ble_enable>
 800baf4:	e051      	b.n	800bb9a <app_mode_ble_act_handler+0x236>
		}
		else {
			if (active_disconnect) {
 800baf6:	4b39      	ldr	r3, [pc, #228]	@ (800bbdc <app_mode_ble_act_handler+0x278>)
 800baf8:	781b      	ldrb	r3, [r3, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d008      	beq.n	800bb10 <app_mode_ble_act_handler+0x1ac>
				HAL_Delay(50);
 800bafe:	2032      	movs	r0, #50	@ 0x32
 800bb00:	f005 f910 	bl	8010d24 <HAL_Delay>
				app_func_ble_disconnect();
 800bb04:	f7f6 fe08 	bl	8002718 <app_func_ble_disconnect>
				active_disconnect = false;
 800bb08:	4b34      	ldr	r3, [pc, #208]	@ (800bbdc <app_mode_ble_act_handler+0x278>)
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	701a      	strb	r2, [r3, #0]
 800bb0e:	e001      	b.n	800bb14 <app_mode_ble_act_handler+0x1b0>
			}
			else {
				app_func_ble_new_state_get();
 800bb10:	f7f6 fe4a 	bl	80027a8 <app_func_ble_new_state_get>
			}
			bsp_sp_cmd_handler();
 800bb14:	f7f6 f8d8 	bl	8001cc8 <bsp_sp_cmd_handler>
			HAL_Delay(50);
 800bb18:	2032      	movs	r0, #50	@ 0x32
 800bb1a:	f005 f903 	bl	8010d24 <HAL_Delay>
			curr_ble_state = app_func_ble_curr_state_get();
 800bb1e:	f7f6 fe23 	bl	8002768 <app_func_ble_curr_state_get>
 800bb22:	4603      	mov	r3, r0
 800bb24:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
			if (curr_ble_state == BLE_STATE_ADV_STOP) {
 800bb28:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d134      	bne.n	800bb9a <app_mode_ble_act_handler+0x236>
				app_mode_ble_act_adv_msd_update((uint8_t*)setting.msd);
 800bb30:	f107 0310 	add.w	r3, r7, #16
 800bb34:	3311      	adds	r3, #17
 800bb36:	4618      	mov	r0, r3
 800bb38:	f7ff fd74 	bl	800b624 <app_mode_ble_act_adv_msd_update>
				app_func_ble_adv_start(&setting);
 800bb3c:	f107 0310 	add.w	r3, r7, #16
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7f6 fdd5 	bl	80026f0 <app_func_ble_adv_start>
				while(!bsp_sp_cmd_handler()) {
 800bb46:	e002      	b.n	800bb4e <app_mode_ble_act_handler+0x1ea>
					HAL_Delay(1);
 800bb48:	2001      	movs	r0, #1
 800bb4a:	f005 f8eb 	bl	8010d24 <HAL_Delay>
				while(!bsp_sp_cmd_handler()) {
 800bb4e:	f7f6 f8bb 	bl	8001cc8 <bsp_sp_cmd_handler>
 800bb52:	4603      	mov	r3, r0
 800bb54:	f083 0301 	eor.w	r3, r3, #1
 800bb58:	b2db      	uxtb	r3, r3
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d1f4      	bne.n	800bb48 <app_mode_ble_act_handler+0x1e4>
				}
				while((curr_ble_state != BLE_STATE_ADV_START) && (adv_ms_timer > 0U)) {
 800bb5e:	e014      	b.n	800bb8a <app_mode_ble_act_handler+0x226>
					bsp_wdg_refresh();
 800bb60:	f7f6 fa6e 	bl	8002040 <bsp_wdg_refresh>
					app_func_ble_new_state_get();
 800bb64:	f7f6 fe20 	bl	80027a8 <app_func_ble_new_state_get>
					while(!bsp_sp_cmd_handler()) {
 800bb68:	e002      	b.n	800bb70 <app_mode_ble_act_handler+0x20c>
						HAL_Delay(1);
 800bb6a:	2001      	movs	r0, #1
 800bb6c:	f005 f8da 	bl	8010d24 <HAL_Delay>
					while(!bsp_sp_cmd_handler()) {
 800bb70:	f7f6 f8aa 	bl	8001cc8 <bsp_sp_cmd_handler>
 800bb74:	4603      	mov	r3, r0
 800bb76:	f083 0301 	eor.w	r3, r3, #1
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d1f4      	bne.n	800bb6a <app_mode_ble_act_handler+0x206>
					}
					curr_ble_state = app_func_ble_curr_state_get();
 800bb80:	f7f6 fdf2 	bl	8002768 <app_func_ble_curr_state_get>
 800bb84:	4603      	mov	r3, r0
 800bb86:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
				while((curr_ble_state != BLE_STATE_ADV_START) && (adv_ms_timer > 0U)) {
 800bb8a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d003      	beq.n	800bb9a <app_mode_ble_act_handler+0x236>
 800bb92:	4b11      	ldr	r3, [pc, #68]	@ (800bbd8 <app_mode_ble_act_handler+0x274>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1e2      	bne.n	800bb60 <app_mode_ble_act_handler+0x1fc>
				}
			}
		}
		curr_state = app_func_sm_current_state_get();
 800bb9a:	f7f9 f927 	bl	8004dec <app_func_sm_current_state_get>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	while(curr_state == STATE_ACT_MODE_BLE_ACT) {
 800bba4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bba8:	f240 2201 	movw	r2, #513	@ 0x201
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d094      	beq.n	800bada <app_mode_ble_act_handler+0x176>
	}
}
 800bbb0:	bf00      	nop
 800bbb2:	bf00      	nop
 800bbb4:	3748      	adds	r7, #72	@ 0x48
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	0800b4d5 	.word	0x0800b4d5
 800bbc0:	20006cd8 	.word	0x20006cd8
 800bbc4:	0802aea8 	.word	0x0802aea8
 800bbc8:	0802aec0 	.word	0x0802aec0
 800bbcc:	0802aec8 	.word	0x0802aec8
 800bbd0:	0802aed0 	.word	0x0802aed0
 800bbd4:	0802aed8 	.word	0x0802aed8
 800bbd8:	20006cd4 	.word	0x20006cd4
 800bbdc:	20006cd9 	.word	0x20006cd9

0800bbe0 <app_mode_ble_act_timer_cb>:

/**
 * @brief Callback for the timers in BLE active mode, unit: ms
 * 
 */
void app_mode_ble_act_timer_cb(void) {
 800bbe0:	b480      	push	{r7}
 800bbe2:	af00      	add	r7, sp, #0
	if (adv_ms_timer > 0U) {
 800bbe4:	4b06      	ldr	r3, [pc, #24]	@ (800bc00 <app_mode_ble_act_timer_cb+0x20>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d004      	beq.n	800bbf6 <app_mode_ble_act_timer_cb+0x16>
		adv_ms_timer--;
 800bbec:	4b04      	ldr	r3, [pc, #16]	@ (800bc00 <app_mode_ble_act_timer_cb+0x20>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	3b01      	subs	r3, #1
 800bbf2:	4a03      	ldr	r2, [pc, #12]	@ (800bc00 <app_mode_ble_act_timer_cb+0x20>)
 800bbf4:	6013      	str	r3, [r2, #0]
	}
}
 800bbf6:	bf00      	nop
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfe:	4770      	bx	lr
 800bc00:	20006cd4 	.word	0x20006cd4

0800bc04 <app_mode_ble_conn_cmd_parser>:
 * @brief Parser for request commands in BLE connection mode, used to communicate with the remote end
 * 
 * @param req Request command to be parsed
 * @return Cmd_Resp_t The response command to be replied after parsing the request command
 */
static Cmd_Resp_t app_mode_ble_conn_cmd_parser(Cmd_Req_t req) {
 800bc04:	b590      	push	{r4, r7, lr}
 800bc06:	b0fd      	sub	sp, #500	@ 0x1f4
 800bc08:	af14      	add	r7, sp, #80	@ 0x50
 800bc0a:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 800bc0e:	f5a4 74ca 	sub.w	r4, r4, #404	@ 0x194
 800bc12:	6020      	str	r0, [r4, #0]
 800bc14:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 800bc18:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 800bc1c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	Cmd_Resp_t resp = {
			.Opcode 		= req.Opcode,
 800bc20:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800bc24:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800bc28:	781b      	ldrb	r3, [r3, #0]
	Cmd_Resp_t resp = {
 800bc2a:	f887 3134 	strb.w	r3, [r7, #308]	@ 0x134
 800bc2e:	2300      	movs	r3, #0
 800bc30:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800bc34:	2300      	movs	r3, #0
 800bc36:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			.Status 		= STATUS_SUCCESS,
			.Payload 		= NULL,
			.PayloadLen 	= 0,
	};
	uint8_t len_payload_min = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint8_t len_payload_max = 0;
 800bc46:	2300      	movs	r3, #0
 800bc48:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
	uint8_t	user_class_cmd = 0;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

	uint8_t user_class = app_mode_ble_act_userclass_get();
 800bc52:	f7ff fe7b 	bl	800b94c <app_mode_ble_act_userclass_get>
 800bc56:	4603      	mov	r3, r0
 800bc58:	f887 3199 	strb.w	r3, [r7, #409]	@ 0x199

	app_func_para_data_get((const uint8_t*)HPID_BLE_IDLE_CONNECTION, (uint8_t*)&ble_idle_connection_f, (uint8_t)sizeof(ble_idle_connection_f));
 800bc5c:	2208      	movs	r2, #8
 800bc5e:	49d8      	ldr	r1, [pc, #864]	@ (800bfc0 <app_mode_ble_conn_cmd_parser+0x3bc>)
 800bc60:	48d8      	ldr	r0, [pc, #864]	@ (800bfc4 <app_mode_ble_conn_cmd_parser+0x3c0>)
 800bc62:	f7f8 ff90 	bl	8004b86 <app_func_para_data_get>
	ble_idle_connection_f *= 1000.0;
 800bc66:	4bd6      	ldr	r3, [pc, #856]	@ (800bfc0 <app_mode_ble_conn_cmd_parser+0x3bc>)
 800bc68:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc6c:	f04f 0200 	mov.w	r2, #0
 800bc70:	4bd5      	ldr	r3, [pc, #852]	@ (800bfc8 <app_mode_ble_conn_cmd_parser+0x3c4>)
 800bc72:	f7f4 fcc5 	bl	8000600 <__aeabi_dmul>
 800bc76:	4602      	mov	r2, r0
 800bc78:	460b      	mov	r3, r1
 800bc7a:	49d1      	ldr	r1, [pc, #836]	@ (800bfc0 <app_mode_ble_conn_cmd_parser+0x3bc>)
 800bc7c:	e9c1 2300 	strd	r2, r3, [r1]
	idle_connection_ms_timer = (int32_t)ble_idle_connection_f;
 800bc80:	4bcf      	ldr	r3, [pc, #828]	@ (800bfc0 <app_mode_ble_conn_cmd_parser+0x3bc>)
 800bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc86:	4610      	mov	r0, r2
 800bc88:	4619      	mov	r1, r3
 800bc8a:	f7f4 ff53 	bl	8000b34 <__aeabi_d2iz>
 800bc8e:	4603      	mov	r3, r0
 800bc90:	4ace      	ldr	r2, [pc, #824]	@ (800bfcc <app_mode_ble_conn_cmd_parser+0x3c8>)
 800bc92:	6013      	str	r3, [r2, #0]

	static RTC_TimeTypeDef rtc_time;
	static RTC_DateTypeDef rtc_date;
	static uint8_t resp_payload[LEN_RESP_PAYLOAD_MAX];

	switch(req.Opcode) {
 800bc94:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800bc98:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	3b47      	subs	r3, #71	@ 0x47
 800bca0:	2baf      	cmp	r3, #175	@ 0xaf
 800bca2:	f201 8274 	bhi.w	800d18e <app_mode_ble_conn_cmd_parser+0x158a>
 800bca6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcac <app_mode_ble_conn_cmd_parser+0xa8>)
 800bca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcac:	0800cfdb 	.word	0x0800cfdb
 800bcb0:	0800d073 	.word	0x0800d073
 800bcb4:	0800d107 	.word	0x0800d107
 800bcb8:	0800d18f 	.word	0x0800d18f
 800bcbc:	0800d18f 	.word	0x0800d18f
 800bcc0:	0800d18f 	.word	0x0800d18f
 800bcc4:	0800d18f 	.word	0x0800d18f
 800bcc8:	0800d18f 	.word	0x0800d18f
 800bccc:	0800d18f 	.word	0x0800d18f
 800bcd0:	0800d18f 	.word	0x0800d18f
 800bcd4:	0800d18f 	.word	0x0800d18f
 800bcd8:	0800d18f 	.word	0x0800d18f
 800bcdc:	0800d18f 	.word	0x0800d18f
 800bce0:	0800d18f 	.word	0x0800d18f
 800bce4:	0800d18f 	.word	0x0800d18f
 800bce8:	0800d18f 	.word	0x0800d18f
 800bcec:	0800d18f 	.word	0x0800d18f
 800bcf0:	0800d18f 	.word	0x0800d18f
 800bcf4:	0800d18f 	.word	0x0800d18f
 800bcf8:	0800d18f 	.word	0x0800d18f
 800bcfc:	0800d18f 	.word	0x0800d18f
 800bd00:	0800d18f 	.word	0x0800d18f
 800bd04:	0800d18f 	.word	0x0800d18f
 800bd08:	0800d18f 	.word	0x0800d18f
 800bd0c:	0800d18f 	.word	0x0800d18f
 800bd10:	0800d18f 	.word	0x0800d18f
 800bd14:	0800d18f 	.word	0x0800d18f
 800bd18:	0800d18f 	.word	0x0800d18f
 800bd1c:	0800d18f 	.word	0x0800d18f
 800bd20:	0800d18f 	.word	0x0800d18f
 800bd24:	0800d18f 	.word	0x0800d18f
 800bd28:	0800d18f 	.word	0x0800d18f
 800bd2c:	0800d18f 	.word	0x0800d18f
 800bd30:	0800d18f 	.word	0x0800d18f
 800bd34:	0800d18f 	.word	0x0800d18f
 800bd38:	0800d18f 	.word	0x0800d18f
 800bd3c:	0800d18f 	.word	0x0800d18f
 800bd40:	0800d18f 	.word	0x0800d18f
 800bd44:	0800d18f 	.word	0x0800d18f
 800bd48:	0800d18f 	.word	0x0800d18f
 800bd4c:	0800d18f 	.word	0x0800d18f
 800bd50:	0800d18f 	.word	0x0800d18f
 800bd54:	0800d18f 	.word	0x0800d18f
 800bd58:	0800d18f 	.word	0x0800d18f
 800bd5c:	0800d18f 	.word	0x0800d18f
 800bd60:	0800d18f 	.word	0x0800d18f
 800bd64:	0800d18f 	.word	0x0800d18f
 800bd68:	0800d18f 	.word	0x0800d18f
 800bd6c:	0800d18f 	.word	0x0800d18f
 800bd70:	0800d18f 	.word	0x0800d18f
 800bd74:	0800d18f 	.word	0x0800d18f
 800bd78:	0800d18f 	.word	0x0800d18f
 800bd7c:	0800d18f 	.word	0x0800d18f
 800bd80:	0800d18f 	.word	0x0800d18f
 800bd84:	0800d18f 	.word	0x0800d18f
 800bd88:	0800d18f 	.word	0x0800d18f
 800bd8c:	0800d18f 	.word	0x0800d18f
 800bd90:	0800d18f 	.word	0x0800d18f
 800bd94:	0800d18f 	.word	0x0800d18f
 800bd98:	0800d18f 	.word	0x0800d18f
 800bd9c:	0800d18f 	.word	0x0800d18f
 800bda0:	0800d18f 	.word	0x0800d18f
 800bda4:	0800d18f 	.word	0x0800d18f
 800bda8:	0800d18f 	.word	0x0800d18f
 800bdac:	0800d18f 	.word	0x0800d18f
 800bdb0:	0800d18f 	.word	0x0800d18f
 800bdb4:	0800d18f 	.word	0x0800d18f
 800bdb8:	0800d18f 	.word	0x0800d18f
 800bdbc:	0800d18f 	.word	0x0800d18f
 800bdc0:	0800d18f 	.word	0x0800d18f
 800bdc4:	0800d18f 	.word	0x0800d18f
 800bdc8:	0800d18f 	.word	0x0800d18f
 800bdcc:	0800d18f 	.word	0x0800d18f
 800bdd0:	0800d18f 	.word	0x0800d18f
 800bdd4:	0800d18f 	.word	0x0800d18f
 800bdd8:	0800d18f 	.word	0x0800d18f
 800bddc:	0800d18f 	.word	0x0800d18f
 800bde0:	0800d18f 	.word	0x0800d18f
 800bde4:	0800d18f 	.word	0x0800d18f
 800bde8:	0800d18f 	.word	0x0800d18f
 800bdec:	0800d18f 	.word	0x0800d18f
 800bdf0:	0800d18f 	.word	0x0800d18f
 800bdf4:	0800d18f 	.word	0x0800d18f
 800bdf8:	0800d18f 	.word	0x0800d18f
 800bdfc:	0800d18f 	.word	0x0800d18f
 800be00:	0800d18f 	.word	0x0800d18f
 800be04:	0800d18f 	.word	0x0800d18f
 800be08:	0800d18f 	.word	0x0800d18f
 800be0c:	0800d18f 	.word	0x0800d18f
 800be10:	0800c223 	.word	0x0800c223
 800be14:	0800c285 	.word	0x0800c285
 800be18:	0800c2e7 	.word	0x0800c2e7
 800be1c:	0800c3a1 	.word	0x0800c3a1
 800be20:	0800c435 	.word	0x0800c435
 800be24:	0800c495 	.word	0x0800c495
 800be28:	0800c549 	.word	0x0800c549
 800be2c:	0800c5ad 	.word	0x0800c5ad
 800be30:	0800c64b 	.word	0x0800c64b
 800be34:	0800c6df 	.word	0x0800c6df
 800be38:	0800c8c7 	.word	0x0800c8c7
 800be3c:	0800ca5b 	.word	0x0800ca5b
 800be40:	0800c8c7 	.word	0x0800c8c7
 800be44:	0800ca5b 	.word	0x0800ca5b
 800be48:	0800ccad 	.word	0x0800ccad
 800be4c:	0800cd1f 	.word	0x0800cd1f
 800be50:	0800cd77 	.word	0x0800cd77
 800be54:	0800ce41 	.word	0x0800ce41
 800be58:	0800d18f 	.word	0x0800d18f
 800be5c:	0800d18f 	.word	0x0800d18f
 800be60:	0800d18f 	.word	0x0800d18f
 800be64:	0800d18f 	.word	0x0800d18f
 800be68:	0800d18f 	.word	0x0800d18f
 800be6c:	0800d18f 	.word	0x0800d18f
 800be70:	0800d18f 	.word	0x0800d18f
 800be74:	0800d18f 	.word	0x0800d18f
 800be78:	0800d18f 	.word	0x0800d18f
 800be7c:	0800d18f 	.word	0x0800d18f
 800be80:	0800d18f 	.word	0x0800d18f
 800be84:	0800d18f 	.word	0x0800d18f
 800be88:	0800d18f 	.word	0x0800d18f
 800be8c:	0800d18f 	.word	0x0800d18f
 800be90:	0800d18f 	.word	0x0800d18f
 800be94:	0800d18f 	.word	0x0800d18f
 800be98:	0800d18f 	.word	0x0800d18f
 800be9c:	0800d18f 	.word	0x0800d18f
 800bea0:	0800d18f 	.word	0x0800d18f
 800bea4:	0800d18f 	.word	0x0800d18f
 800bea8:	0800d18f 	.word	0x0800d18f
 800beac:	0800d18f 	.word	0x0800d18f
 800beb0:	0800d18f 	.word	0x0800d18f
 800beb4:	0800d18f 	.word	0x0800d18f
 800beb8:	0800d18f 	.word	0x0800d18f
 800bebc:	0800d18f 	.word	0x0800d18f
 800bec0:	0800d18f 	.word	0x0800d18f
 800bec4:	0800d18f 	.word	0x0800d18f
 800bec8:	0800d18f 	.word	0x0800d18f
 800becc:	0800d18f 	.word	0x0800d18f
 800bed0:	0800d18f 	.word	0x0800d18f
 800bed4:	0800d18f 	.word	0x0800d18f
 800bed8:	0800d18f 	.word	0x0800d18f
 800bedc:	0800d18f 	.word	0x0800d18f
 800bee0:	0800d18f 	.word	0x0800d18f
 800bee4:	0800d18f 	.word	0x0800d18f
 800bee8:	0800d18f 	.word	0x0800d18f
 800beec:	0800d18f 	.word	0x0800d18f
 800bef0:	0800d18f 	.word	0x0800d18f
 800bef4:	0800d18f 	.word	0x0800d18f
 800bef8:	0800d18f 	.word	0x0800d18f
 800befc:	0800d18f 	.word	0x0800d18f
 800bf00:	0800d18f 	.word	0x0800d18f
 800bf04:	0800d18f 	.word	0x0800d18f
 800bf08:	0800d18f 	.word	0x0800d18f
 800bf0c:	0800d18f 	.word	0x0800d18f
 800bf10:	0800d18f 	.word	0x0800d18f
 800bf14:	0800d18f 	.word	0x0800d18f
 800bf18:	0800d18f 	.word	0x0800d18f
 800bf1c:	0800d18f 	.word	0x0800d18f
 800bf20:	0800d18f 	.word	0x0800d18f
 800bf24:	0800d18f 	.word	0x0800d18f
 800bf28:	0800d18f 	.word	0x0800d18f
 800bf2c:	0800d18f 	.word	0x0800d18f
 800bf30:	0800d18f 	.word	0x0800d18f
 800bf34:	0800d18f 	.word	0x0800d18f
 800bf38:	0800d18f 	.word	0x0800d18f
 800bf3c:	0800d18f 	.word	0x0800d18f
 800bf40:	0800d18f 	.word	0x0800d18f
 800bf44:	0800d18f 	.word	0x0800d18f
 800bf48:	0800d18f 	.word	0x0800d18f
 800bf4c:	0800d18f 	.word	0x0800d18f
 800bf50:	0800d18f 	.word	0x0800d18f
 800bf54:	0800c057 	.word	0x0800c057
 800bf58:	0800c0e1 	.word	0x0800c0e1
 800bf5c:	0800c16f 	.word	0x0800c16f
 800bf60:	0800d18f 	.word	0x0800d18f
 800bf64:	0800d18f 	.word	0x0800d18f
 800bf68:	0800bf6d 	.word	0x0800bf6d
	case OP_SET_START_STATE:
	{
		len_payload_min = 2;
 800bf6c:	2302      	movs	r3, #2
 800bf6e:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 2;
 800bf72:	2302      	movs	r3, #2
 800bf74:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800bf78:	23ff      	movs	r3, #255	@ 0xff
 800bf7a:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800bf7e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800bf82:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800bf86:	7a1b      	ldrb	r3, [r3, #8]
 800bf88:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800bf8c:	429a      	cmp	r2, r3
 800bf8e:	d808      	bhi.n	800bfa2 <app_mode_ble_conn_cmd_parser+0x39e>
 800bf90:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800bf94:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800bf98:	7a1b      	ldrb	r3, [r3, #8]
 800bf9a:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d203      	bcs.n	800bfaa <app_mode_ble_conn_cmd_parser+0x3a6>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800bfa2:	23f1      	movs	r3, #241	@ 0xf1
 800bfa4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800bfa8:	e053      	b.n	800c052 <app_mode_ble_conn_cmd_parser+0x44e>
		}
		else if (user_class < user_class_cmd) {
 800bfaa:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800bfae:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d20c      	bcs.n	800bfd0 <app_mode_ble_conn_cmd_parser+0x3cc>
			resp.Status = STATUS_USER_CLASS_ERR;
 800bfb6:	23f3      	movs	r3, #243	@ 0xf3
 800bfb8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			}
				break;
			}
		}
	}
		break;
 800bfbc:	f001 b8ec 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800bfc0:	20006cf0 	.word	0x20006cf0
 800bfc4:	0802aee0 	.word	0x0802aee0
 800bfc8:	408f4000 	.word	0x408f4000
 800bfcc:	20001a34 	.word	0x20001a34
			uint16_t state = STATE_INVALID;
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
			(void)memcpy((void*)&state, (void*)req.Payload, sizeof(uint16_t));
 800bfd6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800bfda:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800bfde:	685b      	ldr	r3, [r3, #4]
 800bfe0:	881b      	ldrh	r3, [r3, #0]
 800bfe2:	b29b      	uxth	r3, r3
 800bfe4:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
			switch(state) {
 800bfe8:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800bfec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bff0:	d017      	beq.n	800c022 <app_mode_ble_conn_cmd_parser+0x41e>
 800bff2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bff6:	db28      	blt.n	800c04a <app_mode_ble_conn_cmd_parser+0x446>
 800bff8:	f5b3 7f02 	cmp.w	r3, #520	@ 0x208
 800bffc:	dc25      	bgt.n	800c04a <app_mode_ble_conn_cmd_parser+0x446>
 800bffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c002:	db22      	blt.n	800c04a <app_mode_ble_conn_cmd_parser+0x446>
 800c004:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 800c008:	f240 123b 	movw	r2, #315	@ 0x13b
 800c00c:	fa22 f303 	lsr.w	r3, r2, r3
 800c010:	f003 0301 	and.w	r3, r3, #1
 800c014:	2b00      	cmp	r3, #0
 800c016:	bf14      	ite	ne
 800c018:	2301      	movne	r3, #1
 800c01a:	2300      	moveq	r3, #0
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d013      	beq.n	800c04a <app_mode_ble_conn_cmd_parser+0x446>
				Sys_Config_t sc = {
 800c022:	f240 2301 	movw	r3, #513	@ 0x201
 800c026:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
 800c02a:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800c02e:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
				bsp_fram_write(ADDR_SYS_CONFIG, (uint8_t*)&sc, sizeof(sc), true);
 800c032:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 800c036:	2301      	movs	r3, #1
 800c038:	2204      	movs	r2, #4
 800c03a:	f44f 2020 	mov.w	r0, #655360	@ 0xa0000
 800c03e:	f7f5 fa6d 	bl	800151c <bsp_fram_write>
				sw_reset = true;
 800c042:	4bd0      	ldr	r3, [pc, #832]	@ (800c384 <app_mode_ble_conn_cmd_parser+0x780>)
 800c044:	2201      	movs	r2, #1
 800c046:	701a      	strb	r2, [r3, #0]
			}	break;
 800c048:	e003      	b.n	800c052 <app_mode_ble_conn_cmd_parser+0x44e>
				resp.Status = STATUS_INVALID;
 800c04a:	2301      	movs	r3, #1
 800c04c:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
				break;
 800c050:	bf00      	nop
		break;
 800c052:	f001 b8a1 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_READ_BLE_ADVANCE:
	{
		len_payload_min = 0;
 800c056:	2300      	movs	r3, #0
 800c058:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c05c:	2300      	movs	r3, #0
 800c05e:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c062:	23ff      	movs	r3, #255	@ 0xff
 800c064:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c068:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c06c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c070:	7a1b      	ldrb	r3, [r3, #8]
 800c072:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c076:	429a      	cmp	r2, r3
 800c078:	d808      	bhi.n	800c08c <app_mode_ble_conn_cmd_parser+0x488>
 800c07a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c07e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c082:	7a1b      	ldrb	r3, [r3, #8]
 800c084:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c088:	429a      	cmp	r2, r3
 800c08a:	d204      	bcs.n	800c096 <app_mode_ble_conn_cmd_parser+0x492>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c08c:	23f1      	movs	r3, #241	@ 0xf1
 800c08e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135

			resp.PayloadLen = (uint8_t)sizeof(BLE_Advance_t);
			resp.Payload = resp_payload;
		}
	}
		break;
 800c092:	f001 b881 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c096:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c09a:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d204      	bcs.n	800c0ac <app_mode_ble_conn_cmd_parser+0x4a8>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c0a2:	23f3      	movs	r3, #243	@ 0xf3
 800c0a4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c0a8:	f001 b876 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			BLE_Advance_t* p_advance = (BLE_Advance_t*)resp_payload;
 800c0ac:	4bb6      	ldr	r3, [pc, #728]	@ (800c388 <app_mode_ble_conn_cmd_parser+0x784>)
 800c0ae:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
			app_func_para_data_get((const uint8_t*)BPID_BLE_PASSKEY, p_advance->passkey, (uint8_t)sizeof(p_advance->passkey));
 800c0b2:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800c0b6:	2206      	movs	r2, #6
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	48b4      	ldr	r0, [pc, #720]	@ (800c38c <app_mode_ble_conn_cmd_parser+0x788>)
 800c0bc:	f7f8 fd63 	bl	8004b86 <app_func_para_data_get>
			app_func_para_data_get((const uint8_t*)BPID_BLE_WHITELIST, &p_advance->whitelist_enable, (uint8_t)sizeof(p_advance->whitelist_enable));
 800c0c0:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800c0c4:	3306      	adds	r3, #6
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	48b1      	ldr	r0, [pc, #708]	@ (800c390 <app_mode_ble_conn_cmd_parser+0x78c>)
 800c0cc:	f7f8 fd5b 	bl	8004b86 <app_func_para_data_get>
			resp.PayloadLen = (uint8_t)sizeof(BLE_Advance_t);
 800c0d0:	2307      	movs	r3, #7
 800c0d2:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Payload = resp_payload;
 800c0d6:	4bac      	ldr	r3, [pc, #688]	@ (800c388 <app_mode_ble_conn_cmd_parser+0x784>)
 800c0d8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800c0dc:	f001 b85c 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_WRITE_BLE_ADVANCE:
	{
		len_payload_min = (uint8_t)sizeof(BLE_Advance_t);
 800c0e0:	2307      	movs	r3, #7
 800c0e2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = (uint8_t)sizeof(BLE_Advance_t);
 800c0e6:	2307      	movs	r3, #7
 800c0e8:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c0ec:	23ff      	movs	r3, #255	@ 0xff
 800c0ee:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c0f2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c0f6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c0fa:	7a1b      	ldrb	r3, [r3, #8]
 800c0fc:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c100:	429a      	cmp	r2, r3
 800c102:	d808      	bhi.n	800c116 <app_mode_ble_conn_cmd_parser+0x512>
 800c104:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c108:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c10c:	7a1b      	ldrb	r3, [r3, #8]
 800c10e:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c112:	429a      	cmp	r2, r3
 800c114:	d204      	bcs.n	800c120 <app_mode_ble_conn_cmd_parser+0x51c>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c116:	23f1      	movs	r3, #241	@ 0xf1
 800c118:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			(void)memcpy((void*)&advance, (void*)req.Payload, sizeof(BLE_Advance_t));
			app_func_para_data_set((const uint8_t*)BPID_BLE_PASSKEY, advance.passkey);
			app_func_para_data_set((const uint8_t*)BPID_BLE_WHITELIST, &advance.whitelist_enable);
		}
	}
		break;
 800c11c:	f001 b83c 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c120:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c124:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c128:	429a      	cmp	r2, r3
 800c12a:	d204      	bcs.n	800c136 <app_mode_ble_conn_cmd_parser+0x532>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c12c:	23f3      	movs	r3, #243	@ 0xf3
 800c12e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c132:	f001 b831 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			(void)memcpy((void*)&advance, (void*)req.Payload, sizeof(BLE_Advance_t));
 800c136:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c13a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c13e:	685a      	ldr	r2, [r3, #4]
 800c140:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c144:	6810      	ldr	r0, [r2, #0]
 800c146:	6018      	str	r0, [r3, #0]
 800c148:	8891      	ldrh	r1, [r2, #4]
 800c14a:	7992      	ldrb	r2, [r2, #6]
 800c14c:	8099      	strh	r1, [r3, #4]
 800c14e:	719a      	strb	r2, [r3, #6]
			app_func_para_data_set((const uint8_t*)BPID_BLE_PASSKEY, advance.passkey);
 800c150:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c154:	4619      	mov	r1, r3
 800c156:	488d      	ldr	r0, [pc, #564]	@ (800c38c <app_mode_ble_conn_cmd_parser+0x788>)
 800c158:	f7f8 fccd 	bl	8004af6 <app_func_para_data_set>
			app_func_para_data_set((const uint8_t*)BPID_BLE_WHITELIST, &advance.whitelist_enable);
 800c15c:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c160:	3306      	adds	r3, #6
 800c162:	4619      	mov	r1, r3
 800c164:	488a      	ldr	r0, [pc, #552]	@ (800c390 <app_mode_ble_conn_cmd_parser+0x78c>)
 800c166:	f7f8 fcc6 	bl	8004af6 <app_func_para_data_set>
		break;
 800c16a:	f001 b815 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_AUTH_FW_IMAGE:
	{
		len_payload_min = (uint8_t)sizeof(ECDSA_Data_t);
 800c16e:	2360      	movs	r3, #96	@ 0x60
 800c170:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = (uint8_t)sizeof(ECDSA_Data_t);
 800c174:	2360      	movs	r3, #96	@ 0x60
 800c176:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c17a:	23ff      	movs	r3, #255	@ 0xff
 800c17c:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c180:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c184:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c188:	7a1b      	ldrb	r3, [r3, #8]
 800c18a:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c18e:	429a      	cmp	r2, r3
 800c190:	d808      	bhi.n	800c1a4 <app_mode_ble_conn_cmd_parser+0x5a0>
 800c192:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c196:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c19a:	7a1b      	ldrb	r3, [r3, #8]
 800c19c:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	d204      	bcs.n	800c1ae <app_mode_ble_conn_cmd_parser+0x5aa>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c1a4:	23f1      	movs	r3, #241	@ 0xf1
 800c1a6:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			else {
				app_func_sm_current_state_set(STATE_ACT_MODE_OAD);
			}
		}
	}
		break;
 800c1aa:	f000 bff5 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c1ae:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c1b2:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d204      	bcs.n	800c1c4 <app_mode_ble_conn_cmd_parser+0x5c0>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c1ba:	23f3      	movs	r3, #243	@ 0xf3
 800c1bc:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c1c0:	f000 bfea 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			(void)memcpy((void*)&data, (void*)req.Payload, sizeof(ECDSA_Data_t));
 800c1c4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c1c8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c1cc:	685a      	ldr	r2, [r3, #4]
 800c1ce:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c1d2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	4611      	mov	r1, r2
 800c1da:	2360      	movs	r3, #96	@ 0x60
 800c1dc:	461a      	mov	r2, r3
 800c1de:	f01d fbf1 	bl	80299c4 <memcpy>
			if (app_func_auth_verify_sign_admin(data) == false) {
 800c1e2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c1e6:	f5a3 74c8 	sub.w	r4, r3, #400	@ 0x190
 800c1ea:	4668      	mov	r0, sp
 800c1ec:	f104 0310 	add.w	r3, r4, #16
 800c1f0:	2250      	movs	r2, #80	@ 0x50
 800c1f2:	4619      	mov	r1, r3
 800c1f4:	f01d fbe6 	bl	80299c4 <memcpy>
 800c1f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800c1fc:	f7f5 ff48 	bl	8002090 <app_func_auth_verify_sign_admin>
 800c200:	4603      	mov	r3, r0
 800c202:	f083 0301 	eor.w	r3, r3, #1
 800c206:	b2db      	uxtb	r3, r3
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d004      	beq.n	800c216 <app_mode_ble_conn_cmd_parser+0x612>
				resp.Status = STATUS_INVALID;
 800c20c:	2301      	movs	r3, #1
 800c20e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c212:	f000 bfc1 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
				app_func_sm_current_state_set(STATE_ACT_MODE_OAD);
 800c216:	f240 2006 	movw	r0, #518	@ 0x206
 800c21a:	f7f8 fdd7 	bl	8004dcc <app_func_sm_current_state_set>
		break;
 800c21e:	f000 bfbb 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_SHUTDOWN_SYSTEM:
	{
		len_payload_min = 0;
 800c222:	2300      	movs	r3, #0
 800c224:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c228:	2300      	movs	r3, #0
 800c22a:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c22e:	23ff      	movs	r3, #255	@ 0xff
 800c230:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c234:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c238:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c23c:	7a1b      	ldrb	r3, [r3, #8]
 800c23e:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c242:	429a      	cmp	r2, r3
 800c244:	d808      	bhi.n	800c258 <app_mode_ble_conn_cmd_parser+0x654>
 800c246:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c24a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c24e:	7a1b      	ldrb	r3, [r3, #8]
 800c250:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c254:	429a      	cmp	r2, r3
 800c256:	d204      	bcs.n	800c262 <app_mode_ble_conn_cmd_parser+0x65e>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c258:	23f1      	movs	r3, #241	@ 0xf1
 800c25a:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		}
		else {
			app_func_sm_current_state_set(STATE_SHUTDOWN);
		}
	}
		break;
 800c25e:	f000 bf9b 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c262:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c266:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c26a:	429a      	cmp	r2, r3
 800c26c:	d204      	bcs.n	800c278 <app_mode_ble_conn_cmd_parser+0x674>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c26e:	23f3      	movs	r3, #243	@ 0xf3
 800c270:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c274:	f000 bf90 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_func_sm_current_state_set(STATE_SHUTDOWN);
 800c278:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800c27c:	f7f8 fda6 	bl	8004dcc <app_func_sm_current_state_set>
		break;
 800c280:	f000 bf8a 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_REBOOT_SYSTEM:
	{
		len_payload_min = 0;
 800c284:	2300      	movs	r3, #0
 800c286:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c28a:	2300      	movs	r3, #0
 800c28c:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c290:	23ff      	movs	r3, #255	@ 0xff
 800c292:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c296:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c29a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c29e:	7a1b      	ldrb	r3, [r3, #8]
 800c2a0:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d808      	bhi.n	800c2ba <app_mode_ble_conn_cmd_parser+0x6b6>
 800c2a8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c2ac:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c2b0:	7a1b      	ldrb	r3, [r3, #8]
 800c2b2:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	d204      	bcs.n	800c2c4 <app_mode_ble_conn_cmd_parser+0x6c0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c2ba:	23f1      	movs	r3, #241	@ 0xf1
 800c2bc:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		}
		else {
			app_func_sm_current_state_set(STATE_ACT_MODE_BSL);
		}
	}
		break;
 800c2c0:	f000 bf6a 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c2c4:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c2c8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	d204      	bcs.n	800c2da <app_mode_ble_conn_cmd_parser+0x6d6>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c2d0:	23f3      	movs	r3, #243	@ 0xf3
 800c2d2:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c2d6:	f000 bf5f 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_func_sm_current_state_set(STATE_ACT_MODE_BSL);
 800c2da:	f240 2007 	movw	r0, #519	@ 0x207
 800c2de:	f7f8 fd75 	bl	8004dcc <app_func_sm_current_state_set>
		break;
 800c2e2:	f000 bf59 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_BLE_DISCONNECT_REQUEST:
	{
		len_payload_min = 0;
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c2f2:	23ff      	movs	r3, #255	@ 0xff
 800c2f4:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c2f8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c2fc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c300:	7a1b      	ldrb	r3, [r3, #8]
 800c302:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c306:	429a      	cmp	r2, r3
 800c308:	d808      	bhi.n	800c31c <app_mode_ble_conn_cmd_parser+0x718>
 800c30a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c30e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c312:	7a1b      	ldrb	r3, [r3, #8]
 800c314:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c318:	429a      	cmp	r2, r3
 800c31a:	d204      	bcs.n	800c326 <app_mode_ble_conn_cmd_parser+0x722>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c31c:	23f1      	movs	r3, #241	@ 0xf1
 800c31e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			app_func_para_data_get((const uint8_t*)HPID_BLE_DISCONNECT_REQUEST, (uint8_t*)&ble_disconnect_request_f, (uint8_t)sizeof(ble_disconnect_request_f));
			ble_disconnect_request_f *= 1000.0;
			disconnect_request_ms_timer = (int32_t)ble_disconnect_request_f;
		}
	}
		break;
 800c322:	f000 bf39 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c326:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c32a:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c32e:	429a      	cmp	r2, r3
 800c330:	d204      	bcs.n	800c33c <app_mode_ble_conn_cmd_parser+0x738>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c332:	23f3      	movs	r3, #243	@ 0xf3
 800c334:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c338:	f000 bf2e 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			_Float64 ble_disconnect_request_f = 0.0;
 800c33c:	f04f 0200 	mov.w	r2, #0
 800c340:	f04f 0300 	mov.w	r3, #0
 800c344:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			app_func_para_data_get((const uint8_t*)HPID_BLE_DISCONNECT_REQUEST, (uint8_t*)&ble_disconnect_request_f, (uint8_t)sizeof(ble_disconnect_request_f));
 800c348:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c34c:	2208      	movs	r2, #8
 800c34e:	4619      	mov	r1, r3
 800c350:	4810      	ldr	r0, [pc, #64]	@ (800c394 <app_mode_ble_conn_cmd_parser+0x790>)
 800c352:	f7f8 fc18 	bl	8004b86 <app_func_para_data_get>
			ble_disconnect_request_f *= 1000.0;
 800c356:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 800c35a:	f04f 0200 	mov.w	r2, #0
 800c35e:	4b0e      	ldr	r3, [pc, #56]	@ (800c398 <app_mode_ble_conn_cmd_parser+0x794>)
 800c360:	f7f4 f94e 	bl	8000600 <__aeabi_dmul>
 800c364:	4602      	mov	r2, r0
 800c366:	460b      	mov	r3, r1
 800c368:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
			disconnect_request_ms_timer = (int32_t)ble_disconnect_request_f;
 800c36c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800c370:	4610      	mov	r0, r2
 800c372:	4619      	mov	r1, r3
 800c374:	f7f4 fbde 	bl	8000b34 <__aeabi_d2iz>
 800c378:	4603      	mov	r3, r0
 800c37a:	4a08      	ldr	r2, [pc, #32]	@ (800c39c <app_mode_ble_conn_cmd_parser+0x798>)
 800c37c:	6013      	str	r3, [r2, #0]
		break;
 800c37e:	f000 bf0b 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800c382:	bf00      	nop
 800c384:	20006cf8 	.word	0x20006cf8
 800c388:	20006df8 	.word	0x20006df8
 800c38c:	0802aee8 	.word	0x0802aee8
 800c390:	0802aef0 	.word	0x0802aef0
 800c394:	0802aef8 	.word	0x0802aef8
 800c398:	408f4000 	.word	0x408f4000
 800c39c:	20001a38 	.word	0x20001a38

	case OP_START_SCHED_THERAPY_SESSION:
	{
		len_payload_min = 0;
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 1;
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_PATIENT;
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c3b2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c3b6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c3ba:	7a1b      	ldrb	r3, [r3, #8]
 800c3bc:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c3c0:	429a      	cmp	r2, r3
 800c3c2:	d808      	bhi.n	800c3d6 <app_mode_ble_conn_cmd_parser+0x7d2>
 800c3c4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c3c8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c3cc:	7a1b      	ldrb	r3, [r3, #8]
 800c3ce:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c3d2:	429a      	cmp	r2, r3
 800c3d4:	d204      	bcs.n	800c3e0 <app_mode_ble_conn_cmd_parser+0x7dc>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c3d6:	23f1      	movs	r3, #241	@ 0xf1
 800c3d8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
				vnsb_en = false;

			app_func_sm_schd_therapy_enable(true);
		}
	}
		break;
 800c3dc:	f000 bedc 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c3e0:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c3e4:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c3e8:	429a      	cmp	r2, r3
 800c3ea:	d204      	bcs.n	800c3f6 <app_mode_ble_conn_cmd_parser+0x7f2>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c3ec:	23f3      	movs	r3, #243	@ 0xf3
 800c3ee:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c3f2:	f000 bed1 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			if (req.PayloadLen == len_payload_max)
 800c3f6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c3fa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c3fe:	7a1b      	ldrb	r3, [r3, #8]
 800c400:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c404:	429a      	cmp	r2, r3
 800c406:	d10d      	bne.n	800c424 <app_mode_ble_conn_cmd_parser+0x820>
				vnsb_en = (req.Payload[0] > 0)?true:false;
 800c408:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c40c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c410:	685b      	ldr	r3, [r3, #4]
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	2b00      	cmp	r3, #0
 800c416:	bf14      	ite	ne
 800c418:	2301      	movne	r3, #1
 800c41a:	2300      	moveq	r3, #0
 800c41c:	b2da      	uxtb	r2, r3
 800c41e:	4bc5      	ldr	r3, [pc, #788]	@ (800c734 <app_mode_ble_conn_cmd_parser+0xb30>)
 800c420:	701a      	strb	r2, [r3, #0]
 800c422:	e002      	b.n	800c42a <app_mode_ble_conn_cmd_parser+0x826>
				vnsb_en = false;
 800c424:	4bc3      	ldr	r3, [pc, #780]	@ (800c734 <app_mode_ble_conn_cmd_parser+0xb30>)
 800c426:	2200      	movs	r2, #0
 800c428:	701a      	strb	r2, [r3, #0]
			app_func_sm_schd_therapy_enable(true);
 800c42a:	2001      	movs	r0, #1
 800c42c:	f7f8 fdc6 	bl	8004fbc <app_func_sm_schd_therapy_enable>
		break;
 800c430:	f000 beb2 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_END_SCHED_THERAPY_SESSION:
	{
		len_payload_min = 0;
 800c434:	2300      	movs	r3, #0
 800c436:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c43a:	2300      	movs	r3, #0
 800c43c:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_PATIENT;
 800c440:	2301      	movs	r3, #1
 800c442:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c446:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c44a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c44e:	7a1b      	ldrb	r3, [r3, #8]
 800c450:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c454:	429a      	cmp	r2, r3
 800c456:	d808      	bhi.n	800c46a <app_mode_ble_conn_cmd_parser+0x866>
 800c458:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c45c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c460:	7a1b      	ldrb	r3, [r3, #8]
 800c462:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c466:	429a      	cmp	r2, r3
 800c468:	d204      	bcs.n	800c474 <app_mode_ble_conn_cmd_parser+0x870>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c46a:	23f1      	movs	r3, #241	@ 0xf1
 800c46c:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		}
		else {
			app_func_sm_schd_therapy_enable(false);
		}
	}
		break;
 800c470:	f000 be92 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c474:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c478:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c47c:	429a      	cmp	r2, r3
 800c47e:	d204      	bcs.n	800c48a <app_mode_ble_conn_cmd_parser+0x886>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c480:	23f3      	movs	r3, #243	@ 0xf3
 800c482:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c486:	f000 be87 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_func_sm_schd_therapy_enable(false);
 800c48a:	2000      	movs	r0, #0
 800c48c:	f7f8 fd96 	bl	8004fbc <app_func_sm_schd_therapy_enable>
		break;
 800c490:	f000 be82 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_START_MANUAL_THERAPY_SESSION:
	{
		len_payload_min = 0;
 800c494:	2300      	movs	r3, #0
 800c496:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 1;
 800c49a:	2301      	movs	r3, #1
 800c49c:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c4a0:	23ff      	movs	r3, #255	@ 0xff
 800c4a2:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c4a6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c4aa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c4ae:	7a1b      	ldrb	r3, [r3, #8]
 800c4b0:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c4b4:	429a      	cmp	r2, r3
 800c4b6:	d808      	bhi.n	800c4ca <app_mode_ble_conn_cmd_parser+0x8c6>
 800c4b8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c4bc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c4c0:	7a1b      	ldrb	r3, [r3, #8]
 800c4c2:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d204      	bcs.n	800c4d4 <app_mode_ble_conn_cmd_parser+0x8d0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c4ca:	23f1      	movs	r3, #241	@ 0xf1
 800c4cc:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135

				stim_en = true;
			}
		}
	}
		break;
 800c4d0:	f000 be62 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c4d4:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c4d8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d204      	bcs.n	800c4ea <app_mode_ble_conn_cmd_parser+0x8e6>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c4e0:	23f3      	movs	r3, #243	@ 0xf3
 800c4e2:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c4e6:	f000 be57 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			if (req.PayloadLen == len_payload_max)
 800c4ea:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c4ee:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c4f2:	7a1b      	ldrb	r3, [r3, #8]
 800c4f4:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d10d      	bne.n	800c518 <app_mode_ble_conn_cmd_parser+0x914>
				vnsb_en = (req.Payload[0] > 0)?true:false;
 800c4fc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c500:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	781b      	ldrb	r3, [r3, #0]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	bf14      	ite	ne
 800c50c:	2301      	movne	r3, #1
 800c50e:	2300      	moveq	r3, #0
 800c510:	b2da      	uxtb	r2, r3
 800c512:	4b88      	ldr	r3, [pc, #544]	@ (800c734 <app_mode_ble_conn_cmd_parser+0xb30>)
 800c514:	701a      	strb	r2, [r3, #0]
 800c516:	e002      	b.n	800c51e <app_mode_ble_conn_cmd_parser+0x91a>
				vnsb_en = false;
 800c518:	4b86      	ldr	r3, [pc, #536]	@ (800c734 <app_mode_ble_conn_cmd_parser+0xb30>)
 800c51a:	2200      	movs	r2, #0
 800c51c:	701a      	strb	r2, [r3, #0]
			if (app_mode_therapy_start() != true) {
 800c51e:	f001 fc13 	bl	800dd48 <app_mode_therapy_start>
 800c522:	4603      	mov	r3, r0
 800c524:	f083 0301 	eor.w	r3, r3, #1
 800c528:	b2db      	uxtb	r3, r3
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d004      	beq.n	800c538 <app_mode_ble_conn_cmd_parser+0x934>
				resp.Status = STATUS_INVALID;
 800c52e:	2301      	movs	r3, #1
 800c530:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c534:	f000 be30 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
				app_func_sm_schd_therapy_enable(false);
 800c538:	2000      	movs	r0, #0
 800c53a:	f7f8 fd3f 	bl	8004fbc <app_func_sm_schd_therapy_enable>
				stim_en = true;
 800c53e:	4b7e      	ldr	r3, [pc, #504]	@ (800c738 <app_mode_ble_conn_cmd_parser+0xb34>)
 800c540:	2201      	movs	r2, #1
 800c542:	701a      	strb	r2, [r3, #0]
		break;
 800c544:	f000 be28 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_STOP_MANUAL_THERAPY_SESSION:
	{
		len_payload_min = 0;
 800c548:	2300      	movs	r3, #0
 800c54a:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c54e:	2300      	movs	r3, #0
 800c550:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c554:	23ff      	movs	r3, #255	@ 0xff
 800c556:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c55a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c55e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c562:	7a1b      	ldrb	r3, [r3, #8]
 800c564:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c568:	429a      	cmp	r2, r3
 800c56a:	d808      	bhi.n	800c57e <app_mode_ble_conn_cmd_parser+0x97a>
 800c56c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c570:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c574:	7a1b      	ldrb	r3, [r3, #8]
 800c576:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c57a:	429a      	cmp	r2, r3
 800c57c:	d204      	bcs.n	800c588 <app_mode_ble_conn_cmd_parser+0x984>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c57e:	23f1      	movs	r3, #241	@ 0xf1
 800c580:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		else {
			app_mode_therapy_stop();
			stim_en = false;
		}
	}
		break;
 800c584:	f000 be08 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c588:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c58c:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c590:	429a      	cmp	r2, r3
 800c592:	d204      	bcs.n	800c59e <app_mode_ble_conn_cmd_parser+0x99a>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c594:	23f3      	movs	r3, #243	@ 0xf3
 800c596:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c59a:	f000 bdfd 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_mode_therapy_stop();
 800c59e:	f001 ff07 	bl	800e3b0 <app_mode_therapy_stop>
			stim_en = false;
 800c5a2:	4b65      	ldr	r3, [pc, #404]	@ (800c738 <app_mode_ble_conn_cmd_parser+0xb34>)
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	701a      	strb	r2, [r3, #0]
		break;
 800c5a8:	f000 bdf6 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_MEASURE_IMPEDANCE:
	{
		len_payload_min = 0;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c5b8:	23ff      	movs	r3, #255	@ 0xff
 800c5ba:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c5be:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c5c2:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c5c6:	7a1b      	ldrb	r3, [r3, #8]
 800c5c8:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c5cc:	429a      	cmp	r2, r3
 800c5ce:	d808      	bhi.n	800c5e2 <app_mode_ble_conn_cmd_parser+0x9de>
 800c5d0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c5d4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c5d8:	7a1b      	ldrb	r3, [r3, #8]
 800c5da:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d204      	bcs.n	800c5ec <app_mode_ble_conn_cmd_parser+0x9e8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c5e2:	23f1      	movs	r3, #241	@ 0xf1
 800c5e4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135

			resp.PayloadLen = (uint8_t)sizeof(uint16_t);
			resp.Payload = resp_payload;
		}
	}
		break;
 800c5e8:	f000 bdd6 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c5ec:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c5f0:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d204      	bcs.n	800c602 <app_mode_ble_conn_cmd_parser+0x9fe>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c5f8:	23f3      	movs	r3, #243	@ 0xf3
 800c5fa:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c5fe:	f000 bdcb 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (sens_en) {
 800c602:	4b4e      	ldr	r3, [pc, #312]	@ (800c73c <app_mode_ble_conn_cmd_parser+0xb38>)
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d004      	beq.n	800c614 <app_mode_ble_conn_cmd_parser+0xa10>
			resp.Status = STATUS_INVALID;
 800c60a:	2301      	movs	r3, #1
 800c60c:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c610:	f000 bdc2 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_func_sm_schd_therapy_enable(false);
 800c614:	2000      	movs	r0, #0
 800c616:	f7f8 fcd1 	bl	8004fbc <app_func_sm_schd_therapy_enable>
			uint16_t* p_imp = (uint16_t*)resp_payload;
 800c61a:	4b49      	ldr	r3, [pc, #292]	@ (800c740 <app_mode_ble_conn_cmd_parser+0xb3c>)
 800c61c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
			*p_imp = (uint16_t)app_mode_impedance_test_get();
 800c620:	f000 ffd0 	bl	800d5c4 <app_mode_impedance_test_get>
 800c624:	ec53 2b10 	vmov	r2, r3, d0
 800c628:	4610      	mov	r0, r2
 800c62a:	4619      	mov	r1, r3
 800c62c:	f7f4 faaa 	bl	8000b84 <__aeabi_d2uiz>
 800c630:	4603      	mov	r3, r0
 800c632:	b29a      	uxth	r2, r3
 800c634:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800c638:	801a      	strh	r2, [r3, #0]
			resp.PayloadLen = (uint8_t)sizeof(uint16_t);
 800c63a:	2302      	movs	r3, #2
 800c63c:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Payload = resp_payload;
 800c640:	4b3f      	ldr	r3, [pc, #252]	@ (800c740 <app_mode_ble_conn_cmd_parser+0xb3c>)
 800c642:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800c646:	f000 bda7 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_MEASURE_BATTERY_VOLTAGE:
	{
		len_payload_min = 0;
 800c64a:	2300      	movs	r3, #0
 800c64c:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800c650:	2300      	movs	r3, #0
 800c652:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c656:	23ff      	movs	r3, #255	@ 0xff
 800c658:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c65c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c660:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c664:	7a1b      	ldrb	r3, [r3, #8]
 800c666:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c66a:	429a      	cmp	r2, r3
 800c66c:	d808      	bhi.n	800c680 <app_mode_ble_conn_cmd_parser+0xa7c>
 800c66e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c672:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c676:	7a1b      	ldrb	r3, [r3, #8]
 800c678:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d204      	bcs.n	800c68a <app_mode_ble_conn_cmd_parser+0xa86>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c680:	23f1      	movs	r3, #241	@ 0xf1
 800c682:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135

			resp.PayloadLen = (uint8_t)(sizeof(uint16_t) + sizeof(uint16_t));
			resp.Payload = resp_payload;
		}
	}
		break;
 800c686:	f000 bd87 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800c68a:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c68e:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c692:	429a      	cmp	r2, r3
 800c694:	d204      	bcs.n	800c6a0 <app_mode_ble_conn_cmd_parser+0xa9c>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c696:	23f3      	movs	r3, #243	@ 0xf3
 800c698:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c69c:	f000 bd7c 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (sens_en) {
 800c6a0:	4b26      	ldr	r3, [pc, #152]	@ (800c73c <app_mode_ble_conn_cmd_parser+0xb38>)
 800c6a2:	781b      	ldrb	r3, [r3, #0]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d004      	beq.n	800c6b2 <app_mode_ble_conn_cmd_parser+0xaae>
			resp.Status = STATUS_INVALID;
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c6ae:	f000 bd73 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			uint16_t* p_vbatA = (uint16_t*)resp_payload;
 800c6b2:	4b23      	ldr	r3, [pc, #140]	@ (800c740 <app_mode_ble_conn_cmd_parser+0xb3c>)
 800c6b4:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			uint16_t* p_vbatB = &p_vbatA[1];
 800c6b8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800c6bc:	3302      	adds	r3, #2
 800c6be:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
			app_mode_battery_test_volt_get(p_vbatA, p_vbatB);
 800c6c2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800c6c6:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 800c6ca:	f7fe fdad 	bl	800b228 <app_mode_battery_test_volt_get>
			resp.PayloadLen = (uint8_t)(sizeof(uint16_t) + sizeof(uint16_t));
 800c6ce:	2304      	movs	r3, #4
 800c6d0:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Payload = resp_payload;
 800c6d4:	4b1a      	ldr	r3, [pc, #104]	@ (800c740 <app_mode_ble_conn_cmd_parser+0xb3c>)
 800c6d6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800c6da:	f000 bd5d 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_MEASURE_SENSOR_VOLTAGE:
	{
		len_payload_min = 1;
 800c6de:	2301      	movs	r3, #1
 800c6e0:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 5;
 800c6e4:	2305      	movs	r3, #5
 800c6e6:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c6ea:	23ff      	movs	r3, #255	@ 0xff
 800c6ec:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen != len_payload_min) && (req.PayloadLen != len_payload_max)) {
 800c6f0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c6f4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c6f8:	7a1b      	ldrb	r3, [r3, #8]
 800c6fa:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c6fe:	429a      	cmp	r2, r3
 800c700:	d00c      	beq.n	800c71c <app_mode_ble_conn_cmd_parser+0xb18>
 800c702:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c706:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c70a:	7a1b      	ldrb	r3, [r3, #8]
 800c70c:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c710:	429a      	cmp	r2, r3
 800c712:	d003      	beq.n	800c71c <app_mode_ble_conn_cmd_parser+0xb18>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c714:	23f1      	movs	r3, #241	@ 0xf1
 800c716:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800c71a:	e0d2      	b.n	800c8c2 <app_mode_ble_conn_cmd_parser+0xcbe>
		}
		else if (user_class < user_class_cmd) {
 800c71c:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c720:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c724:	429a      	cmp	r2, r3
 800c726:	d20f      	bcs.n	800c748 <app_mode_ble_conn_cmd_parser+0xb44>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c728:	23f3      	movs	r3, #243	@ 0xf3
 800c72a:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			else {
			    resp.Status = STATUS_INVALID;
			}
		}
	}
		break;
 800c72e:	f000 bd33 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800c732:	bf00      	nop
 800c734:	20008e59 	.word	0x20008e59
 800c738:	20006cf9 	.word	0x20006cf9
 800c73c:	20006cfa 	.word	0x20006cfa
 800c740:	20006df8 	.word	0x20006df8
 800c744:	45cccc00 	.word	0x45cccc00
			uint8_t sensorID = req.Payload[0];
 800c748:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c74c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c750:	685b      	ldr	r3, [r3, #4]
 800c752:	781b      	ldrb	r3, [r3, #0]
 800c754:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			float specifySamplingFrequency = 0.0;
 800c758:	f04f 0300 	mov.w	r3, #0
 800c75c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
			if (req.PayloadLen == len_payload_max) {
 800c760:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c764:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c768:	7a1b      	ldrb	r3, [r3, #8]
 800c76a:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c76e:	429a      	cmp	r2, r3
 800c770:	d11f      	bne.n	800c7b2 <app_mode_ble_conn_cmd_parser+0xbae>
				memcpy(&specifySamplingFrequency, &req.Payload[1], sizeof(float));
 800c772:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c776:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	3301      	adds	r3, #1
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
				if (specifySamplingFrequency < 1.5f || specifySamplingFrequency > 6553.5f) {
 800c784:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800c788:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800c78c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c794:	d408      	bmi.n	800c7a8 <app_mode_ble_conn_cmd_parser+0xba4>
 800c796:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800c79a:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 800c744 <app_mode_ble_conn_cmd_parser+0xb40>
 800c79e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c7a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7a6:	dd04      	ble.n	800c7b2 <app_mode_ble_conn_cmd_parser+0xbae>
					resp.Status = STATUS_INVALID;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800c7ae:	f000 bcf3 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			uint8_t* buff = &sensor_resp_payload[1];
 800c7b2:	4bc3      	ldr	r3, [pc, #780]	@ (800cac0 <app_mode_ble_conn_cmd_parser+0xebc>)
 800c7b4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
			sensor_resp_payload[0] = 0U;
 800c7b8:	4bc2      	ldr	r3, [pc, #776]	@ (800cac4 <app_mode_ble_conn_cmd_parser+0xec0>)
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	701a      	strb	r2, [r3, #0]
			uint8_t bufferSize = SAMPLE_POINTS * sizeof(uint16_t);
 800c7be:	23c8      	movs	r3, #200	@ 0xc8
 800c7c0:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			if (sensorID == SENSOR_ID_ECG_HR || sensorID == SENSOR_ID_ECG_RR || sensorID == SENSOR_ID_ENG1 || sensorID == SENSOR_ID_ENG2) {
 800c7c4:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c7c8:	2b01      	cmp	r3, #1
 800c7ca:	d00b      	beq.n	800c7e4 <app_mode_ble_conn_cmd_parser+0xbe0>
 800c7cc:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	d007      	beq.n	800c7e4 <app_mode_ble_conn_cmd_parser+0xbe0>
 800c7d4:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c7d8:	2b03      	cmp	r3, #3
 800c7da:	d003      	beq.n	800c7e4 <app_mode_ble_conn_cmd_parser+0xbe0>
 800c7dc:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c7e0:	2b04      	cmp	r3, #4
 800c7e2:	d14d      	bne.n	800c880 <app_mode_ble_conn_cmd_parser+0xc7c>
			    sens_en = true;
 800c7e4:	4bb8      	ldr	r3, [pc, #736]	@ (800cac8 <app_mode_ble_conn_cmd_parser+0xec4>)
 800c7e6:	2201      	movs	r2, #1
 800c7e8:	701a      	strb	r2, [r3, #0]
		        if (specifySamplingFrequency == 0.0) {
 800c7ea:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800c7ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c7f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7f6:	d10f      	bne.n	800c818 <app_mode_ble_conn_cmd_parser+0xc14>
				    samplingFrequency_hz = (sensorID == SENSOR_ID_ENG1 || sensorID == SENSOR_ID_ENG2) ? SAMPLE_FREQ_ENG : SAMPLE_FREQ_ECG;
 800c7f8:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c7fc:	2b03      	cmp	r3, #3
 800c7fe:	d003      	beq.n	800c808 <app_mode_ble_conn_cmd_parser+0xc04>
 800c800:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c804:	2b04      	cmp	r3, #4
 800c806:	d102      	bne.n	800c80e <app_mode_ble_conn_cmd_parser+0xc0a>
 800c808:	f241 3388 	movw	r3, #5000	@ 0x1388
 800c80c:	e001      	b.n	800c812 <app_mode_ble_conn_cmd_parser+0xc0e>
 800c80e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c812:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 800c816:	e007      	b.n	800c828 <app_mode_ble_conn_cmd_parser+0xc24>
		        	samplingFrequency_hz = (uint16_t)specifySamplingFrequency;
 800c818:	edd7 7a45 	vldr	s15, [r7, #276]	@ 0x114
 800c81c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c820:	ee17 3a90 	vmov	r3, s15
 800c824:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
		        app_func_meas_vdda_sup_enable(true);
 800c828:	2001      	movs	r0, #1
 800c82a:	f7f7 fbaf 	bl	8003f8c <app_func_meas_vdda_sup_enable>
			    app_func_meas_sensor_enable(sensorID, true);
 800c82e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c832:	2101      	movs	r1, #1
 800c834:	4618      	mov	r0, r3
 800c836:	f7f7 fbbb 	bl	8003fb0 <app_func_meas_sensor_enable>
			    app_func_meas_sensor_sampling(sensorID, buff, bufferSize, samplingFrequency_hz);
 800c83a:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 800c83e:	ee07 3a90 	vmov	s15, r3
 800c842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c846:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 800c84a:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c84e:	eeb0 0a67 	vmov.f32	s0, s15
 800c852:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800c856:	4618      	mov	r0, r3
 800c858:	f7f7 fc4e 	bl	80040f8 <app_func_meas_sensor_sampling>
			    resp.PayloadLen = bufferSize + 1U;
 800c85c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800c860:	3301      	adds	r3, #1
 800c862:	b2db      	uxtb	r3, r3
 800c864:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			    resp.Payload = sensor_resp_payload;
 800c868:	4b96      	ldr	r3, [pc, #600]	@ (800cac4 <app_mode_ble_conn_cmd_parser+0xec0>)
 800c86a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
			    sensor_resp = resp;
 800c86e:	4b97      	ldr	r3, [pc, #604]	@ (800cacc <app_mode_ble_conn_cmd_parser+0xec8>)
 800c870:	461c      	mov	r4, r3
 800c872:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800c876:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c87a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800c87e:	e020      	b.n	800c8c2 <app_mode_ble_conn_cmd_parser+0xcbe>
			else if (sensorID == SENSOR_ID_IDLE) {
 800c880:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800c884:	2b00      	cmp	r3, #0
 800c886:	d117      	bne.n	800c8b8 <app_mode_ble_conn_cmd_parser+0xcb4>
			    sens_en = false;
 800c888:	4b8f      	ldr	r3, [pc, #572]	@ (800cac8 <app_mode_ble_conn_cmd_parser+0xec4>)
 800c88a:	2200      	movs	r2, #0
 800c88c:	701a      	strb	r2, [r3, #0]
			    app_func_meas_vdda_sup_enable(false);
 800c88e:	2000      	movs	r0, #0
 800c890:	f7f7 fb7c 	bl	8003f8c <app_func_meas_vdda_sup_enable>
			    app_func_meas_sensor_enable(SENSOR_ID_ECG_HR, false);
 800c894:	2100      	movs	r1, #0
 800c896:	2001      	movs	r0, #1
 800c898:	f7f7 fb8a 	bl	8003fb0 <app_func_meas_sensor_enable>
			    app_func_meas_sensor_enable(SENSOR_ID_ECG_RR, false);
 800c89c:	2100      	movs	r1, #0
 800c89e:	2002      	movs	r0, #2
 800c8a0:	f7f7 fb86 	bl	8003fb0 <app_func_meas_sensor_enable>
			    app_func_meas_sensor_enable(SENSOR_ID_ENG1, false);
 800c8a4:	2100      	movs	r1, #0
 800c8a6:	2003      	movs	r0, #3
 800c8a8:	f7f7 fb82 	bl	8003fb0 <app_func_meas_sensor_enable>
			    app_func_meas_sensor_enable(SENSOR_ID_ENG2, false);
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	2004      	movs	r0, #4
 800c8b0:	f7f7 fb7e 	bl	8003fb0 <app_func_meas_sensor_enable>
		break;
 800c8b4:	f000 bc70 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			    resp.Status = STATUS_INVALID;
 800c8b8:	2301      	movs	r3, #1
 800c8ba:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800c8be:	f000 bc6b 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800c8c2:	f000 bc69 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_READ_HARDWARE_PARAMETERS:
	case OP_READ_STIMULATION_PARAMETERS:
	{
		len_payload_min = LEN_ID;
 800c8c6:	2304      	movs	r3, #4
 800c8c8:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = LEN_ID;
 800c8cc:	2304      	movs	r3, #4
 800c8ce:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800c8d2:	23ff      	movs	r3, #255	@ 0xff
 800c8d4:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

		if (req.Opcode == OP_READ_STIMULATION_PARAMETERS) {
 800c8d8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c8dc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c8e0:	781b      	ldrb	r3, [r3, #0]
 800c8e2:	2bac      	cmp	r3, #172	@ 0xac
 800c8e4:	d102      	bne.n	800c8ec <app_mode_ble_conn_cmd_parser+0xce8>
			user_class_cmd = USER_CLASS_CLINICIAN;
 800c8e6:	2302      	movs	r3, #2
 800c8e8:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		}

		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800c8ec:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c8f0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c8f4:	7a1b      	ldrb	r3, [r3, #8]
 800c8f6:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800c8fa:	429a      	cmp	r2, r3
 800c8fc:	d808      	bhi.n	800c910 <app_mode_ble_conn_cmd_parser+0xd0c>
 800c8fe:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c902:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c906:	7a1b      	ldrb	r3, [r3, #8]
 800c908:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800c90c:	429a      	cmp	r2, r3
 800c90e:	d203      	bcs.n	800c918 <app_mode_ble_conn_cmd_parser+0xd14>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800c910:	23f1      	movs	r3, #241	@ 0xf1
 800c912:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800c916:	e09f      	b.n	800ca58 <app_mode_ble_conn_cmd_parser+0xe54>
		}
		else if (user_class < user_class_cmd) {
 800c918:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800c91c:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800c920:	429a      	cmp	r2, r3
 800c922:	d204      	bcs.n	800c92e <app_mode_ble_conn_cmd_parser+0xd2a>
			resp.Status = STATUS_USER_CLASS_ERR;
 800c924:	23f3      	movs	r3, #243	@ 0xf3
 800c926:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
					resp.Status = STATUS_INVALID;
				}
			}
		}
	}
		break;
 800c92a:	f000 bc35 	b.w	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			uint8_t* parameter_id = req.Payload;
 800c92e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c932:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c936:	685b      	ldr	r3, [r3, #4]
 800c938:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
			(void)memcpy(resp_payload, parameter_id, LEN_ID);
 800c93c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	461a      	mov	r2, r3
 800c944:	4b62      	ldr	r3, [pc, #392]	@ (800cad0 <app_mode_ble_conn_cmd_parser+0xecc>)
 800c946:	601a      	str	r2, [r3, #0]
			if (req.Opcode == OP_READ_HARDWARE_PARAMETERS &&
 800c948:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c94c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	2baa      	cmp	r3, #170	@ 0xaa
 800c954:	d10c      	bne.n	800c970 <app_mode_ble_conn_cmd_parser+0xd6c>
					memcmp(parameter_id, (uint8_t*)HPID_PREFIX, 2) != 0) {
 800c956:	2202      	movs	r2, #2
 800c958:	495e      	ldr	r1, [pc, #376]	@ (800cad4 <app_mode_ble_conn_cmd_parser+0xed0>)
 800c95a:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c95e:	f01c ffc3 	bl	80298e8 <memcmp>
 800c962:	4603      	mov	r3, r0
			if (req.Opcode == OP_READ_HARDWARE_PARAMETERS &&
 800c964:	2b00      	cmp	r3, #0
 800c966:	d003      	beq.n	800c970 <app_mode_ble_conn_cmd_parser+0xd6c>
				resp.Status = STATUS_INVALID;
 800c968:	2301      	movs	r3, #1
 800c96a:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800c96e:	e073      	b.n	800ca58 <app_mode_ble_conn_cmd_parser+0xe54>
			else if (req.Opcode == OP_READ_STIMULATION_PARAMETERS &&
 800c970:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800c974:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800c978:	781b      	ldrb	r3, [r3, #0]
 800c97a:	2bac      	cmp	r3, #172	@ 0xac
 800c97c:	d115      	bne.n	800c9aa <app_mode_ble_conn_cmd_parser+0xda6>
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX, 2) != 0 &&
 800c97e:	2202      	movs	r2, #2
 800c980:	4955      	ldr	r1, [pc, #340]	@ (800cad8 <app_mode_ble_conn_cmd_parser+0xed4>)
 800c982:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c986:	f01c ffaf 	bl	80298e8 <memcmp>
 800c98a:	4603      	mov	r3, r0
			else if (req.Opcode == OP_READ_STIMULATION_PARAMETERS &&
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d00c      	beq.n	800c9aa <app_mode_ble_conn_cmd_parser+0xda6>
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX_ST, 2) != 0) {
 800c990:	2202      	movs	r2, #2
 800c992:	4952      	ldr	r1, [pc, #328]	@ (800cadc <app_mode_ble_conn_cmd_parser+0xed8>)
 800c994:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c998:	f01c ffa6 	bl	80298e8 <memcmp>
 800c99c:	4603      	mov	r3, r0
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX, 2) != 0 &&
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d003      	beq.n	800c9aa <app_mode_ble_conn_cmd_parser+0xda6>
				resp.Status = STATUS_INVALID;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800c9a8:	e056      	b.n	800ca58 <app_mode_ble_conn_cmd_parser+0xe54>
				uint8_t datatype = app_func_para_datatype_get((const uint8_t*)parameter_id);
 800c9aa:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c9ae:	f7f8 f85b 	bl	8004a68 <app_func_para_datatype_get>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				if (datatype == FORMAT_TYPE_RAWDATA) {
 800c9b8:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800c9bc:	2b01      	cmp	r3, #1
 800c9be:	d112      	bne.n	800c9e6 <app_mode_ble_conn_cmd_parser+0xde2>
					app_func_para_data_get((const uint8_t*)parameter_id, &resp_payload[LEN_ID], (uint8_t)(LEN_RESP_PAYLOAD_MAX - LEN_ID));
 800c9c0:	22eb      	movs	r2, #235	@ 0xeb
 800c9c2:	4947      	ldr	r1, [pc, #284]	@ (800cae0 <app_mode_ble_conn_cmd_parser+0xedc>)
 800c9c4:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c9c8:	f7f8 f8dd 	bl	8004b86 <app_func_para_data_get>
					resp.PayloadLen = LEN_ID + app_func_para_datalen_get((const uint8_t*)parameter_id);;
 800c9cc:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800c9d0:	f7f8 f86f 	bl	8004ab2 <app_func_para_datalen_get>
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	3304      	adds	r3, #4
 800c9d8:	b2db      	uxtb	r3, r3
 800c9da:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
					resp.Payload = resp_payload;
 800c9de:	4b3c      	ldr	r3, [pc, #240]	@ (800cad0 <app_mode_ble_conn_cmd_parser+0xecc>)
 800c9e0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800c9e4:	e3d8      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
				else if (datatype == FORMAT_TYPE_VALUE) {
 800c9e6:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 800c9ea:	2b02      	cmp	r3, #2
 800c9ec:	d130      	bne.n	800ca50 <app_mode_ble_conn_cmd_parser+0xe4c>
					_Float64 val = 0.0;
 800c9ee:	f04f 0200 	mov.w	r2, #0
 800c9f2:	f04f 0300 	mov.w	r3, #0
 800c9f6:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
					app_func_para_data_get((const uint8_t*)parameter_id, (uint8_t*)&val, (uint8_t)sizeof(val));
 800c9fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c9fe:	2208      	movs	r2, #8
 800ca00:	4619      	mov	r1, r3
 800ca02:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800ca06:	f7f8 f8be 	bl	8004b86 <app_func_para_data_get>
					_Float64 stepsize = app_func_para_stepsize_get((const uint8_t*)parameter_id);
 800ca0a:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 800ca0e:	f7f8 f91e 	bl	8004c4e <app_func_para_stepsize_get>
 800ca12:	ed87 0b58 	vstr	d0, [r7, #352]	@ 0x160
					_Float64 step_f = val / stepsize;
 800ca16:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 800ca1a:	e9d7 2358 	ldrd	r2, r3, [r7, #352]	@ 0x160
 800ca1e:	f7f3 ff19 	bl	8000854 <__aeabi_ddiv>
 800ca22:	4602      	mov	r2, r0
 800ca24:	460b      	mov	r3, r1
 800ca26:	e9c7 2356 	strd	r2, r3, [r7, #344]	@ 0x158
					uint16_t step = (uint16_t)step_f;
 800ca2a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 800ca2e:	f7f4 f8a9 	bl	8000b84 <__aeabi_d2uiz>
 800ca32:	4603      	mov	r3, r0
 800ca34:	b29b      	uxth	r3, r3
 800ca36:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
					(void)memcpy((void*)&resp_payload[LEN_ID], (void*)&step, LEN_STEP);
 800ca3a:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 800ca3e:	4b24      	ldr	r3, [pc, #144]	@ (800cad0 <app_mode_ble_conn_cmd_parser+0xecc>)
 800ca40:	809a      	strh	r2, [r3, #4]
					resp.PayloadLen = LEN_ID + (uint8_t)LEN_STEP;
 800ca42:	2306      	movs	r3, #6
 800ca44:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
					resp.Payload = resp_payload;
 800ca48:	4b21      	ldr	r3, [pc, #132]	@ (800cad0 <app_mode_ble_conn_cmd_parser+0xecc>)
 800ca4a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800ca4e:	e3a3      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
					resp.Status = STATUS_INVALID;
 800ca50:	2301      	movs	r3, #1
 800ca52:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800ca56:	e39f      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800ca58:	e39e      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_WRITE_HARDWARE_PARAMETERS:
	case OP_WRITE_STIMULATION_PARAMETERS:
	{
		len_payload_min = LEN_ID;
 800ca5a:	2304      	movs	r3, #4
 800ca5c:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = LEN_REQ_PAYLOAD_MAX;
 800ca60:	23f0      	movs	r3, #240	@ 0xf0
 800ca62:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800ca66:	23ff      	movs	r3, #255	@ 0xff
 800ca68:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f

		if (req.Opcode == OP_WRITE_STIMULATION_PARAMETERS) {
 800ca6c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ca70:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	2bad      	cmp	r3, #173	@ 0xad
 800ca78:	d102      	bne.n	800ca80 <app_mode_ble_conn_cmd_parser+0xe7c>
			user_class_cmd = USER_CLASS_CLINICIAN;
 800ca7a:	2302      	movs	r3, #2
 800ca7c:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		}

		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800ca80:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ca84:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ca88:	7a1b      	ldrb	r3, [r3, #8]
 800ca8a:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800ca8e:	429a      	cmp	r2, r3
 800ca90:	d808      	bhi.n	800caa4 <app_mode_ble_conn_cmd_parser+0xea0>
 800ca92:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ca96:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ca9a:	7a1b      	ldrb	r3, [r3, #8]
 800ca9c:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800caa0:	429a      	cmp	r2, r3
 800caa2:	d203      	bcs.n	800caac <app_mode_ble_conn_cmd_parser+0xea8>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800caa4:	23f1      	movs	r3, #241	@ 0xf1
 800caa6:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800caaa:	e0fe      	b.n	800ccaa <app_mode_ble_conn_cmd_parser+0x10a6>
		}
		else if (user_class < user_class_cmd) {
 800caac:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800cab0:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800cab4:	429a      	cmp	r2, r3
 800cab6:	d215      	bcs.n	800cae4 <app_mode_ble_conn_cmd_parser+0xee0>
			resp.Status = STATUS_USER_CLASS_ERR;
 800cab8:	23f3      	movs	r3, #243	@ 0xf3
 800caba:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
					resp.Status = STATUS_INVALID;
				}
			}
		}
	}
		break;
 800cabe:	e36b      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800cac0:	20006cfd 	.word	0x20006cfd
 800cac4:	20006cfc 	.word	0x20006cfc
 800cac8:	20006cfa 	.word	0x20006cfa
 800cacc:	20006dec 	.word	0x20006dec
 800cad0:	20006df8 	.word	0x20006df8
 800cad4:	0802af00 	.word	0x0802af00
 800cad8:	0802af04 	.word	0x0802af04
 800cadc:	0802af08 	.word	0x0802af08
 800cae0:	20006dfc 	.word	0x20006dfc
			uint8_t* parameter_id = req.Payload;
 800cae4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cae8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
			uint8_t* p_data = NULL;
 800caf2:	2300      	movs	r3, #0
 800caf4:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
			if (req.Opcode == OP_WRITE_HARDWARE_PARAMETERS &&
 800caf8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cafc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	2bab      	cmp	r3, #171	@ 0xab
 800cb04:	d10c      	bne.n	800cb20 <app_mode_ble_conn_cmd_parser+0xf1c>
					memcmp(parameter_id, (uint8_t*)HPID_PREFIX, 2) != 0) {
 800cb06:	2202      	movs	r2, #2
 800cb08:	49af      	ldr	r1, [pc, #700]	@ (800cdc8 <app_mode_ble_conn_cmd_parser+0x11c4>)
 800cb0a:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb0e:	f01c feeb 	bl	80298e8 <memcmp>
 800cb12:	4603      	mov	r3, r0
			if (req.Opcode == OP_WRITE_HARDWARE_PARAMETERS &&
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d003      	beq.n	800cb20 <app_mode_ble_conn_cmd_parser+0xf1c>
				resp.Status = STATUS_INVALID;
 800cb18:	2301      	movs	r3, #1
 800cb1a:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800cb1e:	e0c4      	b.n	800ccaa <app_mode_ble_conn_cmd_parser+0x10a6>
			else if (req.Opcode == OP_WRITE_STIMULATION_PARAMETERS &&
 800cb20:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cb24:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cb28:	781b      	ldrb	r3, [r3, #0]
 800cb2a:	2bad      	cmp	r3, #173	@ 0xad
 800cb2c:	d115      	bne.n	800cb5a <app_mode_ble_conn_cmd_parser+0xf56>
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX, 2) != 0 &&
 800cb2e:	2202      	movs	r2, #2
 800cb30:	49a6      	ldr	r1, [pc, #664]	@ (800cdcc <app_mode_ble_conn_cmd_parser+0x11c8>)
 800cb32:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb36:	f01c fed7 	bl	80298e8 <memcmp>
 800cb3a:	4603      	mov	r3, r0
			else if (req.Opcode == OP_WRITE_STIMULATION_PARAMETERS &&
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d00c      	beq.n	800cb5a <app_mode_ble_conn_cmd_parser+0xf56>
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX_ST, 2) != 0) {
 800cb40:	2202      	movs	r2, #2
 800cb42:	49a3      	ldr	r1, [pc, #652]	@ (800cdd0 <app_mode_ble_conn_cmd_parser+0x11cc>)
 800cb44:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb48:	f01c fece 	bl	80298e8 <memcmp>
 800cb4c:	4603      	mov	r3, r0
					memcmp(parameter_id, (uint8_t*)SPID_PREFIX, 2) != 0 &&
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d003      	beq.n	800cb5a <app_mode_ble_conn_cmd_parser+0xf56>
				resp.Status = STATUS_INVALID;
 800cb52:	2301      	movs	r3, #1
 800cb54:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
 800cb58:	e0a7      	b.n	800ccaa <app_mode_ble_conn_cmd_parser+0x10a6>
				uint8_t datatype = app_func_para_datatype_get((const uint8_t*)parameter_id);
 800cb5a:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb5e:	f7f7 ff83 	bl	8004a68 <app_func_para_datatype_get>
 800cb62:	4603      	mov	r3, r0
 800cb64:	f887 318b 	strb.w	r3, [r7, #395]	@ 0x18b
				if (req.PayloadLen == LEN_ID) {
 800cb68:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cb6c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cb70:	7a1b      	ldrb	r3, [r3, #8]
 800cb72:	2b04      	cmp	r3, #4
 800cb74:	d105      	bne.n	800cb82 <app_mode_ble_conn_cmd_parser+0xf7e>
					app_func_para_data_set((const uint8_t*)parameter_id, NULL);
 800cb76:	2100      	movs	r1, #0
 800cb78:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb7c:	f7f7 ffbb 	bl	8004af6 <app_func_para_data_set>
		break;
 800cb80:	e30a      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
				else if (datatype == FORMAT_TYPE_RAWDATA) {
 800cb82:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	d12e      	bne.n	800cbe8 <app_mode_ble_conn_cmd_parser+0xfe4>
					uint8_t datalen = app_func_para_datalen_get((const uint8_t*)parameter_id);
 800cb8a:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cb8e:	f7f7 ff90 	bl	8004ab2 <app_func_para_datalen_get>
 800cb92:	4603      	mov	r3, r0
 800cb94:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
					if (req.PayloadLen != (LEN_ID + datalen)) {
 800cb98:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cb9c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cba0:	7a1b      	ldrb	r3, [r3, #8]
 800cba2:	461a      	mov	r2, r3
 800cba4:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 800cba8:	3304      	adds	r3, #4
 800cbaa:	429a      	cmp	r2, r3
 800cbac:	d003      	beq.n	800cbb6 <app_mode_ble_conn_cmd_parser+0xfb2>
						resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800cbae:	23f1      	movs	r3, #241	@ 0xf1
 800cbb0:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cbb4:	e2f0      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
						p_data = &req.Payload[LEN_ID];
 800cbb6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cbba:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	3304      	adds	r3, #4
 800cbc2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
						app_func_para_data_set((const uint8_t*)parameter_id, p_data);
 800cbc6:	f8d7 118c 	ldr.w	r1, [r7, #396]	@ 0x18c
 800cbca:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cbce:	f7f7 ff92 	bl	8004af6 <app_func_para_data_set>
						app_func_logs_parameter_write(parameter_id, FORMAT_TYPE_RAWDATA, p_data, datalen);
 800cbd2:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 800cbdc:	2101      	movs	r1, #1
 800cbde:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cbe2:	f7f6 fc95 	bl	8003510 <app_func_logs_parameter_write>
		break;
 800cbe6:	e2d7      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
				else if (datatype == FORMAT_TYPE_VALUE) {
 800cbe8:	f897 318b 	ldrb.w	r3, [r7, #395]	@ 0x18b
 800cbec:	2b02      	cmp	r3, #2
 800cbee:	d158      	bne.n	800cca2 <app_mode_ble_conn_cmd_parser+0x109e>
					if (req.PayloadLen != (LEN_ID + LEN_STEP)) {
 800cbf0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cbf4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cbf8:	7a1b      	ldrb	r3, [r3, #8]
 800cbfa:	2b06      	cmp	r3, #6
 800cbfc:	d003      	beq.n	800cc06 <app_mode_ble_conn_cmd_parser+0x1002>
						resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800cbfe:	23f1      	movs	r3, #241	@ 0xf1
 800cc00:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cc04:	e2c8      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
						p_data = &req.Payload[LEN_ID];
 800cc06:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cc0a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cc0e:	685b      	ldr	r3, [r3, #4]
 800cc10:	3304      	adds	r3, #4
 800cc12:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
						uint16_t steps = 0U;
 800cc16:	2300      	movs	r3, #0
 800cc18:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104
						(void)memcpy((void*)&steps, (void*)p_data, sizeof(uint16_t));
 800cc1c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800cc20:	881b      	ldrh	r3, [r3, #0]
 800cc22:	b29b      	uxth	r3, r3
 800cc24:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104
						_Float64 steps_f = (_Float64)steps;
 800cc28:	f8b7 3104 	ldrh.w	r3, [r7, #260]	@ 0x104
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7f3 fc6d 	bl	800050c <__aeabi_ui2d>
 800cc32:	4602      	mov	r2, r0
 800cc34:	460b      	mov	r3, r1
 800cc36:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
						_Float64 stepsize = app_func_para_stepsize_get((const uint8_t*)parameter_id);
 800cc3a:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cc3e:	f7f8 f806 	bl	8004c4e <app_func_para_stepsize_get>
 800cc42:	ed87 0b5e 	vstr	d0, [r7, #376]	@ 0x178
						_Float64 val = steps_f * stepsize;
 800cc46:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800cc4a:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 800cc4e:	f7f3 fcd7 	bl	8000600 <__aeabi_dmul>
 800cc52:	4602      	mov	r2, r0
 800cc54:	460b      	mov	r3, r1
 800cc56:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
						if (app_func_para_val_in_range((const uint8_t*)parameter_id, val) == false) {
 800cc5a:	ed97 7b3e 	vldr	d7, [r7, #248]	@ 0xf8
 800cc5e:	eeb0 0a47 	vmov.f32	s0, s14
 800cc62:	eef0 0a67 	vmov.f32	s1, s15
 800cc66:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cc6a:	f7f8 f81b 	bl	8004ca4 <app_func_para_val_in_range>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	f083 0301 	eor.w	r3, r3, #1
 800cc74:	b2db      	uxtb	r3, r3
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d003      	beq.n	800cc82 <app_mode_ble_conn_cmd_parser+0x107e>
							resp.Status = STATUS_INVALID;
 800cc7a:	2301      	movs	r3, #1
 800cc7c:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cc80:	e28a      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
							app_func_para_data_set((const uint8_t*)parameter_id, (uint8_t*)&val);
 800cc82:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 800cc86:	4619      	mov	r1, r3
 800cc88:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cc8c:	f7f7 ff33 	bl	8004af6 <app_func_para_data_set>
							app_func_logs_parameter_write(parameter_id, FORMAT_TYPE_VALUE, (uint8_t*)&val, (uint16_t)LEN_FORMAT_VALUE);
 800cc90:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 800cc94:	2308      	movs	r3, #8
 800cc96:	2102      	movs	r1, #2
 800cc98:	f8d7 0190 	ldr.w	r0, [r7, #400]	@ 0x190
 800cc9c:	f7f6 fc38 	bl	8003510 <app_func_logs_parameter_write>
		break;
 800cca0:	e27a      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
					resp.Status = STATUS_INVALID;
 800cca2:	2301      	movs	r3, #1
 800cca4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cca8:	e276      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800ccaa:	e275      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_READ_IPG_LOG:
	{
		len_payload_min = 7;
 800ccac:	2307      	movs	r3, #7
 800ccae:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 7;
 800ccb2:	2307      	movs	r3, #7
 800ccb4:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800ccb8:	23ff      	movs	r3, #255	@ 0xff
 800ccba:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800ccbe:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ccc2:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ccc6:	7a1b      	ldrb	r3, [r3, #8]
 800ccc8:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d808      	bhi.n	800cce2 <app_mode_ble_conn_cmd_parser+0x10de>
 800ccd0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ccd4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ccd8:	7a1b      	ldrb	r3, [r3, #8]
 800ccda:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800ccde:	429a      	cmp	r2, r3
 800cce0:	d203      	bcs.n	800ccea <app_mode_ble_conn_cmd_parser+0x10e6>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800cce2:	23f1      	movs	r3, #241	@ 0xf1
 800cce4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		else {
			resp.PayloadLen = app_func_logs_read(req.Payload, resp_payload);
			resp.Payload = resp_payload;
		}
	}
		break;
 800cce8:	e256      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800ccea:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800ccee:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800ccf2:	429a      	cmp	r2, r3
 800ccf4:	d203      	bcs.n	800ccfe <app_mode_ble_conn_cmd_parser+0x10fa>
			resp.Status = STATUS_USER_CLASS_ERR;
 800ccf6:	23f3      	movs	r3, #243	@ 0xf3
 800ccf8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800ccfc:	e24c      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			resp.PayloadLen = app_func_logs_read(req.Payload, resp_payload);
 800ccfe:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cd02:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cd06:	685b      	ldr	r3, [r3, #4]
 800cd08:	4932      	ldr	r1, [pc, #200]	@ (800cdd4 <app_mode_ble_conn_cmd_parser+0x11d0>)
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f7f6 fde0 	bl	80038d0 <app_func_logs_read>
 800cd10:	4603      	mov	r3, r0
 800cd12:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Payload = resp_payload;
 800cd16:	4b2f      	ldr	r3, [pc, #188]	@ (800cdd4 <app_mode_ble_conn_cmd_parser+0x11d0>)
 800cd18:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800cd1c:	e23c      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_ERASE_IPG_LOG:
	{
		len_payload_min = 0;
 800cd1e:	2300      	movs	r3, #0
 800cd20:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800cd24:	2300      	movs	r3, #0
 800cd26:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800cd2a:	23ff      	movs	r3, #255	@ 0xff
 800cd2c:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800cd30:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cd34:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cd38:	7a1b      	ldrb	r3, [r3, #8]
 800cd3a:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d808      	bhi.n	800cd54 <app_mode_ble_conn_cmd_parser+0x1150>
 800cd42:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cd46:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cd4a:	7a1b      	ldrb	r3, [r3, #8]
 800cd4c:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800cd50:	429a      	cmp	r2, r3
 800cd52:	d203      	bcs.n	800cd5c <app_mode_ble_conn_cmd_parser+0x1158>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800cd54:	23f1      	movs	r3, #241	@ 0xf1
 800cd56:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		}
		else {
			app_func_logs_erase();
		}
	}
		break;
 800cd5a:	e21d      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800cd5c:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800cd60:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800cd64:	429a      	cmp	r2, r3
 800cd66:	d203      	bcs.n	800cd70 <app_mode_ble_conn_cmd_parser+0x116c>
			resp.Status = STATUS_USER_CLASS_ERR;
 800cd68:	23f3      	movs	r3, #243	@ 0xf3
 800cd6a:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cd6e:	e213      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
			app_func_logs_erase();
 800cd70:	f7f6 fe3e 	bl	80039f0 <app_func_logs_erase>
		break;
 800cd74:	e210      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_READ_TIME_AND_DATE:
	{
		len_payload_min = 0;
 800cd76:	2300      	movs	r3, #0
 800cd78:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 0;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800cd82:	23ff      	movs	r3, #255	@ 0xff
 800cd84:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800cd88:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cd8c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cd90:	7a1b      	ldrb	r3, [r3, #8]
 800cd92:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800cd96:	429a      	cmp	r2, r3
 800cd98:	d808      	bhi.n	800cdac <app_mode_ble_conn_cmd_parser+0x11a8>
 800cd9a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cd9e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cda2:	7a1b      	ldrb	r3, [r3, #8]
 800cda4:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d203      	bcs.n	800cdb4 <app_mode_ble_conn_cmd_parser+0x11b0>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800cdac:	23f1      	movs	r3, #241	@ 0xf1
 800cdae:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			uint8_t date_time[6] = {rtc_date.Year, rtc_date.Month, rtc_date.Date, rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds};
			resp.PayloadLen = (uint8_t)sizeof(date_time);
			resp.Payload = (uint8_t*)date_time;
		}
	}
		break;
 800cdb2:	e1f1      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800cdb4:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800cdb8:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800cdbc:	429a      	cmp	r2, r3
 800cdbe:	d20b      	bcs.n	800cdd8 <app_mode_ble_conn_cmd_parser+0x11d4>
			resp.Status = STATUS_USER_CLASS_ERR;
 800cdc0:	23f3      	movs	r3, #243	@ 0xf3
 800cdc2:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800cdc6:	e1e7      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800cdc8:	0802af00 	.word	0x0802af00
 800cdcc:	0802af04 	.word	0x0802af04
 800cdd0:	0802af08 	.word	0x0802af08
 800cdd4:	20006df8 	.word	0x20006df8
			HAL_ERROR_CHECK(HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN));
 800cdd8:	2200      	movs	r2, #0
 800cdda:	49ba      	ldr	r1, [pc, #744]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800cddc:	48ba      	ldr	r0, [pc, #744]	@ (800d0c8 <app_mode_ble_conn_cmd_parser+0x14c4>)
 800cdde:	f012 fc93 	bl	801f708 <HAL_RTC_GetTime>
 800cde2:	4603      	mov	r3, r0
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d001      	beq.n	800cdec <app_mode_ble_conn_cmd_parser+0x11e8>
 800cde8:	f002 fe6f 	bl	800faca <Error_Handler>
			HAL_ERROR_CHECK(HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN));
 800cdec:	2200      	movs	r2, #0
 800cdee:	49b7      	ldr	r1, [pc, #732]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800cdf0:	48b5      	ldr	r0, [pc, #724]	@ (800d0c8 <app_mode_ble_conn_cmd_parser+0x14c4>)
 800cdf2:	f012 fd81 	bl	801f8f8 <HAL_RTC_GetDate>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d001      	beq.n	800ce00 <app_mode_ble_conn_cmd_parser+0x11fc>
 800cdfc:	f002 fe65 	bl	800faca <Error_Handler>
			uint8_t date_time[6] = {rtc_date.Year, rtc_date.Month, rtc_date.Date, rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds};
 800ce00:	4bb2      	ldr	r3, [pc, #712]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800ce02:	78db      	ldrb	r3, [r3, #3]
 800ce04:	f887 30f0 	strb.w	r3, [r7, #240]	@ 0xf0
 800ce08:	4bb0      	ldr	r3, [pc, #704]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800ce0a:	785b      	ldrb	r3, [r3, #1]
 800ce0c:	f887 30f1 	strb.w	r3, [r7, #241]	@ 0xf1
 800ce10:	4bae      	ldr	r3, [pc, #696]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800ce12:	789b      	ldrb	r3, [r3, #2]
 800ce14:	f887 30f2 	strb.w	r3, [r7, #242]	@ 0xf2
 800ce18:	4baa      	ldr	r3, [pc, #680]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3
 800ce20:	4ba8      	ldr	r3, [pc, #672]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800ce22:	785b      	ldrb	r3, [r3, #1]
 800ce24:	f887 30f4 	strb.w	r3, [r7, #244]	@ 0xf4
 800ce28:	4ba6      	ldr	r3, [pc, #664]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800ce2a:	789b      	ldrb	r3, [r3, #2]
 800ce2c:	f887 30f5 	strb.w	r3, [r7, #245]	@ 0xf5
			resp.PayloadLen = (uint8_t)sizeof(date_time);
 800ce30:	2306      	movs	r3, #6
 800ce32:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Payload = (uint8_t*)date_time;
 800ce36:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 800ce3a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800ce3e:	e1ab      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_WRITE_TIME_AND_DATE:
	{
		len_payload_min = 6;
 800ce40:	2306      	movs	r3, #6
 800ce42:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 6;
 800ce46:	2306      	movs	r3, #6
 800ce48:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800ce4c:	23ff      	movs	r3, #255	@ 0xff
 800ce4e:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800ce52:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ce56:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ce5a:	7a1b      	ldrb	r3, [r3, #8]
 800ce5c:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d808      	bhi.n	800ce76 <app_mode_ble_conn_cmd_parser+0x1272>
 800ce64:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ce68:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ce6c:	7a1b      	ldrb	r3, [r3, #8]
 800ce6e:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800ce72:	429a      	cmp	r2, r3
 800ce74:	d203      	bcs.n	800ce7e <app_mode_ble_conn_cmd_parser+0x127a>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800ce76:	23f1      	movs	r3, #241	@ 0xf1
 800ce78:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
				HAL_ERROR_CHECK(HAL_RTC_SetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN));
				HAL_ERROR_CHECK(HAL_RTC_SetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN));
			}
		}
	}
		break;
 800ce7c:	e18b      	b.n	800d196 <app_mode_ble_conn_cmd_parser+0x1592>
		else if (user_class < user_class_cmd) {
 800ce7e:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800ce82:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800ce86:	429a      	cmp	r2, r3
 800ce88:	d203      	bcs.n	800ce92 <app_mode_ble_conn_cmd_parser+0x128e>
			resp.Status = STATUS_USER_CLASS_ERR;
 800ce8a:	23f3      	movs	r3, #243	@ 0xf3
 800ce8c:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800ce90:	e181      	b.n	800d196 <app_mode_ble_conn_cmd_parser+0x1592>
			if(!IS_RTC_YEAR(*(req.Payload)))
 800ce92:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ce96:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	2b63      	cmp	r3, #99	@ 0x63
 800cea0:	d902      	bls.n	800cea8 <app_mode_ble_conn_cmd_parser+0x12a4>
				resp.Status = STATUS_INVALID;
 800cea2:	2301      	movs	r3, #1
 800cea4:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if(!IS_RTC_MONTH(*(req.Payload + 1)))
 800cea8:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ceac:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ceb0:	685b      	ldr	r3, [r3, #4]
 800ceb2:	3301      	adds	r3, #1
 800ceb4:	781b      	ldrb	r3, [r3, #0]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d008      	beq.n	800cecc <app_mode_ble_conn_cmd_parser+0x12c8>
 800ceba:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cebe:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cec2:	685b      	ldr	r3, [r3, #4]
 800cec4:	3301      	adds	r3, #1
 800cec6:	781b      	ldrb	r3, [r3, #0]
 800cec8:	2b0c      	cmp	r3, #12
 800ceca:	d902      	bls.n	800ced2 <app_mode_ble_conn_cmd_parser+0x12ce>
				resp.Status = STATUS_INVALID;
 800cecc:	2301      	movs	r3, #1
 800cece:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if(!IS_RTC_DATE(*(req.Payload + 2)))
 800ced2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800ced6:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ceda:	685b      	ldr	r3, [r3, #4]
 800cedc:	3302      	adds	r3, #2
 800cede:	781b      	ldrb	r3, [r3, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d008      	beq.n	800cef6 <app_mode_ble_conn_cmd_parser+0x12f2>
 800cee4:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cee8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800ceec:	685b      	ldr	r3, [r3, #4]
 800ceee:	3302      	adds	r3, #2
 800cef0:	781b      	ldrb	r3, [r3, #0]
 800cef2:	2b1f      	cmp	r3, #31
 800cef4:	d902      	bls.n	800cefc <app_mode_ble_conn_cmd_parser+0x12f8>
				resp.Status = STATUS_INVALID;
 800cef6:	2301      	movs	r3, #1
 800cef8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if(!IS_RTC_HOUR24(*(req.Payload + 3)))
 800cefc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf00:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf04:	685b      	ldr	r3, [r3, #4]
 800cf06:	3303      	adds	r3, #3
 800cf08:	781b      	ldrb	r3, [r3, #0]
 800cf0a:	2b17      	cmp	r3, #23
 800cf0c:	d902      	bls.n	800cf14 <app_mode_ble_conn_cmd_parser+0x1310>
				resp.Status = STATUS_INVALID;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if(!IS_RTC_MINUTES(*(req.Payload + 4)))
 800cf14:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf18:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf1c:	685b      	ldr	r3, [r3, #4]
 800cf1e:	3304      	adds	r3, #4
 800cf20:	781b      	ldrb	r3, [r3, #0]
 800cf22:	2b3b      	cmp	r3, #59	@ 0x3b
 800cf24:	d902      	bls.n	800cf2c <app_mode_ble_conn_cmd_parser+0x1328>
				resp.Status = STATUS_INVALID;
 800cf26:	2301      	movs	r3, #1
 800cf28:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if(!IS_RTC_SECONDS(*(req.Payload + 5)))
 800cf2c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf30:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf34:	685b      	ldr	r3, [r3, #4]
 800cf36:	3305      	adds	r3, #5
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	2b3b      	cmp	r3, #59	@ 0x3b
 800cf3c:	d902      	bls.n	800cf44 <app_mode_ble_conn_cmd_parser+0x1340>
				resp.Status = STATUS_INVALID;
 800cf3e:	2301      	movs	r3, #1
 800cf40:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			if (resp.Status == STATUS_SUCCESS) {
 800cf44:	f897 3135 	ldrb.w	r3, [r7, #309]	@ 0x135
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	f040 8124 	bne.w	800d196 <app_mode_ble_conn_cmd_parser+0x1592>
				rtc_date.Year 		= req.Payload[0];
 800cf4e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf52:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf56:	685b      	ldr	r3, [r3, #4]
 800cf58:	781a      	ldrb	r2, [r3, #0]
 800cf5a:	4b5c      	ldr	r3, [pc, #368]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800cf5c:	70da      	strb	r2, [r3, #3]
				rtc_date.Month 		= req.Payload[1];
 800cf5e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf62:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf66:	685b      	ldr	r3, [r3, #4]
 800cf68:	785a      	ldrb	r2, [r3, #1]
 800cf6a:	4b58      	ldr	r3, [pc, #352]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800cf6c:	705a      	strb	r2, [r3, #1]
				rtc_date.Date 		= req.Payload[2];
 800cf6e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf72:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	789a      	ldrb	r2, [r3, #2]
 800cf7a:	4b54      	ldr	r3, [pc, #336]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800cf7c:	709a      	strb	r2, [r3, #2]
				rtc_time.Hours 		= req.Payload[3];
 800cf7e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf82:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	78da      	ldrb	r2, [r3, #3]
 800cf8a:	4b4e      	ldr	r3, [pc, #312]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800cf8c:	701a      	strb	r2, [r3, #0]
				rtc_time.Minutes 	= req.Payload[4];
 800cf8e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cf92:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cf96:	685b      	ldr	r3, [r3, #4]
 800cf98:	791a      	ldrb	r2, [r3, #4]
 800cf9a:	4b4a      	ldr	r3, [pc, #296]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800cf9c:	705a      	strb	r2, [r3, #1]
				rtc_time.Seconds 	= req.Payload[5];
 800cf9e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cfa2:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cfa6:	685b      	ldr	r3, [r3, #4]
 800cfa8:	795a      	ldrb	r2, [r3, #5]
 800cfaa:	4b46      	ldr	r3, [pc, #280]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800cfac:	709a      	strb	r2, [r3, #2]
				HAL_ERROR_CHECK(HAL_RTC_SetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN));
 800cfae:	2200      	movs	r2, #0
 800cfb0:	4944      	ldr	r1, [pc, #272]	@ (800d0c4 <app_mode_ble_conn_cmd_parser+0x14c0>)
 800cfb2:	4845      	ldr	r0, [pc, #276]	@ (800d0c8 <app_mode_ble_conn_cmd_parser+0x14c4>)
 800cfb4:	f012 fb0c 	bl	801f5d0 <HAL_RTC_SetTime>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d001      	beq.n	800cfc2 <app_mode_ble_conn_cmd_parser+0x13be>
 800cfbe:	f002 fd84 	bl	800faca <Error_Handler>
				HAL_ERROR_CHECK(HAL_RTC_SetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN));
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	4941      	ldr	r1, [pc, #260]	@ (800d0cc <app_mode_ble_conn_cmd_parser+0x14c8>)
 800cfc6:	4840      	ldr	r0, [pc, #256]	@ (800d0c8 <app_mode_ble_conn_cmd_parser+0x14c4>)
 800cfc8:	f012 fc10 	bl	801f7ec <HAL_RTC_SetDate>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	f000 80e1 	beq.w	800d196 <app_mode_ble_conn_cmd_parser+0x1592>
 800cfd4:	f002 fd79 	bl	800faca <Error_Handler>
		break;
 800cfd8:	e0dd      	b.n	800d196 <app_mode_ble_conn_cmd_parser+0x1592>

	case OP_START_ACC:
	{
		len_payload_min = 2;
 800cfda:	2302      	movs	r3, #2
 800cfdc:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 2;
 800cfe0:	2302      	movs	r3, #2
 800cfe2:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800cfe6:	23ff      	movs	r3, #255	@ 0xff
 800cfe8:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800cfec:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800cff0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800cff4:	7a1b      	ldrb	r3, [r3, #8]
 800cff6:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800cffa:	429a      	cmp	r2, r3
 800cffc:	d808      	bhi.n	800d010 <app_mode_ble_conn_cmd_parser+0x140c>
 800cffe:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d002:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d006:	7a1b      	ldrb	r3, [r3, #8]
 800d008:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800d00c:	429a      	cmp	r2, r3
 800d00e:	d203      	bcs.n	800d018 <app_mode_ble_conn_cmd_parser+0x1414>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800d010:	23f1      	movs	r3, #241	@ 0xf1
 800d012:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			uint8_t resp_payload[sizeof(AccMeasure_t)];
			resp.Status = app_mode_dvt_acc_start(freqModedeviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 800d016:	e0bf      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800d018:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800d01c:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800d020:	429a      	cmp	r2, r3
 800d022:	d203      	bcs.n	800d02c <app_mode_ble_conn_cmd_parser+0x1428>
			resp.Status = STATUS_USER_CLASS_ERR;
 800d024:	23f3      	movs	r3, #243	@ 0xf3
 800d026:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800d02a:	e0b5      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
					.FreqSampling = req.Payload[0],
 800d02c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d030:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	781b      	ldrb	r3, [r3, #0]
			FreqModeDeviceID_t freqModedeviceID = {
 800d038:	f887 30ec 	strb.w	r3, [r7, #236]	@ 0xec
					.ModeDeviceID = req.Payload[1],
 800d03c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d040:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d044:	685b      	ldr	r3, [r3, #4]
			FreqModeDeviceID_t freqModedeviceID = {
 800d046:	785b      	ldrb	r3, [r3, #1]
 800d048:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
			resp.Status = app_mode_dvt_acc_start(freqModedeviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 800d04c:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800d050:	f103 0208 	add.w	r2, r3, #8
 800d054:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800d058:	4619      	mov	r1, r3
 800d05a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 800d05e:	f7fc fe8f 	bl	8009d80 <app_mode_dvt_acc_start>
 800d062:	4603      	mov	r3, r0
 800d064:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			resp.Payload = resp_payload;
 800d068:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800d06c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800d070:	e092      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_GET_DATA_ACC:
	{
		len_payload_min = 1;
 800d072:	2301      	movs	r3, #1
 800d074:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 1;
 800d078:	2301      	movs	r3, #1
 800d07a:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800d07e:	23ff      	movs	r3, #255	@ 0xff
 800d080:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800d084:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d088:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d08c:	7a1b      	ldrb	r3, [r3, #8]
 800d08e:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800d092:	429a      	cmp	r2, r3
 800d094:	d808      	bhi.n	800d0a8 <app_mode_ble_conn_cmd_parser+0x14a4>
 800d096:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d09a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d09e:	7a1b      	ldrb	r3, [r3, #8]
 800d0a0:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800d0a4:	429a      	cmp	r2, r3
 800d0a6:	d203      	bcs.n	800d0b0 <app_mode_ble_conn_cmd_parser+0x14ac>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800d0a8:	23f1      	movs	r3, #241	@ 0xf1
 800d0aa:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			uint8_t resp_payload[sizeof(InfoData_t)];
			resp.Status = app_mode_dvt_acc_data_get(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 800d0ae:	e073      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800d0b0:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800d0b4:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800d0b8:	429a      	cmp	r2, r3
 800d0ba:	d209      	bcs.n	800d0d0 <app_mode_ble_conn_cmd_parser+0x14cc>
			resp.Status = STATUS_USER_CLASS_ERR;
 800d0bc:	23f3      	movs	r3, #243	@ 0xf3
 800d0be:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800d0c2:	e069      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
 800d0c4:	20006ee8 	.word	0x20006ee8
 800d0c8:	200092f4 	.word	0x200092f4
 800d0cc:	20006efc 	.word	0x20006efc
					.DeviceID = req.Payload[0],
 800d0d0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d0d4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d0d8:	685b      	ldr	r3, [r3, #4]
 800d0da:	781b      	ldrb	r3, [r3, #0]
			DeviceID_t deviceID = {
 800d0dc:	f887 30e0 	strb.w	r3, [r7, #224]	@ 0xe0
			resp.Status = app_mode_dvt_acc_data_get(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 800d0e0:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800d0e4:	f103 0208 	add.w	r2, r3, #8
 800d0e8:	f107 0310 	add.w	r3, r7, #16
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	f897 00e0 	ldrb.w	r0, [r7, #224]	@ 0xe0
 800d0f2:	f7fd f951 	bl	800a398 <app_mode_dvt_acc_data_get>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			resp.Payload = resp_payload;
 800d0fc:	f107 0310 	add.w	r3, r7, #16
 800d100:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800d104:	e048      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	case OP_STOP_ACC:
	{
		len_payload_min = 1;
 800d106:	2301      	movs	r3, #1
 800d108:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		len_payload_max = 1;
 800d10c:	2301      	movs	r3, #1
 800d10e:	f887 319a 	strb.w	r3, [r7, #410]	@ 0x19a
		user_class_cmd = USER_CLASS_ADMIN;
 800d112:	23ff      	movs	r3, #255	@ 0xff
 800d114:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800d118:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d11c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d120:	7a1b      	ldrb	r3, [r3, #8]
 800d122:	f897 219b 	ldrb.w	r2, [r7, #411]	@ 0x19b
 800d126:	429a      	cmp	r2, r3
 800d128:	d808      	bhi.n	800d13c <app_mode_ble_conn_cmd_parser+0x1538>
 800d12a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d12e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d132:	7a1b      	ldrb	r3, [r3, #8]
 800d134:	f897 219a 	ldrb.w	r2, [r7, #410]	@ 0x19a
 800d138:	429a      	cmp	r2, r3
 800d13a:	d203      	bcs.n	800d144 <app_mode_ble_conn_cmd_parser+0x1540>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800d13c:	23f1      	movs	r3, #241	@ 0xf1
 800d13e:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			resp.PayloadLen = sizeof(DeviceID_t);
			resp.Status = app_mode_dvt_acc_stop(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
			resp.Payload = resp_payload;
		}
	}
		break;
 800d142:	e029      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		else if (user_class < user_class_cmd) {
 800d144:	f897 2199 	ldrb.w	r2, [r7, #409]	@ 0x199
 800d148:	f897 319f 	ldrb.w	r3, [r7, #415]	@ 0x19f
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d203      	bcs.n	800d158 <app_mode_ble_conn_cmd_parser+0x1554>
			resp.Status = STATUS_USER_CLASS_ERR;
 800d150:	23f3      	movs	r3, #243	@ 0xf3
 800d152:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
		break;
 800d156:	e01f      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
					.DeviceID = req.Payload[0],
 800d158:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d15c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	781b      	ldrb	r3, [r3, #0]
			DeviceID_t deviceID = {
 800d164:	f887 30dc 	strb.w	r3, [r7, #220]	@ 0xdc
			resp.PayloadLen = sizeof(DeviceID_t);
 800d168:	2301      	movs	r3, #1
 800d16a:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
			resp.Status = app_mode_dvt_acc_stop(deviceID, (uint8_t*)resp_payload, &resp.PayloadLen);
 800d16e:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800d172:	3308      	adds	r3, #8
 800d174:	461a      	mov	r2, r3
 800d176:	4913      	ldr	r1, [pc, #76]	@ (800d1c4 <app_mode_ble_conn_cmd_parser+0x15c0>)
 800d178:	f897 00dc 	ldrb.w	r0, [r7, #220]	@ 0xdc
 800d17c:	f7fd fca2 	bl	800aac4 <app_mode_dvt_acc_stop>
 800d180:	4603      	mov	r3, r0
 800d182:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
			resp.Payload = resp_payload;
 800d186:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c4 <app_mode_ble_conn_cmd_parser+0x15c0>)
 800d188:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
		break;
 800d18c:	e004      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>

	default:
	{
		resp.Status = STATUS_OPCODE_ERR;
 800d18e:	23f2      	movs	r3, #242	@ 0xf2
 800d190:	f887 3135 	strb.w	r3, [r7, #309]	@ 0x135
	}
		break;
 800d194:	e000      	b.n	800d198 <app_mode_ble_conn_cmd_parser+0x1594>
		break;
 800d196:	bf00      	nop
	}

	return resp;
 800d198:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d19c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	461c      	mov	r4, r3
 800d1a4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 800d1a8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d1ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d1b0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800d1b4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800d1b8:	6818      	ldr	r0, [r3, #0]
 800d1ba:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd90      	pop	{r4, r7, pc}
 800d1c2:	bf00      	nop
 800d1c4:	20006df8 	.word	0x20006df8

0800d1c8 <app_mode_ble_conn_handler>:

/**
 * @brief Handler for BLE connection mode
 * 
 */
void app_mode_ble_conn_handler(void) {
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b082      	sub	sp, #8
 800d1cc:	af00      	add	r7, sp, #0
	uint16_t curr_state = app_func_sm_current_state_get();
 800d1ce:	f7f7 fe0d 	bl	8004dec <app_func_sm_current_state_get>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	80fb      	strh	r3, [r7, #6]
	app_func_command_req_parser_set(&app_mode_ble_conn_cmd_parser);
 800d1d6:	485e      	ldr	r0, [pc, #376]	@ (800d350 <app_mode_ble_conn_handler+0x188>)
 800d1d8:	f7f5 fc9e 	bl	8002b18 <app_func_command_req_parser_set>
	uint8_t curr_ble_state = app_func_ble_curr_state_get();
 800d1dc:	f7f5 fac4 	bl	8002768 <app_func_ble_curr_state_get>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	717b      	strb	r3, [r7, #5]

	app_func_para_data_get((const uint8_t*)HPID_BLE_IDLE_CONNECTION, (uint8_t*)&ble_idle_connection_f, (uint8_t)sizeof(ble_idle_connection_f));
 800d1e4:	2208      	movs	r2, #8
 800d1e6:	495b      	ldr	r1, [pc, #364]	@ (800d354 <app_mode_ble_conn_handler+0x18c>)
 800d1e8:	485b      	ldr	r0, [pc, #364]	@ (800d358 <app_mode_ble_conn_handler+0x190>)
 800d1ea:	f7f7 fccc 	bl	8004b86 <app_func_para_data_get>
	ble_idle_connection_f *= 1000.0;
 800d1ee:	4b59      	ldr	r3, [pc, #356]	@ (800d354 <app_mode_ble_conn_handler+0x18c>)
 800d1f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d1f4:	f04f 0200 	mov.w	r2, #0
 800d1f8:	4b58      	ldr	r3, [pc, #352]	@ (800d35c <app_mode_ble_conn_handler+0x194>)
 800d1fa:	f7f3 fa01 	bl	8000600 <__aeabi_dmul>
 800d1fe:	4602      	mov	r2, r0
 800d200:	460b      	mov	r3, r1
 800d202:	4954      	ldr	r1, [pc, #336]	@ (800d354 <app_mode_ble_conn_handler+0x18c>)
 800d204:	e9c1 2300 	strd	r2, r3, [r1]
	idle_connection_ms_timer = (int32_t)ble_idle_connection_f;
 800d208:	4b52      	ldr	r3, [pc, #328]	@ (800d354 <app_mode_ble_conn_handler+0x18c>)
 800d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d20e:	4610      	mov	r0, r2
 800d210:	4619      	mov	r1, r3
 800d212:	f7f3 fc8f 	bl	8000b34 <__aeabi_d2iz>
 800d216:	4603      	mov	r3, r0
 800d218:	4a51      	ldr	r2, [pc, #324]	@ (800d360 <app_mode_ble_conn_handler+0x198>)
 800d21a:	6013      	str	r3, [r2, #0]
	disconnect_request_ms_timer = -1;
 800d21c:	4b51      	ldr	r3, [pc, #324]	@ (800d364 <app_mode_ble_conn_handler+0x19c>)
 800d21e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d222:	601a      	str	r2, [r3, #0]
	ble_access_ms_timer = BLE_ACCESS_TIME_MS;
 800d224:	4b50      	ldr	r3, [pc, #320]	@ (800d368 <app_mode_ble_conn_handler+0x1a0>)
 800d226:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d22a:	601a      	str	r2, [r3, #0]

	while(curr_state == STATE_ACT_MODE_BLE_CONN) {
 800d22c:	e084      	b.n	800d338 <app_mode_ble_conn_handler+0x170>
		bsp_wdg_refresh();
 800d22e:	f7f4 ff07 	bl	8002040 <bsp_wdg_refresh>
		if (((idle_connection_ms_timer == 0) || (disconnect_request_ms_timer == 0)) && (app_mode_therapy_confirm() == false)) {
 800d232:	4b4b      	ldr	r3, [pc, #300]	@ (800d360 <app_mode_ble_conn_handler+0x198>)
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d003      	beq.n	800d242 <app_mode_ble_conn_handler+0x7a>
 800d23a:	4b4a      	ldr	r3, [pc, #296]	@ (800d364 <app_mode_ble_conn_handler+0x19c>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d116      	bne.n	800d270 <app_mode_ble_conn_handler+0xa8>
 800d242:	f001 f8c1 	bl	800e3c8 <app_mode_therapy_confirm>
 800d246:	4603      	mov	r3, r0
 800d248:	f083 0301 	eor.w	r3, r3, #1
 800d24c:	b2db      	uxtb	r3, r3
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d00e      	beq.n	800d270 <app_mode_ble_conn_handler+0xa8>
			app_func_ble_disconnect();
 800d252:	f7f5 fa61 	bl	8002718 <app_func_ble_disconnect>
			idle_connection_ms_timer = -1;
 800d256:	4b42      	ldr	r3, [pc, #264]	@ (800d360 <app_mode_ble_conn_handler+0x198>)
 800d258:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d25c:	601a      	str	r2, [r3, #0]
			disconnect_request_ms_timer = -1;
 800d25e:	4b41      	ldr	r3, [pc, #260]	@ (800d364 <app_mode_ble_conn_handler+0x19c>)
 800d260:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d264:	601a      	str	r2, [r3, #0]
			app_func_sm_current_state_set(STATE_ACT);
 800d266:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d26a:	f7f7 fdaf 	bl	8004dcc <app_func_sm_current_state_set>
 800d26e:	e040      	b.n	800d2f2 <app_mode_ble_conn_handler+0x12a>
		}
		else if (sens_en == true && bsp_adc_sampling_is_completed() == true) {
 800d270:	4b3e      	ldr	r3, [pc, #248]	@ (800d36c <app_mode_ble_conn_handler+0x1a4>)
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d026      	beq.n	800d2c6 <app_mode_ble_conn_handler+0xfe>
 800d278:	f7f4 f918 	bl	80014ac <bsp_adc_sampling_is_completed>
 800d27c:	4603      	mov	r3, r0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d021      	beq.n	800d2c6 <app_mode_ble_conn_handler+0xfe>
			app_func_meas_sensor_continue();
 800d282:	f7f6 ff61 	bl	8004148 <app_func_meas_sensor_continue>
			sensor_resp_payload[0] = (sensor_resp_payload[0] + 1U) % 100U;
 800d286:	4b3a      	ldr	r3, [pc, #232]	@ (800d370 <app_mode_ble_conn_handler+0x1a8>)
 800d288:	781b      	ldrb	r3, [r3, #0]
 800d28a:	1c5a      	adds	r2, r3, #1
 800d28c:	4b39      	ldr	r3, [pc, #228]	@ (800d374 <app_mode_ble_conn_handler+0x1ac>)
 800d28e:	fba3 1302 	umull	r1, r3, r3, r2
 800d292:	095b      	lsrs	r3, r3, #5
 800d294:	2164      	movs	r1, #100	@ 0x64
 800d296:	fb01 f303 	mul.w	r3, r1, r3
 800d29a:	1ad3      	subs	r3, r2, r3
 800d29c:	b2da      	uxtb	r2, r3
 800d29e:	4b34      	ldr	r3, [pc, #208]	@ (800d370 <app_mode_ble_conn_handler+0x1a8>)
 800d2a0:	701a      	strb	r2, [r3, #0]
			app_func_command_resp_send(sensor_resp);
 800d2a2:	4b35      	ldr	r3, [pc, #212]	@ (800d378 <app_mode_ble_conn_handler+0x1b0>)
 800d2a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d2a8:	f7f5 fd4a 	bl	8002d40 <app_func_command_resp_send>
			idle_connection_ms_timer = (int32_t)ble_idle_connection_f;
 800d2ac:	4b29      	ldr	r3, [pc, #164]	@ (800d354 <app_mode_ble_conn_handler+0x18c>)
 800d2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2b2:	4610      	mov	r0, r2
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	f7f3 fc3d 	bl	8000b34 <__aeabi_d2iz>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	4a28      	ldr	r2, [pc, #160]	@ (800d360 <app_mode_ble_conn_handler+0x198>)
 800d2be:	6013      	str	r3, [r2, #0]
			bsp_sp_cmd_handler();
 800d2c0:	f7f4 fd02 	bl	8001cc8 <bsp_sp_cmd_handler>
 800d2c4:	e015      	b.n	800d2f2 <app_mode_ble_conn_handler+0x12a>
		}
		else if (ble_access_ms_timer == 0) {
 800d2c6:	4b28      	ldr	r3, [pc, #160]	@ (800d368 <app_mode_ble_conn_handler+0x1a0>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d111      	bne.n	800d2f2 <app_mode_ble_conn_handler+0x12a>
			app_func_ble_new_state_get();
 800d2ce:	f7f5 fa6b 	bl	80027a8 <app_func_ble_new_state_get>
			while(!bsp_sp_cmd_handler()) {
 800d2d2:	e002      	b.n	800d2da <app_mode_ble_conn_handler+0x112>
				HAL_Delay(1);
 800d2d4:	2001      	movs	r0, #1
 800d2d6:	f003 fd25 	bl	8010d24 <HAL_Delay>
			while(!bsp_sp_cmd_handler()) {
 800d2da:	f7f4 fcf5 	bl	8001cc8 <bsp_sp_cmd_handler>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	f083 0301 	eor.w	r3, r3, #1
 800d2e4:	b2db      	uxtb	r3, r3
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d1f4      	bne.n	800d2d4 <app_mode_ble_conn_handler+0x10c>
			}
			ble_access_ms_timer = BLE_ACCESS_TIME_MS;
 800d2ea:	4b1f      	ldr	r3, [pc, #124]	@ (800d368 <app_mode_ble_conn_handler+0x1a0>)
 800d2ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d2f0:	601a      	str	r2, [r3, #0]
		}

		if (sw_reset) {
 800d2f2:	4b22      	ldr	r3, [pc, #136]	@ (800d37c <app_mode_ble_conn_handler+0x1b4>)
 800d2f4:	781b      	ldrb	r3, [r3, #0]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d001      	beq.n	800d2fe <app_mode_ble_conn_handler+0x136>
			HAL_NVIC_SystemReset();
 800d2fa:	f006 fda4 	bl	8013e46 <HAL_NVIC_SystemReset>
		}
		curr_ble_state = app_func_ble_curr_state_get();
 800d2fe:	f7f5 fa33 	bl	8002768 <app_func_ble_curr_state_get>
 800d302:	4603      	mov	r3, r0
 800d304:	717b      	strb	r3, [r7, #5]
		if (curr_state != STATE_ACT_MODE_BLE_CONN) {
 800d306:	88fb      	ldrh	r3, [r7, #6]
 800d308:	f240 2202 	movw	r2, #514	@ 0x202
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d005      	beq.n	800d31c <app_mode_ble_conn_handler+0x154>
			bsp_wdg_refresh();
 800d310:	f7f4 fe96 	bl	8002040 <bsp_wdg_refresh>
			HAL_Delay(100);
 800d314:	2064      	movs	r0, #100	@ 0x64
 800d316:	f003 fd05 	bl	8010d24 <HAL_Delay>
 800d31a:	e009      	b.n	800d330 <app_mode_ble_conn_handler+0x168>
		}
		else if (curr_ble_state == BLE_STATE_ADV_STOP) {
 800d31c:	797b      	ldrb	r3, [r7, #5]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d106      	bne.n	800d330 <app_mode_ble_conn_handler+0x168>
			sens_en = false;
 800d322:	4b12      	ldr	r3, [pc, #72]	@ (800d36c <app_mode_ble_conn_handler+0x1a4>)
 800d324:	2200      	movs	r2, #0
 800d326:	701a      	strb	r2, [r3, #0]
			app_func_sm_current_state_set(STATE_ACT_MODE_BLE_ACT);
 800d328:	f240 2001 	movw	r0, #513	@ 0x201
 800d32c:	f7f7 fd4e 	bl	8004dcc <app_func_sm_current_state_set>
		}
		curr_state = app_func_sm_current_state_get();
 800d330:	f7f7 fd5c 	bl	8004dec <app_func_sm_current_state_get>
 800d334:	4603      	mov	r3, r0
 800d336:	80fb      	strh	r3, [r7, #6]
	while(curr_state == STATE_ACT_MODE_BLE_CONN) {
 800d338:	88fb      	ldrh	r3, [r7, #6]
 800d33a:	f240 2202 	movw	r2, #514	@ 0x202
 800d33e:	4293      	cmp	r3, r2
 800d340:	f43f af75 	beq.w	800d22e <app_mode_ble_conn_handler+0x66>
	}
}
 800d344:	bf00      	nop
 800d346:	bf00      	nop
 800d348:	3708      	adds	r7, #8
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}
 800d34e:	bf00      	nop
 800d350:	0800bc05 	.word	0x0800bc05
 800d354:	20006cf0 	.word	0x20006cf0
 800d358:	0802aee0 	.word	0x0802aee0
 800d35c:	408f4000 	.word	0x408f4000
 800d360:	20001a34 	.word	0x20001a34
 800d364:	20001a38 	.word	0x20001a38
 800d368:	20001a3c 	.word	0x20001a3c
 800d36c:	20006cfa 	.word	0x20006cfa
 800d370:	20006cfc 	.word	0x20006cfc
 800d374:	51eb851f 	.word	0x51eb851f
 800d378:	20006dec 	.word	0x20006dec
 800d37c:	20006cf8 	.word	0x20006cf8

0800d380 <app_mode_ble_conn_timer_cb>:

/**
 * @brief Callback for the timers in BLE connection mode, unit: ms
 * 
 */
void app_mode_ble_conn_timer_cb(void) {
 800d380:	b480      	push	{r7}
 800d382:	af00      	add	r7, sp, #0
	if (idle_connection_ms_timer > 0) {
 800d384:	4b0f      	ldr	r3, [pc, #60]	@ (800d3c4 <app_mode_ble_conn_timer_cb+0x44>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	dd04      	ble.n	800d396 <app_mode_ble_conn_timer_cb+0x16>
		idle_connection_ms_timer--;
 800d38c:	4b0d      	ldr	r3, [pc, #52]	@ (800d3c4 <app_mode_ble_conn_timer_cb+0x44>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	3b01      	subs	r3, #1
 800d392:	4a0c      	ldr	r2, [pc, #48]	@ (800d3c4 <app_mode_ble_conn_timer_cb+0x44>)
 800d394:	6013      	str	r3, [r2, #0]
	}

	if (disconnect_request_ms_timer > 0) {
 800d396:	4b0c      	ldr	r3, [pc, #48]	@ (800d3c8 <app_mode_ble_conn_timer_cb+0x48>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	dd04      	ble.n	800d3a8 <app_mode_ble_conn_timer_cb+0x28>
		disconnect_request_ms_timer--;
 800d39e:	4b0a      	ldr	r3, [pc, #40]	@ (800d3c8 <app_mode_ble_conn_timer_cb+0x48>)
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	3b01      	subs	r3, #1
 800d3a4:	4a08      	ldr	r2, [pc, #32]	@ (800d3c8 <app_mode_ble_conn_timer_cb+0x48>)
 800d3a6:	6013      	str	r3, [r2, #0]
	}

	if (ble_access_ms_timer > 0) {
 800d3a8:	4b08      	ldr	r3, [pc, #32]	@ (800d3cc <app_mode_ble_conn_timer_cb+0x4c>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	dd04      	ble.n	800d3ba <app_mode_ble_conn_timer_cb+0x3a>
		ble_access_ms_timer--;
 800d3b0:	4b06      	ldr	r3, [pc, #24]	@ (800d3cc <app_mode_ble_conn_timer_cb+0x4c>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	3b01      	subs	r3, #1
 800d3b6:	4a05      	ldr	r2, [pc, #20]	@ (800d3cc <app_mode_ble_conn_timer_cb+0x4c>)
 800d3b8:	6013      	str	r3, [r2, #0]
	}
}
 800d3ba:	bf00      	nop
 800d3bc:	46bd      	mov	sp, r7
 800d3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c2:	4770      	bx	lr
 800d3c4:	20001a34 	.word	0x20001a34
 800d3c8:	20001a38 	.word	0x20001a38
 800d3cc:	20001a3c 	.word	0x20001a3c

0800d3d0 <app_mode_bsl_handler>:

/**
 * @brief Handler for BSL mode
 * 
 */
void app_mode_bsl_handler(void) {
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b0a0      	sub	sp, #128	@ 0x80
 800d3d4:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef OBInit;
    HAL_FLASHEx_OBGetConfig(&OBInit);
 800d3d6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f008 fbf4 	bl	8015bc8 <HAL_FLASHEx_OBGetConfig>

	FLASH_EraseInitTypeDef EraseInitStruct = {
 800d3e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	601a      	str	r2, [r3, #0]
 800d3e8:	605a      	str	r2, [r3, #4]
 800d3ea:	609a      	str	r2, [r3, #8]
 800d3ec:	60da      	str	r2, [r3, #12]
 800d3ee:	2302      	movs	r3, #2
 800d3f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			.TypeErase = FLASH_TYPEERASE_PAGES,
			.Page = 0,
			.NbPages = FLASH_PAGE_NB, /* parasoft-suppress MISRAC2012-RULE_11_4-a "This definition comes from HAL." */ /* parasoft-suppress MISRAC2012-RULE_10_4-b "This definition comes from HAL." */
 800d3f2:	4b72      	ldr	r3, [pc, #456]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d3f4:	881b      	ldrh	r3, [r3, #0]
 800d3f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d3fa:	4293      	cmp	r3, r2
 800d3fc:	d00b      	beq.n	800d416 <app_mode_bsl_handler+0x46>
 800d3fe:	4b6f      	ldr	r3, [pc, #444]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d400:	881b      	ldrh	r3, [r3, #0]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d005      	beq.n	800d412 <app_mode_bsl_handler+0x42>
 800d406:	4b6d      	ldr	r3, [pc, #436]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d408:	881b      	ldrh	r3, [r3, #0]
 800d40a:	029b      	lsls	r3, r3, #10
 800d40c:	085b      	lsrs	r3, r3, #1
 800d40e:	0b5b      	lsrs	r3, r3, #13
 800d410:	e002      	b.n	800d418 <app_mode_bsl_handler+0x48>
 800d412:	2380      	movs	r3, #128	@ 0x80
 800d414:	e000      	b.n	800d418 <app_mode_bsl_handler+0x48>
 800d416:	2380      	movs	r3, #128	@ 0x80
	FLASH_EraseInitTypeDef EraseInitStruct = {
 800d418:	63bb      	str	r3, [r7, #56]	@ 0x38
	};

	if ((OBInit.USERConfig & OB_SWAP_BANK_ENABLE) == OB_SWAP_BANK_DISABLE) {
 800d41a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d41c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d420:	2b00      	cmp	r3, #0
 800d422:	d105      	bne.n	800d430 <app_mode_bsl_handler+0x60>
		EraseInitStruct.Banks = FLASH_BANK_2;
 800d424:	2302      	movs	r3, #2
 800d426:	633b      	str	r3, [r7, #48]	@ 0x30
		OBInit.USERConfig = OB_SWAP_BANK_ENABLE;
 800d428:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800d42c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d42e:	e003      	b.n	800d438 <app_mode_bsl_handler+0x68>
	}
	else {
		EraseInitStruct.Banks = FLASH_BANK_1;
 800d430:	2301      	movs	r3, #1
 800d432:	633b      	str	r3, [r7, #48]	@ 0x30
		OBInit.USERConfig = OB_SWAP_BANK_DISABLE;
 800d434:	2300      	movs	r3, #0
 800d436:	65bb      	str	r3, [r7, #88]	@ 0x58
	}

	OBInit.OptionType = OPTIONBYTE_USER;
 800d438:	2304      	movs	r3, #4
 800d43a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	OBInit.USERType = OB_USER_SWAP_BANK;
 800d43c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d440:	657b      	str	r3, [r7, #84]	@ 0x54

	FW_Image_Info_t image_info;
	uint32_t Offset = 0;
 800d442:	2300      	movs	r3, #0
 800d444:	67fb      	str	r3, [r7, #124]	@ 0x7c
	static uint8_t FlashData[LEN_FLASH_SIZE];
	uint32_t PageError = 0;
 800d446:	2300      	movs	r3, #0
 800d448:	607b      	str	r3, [r7, #4]
	uint8_t fail_times = 0;
 800d44a:	2300      	movs	r3, #0
 800d44c:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b

	while(fail_times < 3U) {
 800d450:	e09f      	b.n	800d592 <app_mode_bsl_handler+0x1c2>
		bsp_wdg_refresh();
 800d452:	f7f4 fdf5 	bl	8002040 <bsp_wdg_refresh>
		HAL_ERROR_CHECK(HAL_FLASH_Unlock());
 800d456:	f008 f9a1 	bl	801579c <HAL_FLASH_Unlock>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d001      	beq.n	800d464 <app_mode_bsl_handler+0x94>
 800d460:	f002 fb33 	bl	800faca <Error_Handler>

		bsp_fram_read((uint32_t)ADDR_FW_IMG_INFO, (uint8_t*)&image_info, (uint16_t)sizeof(image_info));
 800d464:	f107 0308 	add.w	r3, r7, #8
 800d468:	2224      	movs	r2, #36	@ 0x24
 800d46a:	4619      	mov	r1, r3
 800d46c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800d470:	f7f4 f888 	bl	8001584 <bsp_fram_read>

		PageError = 0;
 800d474:	2300      	movs	r3, #0
 800d476:	607b      	str	r3, [r7, #4]
		HAL_ERROR_CHECK(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError));
 800d478:	1d3a      	adds	r2, r7, #4
 800d47a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800d47e:	4611      	mov	r1, r2
 800d480:	4618      	mov	r0, r3
 800d482:	f008 fab9 	bl	80159f8 <HAL_FLASHEx_Erase>
 800d486:	4603      	mov	r3, r0
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d001      	beq.n	800d490 <app_mode_bsl_handler+0xc0>
 800d48c:	f002 fb1d 	bl	800faca <Error_Handler>

		uint32_t DataAddress = (uint32_t)&FlashData[0]; /* parasoft-suppress MISRAC2012-RULE_11_4-a "Confirmed compliance with this rule." */
 800d490:	4b4b      	ldr	r3, [pc, #300]	@ (800d5c0 <app_mode_bsl_handler+0x1f0>)
 800d492:	677b      	str	r3, [r7, #116]	@ 0x74
		uint32_t bank2_base = BANK2_ADDR;
 800d494:	4b49      	ldr	r3, [pc, #292]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d496:	881b      	ldrh	r3, [r3, #0]
 800d498:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d49c:	4293      	cmp	r3, r2
 800d49e:	d00d      	beq.n	800d4bc <app_mode_bsl_handler+0xec>
 800d4a0:	4b46      	ldr	r3, [pc, #280]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d4a2:	881b      	ldrh	r3, [r3, #0]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d006      	beq.n	800d4b6 <app_mode_bsl_handler+0xe6>
 800d4a8:	4b44      	ldr	r3, [pc, #272]	@ (800d5bc <app_mode_bsl_handler+0x1ec>)
 800d4aa:	881b      	ldrh	r3, [r3, #0]
 800d4ac:	029b      	lsls	r3, r3, #10
 800d4ae:	085b      	lsrs	r3, r3, #1
 800d4b0:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800d4b4:	e004      	b.n	800d4c0 <app_mode_bsl_handler+0xf0>
 800d4b6:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 800d4ba:	e001      	b.n	800d4c0 <app_mode_bsl_handler+0xf0>
 800d4bc:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 800d4c0:	673b      	str	r3, [r7, #112]	@ 0x70

		Offset = 0;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	67fb      	str	r3, [r7, #124]	@ 0x7c
		while(Offset < image_info.ImageSize) {
 800d4c6:	e019      	b.n	800d4fc <app_mode_bsl_handler+0x12c>
			bsp_wdg_refresh();
 800d4c8:	f7f4 fdba 	bl	8002040 <bsp_wdg_refresh>
			bsp_fram_read(ADDR_FW_IMG_BASE + Offset, FlashData, LEN_FLASH_SIZE);
 800d4cc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4ce:	f503 2380 	add.w	r3, r3, #262144	@ 0x40000
 800d4d2:	2210      	movs	r2, #16
 800d4d4:	493a      	ldr	r1, [pc, #232]	@ (800d5c0 <app_mode_bsl_handler+0x1f0>)
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7f4 f854 	bl	8001584 <bsp_fram_read>
			HAL_ERROR_CHECK(HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, bank2_base + Offset, DataAddress));
 800d4dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d4de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4e0:	4413      	add	r3, r2
 800d4e2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d4e4:	4619      	mov	r1, r3
 800d4e6:	2001      	movs	r0, #1
 800d4e8:	f008 f90e 	bl	8015708 <HAL_FLASH_Program>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d001      	beq.n	800d4f6 <app_mode_bsl_handler+0x126>
 800d4f2:	f002 faea 	bl	800faca <Error_Handler>
			Offset += LEN_FLASH_SIZE;
 800d4f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d4f8:	3310      	adds	r3, #16
 800d4fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
		while(Offset < image_info.ImageSize) {
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d500:	429a      	cmp	r2, r3
 800d502:	d3e1      	bcc.n	800d4c8 <app_mode_bsl_handler+0xf8>
		}
		HAL_ERROR_CHECK(HAL_ICACHE_Invalidate());
 800d504:	f00c fbd6 	bl	8019cb4 <HAL_ICACHE_Invalidate>
 800d508:	4603      	mov	r3, r0
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d001      	beq.n	800d512 <app_mode_bsl_handler+0x142>
 800d50e:	f002 fadc 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(HAL_FLASH_Lock());
 800d512:	f008 f965 	bl	80157e0 <HAL_FLASH_Lock>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d001      	beq.n	800d520 <app_mode_bsl_handler+0x150>
 800d51c:	f002 fad5 	bl	800faca <Error_Handler>
		bsp_wdg_refresh();
 800d520:	f7f4 fd8e 	bl	8002040 <bsp_wdg_refresh>
		if (app_func_auth_compare_flash_hash(image_info.ImageSize, image_info.ImageHash)) {
 800d524:	68ba      	ldr	r2, [r7, #8]
 800d526:	f107 0308 	add.w	r3, r7, #8
 800d52a:	3304      	adds	r3, #4
 800d52c:	4619      	mov	r1, r3
 800d52e:	4610      	mov	r0, r2
 800d530:	f7f4 fec8 	bl	80022c4 <app_func_auth_compare_flash_hash>
 800d534:	4603      	mov	r3, r0
 800d536:	2b00      	cmp	r3, #0
 800d538:	d026      	beq.n	800d588 <app_mode_bsl_handler+0x1b8>
			HAL_ERROR_CHECK(HAL_FLASH_Unlock());
 800d53a:	f008 f92f 	bl	801579c <HAL_FLASH_Unlock>
 800d53e:	4603      	mov	r3, r0
 800d540:	2b00      	cmp	r3, #0
 800d542:	d001      	beq.n	800d548 <app_mode_bsl_handler+0x178>
 800d544:	f002 fac1 	bl	800faca <Error_Handler>
			HAL_ERROR_CHECK(HAL_ICACHE_Invalidate());
 800d548:	f00c fbb4 	bl	8019cb4 <HAL_ICACHE_Invalidate>
 800d54c:	4603      	mov	r3, r0
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d001      	beq.n	800d556 <app_mode_bsl_handler+0x186>
 800d552:	f002 faba 	bl	800faca <Error_Handler>
			HAL_ERROR_CHECK(HAL_FLASH_OB_Unlock());
 800d556:	f008 f95d 	bl	8015814 <HAL_FLASH_OB_Unlock>
 800d55a:	4603      	mov	r3, r0
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d001      	beq.n	800d564 <app_mode_bsl_handler+0x194>
 800d560:	f002 fab3 	bl	800faca <Error_Handler>
			HAL_ERROR_CHECK(HAL_FLASHEx_OBProgram(&OBInit));
 800d564:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800d568:	4618      	mov	r0, r3
 800d56a:	f008 fab5 	bl	8015ad8 <HAL_FLASHEx_OBProgram>
 800d56e:	4603      	mov	r3, r0
 800d570:	2b00      	cmp	r3, #0
 800d572:	d001      	beq.n	800d578 <app_mode_bsl_handler+0x1a8>
 800d574:	f002 faa9 	bl	800faca <Error_Handler>
			HAL_ERROR_CHECK(HAL_FLASH_OB_Launch());
 800d578:	f008 f96e 	bl	8015858 <HAL_FLASH_OB_Launch>
 800d57c:	4603      	mov	r3, r0
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d007      	beq.n	800d592 <app_mode_bsl_handler+0x1c2>
 800d582:	f002 faa2 	bl	800faca <Error_Handler>
 800d586:	e004      	b.n	800d592 <app_mode_bsl_handler+0x1c2>
			//Option byte launch generates Option byte reset
		}
		else {
			fail_times++;
 800d588:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800d58c:	3301      	adds	r3, #1
 800d58e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
	while(fail_times < 3U) {
 800d592:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800d596:	2b02      	cmp	r3, #2
 800d598:	f67f af5b 	bls.w	800d452 <app_mode_bsl_handler+0x82>
		}
	}
	HAL_ERROR_CHECK(HAL_FLASH_Lock());
 800d59c:	f008 f920 	bl	80157e0 <HAL_FLASH_Lock>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <app_mode_bsl_handler+0x1da>
 800d5a6:	f002 fa90 	bl	800faca <Error_Handler>

	app_func_sm_current_state_set(STATE_ACT);
 800d5aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d5ae:	f7f7 fc0d 	bl	8004dcc <app_func_sm_current_state_set>
}
 800d5b2:	bf00      	nop
 800d5b4:	3780      	adds	r7, #128	@ 0x80
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	0bfa07a0 	.word	0x0bfa07a0
 800d5c0:	20006f00 	.word	0x20006f00

0800d5c4 <app_mode_impedance_test_get>:
/**
 * @brief Measure, obtain and record impedance
 * 
 * @return _Float64 The impedance of the load, unit: ohm
 */
_Float64 app_mode_impedance_test_get(void) {
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b094      	sub	sp, #80	@ 0x50
 800d5c8:	af00      	add	r7, sp, #0
	_Float64 sns_cathode_electrode_number = 0.0;
 800d5ca:	f04f 0200 	mov.w	r2, #0
 800d5ce:	f04f 0300 	mov.w	r3, #0
 800d5d2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	_Float64 sns_anode_electrode_number = 0.0;
 800d5d6:	f04f 0200 	mov.w	r2, #0
 800d5da:	f04f 0300 	mov.w	r3, #0
 800d5de:	e9c7 2306 	strd	r2, r3, [r7, #24]
	_Float64 max_safe_amplitude_mA = 0.0;
 800d5e2:	f04f 0200 	mov.w	r2, #0
 800d5e6:	f04f 0300 	mov.w	r3, #0
 800d5ea:	e9c7 2304 	strd	r2, r3, [r7, #16]

	app_func_para_data_get((const uint8_t*)SPID_SNS_CATHODE_ELECTRODE_NUMBER, (uint8_t*)&sns_cathode_electrode_number, (uint8_t)sizeof(_Float64));
 800d5ee:	f107 0320 	add.w	r3, r7, #32
 800d5f2:	2208      	movs	r2, #8
 800d5f4:	4619      	mov	r1, r3
 800d5f6:	4871      	ldr	r0, [pc, #452]	@ (800d7bc <app_mode_impedance_test_get+0x1f8>)
 800d5f8:	f7f7 fac5 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)SPID_SNS_ANODE_ELECTRODE_NUMBER, (uint8_t*)&sns_anode_electrode_number, (uint8_t)sizeof(_Float64));
 800d5fc:	f107 0318 	add.w	r3, r7, #24
 800d600:	2208      	movs	r2, #8
 800d602:	4619      	mov	r1, r3
 800d604:	486e      	ldr	r0, [pc, #440]	@ (800d7c0 <app_mode_impedance_test_get+0x1fc>)
 800d606:	f7f7 fabe 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)SPID_MAX_SAFE_AMPLITUDE, (uint8_t*)&max_safe_amplitude_mA, (uint8_t)sizeof(_Float64));
 800d60a:	f107 0310 	add.w	r3, r7, #16
 800d60e:	2208      	movs	r2, #8
 800d610:	4619      	mov	r1, r3
 800d612:	486c      	ldr	r0, [pc, #432]	@ (800d7c4 <app_mode_impedance_test_get+0x200>)
 800d614:	f7f7 fab7 	bl	8004b86 <app_func_para_data_get>

	uint16_t dacVoltage_mv = (uint16_t)app_func_stim_iout_to_dac(max_safe_amplitude_mA);
 800d618:	ed97 7b04 	vldr	d7, [r7, #16]
 800d61c:	eeb0 0a47 	vmov.f32	s0, s14
 800d620:	eef0 0a67 	vmov.f32	s1, s15
 800d624:	f7f8 fa14 	bl	8005a50 <app_func_stim_iout_to_dac>
 800d628:	ec53 2b10 	vmov	r2, r3, d0
 800d62c:	4610      	mov	r0, r2
 800d62e:	4619      	mov	r1, r3
 800d630:	f7f3 faa8 	bl	8000b84 <__aeabi_d2uiz>
 800d634:	4603      	mov	r3, r0
 800d636:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

	uint8_t sns_snkP_select = (uint8_t)sns_anode_electrode_number;
 800d63a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d63e:	4610      	mov	r0, r2
 800d640:	4619      	mov	r1, r3
 800d642:	f7f3 fa9f 	bl	8000b84 <__aeabi_d2uiz>
 800d646:	4603      	mov	r3, r0
 800d648:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	uint8_t sns_snkN_select = (uint8_t)sns_cathode_electrode_number;
 800d64c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d650:	4610      	mov	r0, r2
 800d652:	4619      	mov	r1, r3
 800d654:	f7f3 fa96 	bl	8000b84 <__aeabi_d2uiz>
 800d658:	4603      	mov	r3, r0
 800d65a:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
	Current_Sources_t configuration = {
 800d65e:	2301      	movs	r3, #1
 800d660:	723b      	strb	r3, [r7, #8]
 800d662:	2300      	movs	r3, #0
 800d664:	727b      	strb	r3, [r7, #9]
 800d666:	2300      	movs	r3, #0
 800d668:	72bb      	strb	r3, [r7, #10]
 800d66a:	2300      	movs	r3, #0
 800d66c:	72fb      	strb	r3, [r7, #11]
 800d66e:	2300      	movs	r3, #0
 800d670:	733b      	strb	r3, [r7, #12]
 800d672:	2300      	movs	r3, #0
 800d674:	737b      	strb	r3, [r7, #13]
 800d676:	2300      	movs	r3, #0
 800d678:	73bb      	strb	r3, [r7, #14]
			.snk3 = false,
			.snk4 = false,
			.snk5 = false,
	};

	Stim_Sel_t sel = {
 800d67a:	2300      	movs	r3, #0
 800d67c:	703b      	strb	r3, [r7, #0]
 800d67e:	2301      	movs	r3, #1
 800d680:	707b      	strb	r3, [r7, #1]
 800d682:	2300      	movs	r3, #0
 800d684:	70bb      	strb	r3, [r7, #2]
 800d686:	2300      	movs	r3, #0
 800d688:	70fb      	strb	r3, [r7, #3]
 800d68a:	2300      	movs	r3, #0
 800d68c:	713b      	strb	r3, [r7, #4]
 800d68e:	2300      	movs	r3, #0
 800d690:	717b      	strb	r3, [r7, #5]
 800d692:	2300      	movs	r3, #0
 800d694:	71bb      	strb	r3, [r7, #6]
			.sel_ch.ch2 	= STIM_SEL_CH2_SINK_CH2,
			.sel_ch.ch3 	= STIM_SEL_CH3_SINK_CH3,
			.sel_ch.ch4 	= STIM_SEL_CH4_SINK_CH4,
	};

	bool imp_n_sel0 = ((sns_snkN_select - 1) >> 0) & 0x01;
 800d696:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d69a:	3b01      	subs	r3, #1
 800d69c:	f003 0301 	and.w	r3, r3, #1
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	bf14      	ite	ne
 800d6a4:	2301      	movne	r3, #1
 800d6a6:	2300      	moveq	r3, #0
 800d6a8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	bool imp_n_sel1 = ((sns_snkN_select - 1) >> 1) & 0x01;
 800d6ac:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	105b      	asrs	r3, r3, #1
 800d6b4:	f003 0301 	and.w	r3, r3, #1
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	bf14      	ite	ne
 800d6bc:	2301      	movne	r3, #1
 800d6be:	2300      	moveq	r3, #0
 800d6c0:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
	bool imp_n_sel2 = ((sns_snkN_select - 1) >> 2) & 0x01;
 800d6c4:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d6c8:	3b01      	subs	r3, #1
 800d6ca:	109b      	asrs	r3, r3, #2
 800d6cc:	f003 0301 	and.w	r3, r3, #1
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	bf14      	ite	ne
 800d6d4:	2301      	movne	r3, #1
 800d6d6:	2300      	moveq	r3, #0
 800d6d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	bool imp_p_sel  = IMPIN_P_STIMA;
 800d6dc:	2300      	movs	r3, #0
 800d6de:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	switch(sns_snkP_select) {
 800d6e2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d6e6:	3b01      	subs	r3, #1
 800d6e8:	2b04      	cmp	r3, #4
 800d6ea:	d849      	bhi.n	800d780 <app_mode_impedance_test_get+0x1bc>
 800d6ec:	a201      	add	r2, pc, #4	@ (adr r2, 800d6f4 <app_mode_impedance_test_get+0x130>)
 800d6ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6f2:	bf00      	nop
 800d6f4:	0800d709 	.word	0x0800d709
 800d6f8:	0800d721 	.word	0x0800d721
 800d6fc:	0800d739 	.word	0x0800d739
 800d700:	0800d751 	.word	0x0800d751
 800d704:	0800d769 	.word	0x0800d769
	case 1:
		configuration.snk1 = true;
 800d708:	2301      	movs	r3, #1
 800d70a:	72bb      	strb	r3, [r7, #10]
		sel.stimA = STIMA_SEL_STIM1;
 800d70c:	2300      	movs	r3, #0
 800d70e:	703b      	strb	r3, [r7, #0]
		sel.stimB = STIMB_SEL_STIM2;
 800d710:	2300      	movs	r3, #0
 800d712:	707b      	strb	r3, [r7, #1]
		sel.sel_ch.ch1 = STIM_SEL_CH1_STIMA;
 800d714:	2301      	movs	r3, #1
 800d716:	70fb      	strb	r3, [r7, #3]
		imp_p_sel  = IMPIN_P_STIMA;
 800d718:	2300      	movs	r3, #0
 800d71a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		break;
 800d71e:	e02f      	b.n	800d780 <app_mode_impedance_test_get+0x1bc>
	case 2:
		configuration.snk2 = true;
 800d720:	2301      	movs	r3, #1
 800d722:	72fb      	strb	r3, [r7, #11]
		sel.stimA = STIMA_SEL_STIM1;
 800d724:	2300      	movs	r3, #0
 800d726:	703b      	strb	r3, [r7, #0]
		sel.stimB = STIMB_SEL_STIM2;
 800d728:	2300      	movs	r3, #0
 800d72a:	707b      	strb	r3, [r7, #1]
		sel.sel_ch.ch2 = STIM_SEL_CH2_STIMA;
 800d72c:	2301      	movs	r3, #1
 800d72e:	713b      	strb	r3, [r7, #4]
		imp_p_sel  = IMPIN_P_STIMA;
 800d730:	2300      	movs	r3, #0
 800d732:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		break;
 800d736:	e023      	b.n	800d780 <app_mode_impedance_test_get+0x1bc>
	case 3:
		configuration.snk3 = true;
 800d738:	2301      	movs	r3, #1
 800d73a:	733b      	strb	r3, [r7, #12]
		sel.stimA = STIMA_SEL_STIM2;
 800d73c:	2301      	movs	r3, #1
 800d73e:	703b      	strb	r3, [r7, #0]
		sel.stimB = STIMB_SEL_STIM1;
 800d740:	2301      	movs	r3, #1
 800d742:	707b      	strb	r3, [r7, #1]
		sel.sel_ch.ch3 = STIM_SEL_CH3_STIMB;
 800d744:	2301      	movs	r3, #1
 800d746:	717b      	strb	r3, [r7, #5]
		imp_p_sel  = IMPIN_P_STIMB;
 800d748:	2301      	movs	r3, #1
 800d74a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		break;
 800d74e:	e017      	b.n	800d780 <app_mode_impedance_test_get+0x1bc>
	case 4:
		configuration.snk4 = true;
 800d750:	2301      	movs	r3, #1
 800d752:	737b      	strb	r3, [r7, #13]
		sel.stimA = STIMA_SEL_STIM2;
 800d754:	2301      	movs	r3, #1
 800d756:	703b      	strb	r3, [r7, #0]
		sel.stimB = STIMB_SEL_STIM1;
 800d758:	2301      	movs	r3, #1
 800d75a:	707b      	strb	r3, [r7, #1]
		sel.sel_ch.ch4 = STIM_SEL_CH4_STIMB;
 800d75c:	2301      	movs	r3, #1
 800d75e:	71bb      	strb	r3, [r7, #6]
		imp_p_sel  = IMPIN_P_STIMB;
 800d760:	2301      	movs	r3, #1
 800d762:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		break;
 800d766:	e00b      	b.n	800d780 <app_mode_impedance_test_get+0x1bc>
	case 5:
		configuration.snk5 = true;
 800d768:	2301      	movs	r3, #1
 800d76a:	73bb      	strb	r3, [r7, #14]
		sel.stimA = STIMA_SEL_STIM1;
 800d76c:	2300      	movs	r3, #0
 800d76e:	703b      	strb	r3, [r7, #0]
		sel.stimB = STIMB_SEL_STIM2;
 800d770:	2300      	movs	r3, #0
 800d772:	707b      	strb	r3, [r7, #1]
		sel.sel_ch.encl = STIM_SEL_ENCL_STIMA;
 800d774:	2301      	movs	r3, #1
 800d776:	70bb      	strb	r3, [r7, #2]
		imp_p_sel  = IMPIN_P_STIMA;
 800d778:	2300      	movs	r3, #0
 800d77a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		break;
 800d77e:	bf00      	nop
	}

	switch(sns_snkN_select) {
 800d780:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d784:	3b01      	subs	r3, #1
 800d786:	2b04      	cmp	r3, #4
 800d788:	d821      	bhi.n	800d7ce <app_mode_impedance_test_get+0x20a>
 800d78a:	a201      	add	r2, pc, #4	@ (adr r2, 800d790 <app_mode_impedance_test_get+0x1cc>)
 800d78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d790:	0800d7a5 	.word	0x0800d7a5
 800d794:	0800d7ab 	.word	0x0800d7ab
 800d798:	0800d7b1 	.word	0x0800d7b1
 800d79c:	0800d7b7 	.word	0x0800d7b7
 800d7a0:	0800d7c9 	.word	0x0800d7c9
	case 1:
		configuration.snk1 = true;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	72bb      	strb	r3, [r7, #10]
		break;
 800d7a8:	e011      	b.n	800d7ce <app_mode_impedance_test_get+0x20a>
	case 2:
		configuration.snk2 = true;
 800d7aa:	2301      	movs	r3, #1
 800d7ac:	72fb      	strb	r3, [r7, #11]
		break;
 800d7ae:	e00e      	b.n	800d7ce <app_mode_impedance_test_get+0x20a>
	case 3:
		configuration.snk3 = true;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	733b      	strb	r3, [r7, #12]
		break;
 800d7b4:	e00b      	b.n	800d7ce <app_mode_impedance_test_get+0x20a>
	case 4:
		configuration.snk4 = true;
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	737b      	strb	r3, [r7, #13]
		break;
 800d7ba:	e008      	b.n	800d7ce <app_mode_impedance_test_get+0x20a>
 800d7bc:	0802af0c 	.word	0x0802af0c
 800d7c0:	0802af14 	.word	0x0802af14
 800d7c4:	0802af1c 	.word	0x0802af1c
	case 5:
		configuration.snk5 = true;
 800d7c8:	2301      	movs	r3, #1
 800d7ca:	73bb      	strb	r3, [r7, #14]
		break;
 800d7cc:	bf00      	nop
	}

	uint16_t samplingFrequency_hz = IMP_MEAS_SAMPLE_FQ_HZ;
 800d7ce:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800d7d2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	uint16_t periodPoints = app_func_meas_imp_sampPoints_get(samplingFrequency_hz, parameters.pulsePeriod_us);
 800d7d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800d7da:	4a6c      	ldr	r2, [pc, #432]	@ (800d98c <app_mode_impedance_test_get+0x3c8>)
 800d7dc:	6852      	ldr	r2, [r2, #4]
 800d7de:	4611      	mov	r1, r2
 800d7e0:	4618      	mov	r0, r3
 800d7e2:	f7f6 f9e9 	bl	8003bb8 <app_func_meas_imp_sampPoints_get>
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	uint16_t pulsePoints = app_func_meas_imp_sampPoints_get(samplingFrequency_hz, parameters.pulseWidth_us);
 800d7ec:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800d7f0:	4a66      	ldr	r2, [pc, #408]	@ (800d98c <app_mode_impedance_test_get+0x3c8>)
 800d7f2:	6812      	ldr	r2, [r2, #0]
 800d7f4:	4611      	mov	r1, r2
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f7f6 f9de 	bl	8003bb8 <app_func_meas_imp_sampPoints_get>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	memset(impVoltageBufferA, 0, sizeof(impVoltageBufferA));
 800d802:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800d806:	2100      	movs	r1, #0
 800d808:	4861      	ldr	r0, [pc, #388]	@ (800d990 <app_mode_impedance_test_get+0x3cc>)
 800d80a:	f01c f897 	bl	802993c <memset>
	memset(impVoltageBufferB, 0, sizeof(impVoltageBufferB));
 800d80e:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800d812:	2100      	movs	r1, #0
 800d814:	485f      	ldr	r0, [pc, #380]	@ (800d994 <app_mode_impedance_test_get+0x3d0>)
 800d816:	f01c f891 	bl	802993c <memset>

	bsp_wdg_refresh();
 800d81a:	f7f4 fc11 	bl	8002040 <bsp_wdg_refresh>
	app_func_stim_off();
 800d81e:	f7f9 fba3 	bl	8006f68 <app_func_stim_off>
	HAL_Delay(100);
 800d822:	2064      	movs	r0, #100	@ 0x64
 800d824:	f003 fa7e 	bl	8010d24 <HAL_Delay>

	app_func_stim_curr_src_set(configuration);
 800d828:	f107 0308 	add.w	r3, r7, #8
 800d82c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d830:	f7f8 fabc 	bl	8005dac <app_func_stim_curr_src_set>
	app_func_stim_circuit_para1_set(parameters);
 800d834:	4b55      	ldr	r3, [pc, #340]	@ (800d98c <app_mode_impedance_test_get+0x3c8>)
 800d836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800d838:	f7f8 fb16 	bl	8005e68 <app_func_stim_circuit_para1_set>

	app_func_stim_hv_supply_set(true, true);
 800d83c:	2101      	movs	r1, #1
 800d83e:	2001      	movs	r0, #1
 800d840:	f7f7 ff3a 	bl	80056b8 <app_func_stim_hv_supply_set>
	HAL_ERROR_CHECK(app_func_stim_hv_sup_volt_set((uint16_t)IMP_MEAS_HV_SUPPLY_MV));
 800d844:	f241 0068 	movw	r0, #4200	@ 0x1068
 800d848:	f7f7 ff62 	bl	8005710 <app_func_stim_hv_sup_volt_set>
 800d84c:	4603      	mov	r3, r0
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d001      	beq.n	800d856 <app_mode_impedance_test_get+0x292>
 800d852:	f002 f93a 	bl	800faca <Error_Handler>
	app_func_stim_vdds_sup_enable(true);
 800d856:	2001      	movs	r0, #1
 800d858:	f7f7 ffa6 	bl	80057a8 <app_func_stim_vdds_sup_enable>
	HAL_Delay(100);
 800d85c:	2064      	movs	r0, #100	@ 0x64
 800d85e:	f003 fa61 	bl	8010d24 <HAL_Delay>

	HAL_ERROR_CHECK(app_func_stim_dac_init());
 800d862:	f7f7 ffb3 	bl	80057cc <app_func_stim_dac_init>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d001      	beq.n	800d870 <app_mode_impedance_test_get+0x2ac>
 800d86c:	f002 f92d 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(app_func_stim_dac_volt_set(dacVoltage_mv, 0));
 800d870:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800d874:	2100      	movs	r1, #0
 800d876:	4618      	mov	r0, r3
 800d878:	f7f8 f814 	bl	80058a4 <app_func_stim_dac_volt_set>
 800d87c:	4603      	mov	r3, r0
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d001      	beq.n	800d886 <app_mode_impedance_test_get+0x2c2>
 800d882:	f002 f922 	bl	800faca <Error_Handler>

	app_func_stim_sel_set(sel);
 800d886:	463b      	mov	r3, r7
 800d888:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d88c:	f7f8 fa30 	bl	8005cf0 <app_func_stim_sel_set>
	app_func_stim_stimulus_enable(true);
 800d890:	2001      	movs	r0, #1
 800d892:	f7f8 fa07 	bl	8005ca4 <app_func_stim_stimulus_enable>

	app_func_meas_imp_sel_set(imp_n_sel0, imp_n_sel1, imp_n_sel2, imp_p_sel);
 800d896:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d89a:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800d89e:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800d8a2:	f897 0049 	ldrb.w	r0, [r7, #73]	@ 0x49
 800d8a6:	f7f6 f957 	bl	8003b58 <app_func_meas_imp_sel_set>
	app_func_meas_imp_enable(true);
 800d8aa:	2001      	movs	r0, #1
 800d8ac:	f7f6 f942 	bl	8003b34 <app_func_meas_imp_enable>

	HAL_Delay(100);
 800d8b0:	2064      	movs	r0, #100	@ 0x64
 800d8b2:	f003 fa37 	bl	8010d24 <HAL_Delay>
	bsp_wdg_refresh();
 800d8b6:	f7f4 fbc3 	bl	8002040 <bsp_wdg_refresh>

	app_func_stim_mux_enable(true);
 800d8ba:	2001      	movs	r0, #1
 800d8bc:	f7f8 fa04 	bl	8005cc8 <app_func_stim_mux_enable>
	app_func_stim_stim1_start(true);
 800d8c0:	2001      	movs	r0, #1
 800d8c2:	f7f8 fb49 	bl	8005f58 <app_func_stim_stim1_start>
	HAL_Delay(parameters.trainOnDuration_ms);
 800d8c6:	4b31      	ldr	r3, [pc, #196]	@ (800d98c <app_mode_impedance_test_get+0x3c8>)
 800d8c8:	689b      	ldr	r3, [r3, #8]
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f003 fa2a 	bl	8010d24 <HAL_Delay>
	app_func_stim_sync();
 800d8d0:	f7f9 fb14 	bl	8006efc <app_func_stim_sync>
	app_func_meas_imp_volt_meas(IMPIN_CH_P, impVoltageBufferA, periodPoints, samplingFrequency_hz);
 800d8d4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800d8d8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800d8dc:	492c      	ldr	r1, [pc, #176]	@ (800d990 <app_mode_impedance_test_get+0x3cc>)
 800d8de:	482e      	ldr	r0, [pc, #184]	@ (800d998 <app_mode_impedance_test_get+0x3d4>)
 800d8e0:	f7f6 f9ac 	bl	8003c3c <app_func_meas_imp_volt_meas>
	app_func_stim_sync();
 800d8e4:	f7f9 fb0a 	bl	8006efc <app_func_stim_sync>
	app_func_meas_imp_volt_meas(IMPIN_CH_N, impVoltageBufferB, periodPoints, samplingFrequency_hz);
 800d8e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800d8ec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800d8f0:	4928      	ldr	r1, [pc, #160]	@ (800d994 <app_mode_impedance_test_get+0x3d0>)
 800d8f2:	482a      	ldr	r0, [pc, #168]	@ (800d99c <app_mode_impedance_test_get+0x3d8>)
 800d8f4:	f7f6 f9a2 	bl	8003c3c <app_func_meas_imp_volt_meas>
	app_func_stim_off();
 800d8f8:	f7f9 fb36 	bl	8006f68 <app_func_stim_off>
	app_func_meas_imp_enable(false);
 800d8fc:	2000      	movs	r0, #0
 800d8fe:	f7f6 f919 	bl	8003b34 <app_func_meas_imp_enable>
		bsp_wdg_refresh();
	}
	swvTrace = 0;
#endif

	_Float64 impVoltageA = app_func_meas_imp_volt_calc(impVoltageBufferA, periodPoints, pulsePoints);
 800d902:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800d906:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800d90a:	4619      	mov	r1, r3
 800d90c:	4820      	ldr	r0, [pc, #128]	@ (800d990 <app_mode_impedance_test_get+0x3cc>)
 800d90e:	f7f6 f9af 	bl	8003c70 <app_func_meas_imp_volt_calc>
 800d912:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
	_Float64 impVoltageB = app_func_meas_imp_volt_calc(impVoltageBufferB, periodPoints, pulsePoints);
 800d916:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800d91a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800d91e:	4619      	mov	r1, r3
 800d920:	481c      	ldr	r0, [pc, #112]	@ (800d994 <app_mode_impedance_test_get+0x3d0>)
 800d922:	f7f6 f9a5 	bl	8003c70 <app_func_meas_imp_volt_calc>
 800d926:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
	impVoltage = impVoltageA + impVoltageB;
 800d92a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d92e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800d932:	f7f2 fcaf 	bl	8000294 <__adddf3>
 800d936:	4602      	mov	r2, r0
 800d938:	460b      	mov	r3, r1
 800d93a:	4919      	ldr	r1, [pc, #100]	@ (800d9a0 <app_mode_impedance_test_get+0x3dc>)
 800d93c:	e9c1 2300 	strd	r2, r3, [r1]

	_Float64 impedance = app_func_meas_imp_calc(dacVoltage_mv, impVoltage);
 800d940:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800d944:	4618      	mov	r0, r3
 800d946:	f7f2 fde1 	bl	800050c <__aeabi_ui2d>
 800d94a:	4b15      	ldr	r3, [pc, #84]	@ (800d9a0 <app_mode_impedance_test_get+0x3dc>)
 800d94c:	ed93 7b00 	vldr	d7, [r3]
 800d950:	eeb0 1a47 	vmov.f32	s2, s14
 800d954:	eef0 1a67 	vmov.f32	s3, s15
 800d958:	ec41 0b10 	vmov	d0, r0, r1
 800d95c:	f7f6 fa10 	bl	8003d80 <app_func_meas_imp_calc>
 800d960:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
	app_func_logs_imped_write((uint32_t)impedance);
 800d964:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800d968:	f7f3 f90c 	bl	8000b84 <__aeabi_d2uiz>
 800d96c:	4603      	mov	r3, r0
 800d96e:	4618      	mov	r0, r3
 800d970:	f7f5 fcac 	bl	80032cc <app_func_logs_imped_write>

	return impedance;
 800d974:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d978:	ec43 2b17 	vmov	d7, r2, r3
}
 800d97c:	eeb0 0a47 	vmov.f32	s0, s14
 800d980:	eef0 0a67 	vmov.f32	s1, s15
 800d984:	3750      	adds	r7, #80	@ 0x50
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
 800d98a:	bf00      	nop
 800d98c:	20001a40 	.word	0x20001a40
 800d990:	20006f10 	.word	0x20006f10
 800d994:	20007eb0 	.word	0x20007eb0
 800d998:	14000020 	.word	0x14000020
 800d99c:	18000040 	.word	0x18000040
 800d9a0:	20008e50 	.word	0x20008e50

0800d9a4 <app_mode_impedance_test_handler>:

/**
 * @brief Handler for impedance test mode
 *
 */
void app_mode_impedance_test_handler(void) {
 800d9a4:	b580      	push	{r7, lr}
 800d9a6:	b088      	sub	sp, #32
 800d9a8:	af00      	add	r7, sp, #0
	_Float64 max_safe_amplitude_mA = 0.0;
 800d9aa:	f04f 0200 	mov.w	r2, #0
 800d9ae:	f04f 0300 	mov.w	r3, #0
 800d9b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	_Float64 min_safe_impedance_ohm = 0.0;
 800d9b6:	f04f 0200 	mov.w	r2, #0
 800d9ba:	f04f 0300 	mov.w	r3, #0
 800d9be:	e9c7 2300 	strd	r2, r3, [r7]

	app_func_para_data_get((const uint8_t*)SPID_MAX_SAFE_AMPLITUDE, (uint8_t*)&max_safe_amplitude_mA, (uint8_t)sizeof(_Float64));
 800d9c2:	f107 0308 	add.w	r3, r7, #8
 800d9c6:	2208      	movs	r2, #8
 800d9c8:	4619      	mov	r1, r3
 800d9ca:	4832      	ldr	r0, [pc, #200]	@ (800da94 <app_mode_impedance_test_handler+0xf0>)
 800d9cc:	f7f7 f8db 	bl	8004b86 <app_func_para_data_get>
	app_func_para_data_get((const uint8_t*)SPID_MIN_SAFE_IMPEDANCE, (uint8_t*)&min_safe_impedance_ohm, (uint8_t)sizeof(_Float64));
 800d9d0:	463b      	mov	r3, r7
 800d9d2:	2208      	movs	r2, #8
 800d9d4:	4619      	mov	r1, r3
 800d9d6:	4830      	ldr	r0, [pc, #192]	@ (800da98 <app_mode_impedance_test_handler+0xf4>)
 800d9d8:	f7f7 f8d5 	bl	8004b86 <app_func_para_data_get>

	_Float64 impedance = app_mode_impedance_test_get();
 800d9dc:	f7ff fdf2 	bl	800d5c4 <app_mode_impedance_test_get>
 800d9e0:	ed87 0b06 	vstr	d0, [r7, #24]
	if (impedance < min_safe_impedance_ohm) {
 800d9e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9e8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800d9ec:	f7f3 f87a 	bl	8000ae4 <__aeabi_dcmplt>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d003      	beq.n	800d9fe <app_mode_impedance_test_handler+0x5a>
		app_func_logs_event_write((const char*)EVENT_SHORT_CIRCUIT, NULL);
 800d9f6:	2100      	movs	r1, #0
 800d9f8:	4828      	ldr	r0, [pc, #160]	@ (800da9c <app_mode_impedance_test_handler+0xf8>)
 800d9fa:	f7f5 fb4f 	bl	800309c <app_func_logs_event_write>
	}

	_Float64 present_max_amplitude_mA = impVoltage / impedance;
 800d9fe:	4b28      	ldr	r3, [pc, #160]	@ (800daa0 <app_mode_impedance_test_handler+0xfc>)
 800da00:	e9d3 0100 	ldrd	r0, r1, [r3]
 800da04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da08:	f7f2 ff24 	bl	8000854 <__aeabi_ddiv>
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	e9c7 2304 	strd	r2, r3, [r7, #16]
	present_max_amplitude_mA = app_func_para_val_quant_clip((const uint8_t*)SPID_MAX_SAFE_AMPLITUDE, present_max_amplitude_mA);
 800da14:	ed97 0b04 	vldr	d0, [r7, #16]
 800da18:	481e      	ldr	r0, [pc, #120]	@ (800da94 <app_mode_impedance_test_handler+0xf0>)
 800da1a:	f7f7 f977 	bl	8004d0c <app_func_para_val_quant_clip>
 800da1e:	ed87 0b04 	vstr	d0, [r7, #16]

	if (present_max_amplitude_mA != max_safe_amplitude_mA) {
 800da22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800da26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800da2a:	f7f3 f851 	bl	8000ad0 <__aeabi_dcmpeq>
 800da2e:	4603      	mov	r3, r0
 800da30:	2b00      	cmp	r3, #0
 800da32:	d124      	bne.n	800da7e <app_mode_impedance_test_handler+0xda>
		if (present_max_amplitude_mA < max_safe_amplitude_mA) {
 800da34:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800da38:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800da3c:	f7f3 f852 	bl	8000ae4 <__aeabi_dcmplt>
 800da40:	4603      	mov	r3, r0
 800da42:	2b00      	cmp	r3, #0
 800da44:	d004      	beq.n	800da50 <app_mode_impedance_test_handler+0xac>
			app_func_logs_event_write((const char*)EVENT_HIGH_IMPED, NULL);
 800da46:	2100      	movs	r1, #0
 800da48:	4816      	ldr	r0, [pc, #88]	@ (800daa4 <app_mode_impedance_test_handler+0x100>)
 800da4a:	f7f5 fb27 	bl	800309c <app_func_logs_event_write>
 800da4e:	e00c      	b.n	800da6a <app_mode_impedance_test_handler+0xc6>
		}
		else if (present_max_amplitude_mA > max_safe_amplitude_mA) {
 800da50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800da54:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800da58:	f7f3 f862 	bl	8000b20 <__aeabi_dcmpgt>
 800da5c:	4603      	mov	r3, r0
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d003      	beq.n	800da6a <app_mode_impedance_test_handler+0xc6>
			app_func_logs_event_write((const char*)EVENT_NORMAL_IMPED, NULL);
 800da62:	2100      	movs	r1, #0
 800da64:	4810      	ldr	r0, [pc, #64]	@ (800daa8 <app_mode_impedance_test_handler+0x104>)
 800da66:	f7f5 fb19 	bl	800309c <app_func_logs_event_write>
		}
		max_safe_amplitude_mA = present_max_amplitude_mA;
 800da6a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800da6e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		app_func_para_data_set((const uint8_t*)SPID_MAX_SAFE_AMPLITUDE, (uint8_t*)&max_safe_amplitude_mA);
 800da72:	f107 0308 	add.w	r3, r7, #8
 800da76:	4619      	mov	r1, r3
 800da78:	4806      	ldr	r0, [pc, #24]	@ (800da94 <app_mode_impedance_test_handler+0xf0>)
 800da7a:	f7f7 f83c 	bl	8004af6 <app_func_para_data_set>
	}

	app_func_sm_current_state_set(STATE_ACT);
 800da7e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800da82:	f7f7 f9a3 	bl	8004dcc <app_func_sm_current_state_set>
	app_func_sm_impedance_timer_enable();
 800da86:	f7f7 f9bd 	bl	8004e04 <app_func_sm_impedance_timer_enable>
}
 800da8a:	bf00      	nop
 800da8c:	3720      	adds	r7, #32
 800da8e:	46bd      	mov	sp, r7
 800da90:	bd80      	pop	{r7, pc}
 800da92:	bf00      	nop
 800da94:	0802af1c 	.word	0x0802af1c
 800da98:	0802af24 	.word	0x0802af24
 800da9c:	0802af2c 	.word	0x0802af2c
 800daa0:	20008e50 	.word	0x20008e50
 800daa4:	0802af34 	.word	0x0802af34
 800daa8:	0802af3c 	.word	0x0802af3c

0800daac <app_mode_oad_cmd_parser>:
 * @brief Parser for request commands in OAD mode, used to communicate with the remote end
 * 
 * @param req Request command to be parsed
 * @return Cmd_Resp_t The response command to be replied after parsing the request command
 */
static Cmd_Resp_t app_mode_oad_cmd_parser(Cmd_Req_t req) {
 800daac:	b590      	push	{r4, r7, lr}
 800daae:	b0cd      	sub	sp, #308	@ 0x134
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	f507 7498 	add.w	r4, r7, #304	@ 0x130
 800dab6:	f5a4 7492 	sub.w	r4, r4, #292	@ 0x124
 800daba:	6020      	str	r0, [r4, #0]
 800dabc:	f507 7098 	add.w	r0, r7, #304	@ 0x130
 800dac0:	f5a0 7098 	sub.w	r0, r0, #304	@ 0x130
 800dac4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	Cmd_Resp_t resp = {
			.Opcode 		= req.Opcode,
 800dac8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dacc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dad0:	781b      	ldrb	r3, [r3, #0]
	Cmd_Resp_t resp = {
 800dad2:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
 800dad6:	2300      	movs	r3, #0
 800dad8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
 800dadc:	2300      	movs	r3, #0
 800dade:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800dae2:	2300      	movs	r3, #0
 800dae4:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
			.Status 		= STATUS_SUCCESS,
			.Payload 		= NULL,
			.PayloadLen 	= 0,
	};
	uint8_t len_payload_min = 0;
 800dae8:	2300      	movs	r3, #0
 800daea:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
	uint8_t len_payload_max = 0;
 800daee:	2300      	movs	r3, #0
 800daf0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

	switch(req.Opcode) {
 800daf4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800daf8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dafc:	781b      	ldrb	r3, [r3, #0]
 800dafe:	2bf4      	cmp	r3, #244	@ 0xf4
 800db00:	d002      	beq.n	800db08 <app_mode_oad_cmd_parser+0x5c>
 800db02:	2bf5      	cmp	r3, #245	@ 0xf5
 800db04:	d066      	beq.n	800dbd4 <app_mode_oad_cmd_parser+0x128>
 800db06:	e0b1      	b.n	800dc6c <app_mode_oad_cmd_parser+0x1c0>
	case OP_DOWNLOAD_FW_IMAGE:
	{
		len_payload_min = (uint8_t)sizeof(FW_Image_Packet_t);
 800db08:	2384      	movs	r3, #132	@ 0x84
 800db0a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
		len_payload_max = (uint8_t)sizeof(FW_Image_Packet_t);
 800db0e:	2384      	movs	r3, #132	@ 0x84
 800db10:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800db14:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db18:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db1c:	7a1b      	ldrb	r3, [r3, #8]
 800db1e:	f897 212f 	ldrb.w	r2, [r7, #303]	@ 0x12f
 800db22:	429a      	cmp	r2, r3
 800db24:	d808      	bhi.n	800db38 <app_mode_oad_cmd_parser+0x8c>
 800db26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db2a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db2e:	7a1b      	ldrb	r3, [r3, #8]
 800db30:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800db34:	429a      	cmp	r2, r3
 800db36:	d203      	bcs.n	800db40 <app_mode_oad_cmd_parser+0x94>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800db38:	23f1      	movs	r3, #241	@ 0xf1
 800db3a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
					bsp_fram_write(ADDR_FW_IMG_BASE + image_packet_write.ImageDataOffset, image_packet_write.ImageData, SIZE_FW_IMG_PKG, true);
				}
			}
		}
	}
		break;
 800db3e:	e099      	b.n	800dc74 <app_mode_oad_cmd_parser+0x1c8>
			(void)memcpy((uint8_t*)&image_packet_write, req.Payload, sizeof(FW_Image_Packet_t));
 800db40:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db44:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db48:	6859      	ldr	r1, [r3, #4]
 800db4a:	f107 0310 	add.w	r3, r7, #16
 800db4e:	2284      	movs	r2, #132	@ 0x84
 800db50:	4618      	mov	r0, r3
 800db52:	f01b ff37 	bl	80299c4 <memcpy>
			if ((image_packet_write.ImageDataOffset + SIZE_FW_IMG_PKG) > SIZE_FW_IMG) {
 800db56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db5a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	3380      	adds	r3, #128	@ 0x80
 800db62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800db66:	d903      	bls.n	800db70 <app_mode_oad_cmd_parser+0xc4>
				resp.Status = STATUS_INVALID;
 800db68:	2301      	movs	r3, #1
 800db6a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
		break;
 800db6e:	e081      	b.n	800dc74 <app_mode_oad_cmd_parser+0x1c8>
				(void)memcpy((uint8_t*)&image_packet_read, req.Payload, sizeof(FW_Image_Packet_t));
 800db70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800db74:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800db78:	6859      	ldr	r1, [r3, #4]
 800db7a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800db7e:	2284      	movs	r2, #132	@ 0x84
 800db80:	4618      	mov	r0, r3
 800db82:	f01b ff1f 	bl	80299c4 <memcpy>
				bsp_fram_read(ADDR_FW_IMG_BASE + image_packet_read.ImageDataOffset, image_packet_read.ImageData, SIZE_FW_IMG_PKG);
 800db86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800db8a:	f503 2080 	add.w	r0, r3, #262144	@ 0x40000
 800db8e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800db92:	3304      	adds	r3, #4
 800db94:	2280      	movs	r2, #128	@ 0x80
 800db96:	4619      	mov	r1, r3
 800db98:	f7f3 fcf4 	bl	8001584 <bsp_fram_read>
				if (memcmp(image_packet_read.ImageData, image_packet_write.ImageData, sizeof(image_packet_read.ImageData)) != 0) {
 800db9c:	f107 0310 	add.w	r3, r7, #16
 800dba0:	1d19      	adds	r1, r3, #4
 800dba2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800dba6:	3304      	adds	r3, #4
 800dba8:	2280      	movs	r2, #128	@ 0x80
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f01b fe9c 	bl	80298e8 <memcmp>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d05e      	beq.n	800dc74 <app_mode_oad_cmd_parser+0x1c8>
					bsp_fram_write(ADDR_FW_IMG_BASE + image_packet_write.ImageDataOffset, image_packet_write.ImageData, SIZE_FW_IMG_PKG, true);
 800dbb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dbba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	f503 2080 	add.w	r0, r3, #262144	@ 0x40000
 800dbc4:	f107 0310 	add.w	r3, r7, #16
 800dbc8:	1d19      	adds	r1, r3, #4
 800dbca:	2301      	movs	r3, #1
 800dbcc:	2280      	movs	r2, #128	@ 0x80
 800dbce:	f7f3 fca5 	bl	800151c <bsp_fram_write>
		break;
 800dbd2:	e04f      	b.n	800dc74 <app_mode_oad_cmd_parser+0x1c8>

	case OP_VERIFY_FW_IMAGE:
	{
		len_payload_min = (uint8_t)sizeof(uint32_t);
 800dbd4:	2304      	movs	r3, #4
 800dbd6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
		len_payload_max = (uint8_t)sizeof(uint32_t);
 800dbda:	2304      	movs	r3, #4
 800dbdc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
		if ((req.PayloadLen < len_payload_min) || (req.PayloadLen > len_payload_max)) {
 800dbe0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dbe4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dbe8:	7a1b      	ldrb	r3, [r3, #8]
 800dbea:	f897 212f 	ldrb.w	r2, [r7, #303]	@ 0x12f
 800dbee:	429a      	cmp	r2, r3
 800dbf0:	d808      	bhi.n	800dc04 <app_mode_oad_cmd_parser+0x158>
 800dbf2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dbf6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dbfa:	7a1b      	ldrb	r3, [r3, #8]
 800dbfc:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 800dc00:	429a      	cmp	r2, r3
 800dc02:	d203      	bcs.n	800dc0c <app_mode_oad_cmd_parser+0x160>
			resp.Status = STATUS_PAYLOAD_LEN_ERR;
 800dc04:	23f1      	movs	r3, #241	@ 0xf1
 800dc06:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
					app_func_sm_current_state_set(STATE_ACT_MODE_BLE_CONN);
				}
			}
		}
	}
		break;
 800dc0a:	e035      	b.n	800dc78 <app_mode_oad_cmd_parser+0x1cc>
			uint32_t image_size = 1U;
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
			(void)memcpy((uint8_t*)&image_size, req.Payload, sizeof(image_size));
 800dc12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc16:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800dc1a:	685b      	ldr	r3, [r3, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
			uint8_t* p_fail_num = app_func_auth_compare_fram_hash(image_size);
 800dc22:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800dc26:	4618      	mov	r0, r3
 800dc28:	f7f4 faba 	bl	80021a0 <app_func_auth_compare_fram_hash>
 800dc2c:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
			if (*p_fail_num == 0U) {
 800dc30:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc34:	781b      	ldrb	r3, [r3, #0]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d104      	bne.n	800dc44 <app_mode_oad_cmd_parser+0x198>
				app_func_sm_current_state_set(STATE_ACT_MODE_BSL);
 800dc3a:	f240 2007 	movw	r0, #519	@ 0x207
 800dc3e:	f7f7 f8c5 	bl	8004dcc <app_func_sm_current_state_set>
		break;
 800dc42:	e019      	b.n	800dc78 <app_mode_oad_cmd_parser+0x1cc>
				resp.Status = STATUS_INVALID;
 800dc44:	2301      	movs	r3, #1
 800dc46:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
				resp.PayloadLen = (uint8_t)sizeof(uint8_t);
 800dc4a:	2301      	movs	r3, #1
 800dc4c:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
				resp.Payload = p_fail_num;
 800dc50:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc54:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
				if (*p_fail_num >= 3U) {
 800dc58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	2b02      	cmp	r3, #2
 800dc60:	d90a      	bls.n	800dc78 <app_mode_oad_cmd_parser+0x1cc>
					app_func_sm_current_state_set(STATE_ACT_MODE_BLE_CONN);
 800dc62:	f240 2002 	movw	r0, #514	@ 0x202
 800dc66:	f7f7 f8b1 	bl	8004dcc <app_func_sm_current_state_set>
		break;
 800dc6a:	e005      	b.n	800dc78 <app_mode_oad_cmd_parser+0x1cc>

	default:
	{
		resp.Status = STATUS_OPCODE_ERR;
 800dc6c:	23f2      	movs	r3, #242	@ 0xf2
 800dc6e:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	}
		break;
 800dc72:	e002      	b.n	800dc7a <app_mode_oad_cmd_parser+0x1ce>
		break;
 800dc74:	bf00      	nop
 800dc76:	e000      	b.n	800dc7a <app_mode_oad_cmd_parser+0x1ce>
		break;
 800dc78:	bf00      	nop
	}

	return resp;
 800dc7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc7e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	461c      	mov	r4, r3
 800dc86:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800dc8a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dc8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800dc92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dc96:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800dc9a:	6818      	ldr	r0, [r3, #0]
 800dc9c:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd90      	pop	{r4, r7, pc}

0800dca4 <app_mode_oad_handler>:

/**
 * @brief Handler for OAD mode
 * 
 */
void app_mode_oad_handler(void) {
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b082      	sub	sp, #8
 800dca8:	af00      	add	r7, sp, #0
	uint16_t curr_state = app_func_sm_current_state_get();
 800dcaa:	f7f7 f89f 	bl	8004dec <app_func_sm_current_state_get>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	80fb      	strh	r3, [r7, #6]
	app_func_command_req_parser_set(&app_mode_oad_cmd_parser);
 800dcb2:	4823      	ldr	r0, [pc, #140]	@ (800dd40 <app_mode_oad_handler+0x9c>)
 800dcb4:	f7f4 ff30 	bl	8002b18 <app_func_command_req_parser_set>
	uint8_t curr_ble_state = app_func_ble_curr_state_get();
 800dcb8:	f7f4 fd56 	bl	8002768 <app_func_ble_curr_state_get>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	713b      	strb	r3, [r7, #4]
	uint8_t cmd_counter = 0xFF;
 800dcc0:	23ff      	movs	r3, #255	@ 0xff
 800dcc2:	717b      	strb	r3, [r7, #5]

	while(curr_state == STATE_ACT_MODE_OAD) {
 800dcc4:	e032      	b.n	800dd2c <app_mode_oad_handler+0x88>
		bsp_wdg_refresh();
 800dcc6:	f7f4 f9bb 	bl	8002040 <bsp_wdg_refresh>
		if (cmd_counter == 0) {
 800dcca:	797b      	ldrb	r3, [r7, #5]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d103      	bne.n	800dcd8 <app_mode_oad_handler+0x34>
			app_func_ble_new_state_get();
 800dcd0:	f7f4 fd6a 	bl	80027a8 <app_func_ble_new_state_get>
			cmd_counter = 0xFF;
 800dcd4:	23ff      	movs	r3, #255	@ 0xff
 800dcd6:	717b      	strb	r3, [r7, #5]
		}
		bsp_sp_cmd_handler();
 800dcd8:	f7f3 fff6 	bl	8001cc8 <bsp_sp_cmd_handler>
		HAL_Delay(50);
 800dcdc:	2032      	movs	r0, #50	@ 0x32
 800dcde:	f003 f821 	bl	8010d24 <HAL_Delay>
		curr_ble_state = app_func_ble_curr_state_get();
 800dce2:	f7f4 fd41 	bl	8002768 <app_func_ble_curr_state_get>
 800dce6:	4603      	mov	r3, r0
 800dce8:	713b      	strb	r3, [r7, #4]
		curr_state = app_func_sm_current_state_get();
 800dcea:	f7f7 f87f 	bl	8004dec <app_func_sm_current_state_get>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	80fb      	strh	r3, [r7, #6]
		if (curr_state != STATE_ACT_MODE_OAD) {
 800dcf2:	88fb      	ldrh	r3, [r7, #6]
 800dcf4:	f240 2206 	movw	r2, #518	@ 0x206
 800dcf8:	4293      	cmp	r3, r2
 800dcfa:	d007      	beq.n	800dd0c <app_mode_oad_handler+0x68>
			bsp_wdg_refresh();
 800dcfc:	f7f4 f9a0 	bl	8002040 <bsp_wdg_refresh>
			bsp_sp_cmd_handler();
 800dd00:	f7f3 ffe2 	bl	8001cc8 <bsp_sp_cmd_handler>
			HAL_Delay(100);
 800dd04:	2064      	movs	r0, #100	@ 0x64
 800dd06:	f003 f80d 	bl	8010d24 <HAL_Delay>
 800dd0a:	e00c      	b.n	800dd26 <app_mode_oad_handler+0x82>
		}
		else if (curr_ble_state == BLE_STATE_ADV_STOP) {
 800dd0c:	793b      	ldrb	r3, [r7, #4]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d108      	bne.n	800dd24 <app_mode_oad_handler+0x80>
			app_func_sm_current_state_set(STATE_ACT);
 800dd12:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dd16:	f7f7 f859 	bl	8004dcc <app_func_sm_current_state_set>
			curr_state = app_func_sm_current_state_get();
 800dd1a:	f7f7 f867 	bl	8004dec <app_func_sm_current_state_get>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	80fb      	strh	r3, [r7, #6]
 800dd22:	e000      	b.n	800dd26 <app_mode_oad_handler+0x82>
		}
		else {
			__NOP();
 800dd24:	bf00      	nop
		}
		cmd_counter--;
 800dd26:	797b      	ldrb	r3, [r7, #5]
 800dd28:	3b01      	subs	r3, #1
 800dd2a:	717b      	strb	r3, [r7, #5]
	while(curr_state == STATE_ACT_MODE_OAD) {
 800dd2c:	88fb      	ldrh	r3, [r7, #6]
 800dd2e:	f240 2206 	movw	r2, #518	@ 0x206
 800dd32:	4293      	cmp	r3, r2
 800dd34:	d0c7      	beq.n	800dcc6 <app_mode_oad_handler+0x22>
	}
}
 800dd36:	bf00      	nop
 800dd38:	bf00      	nop
 800dd3a:	3708      	adds	r7, #8
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}
 800dd40:	0800daad 	.word	0x0800daad
 800dd44:	00000000 	.word	0x00000000

0800dd48 <app_mode_therapy_start>:
 * @brief Start therapy session and check for short circuit events
 * 
 * @return true There is no short circuit event and then therapy session start
 * @return false A short circuit event exists, so therapy session is stopped
 */
bool app_mode_therapy_start(void) {
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b0be      	sub	sp, #248	@ 0xf8
 800dd4c:	af02      	add	r7, sp, #8
	therapy_session_status = false;
 800dd4e:	4bc2      	ldr	r3, [pc, #776]	@ (800e058 <app_mode_therapy_start+0x310>)
 800dd50:	2200      	movs	r2, #0
 800dd52:	701a      	strb	r2, [r3, #0]
	if (!app_func_logs_event_search(EVENT_SHORT_CIRCUIT)) {
 800dd54:	48c1      	ldr	r0, [pc, #772]	@ (800e05c <app_mode_therapy_start+0x314>)
 800dd56:	f7f5 fd6b 	bl	8003830 <app_func_logs_event_search>
 800dd5a:	4603      	mov	r3, r0
 800dd5c:	f083 0301 	eor.w	r3, r3, #1
 800dd60:	b2db      	uxtb	r3, r3
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	f000 830e 	beq.w	800e384 <app_mode_therapy_start+0x63c>
		_Float64 pulse_amplitude_mA = 0.0;
 800dd68:	f04f 0200 	mov.w	r2, #0
 800dd6c:	f04f 0300 	mov.w	r3, #0
 800dd70:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
		_Float64 pulse_width_us = 0.0;
 800dd74:	f04f 0200 	mov.w	r2, #0
 800dd78:	f04f 0300 	mov.w	r3, #0
 800dd7c:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
		_Float64 pulse_frequency_hz = 0.0;
 800dd80:	f04f 0200 	mov.w	r2, #0
 800dd84:	f04f 0300 	mov.w	r3, #0
 800dd88:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
		_Float64 ramp_up_duration_s = 0.0;
 800dd8c:	f04f 0200 	mov.w	r2, #0
 800dd90:	f04f 0300 	mov.w	r3, #0
 800dd94:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
		_Float64 ramp_down_duration_s = 0.0;
 800dd98:	f04f 0200 	mov.w	r2, #0
 800dd9c:	f04f 0300 	mov.w	r3, #0
 800dda0:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
		_Float64 train_on_duration_s = 0.0;
 800dda4:	f04f 0200 	mov.w	r2, #0
 800dda8:	f04f 0300 	mov.w	r3, #0
 800ddac:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
		_Float64 train_off_duration_s = 0.0;
 800ddb0:	f04f 0200 	mov.w	r2, #0
 800ddb4:	f04f 0300 	mov.w	r3, #0
 800ddb8:	e9c7 231e 	strd	r2, r3, [r7, #120]	@ 0x78
		_Float64 sns_cathode_electrode_number = 0.0;
 800ddbc:	f04f 0200 	mov.w	r2, #0
 800ddc0:	f04f 0300 	mov.w	r3, #0
 800ddc4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		_Float64 sns_anode_electrode_number = 0.0;
 800ddc8:	f04f 0200 	mov.w	r2, #0
 800ddcc:	f04f 0300 	mov.w	r3, #0
 800ddd0:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
		_Float64 max_safe_amplitude_mA = 0.0;
 800ddd4:	f04f 0200 	mov.w	r2, #0
 800ddd8:	f04f 0300 	mov.w	r3, #0
 800dddc:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
		_Float64 sine_amplitude_mA = 0.0;
 800dde0:	f04f 0200 	mov.w	r2, #0
 800dde4:	f04f 0300 	mov.w	r3, #0
 800dde8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
		_Float64 max_safe_sine_amplitude_mA = 0.0;
 800ddec:	f04f 0200 	mov.w	r2, #0
 800ddf0:	f04f 0300 	mov.w	r3, #0
 800ddf4:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		_Float64 sine_frequency_hz = 0.0;
 800ddf8:	f04f 0200 	mov.w	r2, #0
 800ddfc:	f04f 0300 	mov.w	r3, #0
 800de00:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
		_Float64 vnsb_on_duration_s = 0.0;
 800de04:	f04f 0200 	mov.w	r2, #0
 800de08:	f04f 0300 	mov.w	r3, #0
 800de0c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		_Float64 vnsb_off_duration_s = 0.0;
 800de10:	f04f 0200 	mov.w	r2, #0
 800de14:	f04f 0300 	mov.w	r3, #0
 800de18:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

		app_func_para_data_get((const uint8_t*)SPID_PULSE_AMPLITUDE, (uint8_t*)&pulse_amplitude_mA, (uint8_t)sizeof(_Float64));
 800de1c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800de20:	2208      	movs	r2, #8
 800de22:	4619      	mov	r1, r3
 800de24:	488e      	ldr	r0, [pc, #568]	@ (800e060 <app_mode_therapy_start+0x318>)
 800de26:	f7f6 feae 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_PULSE_WIDTH, (uint8_t*)&pulse_width_us, (uint8_t)sizeof(_Float64));
 800de2a:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800de2e:	2208      	movs	r2, #8
 800de30:	4619      	mov	r1, r3
 800de32:	488c      	ldr	r0, [pc, #560]	@ (800e064 <app_mode_therapy_start+0x31c>)
 800de34:	f7f6 fea7 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_PULSE_FREQUENCY, (uint8_t*)&pulse_frequency_hz, (uint8_t)sizeof(_Float64));
 800de38:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800de3c:	2208      	movs	r2, #8
 800de3e:	4619      	mov	r1, r3
 800de40:	4889      	ldr	r0, [pc, #548]	@ (800e068 <app_mode_therapy_start+0x320>)
 800de42:	f7f6 fea0 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_RAMP_UP_DURATION, (uint8_t*)&ramp_up_duration_s, (uint8_t)sizeof(_Float64));
 800de46:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800de4a:	2208      	movs	r2, #8
 800de4c:	4619      	mov	r1, r3
 800de4e:	4887      	ldr	r0, [pc, #540]	@ (800e06c <app_mode_therapy_start+0x324>)
 800de50:	f7f6 fe99 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_RAMP_DOWN_DURATION, (uint8_t*)&ramp_down_duration_s, (uint8_t)sizeof(_Float64));
 800de54:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800de58:	2208      	movs	r2, #8
 800de5a:	4619      	mov	r1, r3
 800de5c:	4884      	ldr	r0, [pc, #528]	@ (800e070 <app_mode_therapy_start+0x328>)
 800de5e:	f7f6 fe92 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_TRAIN_ON_DURATION, (uint8_t*)&train_on_duration_s, (uint8_t)sizeof(_Float64));
 800de62:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800de66:	2208      	movs	r2, #8
 800de68:	4619      	mov	r1, r3
 800de6a:	4882      	ldr	r0, [pc, #520]	@ (800e074 <app_mode_therapy_start+0x32c>)
 800de6c:	f7f6 fe8b 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_TRAIN_OFF_DURATION, (uint8_t*)&train_off_duration_s, (uint8_t)sizeof(_Float64));
 800de70:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800de74:	2208      	movs	r2, #8
 800de76:	4619      	mov	r1, r3
 800de78:	487f      	ldr	r0, [pc, #508]	@ (800e078 <app_mode_therapy_start+0x330>)
 800de7a:	f7f6 fe84 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_SNS_CATHODE_ELECTRODE_NUMBER, (uint8_t*)&sns_cathode_electrode_number, (uint8_t)sizeof(_Float64));
 800de7e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800de82:	2208      	movs	r2, #8
 800de84:	4619      	mov	r1, r3
 800de86:	487d      	ldr	r0, [pc, #500]	@ (800e07c <app_mode_therapy_start+0x334>)
 800de88:	f7f6 fe7d 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_SNS_ANODE_ELECTRODE_NUMBER, (uint8_t*)&sns_anode_electrode_number, (uint8_t)sizeof(_Float64));
 800de8c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800de90:	2208      	movs	r2, #8
 800de92:	4619      	mov	r1, r3
 800de94:	487a      	ldr	r0, [pc, #488]	@ (800e080 <app_mode_therapy_start+0x338>)
 800de96:	f7f6 fe76 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_MAX_SAFE_AMPLITUDE, (uint8_t*)&max_safe_amplitude_mA, (uint8_t)sizeof(_Float64));
 800de9a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800de9e:	2208      	movs	r2, #8
 800dea0:	4619      	mov	r1, r3
 800dea2:	4878      	ldr	r0, [pc, #480]	@ (800e084 <app_mode_therapy_start+0x33c>)
 800dea4:	f7f6 fe6f 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_SINE_AMPLITUDE, (uint8_t*)&sine_amplitude_mA, (uint8_t)sizeof(_Float64));
 800dea8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800deac:	2208      	movs	r2, #8
 800deae:	4619      	mov	r1, r3
 800deb0:	4875      	ldr	r0, [pc, #468]	@ (800e088 <app_mode_therapy_start+0x340>)
 800deb2:	f7f6 fe68 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_MAX_SAFE_SINE_AMPLITUDE, (uint8_t*)&max_safe_sine_amplitude_mA, (uint8_t)sizeof(_Float64));
 800deb6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800deba:	2208      	movs	r2, #8
 800debc:	4619      	mov	r1, r3
 800debe:	4873      	ldr	r0, [pc, #460]	@ (800e08c <app_mode_therapy_start+0x344>)
 800dec0:	f7f6 fe61 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_SINE_FREQUENCY, (uint8_t*)&sine_frequency_hz, (uint8_t)sizeof(_Float64));
 800dec4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800dec8:	2208      	movs	r2, #8
 800deca:	4619      	mov	r1, r3
 800decc:	4870      	ldr	r0, [pc, #448]	@ (800e090 <app_mode_therapy_start+0x348>)
 800dece:	f7f6 fe5a 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_VNSB_ON_DURATION, (uint8_t*)&vnsb_on_duration_s, (uint8_t)sizeof(_Float64));
 800ded2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800ded6:	2208      	movs	r2, #8
 800ded8:	4619      	mov	r1, r3
 800deda:	486e      	ldr	r0, [pc, #440]	@ (800e094 <app_mode_therapy_start+0x34c>)
 800dedc:	f7f6 fe53 	bl	8004b86 <app_func_para_data_get>
		app_func_para_data_get((const uint8_t*)SPID_VNSB_OFF_DURATION, (uint8_t*)&vnsb_off_duration_s, (uint8_t)sizeof(_Float64));
 800dee0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800dee4:	2208      	movs	r2, #8
 800dee6:	4619      	mov	r1, r3
 800dee8:	486b      	ldr	r0, [pc, #428]	@ (800e098 <app_mode_therapy_start+0x350>)
 800deea:	f7f6 fe4c 	bl	8004b86 <app_func_para_data_get>

		if (pulse_amplitude_mA > max_safe_amplitude_mA) {
 800deee:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800def2:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800def6:	f7f2 fe13 	bl	8000b20 <__aeabi_dcmpgt>
 800defa:	4603      	mov	r3, r0
 800defc:	2b00      	cmp	r3, #0
 800defe:	d00d      	beq.n	800df1c <app_mode_therapy_start+0x1d4>
			pulse_amplitude_mA = max_safe_amplitude_mA;
 800df00:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800df04:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
			app_func_para_data_set((const uint8_t*)SPID_PULSE_AMPLITUDE, (uint8_t*)&pulse_amplitude_mA);
 800df08:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800df0c:	4619      	mov	r1, r3
 800df0e:	4854      	ldr	r0, [pc, #336]	@ (800e060 <app_mode_therapy_start+0x318>)
 800df10:	f7f6 fdf1 	bl	8004af6 <app_func_para_data_set>
			app_func_logs_event_write(EVENT_LOWER_STIM_AMP, NULL);
 800df14:	2100      	movs	r1, #0
 800df16:	4861      	ldr	r0, [pc, #388]	@ (800e09c <app_mode_therapy_start+0x354>)
 800df18:	f7f5 f8c0 	bl	800309c <app_func_logs_event_write>
		}
		uint16_t pulseDacVoltage_mv = (uint16_t)app_func_stim_iout_to_dac(pulse_amplitude_mA);
 800df1c:	ed97 7b2a 	vldr	d7, [r7, #168]	@ 0xa8
 800df20:	eeb0 0a47 	vmov.f32	s0, s14
 800df24:	eef0 0a67 	vmov.f32	s1, s15
 800df28:	f7f7 fd92 	bl	8005a50 <app_func_stim_iout_to_dac>
 800df2c:	ec53 2b10 	vmov	r2, r3, d0
 800df30:	4610      	mov	r0, r2
 800df32:	4619      	mov	r1, r3
 800df34:	f7f2 fe26 	bl	8000b84 <__aeabi_d2uiz>
 800df38:	4603      	mov	r3, r0
 800df3a:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee

		_Float64 pulse_period_us = 1.0 / pulse_frequency_hz * 1000000.0;
 800df3e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800df42:	f04f 0000 	mov.w	r0, #0
 800df46:	4956      	ldr	r1, [pc, #344]	@ (800e0a0 <app_mode_therapy_start+0x358>)
 800df48:	f7f2 fc84 	bl	8000854 <__aeabi_ddiv>
 800df4c:	4602      	mov	r2, r0
 800df4e:	460b      	mov	r3, r1
 800df50:	4610      	mov	r0, r2
 800df52:	4619      	mov	r1, r3
 800df54:	a33e      	add	r3, pc, #248	@ (adr r3, 800e050 <app_mode_therapy_start+0x308>)
 800df56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df5a:	f7f2 fb51 	bl	8000600 <__aeabi_dmul>
 800df5e:	4602      	mov	r2, r0
 800df60:	460b      	mov	r3, r1
 800df62:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
		_Float64 max_pulse_width_us = pulse_period_us / 2.0;
 800df66:	f04f 0200 	mov.w	r2, #0
 800df6a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800df6e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800df72:	f7f2 fc6f 	bl	8000854 <__aeabi_ddiv>
 800df76:	4602      	mov	r2, r0
 800df78:	460b      	mov	r3, r1
 800df7a:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
		if (pulse_width_us > max_pulse_width_us) {
 800df7e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800df82:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	@ 0xd8
 800df86:	f7f2 fdad 	bl	8000ae4 <__aeabi_dcmplt>
 800df8a:	4603      	mov	r3, r0
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d009      	beq.n	800dfa4 <app_mode_therapy_start+0x25c>
			pulse_width_us = max_pulse_width_us;
 800df90:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	@ 0xd8
 800df94:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
			app_func_para_data_set((const uint8_t*)SPID_PULSE_WIDTH, (uint8_t*)&pulse_width_us);
 800df98:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 800df9c:	4619      	mov	r1, r3
 800df9e:	4831      	ldr	r0, [pc, #196]	@ (800e064 <app_mode_therapy_start+0x31c>)
 800dfa0:	f7f6 fda9 	bl	8004af6 <app_func_para_data_set>
		}

		Stimulus_Waveform_t parameters = {
				.pulseWidth_us 			= (uint32_t)pulse_width_us,
 800dfa4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800dfa8:	4610      	mov	r0, r2
 800dfaa:	4619      	mov	r1, r3
 800dfac:	f7f2 fdea 	bl	8000b84 <__aeabi_d2uiz>
 800dfb0:	4603      	mov	r3, r0
		Stimulus_Waveform_t parameters = {
 800dfb2:	62bb      	str	r3, [r7, #40]	@ 0x28
				.pulsePeriod_us 		= (uint32_t)pulse_period_us,
 800dfb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800dfb8:	f7f2 fde4 	bl	8000b84 <__aeabi_d2uiz>
 800dfbc:	4603      	mov	r3, r0
		Stimulus_Waveform_t parameters = {
 800dfbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
				.trainOnDuration_ms 	= (uint32_t)(train_on_duration_s * 1000.0),
 800dfc0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800dfc4:	f04f 0200 	mov.w	r2, #0
 800dfc8:	4b36      	ldr	r3, [pc, #216]	@ (800e0a4 <app_mode_therapy_start+0x35c>)
 800dfca:	f7f2 fb19 	bl	8000600 <__aeabi_dmul>
 800dfce:	4602      	mov	r2, r0
 800dfd0:	460b      	mov	r3, r1
 800dfd2:	4610      	mov	r0, r2
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	f7f2 fdd5 	bl	8000b84 <__aeabi_d2uiz>
 800dfda:	4603      	mov	r3, r0
		Stimulus_Waveform_t parameters = {
 800dfdc:	633b      	str	r3, [r7, #48]	@ 0x30
				.trainOffDuration_ms	= (uint32_t)(train_off_duration_s * 1000.0),
 800dfde:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800dfe2:	f04f 0200 	mov.w	r2, #0
 800dfe6:	4b2f      	ldr	r3, [pc, #188]	@ (800e0a4 <app_mode_therapy_start+0x35c>)
 800dfe8:	f7f2 fb0a 	bl	8000600 <__aeabi_dmul>
 800dfec:	4602      	mov	r2, r0
 800dfee:	460b      	mov	r3, r1
 800dff0:	4610      	mov	r0, r2
 800dff2:	4619      	mov	r1, r3
 800dff4:	f7f2 fdc6 	bl	8000b84 <__aeabi_d2uiz>
 800dff8:	4603      	mov	r3, r0
		Stimulus_Waveform_t parameters = {
 800dffa:	637b      	str	r3, [r7, #52]	@ 0x34
		};

		uint32_t rampUpDuration_ms = (uint32_t)(ramp_up_duration_s * 1000.0);
 800dffc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800e000:	f04f 0200 	mov.w	r2, #0
 800e004:	4b27      	ldr	r3, [pc, #156]	@ (800e0a4 <app_mode_therapy_start+0x35c>)
 800e006:	f7f2 fafb 	bl	8000600 <__aeabi_dmul>
 800e00a:	4602      	mov	r2, r0
 800e00c:	460b      	mov	r3, r1
 800e00e:	4610      	mov	r0, r2
 800e010:	4619      	mov	r1, r3
 800e012:	f7f2 fdb7 	bl	8000b84 <__aeabi_d2uiz>
 800e016:	4603      	mov	r3, r0
 800e018:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
		uint32_t rampDownDuration_ms = (uint32_t)(ramp_down_duration_s * 1000.0);
 800e01c:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800e020:	f04f 0200 	mov.w	r2, #0
 800e024:	4b1f      	ldr	r3, [pc, #124]	@ (800e0a4 <app_mode_therapy_start+0x35c>)
 800e026:	f7f2 faeb 	bl	8000600 <__aeabi_dmul>
 800e02a:	4602      	mov	r2, r0
 800e02c:	460b      	mov	r3, r1
 800e02e:	4610      	mov	r0, r2
 800e030:	4619      	mov	r1, r3
 800e032:	f7f2 fda7 	bl	8000b84 <__aeabi_d2uiz>
 800e036:	4603      	mov	r3, r0
 800e038:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

		if (sine_amplitude_mA > max_safe_sine_amplitude_mA) {
 800e03c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800e040:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e044:	f7f2 fd6c 	bl	8000b20 <__aeabi_dcmpgt>
 800e048:	4603      	mov	r3, r0
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d036      	beq.n	800e0bc <app_mode_therapy_start+0x374>
 800e04e:	e02b      	b.n	800e0a8 <app_mode_therapy_start+0x360>
 800e050:	00000000 	.word	0x00000000
 800e054:	412e8480 	.word	0x412e8480
 800e058:	20008e58 	.word	0x20008e58
 800e05c:	0802af44 	.word	0x0802af44
 800e060:	0802af4c 	.word	0x0802af4c
 800e064:	0802af54 	.word	0x0802af54
 800e068:	0802af5c 	.word	0x0802af5c
 800e06c:	0802af64 	.word	0x0802af64
 800e070:	0802af6c 	.word	0x0802af6c
 800e074:	0802af74 	.word	0x0802af74
 800e078:	0802af7c 	.word	0x0802af7c
 800e07c:	0802af84 	.word	0x0802af84
 800e080:	0802af8c 	.word	0x0802af8c
 800e084:	0802af94 	.word	0x0802af94
 800e088:	0802af9c 	.word	0x0802af9c
 800e08c:	0802afa4 	.word	0x0802afa4
 800e090:	0802afac 	.word	0x0802afac
 800e094:	0802afb4 	.word	0x0802afb4
 800e098:	0802afbc 	.word	0x0802afbc
 800e09c:	0802afc4 	.word	0x0802afc4
 800e0a0:	3ff00000 	.word	0x3ff00000
 800e0a4:	408f4000 	.word	0x408f4000
			sine_amplitude_mA = max_safe_sine_amplitude_mA;
 800e0a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800e0ac:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
			app_func_para_data_set((const uint8_t*)SPID_SINE_AMPLITUDE, (uint8_t*)&sine_amplitude_mA);
 800e0b0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	48ba      	ldr	r0, [pc, #744]	@ (800e3a0 <app_mode_therapy_start+0x658>)
 800e0b8:	f7f6 fd1d 	bl	8004af6 <app_func_para_data_set>
		}
		uint16_t sineDacVoltage_mv = (uint16_t)app_func_stim_iout_to_dac(sine_amplitude_mA);
 800e0bc:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800e0c0:	eeb0 0a47 	vmov.f32	s0, s14
 800e0c4:	eef0 0a67 	vmov.f32	s1, s15
 800e0c8:	f7f7 fcc2 	bl	8005a50 <app_func_stim_iout_to_dac>
 800e0cc:	ec53 2b10 	vmov	r2, r3, d0
 800e0d0:	4610      	mov	r0, r2
 800e0d2:	4619      	mov	r1, r3
 800e0d4:	f7f2 fd56 	bl	8000b84 <__aeabi_d2uiz>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce

		_Float64 sine_period_us = 1000000.0 / sine_frequency_hz;
 800e0de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800e0e2:	a1ab      	add	r1, pc, #684	@ (adr r1, 800e390 <app_mode_therapy_start+0x648>)
 800e0e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0e8:	f7f2 fbb4 	bl	8000854 <__aeabi_ddiv>
 800e0ec:	4602      	mov	r2, r0
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
		_Float64 sine_phase_shift_us = sine_period_us * 0.15 + pulse_period_us;
 800e0f4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800e398 <app_mode_therapy_start+0x650>)
 800e0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fa:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800e0fe:	f7f2 fa7f 	bl	8000600 <__aeabi_dmul>
 800e102:	4602      	mov	r2, r0
 800e104:	460b      	mov	r3, r1
 800e106:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800e10a:	f7f2 f8c3 	bl	8000294 <__adddf3>
 800e10e:	4602      	mov	r2, r0
 800e110:	460b      	mov	r3, r1
 800e112:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
		NerveBlock_Waveform_t sine_para = {
				.sinePeriod_us			= (uint32_t)sine_period_us,
 800e116:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800e11a:	f7f2 fd33 	bl	8000b84 <__aeabi_d2uiz>
 800e11e:	4603      	mov	r3, r0
		NerveBlock_Waveform_t sine_para = {
 800e120:	617b      	str	r3, [r7, #20]
				.sinePhaseShift_us		= (uint32_t)sine_phase_shift_us,
 800e122:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 800e126:	f7f2 fd2d 	bl	8000b84 <__aeabi_d2uiz>
 800e12a:	4603      	mov	r3, r0
		NerveBlock_Waveform_t sine_para = {
 800e12c:	61bb      	str	r3, [r7, #24]
 800e12e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e132:	83bb      	strh	r3, [r7, #28]
				.amplitude_mV 			= sineDacVoltage_mv,
				.trainOnDuration_ms 	= (uint32_t)(vnsb_on_duration_s * 1000),
 800e134:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800e138:	f04f 0200 	mov.w	r2, #0
 800e13c:	4b99      	ldr	r3, [pc, #612]	@ (800e3a4 <app_mode_therapy_start+0x65c>)
 800e13e:	f7f2 fa5f 	bl	8000600 <__aeabi_dmul>
 800e142:	4602      	mov	r2, r0
 800e144:	460b      	mov	r3, r1
 800e146:	4610      	mov	r0, r2
 800e148:	4619      	mov	r1, r3
 800e14a:	f7f2 fd1b 	bl	8000b84 <__aeabi_d2uiz>
 800e14e:	4603      	mov	r3, r0
		NerveBlock_Waveform_t sine_para = {
 800e150:	623b      	str	r3, [r7, #32]
				.trainOffDuration_ms 	= (uint32_t)(vnsb_off_duration_s * 1000),
 800e152:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800e156:	f04f 0200 	mov.w	r2, #0
 800e15a:	4b92      	ldr	r3, [pc, #584]	@ (800e3a4 <app_mode_therapy_start+0x65c>)
 800e15c:	f7f2 fa50 	bl	8000600 <__aeabi_dmul>
 800e160:	4602      	mov	r2, r0
 800e162:	460b      	mov	r3, r1
 800e164:	4610      	mov	r0, r2
 800e166:	4619      	mov	r1, r3
 800e168:	f7f2 fd0c 	bl	8000b84 <__aeabi_d2uiz>
 800e16c:	4603      	mov	r3, r0
		NerveBlock_Waveform_t sine_para = {
 800e16e:	627b      	str	r3, [r7, #36]	@ 0x24
		};

		Current_Sources_t configuration = {
 800e170:	2301      	movs	r3, #1
 800e172:	733b      	strb	r3, [r7, #12]
 800e174:	2300      	movs	r3, #0
 800e176:	737b      	strb	r3, [r7, #13]
 800e178:	2300      	movs	r3, #0
 800e17a:	73bb      	strb	r3, [r7, #14]
 800e17c:	2300      	movs	r3, #0
 800e17e:	73fb      	strb	r3, [r7, #15]
 800e180:	2300      	movs	r3, #0
 800e182:	743b      	strb	r3, [r7, #16]
 800e184:	2300      	movs	r3, #0
 800e186:	747b      	strb	r3, [r7, #17]
 800e188:	2300      	movs	r3, #0
 800e18a:	74bb      	strb	r3, [r7, #18]
				.snk3 = false,
				.snk4 = false,
				.snk5 = false,
		};

		Stim_Sel_t sel = {
 800e18c:	2300      	movs	r3, #0
 800e18e:	713b      	strb	r3, [r7, #4]
 800e190:	2301      	movs	r3, #1
 800e192:	717b      	strb	r3, [r7, #5]
 800e194:	2300      	movs	r3, #0
 800e196:	71bb      	strb	r3, [r7, #6]
 800e198:	2300      	movs	r3, #0
 800e19a:	71fb      	strb	r3, [r7, #7]
 800e19c:	2300      	movs	r3, #0
 800e19e:	723b      	strb	r3, [r7, #8]
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	727b      	strb	r3, [r7, #9]
 800e1a4:	2300      	movs	r3, #0
 800e1a6:	72bb      	strb	r3, [r7, #10]
				.sel_ch.ch2 	= STIM_SEL_CH2_SINK_CH2,
				.sel_ch.ch3 	= STIM_SEL_CH3_SINK_CH3,
				.sel_ch.ch4 	= STIM_SEL_CH4_SINK_CH4,
		};

		if (vnsb_en) {
 800e1a8:	4b7f      	ldr	r3, [pc, #508]	@ (800e3a8 <app_mode_therapy_start+0x660>)
 800e1aa:	781b      	ldrb	r3, [r3, #0]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d012      	beq.n	800e1d6 <app_mode_therapy_start+0x48e>
			configuration.src2 = true;
 800e1b0:	2301      	movs	r3, #1
 800e1b2:	737b      	strb	r3, [r7, #13]
			configuration.snk1 = true;
 800e1b4:	2301      	movs	r3, #1
 800e1b6:	73bb      	strb	r3, [r7, #14]
			configuration.snk2 = true;
 800e1b8:	2301      	movs	r3, #1
 800e1ba:	73fb      	strb	r3, [r7, #15]
			configuration.snk3 = true;
 800e1bc:	2301      	movs	r3, #1
 800e1be:	743b      	strb	r3, [r7, #16]
			configuration.snk4 = true;
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	747b      	strb	r3, [r7, #17]
			sel.stimA = STIMA_SEL_STIM1;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	713b      	strb	r3, [r7, #4]
			sel.stimB = STIMB_SEL_STIM2;
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	717b      	strb	r3, [r7, #5]
			sel.sel_ch.ch1 = STIM_SEL_CH1_STIMA;
 800e1cc:	2301      	movs	r3, #1
 800e1ce:	71fb      	strb	r3, [r7, #7]
			sel.sel_ch.ch3 = STIM_SEL_CH3_STIMB;
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	727b      	strb	r3, [r7, #9]
 800e1d4:	e073      	b.n	800e2be <app_mode_therapy_start+0x576>
		}
		else {
			uint8_t sns_snkP_select = (uint8_t)sns_anode_electrode_number;
 800e1d6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800e1da:	4610      	mov	r0, r2
 800e1dc:	4619      	mov	r1, r3
 800e1de:	f7f2 fcd1 	bl	8000b84 <__aeabi_d2uiz>
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
			uint8_t sns_snkN_select = (uint8_t)sns_cathode_electrode_number;
 800e1e8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800e1ec:	4610      	mov	r0, r2
 800e1ee:	4619      	mov	r1, r3
 800e1f0:	f7f2 fcc8 	bl	8000b84 <__aeabi_d2uiz>
 800e1f4:	4603      	mov	r3, r0
 800e1f6:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6

			switch(sns_snkP_select) {
 800e1fa:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800e1fe:	3b01      	subs	r3, #1
 800e200:	2b04      	cmp	r3, #4
 800e202:	d83a      	bhi.n	800e27a <app_mode_therapy_start+0x532>
 800e204:	a201      	add	r2, pc, #4	@ (adr r2, 800e20c <app_mode_therapy_start+0x4c4>)
 800e206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e20a:	bf00      	nop
 800e20c:	0800e221 	.word	0x0800e221
 800e210:	0800e233 	.word	0x0800e233
 800e214:	0800e245 	.word	0x0800e245
 800e218:	0800e257 	.word	0x0800e257
 800e21c:	0800e269 	.word	0x0800e269
			case 1:
				configuration.snk1 = true;
 800e220:	2301      	movs	r3, #1
 800e222:	73bb      	strb	r3, [r7, #14]
				sel.stimA = STIMA_SEL_STIM1;
 800e224:	2300      	movs	r3, #0
 800e226:	713b      	strb	r3, [r7, #4]
				sel.stimB = STIMB_SEL_STIM2;
 800e228:	2300      	movs	r3, #0
 800e22a:	717b      	strb	r3, [r7, #5]
				sel.sel_ch.ch1 = STIM_SEL_CH1_STIMA;
 800e22c:	2301      	movs	r3, #1
 800e22e:	71fb      	strb	r3, [r7, #7]
				break;
 800e230:	e023      	b.n	800e27a <app_mode_therapy_start+0x532>
			case 2:
				configuration.snk2 = true;
 800e232:	2301      	movs	r3, #1
 800e234:	73fb      	strb	r3, [r7, #15]
				sel.stimA = STIMA_SEL_STIM1;
 800e236:	2300      	movs	r3, #0
 800e238:	713b      	strb	r3, [r7, #4]
				sel.stimB = STIMB_SEL_STIM2;
 800e23a:	2300      	movs	r3, #0
 800e23c:	717b      	strb	r3, [r7, #5]
				sel.sel_ch.ch2 = STIM_SEL_CH2_STIMA;
 800e23e:	2301      	movs	r3, #1
 800e240:	723b      	strb	r3, [r7, #8]
				break;
 800e242:	e01a      	b.n	800e27a <app_mode_therapy_start+0x532>
			case 3:
				configuration.snk3 = true;
 800e244:	2301      	movs	r3, #1
 800e246:	743b      	strb	r3, [r7, #16]
				sel.stimA = STIMA_SEL_STIM2;
 800e248:	2301      	movs	r3, #1
 800e24a:	713b      	strb	r3, [r7, #4]
				sel.stimB = STIMB_SEL_STIM1;
 800e24c:	2301      	movs	r3, #1
 800e24e:	717b      	strb	r3, [r7, #5]
				sel.sel_ch.ch3 = STIM_SEL_CH3_STIMB;
 800e250:	2301      	movs	r3, #1
 800e252:	727b      	strb	r3, [r7, #9]
				break;
 800e254:	e011      	b.n	800e27a <app_mode_therapy_start+0x532>
			case 4:
				configuration.snk4 = true;
 800e256:	2301      	movs	r3, #1
 800e258:	747b      	strb	r3, [r7, #17]
				sel.stimA = STIMA_SEL_STIM2;
 800e25a:	2301      	movs	r3, #1
 800e25c:	713b      	strb	r3, [r7, #4]
				sel.stimB = STIMB_SEL_STIM1;
 800e25e:	2301      	movs	r3, #1
 800e260:	717b      	strb	r3, [r7, #5]
				sel.sel_ch.ch4 = STIM_SEL_CH4_STIMB;
 800e262:	2301      	movs	r3, #1
 800e264:	72bb      	strb	r3, [r7, #10]
				break;
 800e266:	e008      	b.n	800e27a <app_mode_therapy_start+0x532>
			case 5:
				configuration.snk5 = true;
 800e268:	2301      	movs	r3, #1
 800e26a:	74bb      	strb	r3, [r7, #18]
				sel.stimA = STIMA_SEL_STIM1;
 800e26c:	2300      	movs	r3, #0
 800e26e:	713b      	strb	r3, [r7, #4]
				sel.stimB = STIMB_SEL_STIM2;
 800e270:	2300      	movs	r3, #0
 800e272:	717b      	strb	r3, [r7, #5]
				sel.sel_ch.encl = STIM_SEL_ENCL_STIMA;
 800e274:	2301      	movs	r3, #1
 800e276:	71bb      	strb	r3, [r7, #6]
				break;
 800e278:	bf00      	nop
			}

			switch(sns_snkN_select) {
 800e27a:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800e27e:	3b01      	subs	r3, #1
 800e280:	2b04      	cmp	r3, #4
 800e282:	d81c      	bhi.n	800e2be <app_mode_therapy_start+0x576>
 800e284:	a201      	add	r2, pc, #4	@ (adr r2, 800e28c <app_mode_therapy_start+0x544>)
 800e286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e28a:	bf00      	nop
 800e28c:	0800e2a1 	.word	0x0800e2a1
 800e290:	0800e2a7 	.word	0x0800e2a7
 800e294:	0800e2ad 	.word	0x0800e2ad
 800e298:	0800e2b3 	.word	0x0800e2b3
 800e29c:	0800e2b9 	.word	0x0800e2b9
			case 1:
				configuration.snk1 = true;
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	73bb      	strb	r3, [r7, #14]
				break;
 800e2a4:	e00b      	b.n	800e2be <app_mode_therapy_start+0x576>
			case 2:
				configuration.snk2 = true;
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	73fb      	strb	r3, [r7, #15]
				break;
 800e2aa:	e008      	b.n	800e2be <app_mode_therapy_start+0x576>
			case 3:
				configuration.snk3 = true;
 800e2ac:	2301      	movs	r3, #1
 800e2ae:	743b      	strb	r3, [r7, #16]
				break;
 800e2b0:	e005      	b.n	800e2be <app_mode_therapy_start+0x576>
			case 4:
				configuration.snk4 = true;
 800e2b2:	2301      	movs	r3, #1
 800e2b4:	747b      	strb	r3, [r7, #17]
				break;
 800e2b6:	e002      	b.n	800e2be <app_mode_therapy_start+0x576>
			case 5:
				configuration.snk5 = true;
 800e2b8:	2301      	movs	r3, #1
 800e2ba:	74bb      	strb	r3, [r7, #18]
				break;
 800e2bc:	bf00      	nop
			}
		}

		bsp_wdg_refresh();
 800e2be:	f7f3 febf 	bl	8002040 <bsp_wdg_refresh>
		app_func_stim_off();
 800e2c2:	f7f8 fe51 	bl	8006f68 <app_func_stim_off>
		HAL_Delay(100);
 800e2c6:	2064      	movs	r0, #100	@ 0x64
 800e2c8:	f002 fd2c 	bl	8010d24 <HAL_Delay>

		app_func_stim_curr_src_set(configuration);
 800e2cc:	f107 030c 	add.w	r3, r7, #12
 800e2d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e2d4:	f7f7 fd6a 	bl	8005dac <app_func_stim_curr_src_set>
		app_func_stim_circuit_para1_set(parameters);
 800e2d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e2dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e2de:	f7f7 fdc3 	bl	8005e68 <app_func_stim_circuit_para1_set>
		app_func_stim_sine_para_set(sine_para);
 800e2e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2e4:	9300      	str	r3, [sp, #0]
 800e2e6:	f107 0314 	add.w	r3, r7, #20
 800e2ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e2ec:	f7f8 fafc 	bl	80068e8 <app_func_stim_sine_para_set>

		app_func_stim_hv_supply_set(true, true);
 800e2f0:	2101      	movs	r1, #1
 800e2f2:	2001      	movs	r0, #1
 800e2f4:	f7f7 f9e0 	bl	80056b8 <app_func_stim_hv_supply_set>
		HAL_ERROR_CHECK(app_func_stim_hv_sup_volt_set((uint16_t)HV_SUPPLY_MV));
 800e2f8:	f642 5071 	movw	r0, #11633	@ 0x2d71
 800e2fc:	f7f7 fa08 	bl	8005710 <app_func_stim_hv_sup_volt_set>
 800e300:	4603      	mov	r3, r0
 800e302:	2b00      	cmp	r3, #0
 800e304:	d001      	beq.n	800e30a <app_mode_therapy_start+0x5c2>
 800e306:	f001 fbe0 	bl	800faca <Error_Handler>
		app_func_stim_vdds_sup_enable(true);
 800e30a:	2001      	movs	r0, #1
 800e30c:	f7f7 fa4c 	bl	80057a8 <app_func_stim_vdds_sup_enable>
		HAL_Delay(100);
 800e310:	2064      	movs	r0, #100	@ 0x64
 800e312:	f002 fd07 	bl	8010d24 <HAL_Delay>

		HAL_ERROR_CHECK(app_func_stim_dac_init());
 800e316:	f7f7 fa59 	bl	80057cc <app_func_stim_dac_init>
 800e31a:	4603      	mov	r3, r0
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d001      	beq.n	800e324 <app_mode_therapy_start+0x5dc>
 800e320:	f001 fbd3 	bl	800faca <Error_Handler>
		HAL_ERROR_CHECK(app_func_stim_dac_volt_set(0U, 0U));
 800e324:	2100      	movs	r1, #0
 800e326:	2000      	movs	r0, #0
 800e328:	f7f7 fabc 	bl	80058a4 <app_func_stim_dac_volt_set>
 800e32c:	4603      	mov	r3, r0
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d001      	beq.n	800e336 <app_mode_therapy_start+0x5ee>
 800e332:	f001 fbca 	bl	800faca <Error_Handler>
		app_func_stim_dac1_ramp_set(rampUpDuration_ms, rampDownDuration_ms, pulseDacVoltage_mv);
 800e336:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 800e33a:	461a      	mov	r2, r3
 800e33c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800e340:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 800e344:	f7f7 fb44 	bl	80059d0 <app_func_stim_dac1_ramp_set>

		app_func_stim_sel_set(sel);
 800e348:	1d3b      	adds	r3, r7, #4
 800e34a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e34e:	f7f7 fccf 	bl	8005cf0 <app_func_stim_sel_set>
		app_func_stim_stimulus_enable(true);
 800e352:	2001      	movs	r0, #1
 800e354:	f7f7 fca6 	bl	8005ca4 <app_func_stim_stimulus_enable>

		HAL_Delay(100);
 800e358:	2064      	movs	r0, #100	@ 0x64
 800e35a:	f002 fce3 	bl	8010d24 <HAL_Delay>
		bsp_wdg_refresh();
 800e35e:	f7f3 fe6f 	bl	8002040 <bsp_wdg_refresh>

		app_func_stim_mux_enable(true);
 800e362:	2001      	movs	r0, #1
 800e364:	f7f7 fcb0 	bl	8005cc8 <app_func_stim_mux_enable>
		app_func_stim_stim1_start(false);
 800e368:	2000      	movs	r0, #0
 800e36a:	f7f7 fdf5 	bl	8005f58 <app_func_stim_stim1_start>
		if (vnsb_en) {
 800e36e:	4b0e      	ldr	r3, [pc, #56]	@ (800e3a8 <app_mode_therapy_start+0x660>)
 800e370:	781b      	ldrb	r3, [r3, #0]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d003      	beq.n	800e37e <app_mode_therapy_start+0x636>
			app_func_stim_sine_start();
 800e376:	f7f8 fb6b 	bl	8006a50 <app_func_stim_sine_start>
			app_func_stim_sync();
 800e37a:	f7f8 fdbf 	bl	8006efc <app_func_stim_sync>
		}
		therapy_session_status = true;
 800e37e:	4b0b      	ldr	r3, [pc, #44]	@ (800e3ac <app_mode_therapy_start+0x664>)
 800e380:	2201      	movs	r2, #1
 800e382:	701a      	strb	r2, [r3, #0]
	}
	return therapy_session_status;
 800e384:	4b09      	ldr	r3, [pc, #36]	@ (800e3ac <app_mode_therapy_start+0x664>)
 800e386:	781b      	ldrb	r3, [r3, #0]
}
 800e388:	4618      	mov	r0, r3
 800e38a:	37f0      	adds	r7, #240	@ 0xf0
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	00000000 	.word	0x00000000
 800e394:	412e8480 	.word	0x412e8480
 800e398:	33333333 	.word	0x33333333
 800e39c:	3fc33333 	.word	0x3fc33333
 800e3a0:	0802af9c 	.word	0x0802af9c
 800e3a4:	408f4000 	.word	0x408f4000
 800e3a8:	20008e59 	.word	0x20008e59
 800e3ac:	20008e58 	.word	0x20008e58

0800e3b0 <app_mode_therapy_stop>:

/**
 * @brief Stop therapy session
 * 
 */
void app_mode_therapy_stop(void) {
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	af00      	add	r7, sp, #0
	app_func_stim_off();
 800e3b4:	f7f8 fdd8 	bl	8006f68 <app_func_stim_off>
	therapy_session_status = false;
 800e3b8:	4b02      	ldr	r3, [pc, #8]	@ (800e3c4 <app_mode_therapy_stop+0x14>)
 800e3ba:	2200      	movs	r2, #0
 800e3bc:	701a      	strb	r2, [r3, #0]
}
 800e3be:	bf00      	nop
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	20008e58 	.word	0x20008e58

0800e3c8 <app_mode_therapy_confirm>:
 * @brief Confirm therapy session status
 * 
 * @return true Therapy session has been activated
 * @return false The therapy session is not active
 */
bool app_mode_therapy_confirm(void) {
 800e3c8:	b480      	push	{r7}
 800e3ca:	af00      	add	r7, sp, #0
	return therapy_session_status;
 800e3cc:	4b03      	ldr	r3, [pc, #12]	@ (800e3dc <app_mode_therapy_confirm+0x14>)
 800e3ce:	781b      	ldrb	r3, [r3, #0]
}
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d8:	4770      	bx	lr
 800e3da:	bf00      	nop
 800e3dc:	20008e58 	.word	0x20008e58

0800e3e0 <app_mode_therapy_handler>:

/**
 * @brief Handler for therapy session mode
 * 
 */
void app_mode_therapy_handler(void) {
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b084      	sub	sp, #16
 800e3e4:	af00      	add	r7, sp, #0
	if (app_mode_therapy_start() == true) {
 800e3e6:	f7ff fcaf 	bl	800dd48 <app_mode_therapy_start>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d036      	beq.n	800e45e <app_mode_therapy_handler+0x7e>
		_Float64 rtc_interrupt_period_f = 0.0;
 800e3f0:	f04f 0200 	mov.w	r2, #0
 800e3f4:	f04f 0300 	mov.w	r3, #0
 800e3f8:	e9c7 2300 	strd	r2, r3, [r7]
		app_func_para_data_get((const uint8_t*)HPID_RTC_INTERRUPT_PERIOD, (uint8_t*)&rtc_interrupt_period_f, (uint8_t)sizeof(rtc_interrupt_period_f));
 800e3fc:	463b      	mov	r3, r7
 800e3fe:	2208      	movs	r2, #8
 800e400:	4619      	mov	r1, r3
 800e402:	481b      	ldr	r0, [pc, #108]	@ (800e470 <app_mode_therapy_handler+0x90>)
 800e404:	f7f6 fbbf 	bl	8004b86 <app_func_para_data_get>
		uint32_t rtc_interrupt_period = (uint32_t)rtc_interrupt_period_f;
 800e408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e40c:	4610      	mov	r0, r2
 800e40e:	4619      	mov	r1, r3
 800e410:	f7f2 fbb8 	bl	8000b84 <__aeabi_d2uiz>
 800e414:	4603      	mov	r3, r0
 800e416:	60fb      	str	r3, [r7, #12]
		if (rtc_interrupt_period > 0) {
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00b      	beq.n	800e436 <app_mode_therapy_handler+0x56>
			HAL_ERROR_CHECK(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, rtc_interrupt_period - 1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0));
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	1e59      	subs	r1, r3, #1
 800e422:	2300      	movs	r3, #0
 800e424:	2204      	movs	r2, #4
 800e426:	4813      	ldr	r0, [pc, #76]	@ (800e474 <app_mode_therapy_handler+0x94>)
 800e428:	f011 fbde 	bl	801fbe8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800e42c:	4603      	mov	r3, r0
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <app_mode_therapy_handler+0x56>
 800e432:	f001 fb4a 	bl	800faca <Error_Handler>
		}

		app_func_sm_schd_therapy_enable(true);
 800e436:	2001      	movs	r0, #1
 800e438:	f7f6 fdc0 	bl	8004fbc <app_func_sm_schd_therapy_enable>
		while(app_func_sm_current_state_get() == STATE_ACT_MODE_THERAPY_SESSION) {
 800e43c:	e001      	b.n	800e442 <app_mode_therapy_handler+0x62>
			bsp_wdg_refresh();
 800e43e:	f7f3 fdff 	bl	8002040 <bsp_wdg_refresh>
		while(app_func_sm_current_state_get() == STATE_ACT_MODE_THERAPY_SESSION) {
 800e442:	f7f6 fcd3 	bl	8004dec <app_func_sm_current_state_get>
 800e446:	4603      	mov	r3, r0
 800e448:	461a      	mov	r2, r3
 800e44a:	f240 2303 	movw	r3, #515	@ 0x203
 800e44e:	429a      	cmp	r2, r3
 800e450:	d0f5      	beq.n	800e43e <app_mode_therapy_handler+0x5e>
		}
		app_func_sm_schd_therapy_enable(false);
 800e452:	2000      	movs	r0, #0
 800e454:	f7f6 fdb2 	bl	8004fbc <app_func_sm_schd_therapy_enable>
		//stimulation stop
		app_mode_therapy_stop();
 800e458:	f7ff ffaa 	bl	800e3b0 <app_mode_therapy_stop>
	}
	else {
		app_func_sm_current_state_set(STATE_ACT);
	}
}
 800e45c:	e003      	b.n	800e466 <app_mode_therapy_handler+0x86>
		app_func_sm_current_state_set(STATE_ACT);
 800e45e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800e462:	f7f6 fcb3 	bl	8004dcc <app_func_sm_current_state_set>
}
 800e466:	bf00      	nop
 800e468:	3710      	adds	r7, #16
 800e46a:	46bd      	mov	sp, r7
 800e46c:	bd80      	pop	{r7, pc}
 800e46e:	bf00      	nop
 800e470:	0802afcc 	.word	0x0802afcc
 800e474:	200092f4 	.word	0x200092f4

0800e478 <app_state_power_off>:

/**
 * @brief Turn off the power to all peripheral circuits
 * 
 */
static void app_state_power_off(void) {
 800e478:	b580      	push	{r7, lr}
 800e47a:	af00      	add	r7, sp, #0
	app_func_stim_off();
 800e47c:	f7f8 fd74 	bl	8006f68 <app_func_stim_off>
	app_func_meas_off();
 800e480:	f7f5 fef0 	bl	8004264 <app_func_meas_off>
	app_func_ble_enable(false);
 800e484:	2000      	movs	r0, #0
 800e486:	f7f4 f8bd 	bl	8002604 <app_func_ble_enable>
}
 800e48a:	bf00      	nop
 800e48c:	bd80      	pop	{r7, pc}
	...

0800e490 <app_state_shutdown_handler>:

/**
 * @brief Handler for shutdown state
 * 
 */
void app_state_shutdown_handler(void) {
 800e490:	b580      	push	{r7, lr}
 800e492:	af00      	add	r7, sp, #0
	bsp_fram_deinit();
 800e494:	f7f3 f82e 	bl	80014f4 <bsp_fram_deinit>
	bsp_sp_deinit();
 800e498:	f7f3 f980 	bl	800179c <bsp_sp_deinit>
	app_state_power_off();
 800e49c:	f7ff ffec 	bl	800e478 <app_state_power_off>

	HAL_GPIO_WritePin(IPG_SHDN_GPIO_Port, IPG_SHDN_Pin, GPIO_PIN_SET);
 800e4a0:	2201      	movs	r2, #1
 800e4a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800e4a6:	4802      	ldr	r0, [pc, #8]	@ (800e4b0 <app_state_shutdown_handler+0x20>)
 800e4a8:	f008 f9aa 	bl	8016800 <HAL_GPIO_WritePin>
}
 800e4ac:	bf00      	nop
 800e4ae:	bd80      	pop	{r7, pc}
 800e4b0:	42020000 	.word	0x42020000

0800e4b4 <app_state_sleep_handler>:

/**
 * @brief Handler for sleep state
 * 
 */
void app_state_sleep_handler(void) {
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b084      	sub	sp, #16
 800e4b8:	af00      	add	r7, sp, #0
	bsp_wdg_refresh();
 800e4ba:	f7f3 fdc1 	bl	8002040 <bsp_wdg_refresh>
	bsp_fram_deinit();
 800e4be:	f7f3 f819 	bl	80014f4 <bsp_fram_deinit>
	bsp_sp_deinit();
 800e4c2:	f7f3 f96b 	bl	800179c <bsp_sp_deinit>
	app_state_power_off();
 800e4c6:	f7ff ffd7 	bl	800e478 <app_state_power_off>

	HAL_SuspendTick();
 800e4ca:	f002 fc4f 	bl	8010d6c <HAL_SuspendTick>
	__HAL_RCC_LPTIM1_CLKAM_ENABLE();
 800e4ce:	4b49      	ldr	r3, [pc, #292]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e4d4:	4a47      	ldr	r2, [pc, #284]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800e4da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	__HAL_RCC_LPTIM3_CLKAM_ENABLE();
 800e4de:	4b45      	ldr	r3, [pc, #276]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e4e4:	4a43      	ldr	r2, [pc, #268]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800e4ea:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
	__HAL_RCC_LPTIM4_CLKAM_ENABLE();
 800e4ee:	4b41      	ldr	r3, [pc, #260]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e4f4:	4a3f      	ldr	r2, [pc, #252]	@ (800e5f4 <app_state_sleep_handler+0x140>)
 800e4f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e4fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

	HAL_ERROR_CHECK(HAL_LPTIM_Counter_Start_IT(&HANDLE_WAKEUP_LPTIM));
 800e4fe:	483e      	ldr	r0, [pc, #248]	@ (800e5f8 <app_state_sleep_handler+0x144>)
 800e500:	f00b fdfe 	bl	801a100 <HAL_LPTIM_Counter_Start_IT>
 800e504:	4603      	mov	r3, r0
 800e506:	2b00      	cmp	r3, #0
 800e508:	d001      	beq.n	800e50e <app_state_sleep_handler+0x5a>
 800e50a:	f001 fade 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_LPTIM_Counter_Start_IT(&HANDLE_WDG_REFRESH_LPTIM));
 800e50e:	483b      	ldr	r0, [pc, #236]	@ (800e5fc <app_state_sleep_handler+0x148>)
 800e510:	f00b fdf6 	bl	801a100 <HAL_LPTIM_Counter_Start_IT>
 800e514:	4603      	mov	r3, r0
 800e516:	2b00      	cmp	r3, #0
 800e518:	d001      	beq.n	800e51e <app_state_sleep_handler+0x6a>
 800e51a:	f001 fad6 	bl	800faca <Error_Handler>

	_Float64 rtc_interrupt_period_f = 0.0;
 800e51e:	f04f 0200 	mov.w	r2, #0
 800e522:	f04f 0300 	mov.w	r3, #0
 800e526:	e9c7 2300 	strd	r2, r3, [r7]
	app_func_para_data_get((const uint8_t*)HPID_RTC_INTERRUPT_PERIOD, (uint8_t*)&rtc_interrupt_period_f, (uint8_t)sizeof(rtc_interrupt_period_f));
 800e52a:	463b      	mov	r3, r7
 800e52c:	2208      	movs	r2, #8
 800e52e:	4619      	mov	r1, r3
 800e530:	4833      	ldr	r0, [pc, #204]	@ (800e600 <app_state_sleep_handler+0x14c>)
 800e532:	f7f6 fb28 	bl	8004b86 <app_func_para_data_get>
	uint32_t rtc_interrupt_period = (uint32_t)rtc_interrupt_period_f;
 800e536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e53a:	4610      	mov	r0, r2
 800e53c:	4619      	mov	r1, r3
 800e53e:	f7f2 fb21 	bl	8000b84 <__aeabi_d2uiz>
 800e542:	4603      	mov	r3, r0
 800e544:	60bb      	str	r3, [r7, #8]
	if (rtc_interrupt_period > 0) {
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d00b      	beq.n	800e564 <app_state_sleep_handler+0xb0>
		HAL_ERROR_CHECK(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, rtc_interrupt_period - 1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0));
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	1e59      	subs	r1, r3, #1
 800e550:	2300      	movs	r3, #0
 800e552:	2204      	movs	r2, #4
 800e554:	482b      	ldr	r0, [pc, #172]	@ (800e604 <app_state_sleep_handler+0x150>)
 800e556:	f011 fb47 	bl	801fbe8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800e55a:	4603      	mov	r3, r0
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d001      	beq.n	800e564 <app_state_sleep_handler+0xb0>
 800e560:	f001 fab3 	bl	800faca <Error_Handler>
	}

	app_func_sm_schd_therapy_enable(schd_therapy_enable);
 800e564:	4b28      	ldr	r3, [pc, #160]	@ (800e608 <app_state_sleep_handler+0x154>)
 800e566:	781b      	ldrb	r3, [r3, #0]
 800e568:	4618      	mov	r0, r3
 800e56a:	f7f6 fd27 	bl	8004fbc <app_func_sm_schd_therapy_enable>

	uint16_t curr_state = app_func_sm_current_state_get();
 800e56e:	f7f6 fc3d 	bl	8004dec <app_func_sm_current_state_get>
 800e572:	4603      	mov	r3, r0
 800e574:	81fb      	strh	r3, [r7, #14]
	while (curr_state == STATE_SLEEP) {
 800e576:	e007      	b.n	800e588 <app_state_sleep_handler+0xd4>
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800e578:	2101      	movs	r1, #1
 800e57a:	2000      	movs	r0, #0
 800e57c:	f00c fdac 	bl	801b0d8 <HAL_PWR_EnterSTOPMode>
		curr_state = app_func_sm_current_state_get();
 800e580:	f7f6 fc34 	bl	8004dec <app_func_sm_current_state_get>
 800e584:	4603      	mov	r3, r0
 800e586:	81fb      	strh	r3, [r7, #14]
	while (curr_state == STATE_SLEEP) {
 800e588:	89fb      	ldrh	r3, [r7, #14]
 800e58a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e58e:	d0f3      	beq.n	800e578 <app_state_sleep_handler+0xc4>
	}

	HAL_ERROR_CHECK(HAL_LPTIM_Counter_Stop_IT(&HANDLE_WAKEUP_LPTIM));
 800e590:	4819      	ldr	r0, [pc, #100]	@ (800e5f8 <app_state_sleep_handler+0x144>)
 800e592:	f00b fdfe 	bl	801a192 <HAL_LPTIM_Counter_Stop_IT>
 800e596:	4603      	mov	r3, r0
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d001      	beq.n	800e5a0 <app_state_sleep_handler+0xec>
 800e59c:	f001 fa95 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_LPTIM_Counter_Stop_IT(&HANDLE_WDG_REFRESH_LPTIM));
 800e5a0:	4816      	ldr	r0, [pc, #88]	@ (800e5fc <app_state_sleep_handler+0x148>)
 800e5a2:	f00b fdf6 	bl	801a192 <HAL_LPTIM_Counter_Stop_IT>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d001      	beq.n	800e5b0 <app_state_sleep_handler+0xfc>
 800e5ac:	f001 fa8d 	bl	800faca <Error_Handler>
	HAL_ERROR_CHECK(HAL_RTCEx_DeactivateWakeUpTimer(&hrtc));
 800e5b0:	4814      	ldr	r0, [pc, #80]	@ (800e604 <app_state_sleep_handler+0x150>)
 800e5b2:	f011 fb85 	bl	801fcc0 <HAL_RTCEx_DeactivateWakeUpTimer>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	2b00      	cmp	r3, #0
 800e5ba:	d001      	beq.n	800e5c0 <app_state_sleep_handler+0x10c>
 800e5bc:	f001 fa85 	bl	800faca <Error_Handler>
	app_func_sm_schd_therapy_enable(false);
 800e5c0:	2000      	movs	r0, #0
 800e5c2:	f7f6 fcfb 	bl	8004fbc <app_func_sm_schd_therapy_enable>

	SystemClock_Config();
 800e5c6:	f001 f9cd 	bl	800f964 <SystemClock_Config>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_STOPF);
 800e5ca:	4b10      	ldr	r3, [pc, #64]	@ (800e60c <app_state_sleep_handler+0x158>)
 800e5cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5ce:	4a0f      	ldr	r2, [pc, #60]	@ (800e60c <app_state_sleep_handler+0x158>)
 800e5d0:	f043 0301 	orr.w	r3, r3, #1
 800e5d4:	6393      	str	r3, [r2, #56]	@ 0x38
	HAL_ResumeTick();
 800e5d6:	f002 fbd9 	bl	8010d8c <HAL_ResumeTick>

	bsp_wdg_refresh();
 800e5da:	f7f3 fd31 	bl	8002040 <bsp_wdg_refresh>
	bsp_sp_init(&app_func_command_parser, &bsp_fram_write_cplt_cb);
 800e5de:	490c      	ldr	r1, [pc, #48]	@ (800e610 <app_state_sleep_handler+0x15c>)
 800e5e0:	480c      	ldr	r0, [pc, #48]	@ (800e614 <app_state_sleep_handler+0x160>)
 800e5e2:	f7f3 f87b 	bl	80016dc <bsp_sp_init>
	bsp_fram_init(&app_func_logs_write_cplt_cb);
 800e5e6:	480c      	ldr	r0, [pc, #48]	@ (800e618 <app_state_sleep_handler+0x164>)
 800e5e8:	f7f2 ff6c 	bl	80014c4 <bsp_fram_init>
}
 800e5ec:	bf00      	nop
 800e5ee:	3710      	adds	r7, #16
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}
 800e5f4:	46020c00 	.word	0x46020c00
 800e5f8:	20009188 	.word	0x20009188
 800e5fc:	20009278 	.word	0x20009278
 800e600:	0802afd4 	.word	0x0802afd4
 800e604:	200092f4 	.word	0x200092f4
 800e608:	2000494a 	.word	0x2000494a
 800e60c:	46020800 	.word	0x46020800
 800e610:	080015c1 	.word	0x080015c1
 800e614:	08002b59 	.word	0x08002b59
 800e618:	08003a25 	.word	0x08003a25

0800e61c <app_state_active_handler>:

/**
 * @brief Handler for active state (No operating mode)
 * 
 */
void app_state_active_handler(void) {
 800e61c:	b580      	push	{r7, lr}
 800e61e:	b084      	sub	sp, #16
 800e620:	af00      	add	r7, sp, #0
	_Float64 idle_duration_ms_f = 0.0;
 800e622:	f04f 0200 	mov.w	r2, #0
 800e626:	f04f 0300 	mov.w	r3, #0
 800e62a:	e9c7 2300 	strd	r2, r3, [r7]
	app_func_para_data_get((const uint8_t*)HPID_IDLE_DURATION, (uint8_t*)&idle_duration_ms_f, (uint8_t)sizeof(idle_duration_ms_f));
 800e62e:	463b      	mov	r3, r7
 800e630:	2208      	movs	r2, #8
 800e632:	4619      	mov	r1, r3
 800e634:	4814      	ldr	r0, [pc, #80]	@ (800e688 <app_state_active_handler+0x6c>)
 800e636:	f7f6 faa6 	bl	8004b86 <app_func_para_data_get>
	idle_duration_ms_f *= 1000.0;
 800e63a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e63e:	f04f 0200 	mov.w	r2, #0
 800e642:	4b12      	ldr	r3, [pc, #72]	@ (800e68c <app_state_active_handler+0x70>)
 800e644:	f7f1 ffdc 	bl	8000600 <__aeabi_dmul>
 800e648:	4602      	mov	r2, r0
 800e64a:	460b      	mov	r3, r1
 800e64c:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t idle_duration_ms = (uint32_t)idle_duration_ms_f;
 800e650:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e654:	4610      	mov	r0, r2
 800e656:	4619      	mov	r1, r3
 800e658:	f7f2 fa94 	bl	8000b84 <__aeabi_d2uiz>
 800e65c:	4603      	mov	r3, r0
 800e65e:	60fb      	str	r3, [r7, #12]

	app_state_power_off();
 800e660:	f7ff ff0a 	bl	800e478 <app_state_power_off>
	bsp_wdg_enable(false);
 800e664:	2000      	movs	r0, #0
 800e666:	f7f3 fcd3 	bl	8002010 <bsp_wdg_enable>
	HAL_Delay(idle_duration_ms);
 800e66a:	68f8      	ldr	r0, [r7, #12]
 800e66c:	f002 fb5a 	bl	8010d24 <HAL_Delay>
	bsp_wdg_enable(true);
 800e670:	2001      	movs	r0, #1
 800e672:	f7f3 fccd 	bl	8002010 <bsp_wdg_enable>

	app_func_sm_current_state_set(STATE_SLEEP);
 800e676:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800e67a:	f7f6 fba7 	bl	8004dcc <app_func_sm_current_state_set>
}
 800e67e:	bf00      	nop
 800e680:	3710      	adds	r7, #16
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	0802afdc 	.word	0x0802afdc
 800e68c:	408f4000 	.word	0x408f4000

0800e690 <MX_ADC1_Init>:
DMA_HandleTypeDef handle_GPDMA1_Channel0;
DMA_HandleTypeDef handle_GPDMA1_Channel1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b088      	sub	sp, #32
 800e694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800e696:	463b      	mov	r3, r7
 800e698:	2220      	movs	r2, #32
 800e69a:	2100      	movs	r1, #0
 800e69c:	4618      	mov	r0, r3
 800e69e:	f01b f94d 	bl	802993c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800e6a2:	4b36      	ldr	r3, [pc, #216]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6a4:	4a36      	ldr	r2, [pc, #216]	@ (800e780 <MX_ADC1_Init+0xf0>)
 800e6a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800e6a8:	4b34      	ldr	r3, [pc, #208]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6aa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e6ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800e6b0:	4b32      	ldr	r3, [pc, #200]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6b2:	2204      	movs	r2, #4
 800e6b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 800e6b6:	4b31      	ldr	r3, [pc, #196]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800e6bc:	4b2f      	ldr	r3, [pc, #188]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6be:	2201      	movs	r2, #1
 800e6c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e6c2:	4b2e      	ldr	r3, [pc, #184]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6c4:	2204      	movs	r2, #4
 800e6c6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800e6c8:	4b2c      	ldr	r3, [pc, #176]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6ca:	2200      	movs	r2, #0
 800e6cc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800e6ce:	4b2b      	ldr	r3, [pc, #172]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 2;
 800e6d6:	4b29      	ldr	r3, [pc, #164]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6d8:	2202      	movs	r2, #2
 800e6da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e6dc:	4b27      	ldr	r3, [pc, #156]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6de:	2200      	movs	r2, #0
 800e6e0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800e6e4:	4b25      	ldr	r3, [pc, #148]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6e6:	f44f 62b4 	mov.w	r2, #1440	@ 0x5a0
 800e6ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e6ec:	4b23      	ldr	r3, [pc, #140]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e6f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800e6f4:	4b21      	ldr	r3, [pc, #132]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800e6fc:	4b1f      	ldr	r3, [pc, #124]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e6fe:	2200      	movs	r2, #0
 800e700:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800e702:	4b1e      	ldr	r3, [pc, #120]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e704:	2200      	movs	r2, #0
 800e706:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800e708:	4b1c      	ldr	r3, [pc, #112]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e70a:	2200      	movs	r2, #0
 800e70c:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 800e70e:	4b1b      	ldr	r3, [pc, #108]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e710:	2201      	movs	r2, #1
 800e712:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800e714:	4b19      	ldr	r3, [pc, #100]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e716:	2200      	movs	r2, #0
 800e718:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800e71c:	4817      	ldr	r0, [pc, #92]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e71e:	f002 ff39 	bl	8011594 <HAL_ADC_Init>
 800e722:	4603      	mov	r3, r0
 800e724:	2b00      	cmp	r3, #0
 800e726:	d001      	beq.n	800e72c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 800e728:	f001 f9cf 	bl	800faca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800e72c:	4b15      	ldr	r3, [pc, #84]	@ (800e784 <MX_ADC1_Init+0xf4>)
 800e72e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800e730:	2306      	movs	r3, #6
 800e732:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 800e734:	2300      	movs	r3, #0
 800e736:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800e738:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e73c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e73e:	2304      	movs	r3, #4
 800e740:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800e742:	2300      	movs	r3, #0
 800e744:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e746:	463b      	mov	r3, r7
 800e748:	4619      	mov	r1, r3
 800e74a:	480c      	ldr	r0, [pc, #48]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e74c:	f003 ff9e 	bl	801268c <HAL_ADC_ConfigChannel>
 800e750:	4603      	mov	r3, r0
 800e752:	2b00      	cmp	r3, #0
 800e754:	d001      	beq.n	800e75a <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 800e756:	f001 f9b8 	bl	800faca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800e75a:	230c      	movs	r3, #12
 800e75c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e75e:	463b      	mov	r3, r7
 800e760:	4619      	mov	r1, r3
 800e762:	4806      	ldr	r0, [pc, #24]	@ (800e77c <MX_ADC1_Init+0xec>)
 800e764:	f003 ff92 	bl	801268c <HAL_ADC_ConfigChannel>
 800e768:	4603      	mov	r3, r0
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d001      	beq.n	800e772 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800e76e:	f001 f9ac 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800e772:	bf00      	nop
 800e774:	3720      	adds	r7, #32
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop
 800e77c:	20008e5c 	.word	0x20008e5c
 800e780:	42028000 	.word	0x42028000
 800e784:	80000001 	.word	0x80000001

0800e788 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b088      	sub	sp, #32
 800e78c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800e78e:	463b      	mov	r3, r7
 800e790:	2220      	movs	r2, #32
 800e792:	2100      	movs	r1, #0
 800e794:	4618      	mov	r0, r3
 800e796:	f01b f8d1 	bl	802993c <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800e79a:	4b32      	ldr	r3, [pc, #200]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e79c:	4a32      	ldr	r2, [pc, #200]	@ (800e868 <MX_ADC4_Init+0xe0>)
 800e79e:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800e7a0:	4b30      	ldr	r3, [pc, #192]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7a2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800e7a6:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800e7a8:	4b2e      	ldr	r3, [pc, #184]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7aa:	2204      	movs	r2, #4
 800e7ac:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e7ae:	4b2d      	ldr	r3, [pc, #180]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7b0:	2200      	movs	r2, #0
 800e7b2:	615a      	str	r2, [r3, #20]
  hadc4.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800e7b4:	4b2b      	ldr	r3, [pc, #172]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7b6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e7ba:	611a      	str	r2, [r3, #16]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e7bc:	4b29      	ldr	r3, [pc, #164]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7be:	2204      	movs	r2, #4
 800e7c0:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoPowerOff = ADC_LOW_POWER_NONE;
 800e7c2:	4b28      	ldr	r3, [pc, #160]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	621a      	str	r2, [r3, #32]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800e7c8:	4b26      	ldr	r3, [pc, #152]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = DISABLE;
 800e7ce:	4b25      	ldr	r3, [pc, #148]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.NbrOfConversion = 1;
 800e7d6:	4b23      	ldr	r3, [pc, #140]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7d8:	2201      	movs	r2, #1
 800e7da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 800e7dc:	4b21      	ldr	r3, [pc, #132]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7de:	2200      	movs	r2, #0
 800e7e0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConv = ADC4_EXTERNALTRIG_T15_TRGO;
 800e7e4:	4b1f      	ldr	r3, [pc, #124]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7e6:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800e7ea:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e7ec:	4b1d      	ldr	r3, [pc, #116]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e7f2:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc4.Init.DMAContinuousRequests = DISABLE;
 800e7f4:	4b1b      	ldr	r3, [pc, #108]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc4.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 800e7fc:	4b19      	ldr	r3, [pc, #100]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e7fe:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800e802:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc4.Init.VrefProtection = ADC_VREF_PPROT_NONE;
 800e804:	4b17      	ldr	r3, [pc, #92]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e806:	2200      	movs	r2, #0
 800e808:	66da      	str	r2, [r3, #108]	@ 0x6c
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800e80a:	4b16      	ldr	r3, [pc, #88]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e80c:	2200      	movs	r2, #0
 800e80e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc4.Init.SamplingTimeCommon1 = ADC4_SAMPLETIME_7CYCLES_5;
 800e810:	4b14      	ldr	r3, [pc, #80]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e812:	2202      	movs	r2, #2
 800e814:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc4.Init.SamplingTimeCommon2 = ADC4_SAMPLETIME_1CYCLE_5;
 800e816:	4b13      	ldr	r3, [pc, #76]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e818:	2200      	movs	r2, #0
 800e81a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc4.Init.OversamplingMode = DISABLE;
 800e81c:	4b11      	ldr	r3, [pc, #68]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e81e:	2200      	movs	r2, #0
 800e820:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800e824:	480f      	ldr	r0, [pc, #60]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e826:	f002 feb5 	bl	8011594 <HAL_ADC_Init>
 800e82a:	4603      	mov	r3, r0
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d001      	beq.n	800e834 <MX_ADC4_Init+0xac>
  {
    Error_Handler();
 800e830:	f001 f94b 	bl	800faca <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800e834:	4b0d      	ldr	r3, [pc, #52]	@ (800e86c <MX_ADC4_Init+0xe4>)
 800e836:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC4_RANK_CHANNEL_NUMBER;
 800e838:	2301      	movs	r3, #1
 800e83a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC4_SAMPLINGTIME_COMMON_1;
 800e83c:	2300      	movs	r3, #0
 800e83e:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800e840:	2304      	movs	r3, #4
 800e842:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800e844:	2300      	movs	r3, #0
 800e846:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800e848:	463b      	mov	r3, r7
 800e84a:	4619      	mov	r1, r3
 800e84c:	4805      	ldr	r0, [pc, #20]	@ (800e864 <MX_ADC4_Init+0xdc>)
 800e84e:	f003 ff1d 	bl	801268c <HAL_ADC_ConfigChannel>
 800e852:	4603      	mov	r3, r0
 800e854:	2b00      	cmp	r3, #0
 800e856:	d001      	beq.n	800e85c <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 800e858:	f001 f937 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800e85c:	bf00      	nop
 800e85e:	3720      	adds	r7, #32
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}
 800e864:	20008ee8 	.word	0x20008ee8
 800e868:	46021000 	.word	0x46021000
 800e86c:	80000001 	.word	0x80000001

0800e870 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b08e      	sub	sp, #56	@ 0x38
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e87c:	2200      	movs	r2, #0
 800e87e:	601a      	str	r2, [r3, #0]
 800e880:	605a      	str	r2, [r3, #4]
 800e882:	609a      	str	r2, [r3, #8]
 800e884:	60da      	str	r2, [r3, #12]
 800e886:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4aa5      	ldr	r2, [pc, #660]	@ (800eb24 <HAL_ADC_MspInit+0x2b4>)
 800e88e:	4293      	cmp	r3, r2
 800e890:	f040 8091 	bne.w	800e9b6 <HAL_ADC_MspInit+0x146>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800e894:	4ba4      	ldr	r3, [pc, #656]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e896:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e89a:	4aa3      	ldr	r2, [pc, #652]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e89c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e8a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800e8a4:	4ba0      	ldr	r3, [pc, #640]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e8ae:	623b      	str	r3, [r7, #32]
 800e8b0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8b2:	4b9d      	ldr	r3, [pc, #628]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8b8:	4a9b      	ldr	r2, [pc, #620]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8ba:	f043 0301 	orr.w	r3, r3, #1
 800e8be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800e8c2:	4b99      	ldr	r3, [pc, #612]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8c8:	f003 0301 	and.w	r3, r3, #1
 800e8cc:	61fb      	str	r3, [r7, #28]
 800e8ce:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e8d0:	4b95      	ldr	r3, [pc, #596]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8d6:	4a94      	ldr	r2, [pc, #592]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8d8:	f043 0302 	orr.w	r3, r3, #2
 800e8dc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800e8e0:	4b91      	ldr	r3, [pc, #580]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e8e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e8e6:	f003 0302 	and.w	r3, r3, #2
 800e8ea:	61bb      	str	r3, [r7, #24]
 800e8ec:	69bb      	ldr	r3, [r7, #24]
    PA0     ------> ADC1_IN5
    PB2     ------> ADC1_IN17
    PB1     ------> ADC1_IN16
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = BATT_MON2_Pin|BATT_MON1_Pin;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e8f2:	2303      	movs	r3, #3
 800e8f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e8fe:	4619      	mov	r1, r3
 800e900:	488a      	ldr	r0, [pc, #552]	@ (800eb2c <HAL_ADC_MspInit+0x2bc>)
 800e902:	f007 fcaf 	bl	8016264 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENG1_OUT_Pin|ECG_RR_OUT_Pin|ECG_HR_OUT_Pin;
 800e906:	2307      	movs	r3, #7
 800e908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e90a:	2303      	movs	r3, #3
 800e90c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e90e:	2300      	movs	r3, #0
 800e910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e912:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e916:	4619      	mov	r1, r3
 800e918:	4885      	ldr	r0, [pc, #532]	@ (800eb30 <HAL_ADC_MspInit+0x2c0>)
 800e91a:	f007 fca3 	bl	8016264 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 800e91e:	4b85      	ldr	r3, [pc, #532]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e920:	4a85      	ldr	r2, [pc, #532]	@ (800eb38 <HAL_ADC_MspInit+0x2c8>)
 800e922:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.Init.Request = GPDMA1_REQUEST_ADC1;
 800e924:	4b83      	ldr	r3, [pc, #524]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e926:	2200      	movs	r2, #0
 800e928:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel0.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 800e92a:	4b82      	ldr	r3, [pc, #520]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e92c:	2200      	movs	r2, #0
 800e92e:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e930:	4b80      	ldr	r3, [pc, #512]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e932:	2200      	movs	r2, #0
 800e934:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel0.Init.SrcInc = DMA_SINC_FIXED;
 800e936:	4b7f      	ldr	r3, [pc, #508]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e938:	2200      	movs	r2, #0
 800e93a:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel0.Init.DestInc = DMA_DINC_INCREMENTED;
 800e93c:	4b7d      	ldr	r3, [pc, #500]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e93e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800e942:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel0.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 800e944:	4b7b      	ldr	r3, [pc, #492]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e946:	2202      	movs	r2, #2
 800e948:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel0.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 800e94a:	4b7a      	ldr	r3, [pc, #488]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e94c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800e950:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel0.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800e952:	4b78      	ldr	r3, [pc, #480]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e954:	2200      	movs	r2, #0
 800e956:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel0.Init.SrcBurstLength = 1;
 800e958:	4b76      	ldr	r3, [pc, #472]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e95a:	2201      	movs	r2, #1
 800e95c:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel0.Init.DestBurstLength = 1;
 800e95e:	4b75      	ldr	r3, [pc, #468]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e960:	2201      	movs	r2, #1
 800e962:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel0.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 800e964:	4b73      	ldr	r3, [pc, #460]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e966:	2200      	movs	r2, #0
 800e968:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel0.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 800e96a:	4b72      	ldr	r3, [pc, #456]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e96c:	2200      	movs	r2, #0
 800e96e:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel0.Init.Mode = DMA_NORMAL;
 800e970:	4b70      	ldr	r3, [pc, #448]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e972:	2200      	movs	r2, #0
 800e974:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 800e976:	486f      	ldr	r0, [pc, #444]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e978:	f005 fd6a 	bl	8014450 <HAL_DMA_Init>
 800e97c:	4603      	mov	r3, r0
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d001      	beq.n	800e986 <HAL_ADC_MspInit+0x116>
    {
      Error_Handler();
 800e982:	f001 f8a2 	bl	800faca <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle, DMA_Handle, handle_GPDMA1_Channel0);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	4a6a      	ldr	r2, [pc, #424]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e98a:	671a      	str	r2, [r3, #112]	@ 0x70
 800e98c:	4a69      	ldr	r2, [pc, #420]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 800e992:	2110      	movs	r1, #16
 800e994:	4867      	ldr	r0, [pc, #412]	@ (800eb34 <HAL_ADC_MspInit+0x2c4>)
 800e996:	f006 f9e1 	bl	8014d5c <HAL_DMA_ConfigChannelAttributes>
 800e99a:	4603      	mov	r3, r0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d001      	beq.n	800e9a4 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 800e9a0:	f001 f893 	bl	800faca <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	2100      	movs	r1, #0
 800e9a8:	2025      	movs	r0, #37	@ 0x25
 800e9aa:	f005 fa16 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800e9ae:	2025      	movs	r0, #37	@ 0x25
 800e9b0:	f005 fa2d 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 800e9b4:	e0b2      	b.n	800eb1c <HAL_ADC_MspInit+0x2ac>
  else if(adcHandle->Instance==ADC4)
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	4a60      	ldr	r2, [pc, #384]	@ (800eb3c <HAL_ADC_MspInit+0x2cc>)
 800e9bc:	4293      	cmp	r3, r2
 800e9be:	f040 80ad 	bne.w	800eb1c <HAL_ADC_MspInit+0x2ac>
    __HAL_RCC_ADC4_CLK_ENABLE();
 800e9c2:	4b59      	ldr	r3, [pc, #356]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e9c8:	4a57      	ldr	r2, [pc, #348]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9ca:	f043 0320 	orr.w	r3, r3, #32
 800e9ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800e9d2:	4b55      	ldr	r3, [pc, #340]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800e9d8:	f003 0320 	and.w	r3, r3, #32
 800e9dc:	617b      	str	r3, [r7, #20]
 800e9de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e9e0:	4b51      	ldr	r3, [pc, #324]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e9e6:	4a50      	ldr	r2, [pc, #320]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9e8:	f043 0304 	orr.w	r3, r3, #4
 800e9ec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800e9f0:	4b4d      	ldr	r3, [pc, #308]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800e9f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e9f6:	f003 0304 	and.w	r3, r3, #4
 800e9fa:	613b      	str	r3, [r7, #16]
 800e9fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800e9fe:	4b4a      	ldr	r3, [pc, #296]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea04:	4a48      	ldr	r2, [pc, #288]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea06:	f043 0320 	orr.w	r3, r3, #32
 800ea0a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ea0e:	4b46      	ldr	r3, [pc, #280]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea14:	f003 0320 	and.w	r3, r3, #32
 800ea18:	60fb      	str	r3, [r7, #12]
 800ea1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ea1c:	4b42      	ldr	r3, [pc, #264]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea22:	4a41      	ldr	r2, [pc, #260]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea28:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ea2c:	4b3e      	ldr	r3, [pc, #248]	@ (800eb28 <HAL_ADC_MspInit+0x2b8>)
 800ea2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea36:	60bb      	str	r3, [r7, #8]
 800ea38:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = THERM_REF_Pin|THERM_OUT_Pin|THERM_OFST_Pin|VRECT_MON_Pin;
 800ea3a:	2317      	movs	r3, #23
 800ea3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ea3e:	2303      	movs	r3, #3
 800ea40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea42:	2300      	movs	r3, #0
 800ea44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ea46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea4a:	4619      	mov	r1, r3
 800ea4c:	483c      	ldr	r0, [pc, #240]	@ (800eb40 <HAL_ADC_MspInit+0x2d0>)
 800ea4e:	f007 fc09 	bl	8016264 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMP_OUT_P_Pin|IMP_OUT_N_Pin;
 800ea52:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800ea56:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ea58:	2303      	movs	r3, #3
 800ea5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800ea60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea64:	4619      	mov	r1, r3
 800ea66:	4837      	ldr	r0, [pc, #220]	@ (800eb44 <HAL_ADC_MspInit+0x2d4>)
 800ea68:	f007 fbfc 	bl	8016264 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENG2_OUT_Pin;
 800ea6c:	2301      	movs	r3, #1
 800ea6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ea70:	2303      	movs	r3, #3
 800ea72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea74:	2300      	movs	r3, #0
 800ea76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENG2_OUT_GPIO_Port, &GPIO_InitStruct);
 800ea78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	4832      	ldr	r0, [pc, #200]	@ (800eb48 <HAL_ADC_MspInit+0x2d8>)
 800ea80:	f007 fbf0 	bl	8016264 <HAL_GPIO_Init>
    handle_GPDMA1_Channel1.Instance = GPDMA1_Channel1;
 800ea84:	4b31      	ldr	r3, [pc, #196]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ea86:	4a32      	ldr	r2, [pc, #200]	@ (800eb50 <HAL_ADC_MspInit+0x2e0>)
 800ea88:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel1.Init.Request = GPDMA1_REQUEST_ADC4;
 800ea8a:	4b30      	ldr	r3, [pc, #192]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ea8c:	2201      	movs	r2, #1
 800ea8e:	605a      	str	r2, [r3, #4]
    handle_GPDMA1_Channel1.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 800ea90:	4b2e      	ldr	r3, [pc, #184]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ea92:	2200      	movs	r2, #0
 800ea94:	609a      	str	r2, [r3, #8]
    handle_GPDMA1_Channel1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ea96:	4b2d      	ldr	r3, [pc, #180]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ea98:	2200      	movs	r2, #0
 800ea9a:	60da      	str	r2, [r3, #12]
    handle_GPDMA1_Channel1.Init.SrcInc = DMA_SINC_FIXED;
 800ea9c:	4b2b      	ldr	r3, [pc, #172]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	611a      	str	r2, [r3, #16]
    handle_GPDMA1_Channel1.Init.DestInc = DMA_DINC_INCREMENTED;
 800eaa2:	4b2a      	ldr	r3, [pc, #168]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eaa4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800eaa8:	615a      	str	r2, [r3, #20]
    handle_GPDMA1_Channel1.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 800eaaa:	4b28      	ldr	r3, [pc, #160]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eaac:	2202      	movs	r2, #2
 800eaae:	619a      	str	r2, [r3, #24]
    handle_GPDMA1_Channel1.Init.DestDataWidth = DMA_DEST_DATAWIDTH_WORD;
 800eab0:	4b26      	ldr	r3, [pc, #152]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eab2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800eab6:	61da      	str	r2, [r3, #28]
    handle_GPDMA1_Channel1.Init.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 800eab8:	4b24      	ldr	r3, [pc, #144]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eaba:	2200      	movs	r2, #0
 800eabc:	621a      	str	r2, [r3, #32]
    handle_GPDMA1_Channel1.Init.SrcBurstLength = 1;
 800eabe:	4b23      	ldr	r3, [pc, #140]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eac0:	2201      	movs	r2, #1
 800eac2:	625a      	str	r2, [r3, #36]	@ 0x24
    handle_GPDMA1_Channel1.Init.DestBurstLength = 1;
 800eac4:	4b21      	ldr	r3, [pc, #132]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eac6:	2201      	movs	r2, #1
 800eac8:	629a      	str	r2, [r3, #40]	@ 0x28
    handle_GPDMA1_Channel1.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1|DMA_DEST_ALLOCATED_PORT1;
 800eaca:	4b20      	ldr	r3, [pc, #128]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eacc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800ead0:	62da      	str	r2, [r3, #44]	@ 0x2c
    handle_GPDMA1_Channel1.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 800ead2:	4b1e      	ldr	r3, [pc, #120]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800ead4:	2200      	movs	r2, #0
 800ead6:	631a      	str	r2, [r3, #48]	@ 0x30
    handle_GPDMA1_Channel1.Init.Mode = DMA_NORMAL;
 800ead8:	4b1c      	ldr	r3, [pc, #112]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eada:	2200      	movs	r2, #0
 800eadc:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_DMA_Init(&handle_GPDMA1_Channel1) != HAL_OK)
 800eade:	481b      	ldr	r0, [pc, #108]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eae0:	f005 fcb6 	bl	8014450 <HAL_DMA_Init>
 800eae4:	4603      	mov	r3, r0
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d001      	beq.n	800eaee <HAL_ADC_MspInit+0x27e>
      Error_Handler();
 800eaea:	f000 ffee 	bl	800faca <Error_Handler>
    __HAL_LINKDMA(adcHandle, DMA_Handle, handle_GPDMA1_Channel1);
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	4a16      	ldr	r2, [pc, #88]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eaf2:	671a      	str	r2, [r3, #112]	@ 0x70
 800eaf4:	4a15      	ldr	r2, [pc, #84]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	65d3      	str	r3, [r2, #92]	@ 0x5c
    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel1, DMA_CHANNEL_NPRIV) != HAL_OK)
 800eafa:	2110      	movs	r1, #16
 800eafc:	4813      	ldr	r0, [pc, #76]	@ (800eb4c <HAL_ADC_MspInit+0x2dc>)
 800eafe:	f006 f92d 	bl	8014d5c <HAL_DMA_ConfigChannelAttributes>
 800eb02:	4603      	mov	r3, r0
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d001      	beq.n	800eb0c <HAL_ADC_MspInit+0x29c>
      Error_Handler();
 800eb08:	f000 ffdf 	bl	800faca <Error_Handler>
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	2100      	movs	r1, #0
 800eb10:	2071      	movs	r0, #113	@ 0x71
 800eb12:	f005 f962 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 800eb16:	2071      	movs	r0, #113	@ 0x71
 800eb18:	f005 f979 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 800eb1c:	bf00      	nop
 800eb1e:	3738      	adds	r7, #56	@ 0x38
 800eb20:	46bd      	mov	sp, r7
 800eb22:	bd80      	pop	{r7, pc}
 800eb24:	42028000 	.word	0x42028000
 800eb28:	46020c00 	.word	0x46020c00
 800eb2c:	42020000 	.word	0x42020000
 800eb30:	42020400 	.word	0x42020400
 800eb34:	20008f74 	.word	0x20008f74
 800eb38:	40020050 	.word	0x40020050
 800eb3c:	46021000 	.word	0x46021000
 800eb40:	42020800 	.word	0x42020800
 800eb44:	42021400 	.word	0x42021400
 800eb48:	42021800 	.word	0x42021800
 800eb4c:	20008fec 	.word	0x20008fec
 800eb50:	400200d0 	.word	0x400200d0

0800eb54 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b082      	sub	sp, #8
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	4a20      	ldr	r2, [pc, #128]	@ (800ebe4 <HAL_ADC_MspDeInit+0x90>)
 800eb62:	4293      	cmp	r3, r2
 800eb64:	d118      	bne.n	800eb98 <HAL_ADC_MspDeInit+0x44>
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC12_CLK_DISABLE();
 800eb66:	4b20      	ldr	r3, [pc, #128]	@ (800ebe8 <HAL_ADC_MspDeInit+0x94>)
 800eb68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb6c:	4a1e      	ldr	r2, [pc, #120]	@ (800ebe8 <HAL_ADC_MspDeInit+0x94>)
 800eb6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eb72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    PA0     ------> ADC1_IN5
    PB2     ------> ADC1_IN17
    PB1     ------> ADC1_IN16
    PB0     ------> ADC1_IN15
    */
    HAL_GPIO_DeInit(GPIOA, BATT_MON2_Pin|BATT_MON1_Pin);
 800eb76:	2103      	movs	r1, #3
 800eb78:	481c      	ldr	r0, [pc, #112]	@ (800ebec <HAL_ADC_MspDeInit+0x98>)
 800eb7a:	f007 fd4b 	bl	8016614 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, ENG1_OUT_Pin|ECG_RR_OUT_Pin|ECG_HR_OUT_Pin);
 800eb7e:	2107      	movs	r1, #7
 800eb80:	481b      	ldr	r0, [pc, #108]	@ (800ebf0 <HAL_ADC_MspDeInit+0x9c>)
 800eb82:	f007 fd47 	bl	8016614 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f005 fd8c 	bl	80146a8 <HAL_DMA_DeInit>

    /* ADC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(ADC1_IRQn);
 800eb90:	2025      	movs	r0, #37	@ 0x25
 800eb92:	f005 f94a 	bl	8013e2a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspDeInit 1 */

  /* USER CODE END ADC4_MspDeInit 1 */
  }
}
 800eb96:	e021      	b.n	800ebdc <HAL_ADC_MspDeInit+0x88>
  else if(adcHandle->Instance==ADC4)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	4a15      	ldr	r2, [pc, #84]	@ (800ebf4 <HAL_ADC_MspDeInit+0xa0>)
 800eb9e:	4293      	cmp	r3, r2
 800eba0:	d11c      	bne.n	800ebdc <HAL_ADC_MspDeInit+0x88>
    __HAL_RCC_ADC4_CLK_DISABLE();
 800eba2:	4b11      	ldr	r3, [pc, #68]	@ (800ebe8 <HAL_ADC_MspDeInit+0x94>)
 800eba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800eba8:	4a0f      	ldr	r2, [pc, #60]	@ (800ebe8 <HAL_ADC_MspDeInit+0x94>)
 800ebaa:	f023 0320 	bic.w	r3, r3, #32
 800ebae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    HAL_GPIO_DeInit(GPIOC, THERM_REF_Pin|THERM_OUT_Pin|THERM_OFST_Pin|VRECT_MON_Pin);
 800ebb2:	2117      	movs	r1, #23
 800ebb4:	4810      	ldr	r0, [pc, #64]	@ (800ebf8 <HAL_ADC_MspDeInit+0xa4>)
 800ebb6:	f007 fd2d 	bl	8016614 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOF, IMP_OUT_P_Pin|IMP_OUT_N_Pin);
 800ebba:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 800ebbe:	480f      	ldr	r0, [pc, #60]	@ (800ebfc <HAL_ADC_MspDeInit+0xa8>)
 800ebc0:	f007 fd28 	bl	8016614 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(ENG2_OUT_GPIO_Port, ENG2_OUT_Pin);
 800ebc4:	2101      	movs	r1, #1
 800ebc6:	480e      	ldr	r0, [pc, #56]	@ (800ec00 <HAL_ADC_MspDeInit+0xac>)
 800ebc8:	f007 fd24 	bl	8016614 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(adcHandle->DMA_Handle);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f005 fd69 	bl	80146a8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(ADC4_IRQn);
 800ebd6:	2071      	movs	r0, #113	@ 0x71
 800ebd8:	f005 f927 	bl	8013e2a <HAL_NVIC_DisableIRQ>
}
 800ebdc:	bf00      	nop
 800ebde:	3708      	adds	r7, #8
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	bd80      	pop	{r7, pc}
 800ebe4:	42028000 	.word	0x42028000
 800ebe8:	46020c00 	.word	0x46020c00
 800ebec:	42020000 	.word	0x42020000
 800ebf0:	42020400 	.word	0x42020400
 800ebf4:	46021000 	.word	0x46021000
 800ebf8:	42020800 	.word	0x42020800
 800ebfc:	42021400 	.word	0x42021400
 800ec00:	42021800 	.word	0x42021800

0800ec04 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800ec04:	b580      	push	{r7, lr}
 800ec06:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800ec08:	4b13      	ldr	r3, [pc, #76]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec0a:	4a14      	ldr	r2, [pc, #80]	@ (800ec5c <MX_CRC_Init+0x58>)
 800ec0c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_DISABLE;
 800ec0e:	4b12      	ldr	r3, [pc, #72]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec10:	2201      	movs	r2, #1
 800ec12:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_DISABLE;
 800ec14:	4b10      	ldr	r3, [pc, #64]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec16:	2201      	movs	r2, #1
 800ec18:	715a      	strb	r2, [r3, #5]
  hcrc.Init.GeneratingPolynomial = 4129;
 800ec1a:	4b0f      	ldr	r3, [pc, #60]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec1c:	f241 0221 	movw	r2, #4129	@ 0x1021
 800ec20:	609a      	str	r2, [r3, #8]
  hcrc.Init.CRCLength = CRC_POLYLENGTH_16B;
 800ec22:	4b0d      	ldr	r3, [pc, #52]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec24:	2208      	movs	r2, #8
 800ec26:	60da      	str	r2, [r3, #12]
  hcrc.Init.InitValue = 0xFFFF;
 800ec28:	4b0b      	ldr	r3, [pc, #44]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ec2e:	611a      	str	r2, [r3, #16]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800ec30:	4b09      	ldr	r3, [pc, #36]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec32:	2200      	movs	r2, #0
 800ec34:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800ec36:	4b08      	ldr	r3, [pc, #32]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec38:	2200      	movs	r2, #0
 800ec3a:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800ec3c:	4b06      	ldr	r3, [pc, #24]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec3e:	2201      	movs	r2, #1
 800ec40:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800ec42:	4805      	ldr	r0, [pc, #20]	@ (800ec58 <MX_CRC_Init+0x54>)
 800ec44:	f005 f9b8 	bl	8013fb8 <HAL_CRC_Init>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d001      	beq.n	800ec52 <MX_CRC_Init+0x4e>
  {
    Error_Handler();
 800ec4e:	f000 ff3c 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800ec52:	bf00      	nop
 800ec54:	bd80      	pop	{r7, pc}
 800ec56:	bf00      	nop
 800ec58:	20009064 	.word	0x20009064
 800ec5c:	40023000 	.word	0x40023000

0800ec60 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800ec60:	b480      	push	{r7}
 800ec62:	b085      	sub	sp, #20
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4a0b      	ldr	r2, [pc, #44]	@ (800ec9c <HAL_CRC_MspInit+0x3c>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d10e      	bne.n	800ec90 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800ec72:	4b0b      	ldr	r3, [pc, #44]	@ (800eca0 <HAL_CRC_MspInit+0x40>)
 800ec74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec78:	4a09      	ldr	r2, [pc, #36]	@ (800eca0 <HAL_CRC_MspInit+0x40>)
 800ec7a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ec7e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800ec82:	4b07      	ldr	r3, [pc, #28]	@ (800eca0 <HAL_CRC_MspInit+0x40>)
 800ec84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ec88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ec8c:	60fb      	str	r3, [r7, #12]
 800ec8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800ec90:	bf00      	nop
 800ec92:	3714      	adds	r7, #20
 800ec94:	46bd      	mov	sp, r7
 800ec96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9a:	4770      	bx	lr
 800ec9c:	40023000 	.word	0x40023000
 800eca0:	46020c00 	.word	0x46020c00

0800eca4 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800ecaa:	4b11      	ldr	r3, [pc, #68]	@ (800ecf0 <MX_GPDMA1_Init+0x4c>)
 800ecac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecb0:	4a0f      	ldr	r2, [pc, #60]	@ (800ecf0 <MX_GPDMA1_Init+0x4c>)
 800ecb2:	f043 0301 	orr.w	r3, r3, #1
 800ecb6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800ecba:	4b0d      	ldr	r3, [pc, #52]	@ (800ecf0 <MX_GPDMA1_Init+0x4c>)
 800ecbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ecc0:	f003 0301 	and.w	r3, r3, #1
 800ecc4:	607b      	str	r3, [r7, #4]
 800ecc6:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 800ecc8:	2200      	movs	r2, #0
 800ecca:	2100      	movs	r1, #0
 800eccc:	201d      	movs	r0, #29
 800ecce:	f005 f884 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800ecd2:	201d      	movs	r0, #29
 800ecd4:	f005 f89b 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(GPDMA1_Channel1_IRQn, 0, 0);
 800ecd8:	2200      	movs	r2, #0
 800ecda:	2100      	movs	r1, #0
 800ecdc:	201e      	movs	r0, #30
 800ecde:	f005 f87c 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel1_IRQn);
 800ece2:	201e      	movs	r0, #30
 800ece4:	f005 f893 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 800ece8:	bf00      	nop
 800ecea:	3708      	adds	r7, #8
 800ecec:	46bd      	mov	sp, r7
 800ecee:	bd80      	pop	{r7, pc}
 800ecf0:	46020c00 	.word	0x46020c00

0800ecf4 <MX_GPIO_Init>:
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     VREF+   ------> VREFBUF_OUT
*/
void MX_GPIO_Init(void)
{
 800ecf4:	b580      	push	{r7, lr}
 800ecf6:	b08e      	sub	sp, #56	@ 0x38
 800ecf8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ecfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ecfe:	2200      	movs	r2, #0
 800ed00:	601a      	str	r2, [r3, #0]
 800ed02:	605a      	str	r2, [r3, #4]
 800ed04:	609a      	str	r2, [r3, #8]
 800ed06:	60da      	str	r2, [r3, #12]
 800ed08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ed0a:	4bc2      	ldr	r3, [pc, #776]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed10:	4ac0      	ldr	r2, [pc, #768]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed12:	f043 0310 	orr.w	r3, r3, #16
 800ed16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ed1a:	4bbe      	ldr	r3, [pc, #760]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed20:	f003 0310 	and.w	r3, r3, #16
 800ed24:	623b      	str	r3, [r7, #32]
 800ed26:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ed28:	4bba      	ldr	r3, [pc, #744]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed2e:	4ab9      	ldr	r2, [pc, #740]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed30:	f043 0302 	orr.w	r3, r3, #2
 800ed34:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ed38:	4bb6      	ldr	r3, [pc, #728]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed3e:	f003 0302 	and.w	r3, r3, #2
 800ed42:	61fb      	str	r3, [r7, #28]
 800ed44:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800ed46:	4bb3      	ldr	r3, [pc, #716]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed4c:	4ab1      	ldr	r2, [pc, #708]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed52:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ed56:	4baf      	ldr	r3, [pc, #700]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed60:	61bb      	str	r3, [r7, #24]
 800ed62:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ed64:	4bab      	ldr	r3, [pc, #684]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed6a:	4aaa      	ldr	r2, [pc, #680]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed6c:	f043 0308 	orr.w	r3, r3, #8
 800ed70:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ed74:	4ba7      	ldr	r3, [pc, #668]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed7a:	f003 0308 	and.w	r3, r3, #8
 800ed7e:	617b      	str	r3, [r7, #20]
 800ed80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ed82:	4ba4      	ldr	r3, [pc, #656]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed88:	4aa2      	ldr	r2, [pc, #648]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed8a:	f043 0304 	orr.w	r3, r3, #4
 800ed8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ed92:	4ba0      	ldr	r3, [pc, #640]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ed94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ed98:	f003 0304 	and.w	r3, r3, #4
 800ed9c:	613b      	str	r3, [r7, #16]
 800ed9e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800eda0:	4b9c      	ldr	r3, [pc, #624]	@ (800f014 <MX_GPIO_Init+0x320>)
 800eda2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eda6:	4a9b      	ldr	r2, [pc, #620]	@ (800f014 <MX_GPIO_Init+0x320>)
 800eda8:	f043 0301 	orr.w	r3, r3, #1
 800edac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800edb0:	4b98      	ldr	r3, [pc, #608]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800edb6:	f003 0301 	and.w	r3, r3, #1
 800edba:	60fb      	str	r3, [r7, #12]
 800edbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800edbe:	4b95      	ldr	r3, [pc, #596]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800edc4:	4a93      	ldr	r2, [pc, #588]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edca:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800edce:	4b91      	ldr	r3, [pc, #580]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800edd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800edd8:	60bb      	str	r3, [r7, #8]
 800edda:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800eddc:	4b8d      	ldr	r3, [pc, #564]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ede2:	4a8c      	ldr	r2, [pc, #560]	@ (800f014 <MX_GPIO_Init+0x320>)
 800ede4:	f043 0320 	orr.w	r3, r3, #32
 800ede8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800edec:	4b89      	ldr	r3, [pc, #548]	@ (800f014 <MX_GPIO_Init+0x320>)
 800edee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800edf2:	f003 0320 	and.w	r3, r3, #32
 800edf6:	607b      	str	r3, [r7, #4]
 800edf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PH1_EN_Pin|PG_START_Pin, GPIO_PIN_SET);
 800edfa:	2201      	movs	r2, #1
 800edfc:	2160      	movs	r1, #96	@ 0x60
 800edfe:	4886      	ldr	r0, [pc, #536]	@ (800f018 <MX_GPIO_Init+0x324>)
 800ee00:	f007 fcfe 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, VNSb_EN_Pin|PH2_EN_Pin|STIM_EN_Pin|CHG_RATE1_Pin
 800ee04:	2200      	movs	r2, #0
 800ee06:	f640 7196 	movw	r1, #3990	@ 0xf96
 800ee0a:	4883      	ldr	r0, [pc, #524]	@ (800f018 <MX_GPIO_Init+0x324>)
 800ee0c:	f007 fcf8 	bl	8016800 <HAL_GPIO_WritePin>
                          |CHG1_EN_Pin|MUX_ENn_Pin|CHG2_EN_Pin|CHG_RATE2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VDDS_EN_Pin|ECG_RLD_Pin|ENG1_SDNn_Pin|ECG_HR_SDNn_Pin
 800ee10:	2200      	movs	r2, #0
 800ee12:	f649 7130 	movw	r1, #40752	@ 0x9f30
 800ee16:	4881      	ldr	r0, [pc, #516]	@ (800f01c <MX_GPIO_Init+0x328>)
 800ee18:	f007 fcf2 	bl	8016800 <HAL_GPIO_WritePin>
                          |VDDA_EN_Pin|VPPSW_EN_Pin|HVSW_EN_Pin|HV_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SNK5_Pin|SNK4_Pin|SRC2_Pin|SNK3_Pin
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 800ee22:	487f      	ldr	r0, [pc, #508]	@ (800f020 <MX_GPIO_Init+0x32c>)
 800ee24:	f007 fcec 	bl	8016800 <HAL_GPIO_WritePin>
                          |SNK1_Pin|SNK2_Pin|SRC1_Pin|STIM_SEL_CH1n_Pin
                          |STIMB_SELn_Pin|STIM_SEL_CH3n_Pin|STIM_SEL_ENCLn_Pin|STIMA_SELn_Pin
                          |STIM_SEL_CH2n_Pin|STIM_SEL_CH4n_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BATT_SW_EN_Pin|BLE_PWRn_Pin, GPIO_PIN_SET);
 800ee28:	2201      	movs	r2, #1
 800ee2a:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800ee2e:	487d      	ldr	r0, [pc, #500]	@ (800f024 <MX_GPIO_Init+0x330>)
 800ee30:	f007 fce6 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CB_EN_GPIO_Port, CB_EN_Pin, GPIO_PIN_SET);
 800ee34:	2201      	movs	r2, #1
 800ee36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ee3a:	487b      	ldr	r0, [pc, #492]	@ (800f028 <MX_GPIO_Init+0x334>)
 800ee3c:	f007 fce0 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ECG_RR_SDNn_Pin|VRECT_MON_EN_Pin|VCHG_DISABLE_Pin|TEMP_EN_Pin, GPIO_PIN_RESET);
 800ee40:	2200      	movs	r2, #0
 800ee42:	f44f 51a9 	mov.w	r1, #5408	@ 0x1520
 800ee46:	4879      	ldr	r0, [pc, #484]	@ (800f02c <MX_GPIO_Init+0x338>)
 800ee48:	f007 fcda 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPG_SHDN_Pin|FRAM_EN_Pin|BATT_MON_EN_Pin|SPI1_FRAM_CSn_Pin, GPIO_PIN_RESET);
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	f241 1114 	movw	r1, #4372	@ 0x1114
 800ee52:	4874      	ldr	r0, [pc, #464]	@ (800f024 <MX_GPIO_Init+0x330>)
 800ee54:	f007 fcd4 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ACC_EN_Pin|BLE_RSTn_Pin|ENG2_SDNn_Pin|SPI1_BLE_CSn_Pin, GPIO_PIN_RESET);
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f240 4164 	movw	r1, #1124	@ 0x464
 800ee5e:	4872      	ldr	r0, [pc, #456]	@ (800f028 <MX_GPIO_Init+0x334>)
 800ee60:	f007 fcce 	bl	8016800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, IMP_IN_P_SEL_Pin|IMP_IN_N_SEL1_Pin|IMP_EN_Pin|IMP_IN_N_SEL0_Pin
 800ee64:	2200      	movs	r2, #0
 800ee66:	211f      	movs	r1, #31
 800ee68:	4871      	ldr	r0, [pc, #452]	@ (800f030 <MX_GPIO_Init+0x33c>)
 800ee6a:	f007 fcc9 	bl	8016800 <HAL_GPIO_WritePin>
                          |IMP_IN_N_SEL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PH1_EN_Pin PH2_EN_Pin PG_START_Pin CHG_RATE1_Pin
                           CHG1_EN_Pin MUX_ENn_Pin CHG2_EN_Pin CHG_RATE2_Pin */
  GPIO_InitStruct.Pin = PH1_EN_Pin|PH2_EN_Pin|PG_START_Pin|CHG_RATE1_Pin
 800ee6e:	f44f 637f 	mov.w	r3, #4080	@ 0xff0
 800ee72:	627b      	str	r3, [r7, #36]	@ 0x24
                          |CHG1_EN_Pin|MUX_ENn_Pin|CHG2_EN_Pin|CHG_RATE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ee74:	2301      	movs	r3, #1
 800ee76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ee80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee84:	4619      	mov	r1, r3
 800ee86:	4864      	ldr	r0, [pc, #400]	@ (800f018 <MX_GPIO_Init+0x324>)
 800ee88:	f007 f9ec 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : VNSb_EN_Pin STIM_EN_Pin */
  GPIO_InitStruct.Pin = VNSb_EN_Pin|STIM_EN_Pin;
 800ee8c:	2306      	movs	r3, #6
 800ee8e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ee90:	2301      	movs	r3, #1
 800ee92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ee94:	2301      	movs	r3, #1
 800ee96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800ee9c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eea0:	4619      	mov	r1, r3
 800eea2:	485d      	ldr	r0, [pc, #372]	@ (800f018 <MX_GPIO_Init+0x324>)
 800eea4:	f007 f9de 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : VDDS_EN_Pin ECG_RLD_Pin ENG1_SDNn_Pin ECG_HR_SDNn_Pin
                           VDDA_EN_Pin VPPSW_EN_Pin HVSW_EN_Pin HV_EN_Pin */
  GPIO_InitStruct.Pin = VDDS_EN_Pin|ECG_RLD_Pin|ENG1_SDNn_Pin|ECG_HR_SDNn_Pin
 800eea8:	f649 7330 	movw	r3, #40752	@ 0x9f30
 800eeac:	627b      	str	r3, [r7, #36]	@ 0x24
                          |VDDA_EN_Pin|VPPSW_EN_Pin|HVSW_EN_Pin|HV_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eeb6:	2300      	movs	r3, #0
 800eeb8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800eeba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eebe:	4619      	mov	r1, r3
 800eec0:	4856      	ldr	r0, [pc, #344]	@ (800f01c <MX_GPIO_Init+0x328>)
 800eec2:	f007 f9cf 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENG1_LOD_Pin */
  GPIO_InitStruct.Pin = ENG1_LOD_Pin;
 800eec6:	2340      	movs	r3, #64	@ 0x40
 800eec8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800eeca:	2300      	movs	r3, #0
 800eecc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800eece:	2301      	movs	r3, #1
 800eed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(ENG1_LOD_GPIO_Port, &GPIO_InitStruct);
 800eed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eed6:	4619      	mov	r1, r3
 800eed8:	4850      	ldr	r0, [pc, #320]	@ (800f01c <MX_GPIO_Init+0x328>)
 800eeda:	f007 f9c3 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_P_1_Pin BLE_P_2_Pin ENG2_LOD_Pin */
  GPIO_InitStruct.Pin = BLE_P_1_Pin|BLE_P_2_Pin|ENG2_LOD_Pin;
 800eede:	f241 0312 	movw	r3, #4114	@ 0x1012
 800eee2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800eee4:	2300      	movs	r3, #0
 800eee6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800eee8:	2301      	movs	r3, #1
 800eeea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800eeec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800eef0:	4619      	mov	r1, r3
 800eef2:	484d      	ldr	r0, [pc, #308]	@ (800f028 <MX_GPIO_Init+0x334>)
 800eef4:	f007 f9b6 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : SNK5_Pin SNK4_Pin SRC2_Pin SNK3_Pin
                           SNK1_Pin SNK2_Pin SRC1_Pin STIM_SEL_CH1n_Pin
                           STIMB_SELn_Pin STIM_SEL_CH3n_Pin STIM_SEL_ENCLn_Pin STIMA_SELn_Pin
                           STIM_SEL_CH2n_Pin STIM_SEL_CH4n_Pin */
  GPIO_InitStruct.Pin = SNK5_Pin|SNK4_Pin|SRC2_Pin|SNK3_Pin
 800eef8:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 800eefc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SNK1_Pin|SNK2_Pin|SRC1_Pin|STIM_SEL_CH1n_Pin
                          |STIMB_SELn_Pin|STIM_SEL_CH3n_Pin|STIM_SEL_ENCLn_Pin|STIMA_SELn_Pin
                          |STIM_SEL_CH2n_Pin|STIM_SEL_CH4n_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800eefe:	2301      	movs	r3, #1
 800ef00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ef02:	2301      	movs	r3, #1
 800ef04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ef06:	2303      	movs	r3, #3
 800ef08:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ef0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef0e:	4619      	mov	r1, r3
 800ef10:	4843      	ldr	r0, [pc, #268]	@ (800f020 <MX_GPIO_Init+0x32c>)
 800ef12:	f007 f9a7 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECG_RR_LOD_Pin ECG_HR_LOD_Pin VRECT_DETn_Pin VRECT_OVPn_Pin */
  GPIO_InitStruct.Pin = ECG_RR_LOD_Pin|ECG_HR_LOD_Pin|VRECT_DETn_Pin|VRECT_OVPn_Pin;
 800ef16:	f44f 5323 	mov.w	r3, #10432	@ 0x28c0
 800ef1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ef20:	2301      	movs	r3, #1
 800ef22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ef24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef28:	4619      	mov	r1, r3
 800ef2a:	4840      	ldr	r0, [pc, #256]	@ (800f02c <MX_GPIO_Init+0x338>)
 800ef2c:	f007 f99a 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : BATT_SW_EN_Pin */
  GPIO_InitStruct.Pin = BATT_SW_EN_Pin;
 800ef30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ef34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef36:	2301      	movs	r3, #1
 800ef38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ef3a:	2301      	movs	r3, #1
 800ef3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef3e:	2300      	movs	r3, #0
 800ef40:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BATT_SW_EN_GPIO_Port, &GPIO_InitStruct);
 800ef42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef46:	4619      	mov	r1, r3
 800ef48:	4836      	ldr	r0, [pc, #216]	@ (800f024 <MX_GPIO_Init+0x330>)
 800ef4a:	f007 f98b 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ef4e:	2308      	movs	r3, #8
 800ef50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ef52:	2303      	movs	r3, #3
 800ef54:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef56:	2300      	movs	r3, #0
 800ef58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800ef5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef5e:	4619      	mov	r1, r3
 800ef60:	4834      	ldr	r0, [pc, #208]	@ (800f034 <MX_GPIO_Init+0x340>)
 800ef62:	f007 f97f 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : CB_EN_Pin ACC_EN_Pin ENG2_SDNn_Pin SPI1_BLE_CSn_Pin */
  GPIO_InitStruct.Pin = CB_EN_Pin|ACC_EN_Pin|ENG2_SDNn_Pin|SPI1_BLE_CSn_Pin;
 800ef66:	f240 6324 	movw	r3, #1572	@ 0x624
 800ef6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef70:	2300      	movs	r3, #0
 800ef72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef74:	2300      	movs	r3, #0
 800ef76:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800ef78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	482a      	ldr	r0, [pc, #168]	@ (800f028 <MX_GPIO_Init+0x334>)
 800ef80:	f007 f970 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : ECG_RR_SDNn_Pin VRECT_MON_EN_Pin VCHG_DISABLE_Pin TEMP_EN_Pin */
  GPIO_InitStruct.Pin = ECG_RR_SDNn_Pin|VRECT_MON_EN_Pin|VCHG_DISABLE_Pin|TEMP_EN_Pin;
 800ef84:	f44f 53a9 	mov.w	r3, #5408	@ 0x1520
 800ef88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef8a:	2301      	movs	r3, #1
 800ef8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef8e:	2300      	movs	r3, #0
 800ef90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef92:	2300      	movs	r3, #0
 800ef94:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ef96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ef9a:	4619      	mov	r1, r3
 800ef9c:	4823      	ldr	r0, [pc, #140]	@ (800f02c <MX_GPIO_Init+0x338>)
 800ef9e:	f007 f961 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : IPG_SHDN_Pin BATT_MON_EN_Pin SPI1_FRAM_CSn_Pin */
  GPIO_InitStruct.Pin = IPG_SHDN_Pin|BATT_MON_EN_Pin|SPI1_FRAM_CSn_Pin;
 800efa2:	f241 0314 	movw	r3, #4116	@ 0x1014
 800efa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800efa8:	2301      	movs	r3, #1
 800efaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efac:	2300      	movs	r3, #0
 800efae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800efb0:	2300      	movs	r3, #0
 800efb2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800efb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800efb8:	4619      	mov	r1, r3
 800efba:	481a      	ldr	r0, [pc, #104]	@ (800f024 <MX_GPIO_Init+0x330>)
 800efbc:	f007 f952 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800efc0:	2301      	movs	r3, #1
 800efc2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800efc4:	2303      	movs	r3, #3
 800efc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efc8:	2300      	movs	r3, #0
 800efca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800efcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800efd0:	4619      	mov	r1, r3
 800efd2:	4811      	ldr	r0, [pc, #68]	@ (800f018 <MX_GPIO_Init+0x324>)
 800efd4:	f007 f946 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_PWRn_Pin */
  GPIO_InitStruct.Pin = BLE_PWRn_Pin;
 800efd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800efdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800efde:	2301      	movs	r3, #1
 800efe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efe2:	2300      	movs	r3, #0
 800efe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800efe6:	2303      	movs	r3, #3
 800efe8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BLE_PWRn_GPIO_Port, &GPIO_InitStruct);
 800efea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800efee:	4619      	mov	r1, r3
 800eff0:	480c      	ldr	r0, [pc, #48]	@ (800f024 <MX_GPIO_Init+0x330>)
 800eff2:	f007 f937 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMP_IN_P_SEL_Pin IMP_IN_N_SEL1_Pin IMP_IN_N_SEL0_Pin IMP_IN_N_SEL2_Pin */
  GPIO_InitStruct.Pin = IMP_IN_P_SEL_Pin|IMP_IN_N_SEL1_Pin|IMP_IN_N_SEL0_Pin|IMP_IN_N_SEL2_Pin;
 800eff6:	231b      	movs	r3, #27
 800eff8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800effa:	2301      	movs	r3, #1
 800effc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800effe:	2301      	movs	r3, #1
 800f000:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f002:	2303      	movs	r3, #3
 800f004:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f00a:	4619      	mov	r1, r3
 800f00c:	4808      	ldr	r0, [pc, #32]	@ (800f030 <MX_GPIO_Init+0x33c>)
 800f00e:	f007 f929 	bl	8016264 <HAL_GPIO_Init>
 800f012:	e011      	b.n	800f038 <MX_GPIO_Init+0x344>
 800f014:	46020c00 	.word	0x46020c00
 800f018:	42021000 	.word	0x42021000
 800f01c:	42020400 	.word	0x42020400
 800f020:	42020c00 	.word	0x42020c00
 800f024:	42020000 	.word	0x42020000
 800f028:	42021800 	.word	0x42021800
 800f02c:	42020800 	.word	0x42020800
 800f030:	42021400 	.word	0x42021400
 800f034:	42021c00 	.word	0x42021c00

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f038:	2380      	movs	r3, #128	@ 0x80
 800f03a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f03c:	2303      	movs	r3, #3
 800f03e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f040:	2300      	movs	r3, #0
 800f042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f044:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f048:	4619      	mov	r1, r3
 800f04a:	4849      	ldr	r0, [pc, #292]	@ (800f170 <MX_GPIO_Init+0x47c>)
 800f04c:	f007 f90a 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : FRAM_EN_Pin */
  GPIO_InitStruct.Pin = FRAM_EN_Pin;
 800f050:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f054:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f056:	2301      	movs	r3, #1
 800f058:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f05a:	2301      	movs	r3, #1
 800f05c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f05e:	2303      	movs	r3, #3
 800f060:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FRAM_EN_GPIO_Port, &GPIO_InitStruct);
 800f062:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f066:	4619      	mov	r1, r3
 800f068:	4842      	ldr	r0, [pc, #264]	@ (800f174 <MX_GPIO_Init+0x480>)
 800f06a:	f007 f8fb 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMP_EN_Pin */
  GPIO_InitStruct.Pin = IMP_EN_Pin;
 800f06e:	2304      	movs	r3, #4
 800f070:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f072:	2301      	movs	r3, #1
 800f074:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f076:	2301      	movs	r3, #1
 800f078:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f07a:	2300      	movs	r3, #0
 800f07c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(IMP_EN_GPIO_Port, &GPIO_InitStruct);
 800f07e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f082:	4619      	mov	r1, r3
 800f084:	483c      	ldr	r0, [pc, #240]	@ (800f178 <MX_GPIO_Init+0x484>)
 800f086:	f007 f8ed 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCHG_PGOOD_Pin */
  GPIO_InitStruct.Pin = VCHG_PGOOD_Pin;
 800f08a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f08e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f090:	2300      	movs	r3, #0
 800f092:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f094:	2300      	movs	r3, #0
 800f096:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VCHG_PGOOD_GPIO_Port, &GPIO_InitStruct);
 800f098:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f09c:	4619      	mov	r1, r3
 800f09e:	4837      	ldr	r0, [pc, #220]	@ (800f17c <MX_GPIO_Init+0x488>)
 800f0a0:	f007 f8e0 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF11 PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800f0a4:	f643 0320 	movw	r3, #14368	@ 0x3820
 800f0a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f0aa:	2303      	movs	r3, #3
 800f0ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0ae:	2300      	movs	r3, #0
 800f0b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f0b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f0b6:	4619      	mov	r1, r3
 800f0b8:	482f      	ldr	r0, [pc, #188]	@ (800f178 <MX_GPIO_Init+0x484>)
 800f0ba:	f007 f8d3 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800f0be:	2308      	movs	r3, #8
 800f0c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f0c2:	2303      	movs	r3, #3
 800f0c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f0ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f0ce:	4619      	mov	r1, r3
 800f0d0:	482a      	ldr	r0, [pc, #168]	@ (800f17c <MX_GPIO_Init+0x488>)
 800f0d2:	f007 f8c7 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RSTn_Pin */
  GPIO_InitStruct.Pin = BLE_RSTn_Pin;
 800f0d6:	2340      	movs	r3, #64	@ 0x40
 800f0d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800f0da:	2311      	movs	r3, #17
 800f0dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BLE_RSTn_GPIO_Port, &GPIO_InitStruct);
 800f0e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	4824      	ldr	r0, [pc, #144]	@ (800f180 <MX_GPIO_Init+0x48c>)
 800f0ee:	f007 f8b9 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800f0f2:	2308      	movs	r3, #8
 800f0f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f0f6:	2303      	movs	r3, #3
 800f0f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f0fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f102:	4619      	mov	r1, r3
 800f104:	481e      	ldr	r0, [pc, #120]	@ (800f180 <MX_GPIO_Init+0x48c>)
 800f106:	f007 f8ad 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800f10a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800f10e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f110:	2303      	movs	r3, #3
 800f112:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f114:	2300      	movs	r3, #0
 800f116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f11c:	4619      	mov	r1, r3
 800f11e:	4819      	ldr	r0, [pc, #100]	@ (800f184 <MX_GPIO_Init+0x490>)
 800f120:	f007 f8a0 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pins : CHG1_OVP_ERRn_Pin CHG1_STATUS_Pin CHG2_STATUS_Pin CHG2_OVP_ERRn_Pin */
  GPIO_InitStruct.Pin = CHG1_OVP_ERRn_Pin|CHG1_STATUS_Pin|CHG2_STATUS_Pin|CHG2_OVP_ERRn_Pin;
 800f124:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800f128:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f12a:	2300      	movs	r3, #0
 800f12c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f12e:	2301      	movs	r3, #1
 800f130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f136:	4619      	mov	r1, r3
 800f138:	4813      	ldr	r0, [pc, #76]	@ (800f188 <MX_GPIO_Init+0x494>)
 800f13a:	f007 f893 	bl	8016264 <HAL_GPIO_Init>

  /*Configure GPIO pin : MAG_DET_Pin */
  GPIO_InitStruct.Pin = MAG_DET_Pin;
 800f13e:	2308      	movs	r3, #8
 800f140:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800f142:	4b12      	ldr	r3, [pc, #72]	@ (800f18c <MX_GPIO_Init+0x498>)
 800f144:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f146:	2300      	movs	r3, #0
 800f148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MAG_DET_GPIO_Port, &GPIO_InitStruct);
 800f14a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f14e:	4619      	mov	r1, r3
 800f150:	4808      	ldr	r0, [pc, #32]	@ (800f174 <MX_GPIO_Init+0x480>)
 800f152:	f007 f887 	bl	8016264 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800f156:	2200      	movs	r2, #0
 800f158:	2100      	movs	r1, #0
 800f15a:	200e      	movs	r0, #14
 800f15c:	f004 fe3d 	bl	8013dda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800f160:	200e      	movs	r0, #14
 800f162:	f004 fe54 	bl	8013e0e <HAL_NVIC_EnableIRQ>

}
 800f166:	bf00      	nop
 800f168:	3738      	adds	r7, #56	@ 0x38
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}
 800f16e:	bf00      	nop
 800f170:	42020400 	.word	0x42020400
 800f174:	42020000 	.word	0x42020000
 800f178:	42021400 	.word	0x42021400
 800f17c:	42020800 	.word	0x42020800
 800f180:	42021800 	.word	0x42021800
 800f184:	42020c00 	.word	0x42020c00
 800f188:	42021000 	.word	0x42021000
 800f18c:	10310000 	.word	0x10310000

0800f190 <MX_HASH_Init>:

HASH_HandleTypeDef hhash;

/* HASH init function */
void MX_HASH_Init(void)
{
 800f190:	b580      	push	{r7, lr}
 800f192:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_8B;
 800f194:	4b06      	ldr	r3, [pc, #24]	@ (800f1b0 <MX_HASH_Init+0x20>)
 800f196:	2220      	movs	r2, #32
 800f198:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 800f19a:	4805      	ldr	r0, [pc, #20]	@ (800f1b0 <MX_HASH_Init+0x20>)
 800f19c:	f007 fb6e 	bl	801687c <HAL_HASH_Init>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d001      	beq.n	800f1aa <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 800f1a6:	f000 fc90 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 800f1aa:	bf00      	nop
 800f1ac:	bd80      	pop	{r7, pc}
 800f1ae:	bf00      	nop
 800f1b0:	20009088 	.word	0x20009088

0800f1b4 <HAL_HASH_MspInit>:

void HAL_HASH_MspInit(HASH_HandleTypeDef* hashHandle)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* HASH clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 800f1bc:	4b0d      	ldr	r3, [pc, #52]	@ (800f1f4 <HAL_HASH_MspInit+0x40>)
 800f1be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1c2:	4a0c      	ldr	r2, [pc, #48]	@ (800f1f4 <HAL_HASH_MspInit+0x40>)
 800f1c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f1c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800f1cc:	4b09      	ldr	r3, [pc, #36]	@ (800f1f4 <HAL_HASH_MspInit+0x40>)
 800f1ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f1d6:	60fb      	str	r3, [r7, #12]
 800f1d8:	68fb      	ldr	r3, [r7, #12]

    /* HASH interrupt Init */
    HAL_NVIC_SetPriority(HASH_IRQn, 0, 0);
 800f1da:	2200      	movs	r2, #0
 800f1dc:	2100      	movs	r1, #0
 800f1de:	2060      	movs	r0, #96	@ 0x60
 800f1e0:	f004 fdfb 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_IRQn);
 800f1e4:	2060      	movs	r0, #96	@ 0x60
 800f1e6:	f004 fe12 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */
}
 800f1ea:	bf00      	nop
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
 800f1f2:	bf00      	nop
 800f1f4:	46020c00 	.word	0x46020c00

0800f1f8 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800f1fc:	4b1b      	ldr	r3, [pc, #108]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f1fe:	4a1c      	ldr	r2, [pc, #112]	@ (800f270 <MX_I2C2_Init+0x78>)
 800f200:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F07BFF;
 800f202:	4b1a      	ldr	r3, [pc, #104]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f204:	4a1b      	ldr	r2, [pc, #108]	@ (800f274 <MX_I2C2_Init+0x7c>)
 800f206:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800f208:	4b18      	ldr	r3, [pc, #96]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f20a:	2200      	movs	r2, #0
 800f20c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f20e:	4b17      	ldr	r3, [pc, #92]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f210:	2201      	movs	r2, #1
 800f212:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f214:	4b15      	ldr	r3, [pc, #84]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f216:	2200      	movs	r2, #0
 800f218:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800f21a:	4b14      	ldr	r3, [pc, #80]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f21c:	2200      	movs	r2, #0
 800f21e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800f220:	4b12      	ldr	r3, [pc, #72]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f222:	2200      	movs	r2, #0
 800f224:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f226:	4b11      	ldr	r3, [pc, #68]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f228:	2200      	movs	r2, #0
 800f22a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f22c:	4b0f      	ldr	r3, [pc, #60]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f22e:	2200      	movs	r2, #0
 800f230:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800f232:	480e      	ldr	r0, [pc, #56]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f234:	f008 f97a 	bl	801752c <HAL_I2C_Init>
 800f238:	4603      	mov	r3, r0
 800f23a:	2b00      	cmp	r3, #0
 800f23c:	d001      	beq.n	800f242 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800f23e:	f000 fc44 	bl	800faca <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800f242:	2100      	movs	r1, #0
 800f244:	4809      	ldr	r0, [pc, #36]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f246:	f00a fc8d 	bl	8019b64 <HAL_I2CEx_ConfigAnalogFilter>
 800f24a:	4603      	mov	r3, r0
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d001      	beq.n	800f254 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800f250:	f000 fc3b 	bl	800faca <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800f254:	2100      	movs	r1, #0
 800f256:	4805      	ldr	r0, [pc, #20]	@ (800f26c <MX_I2C2_Init+0x74>)
 800f258:	f00a fccf 	bl	8019bfa <HAL_I2CEx_ConfigDigitalFilter>
 800f25c:	4603      	mov	r3, r0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d001      	beq.n	800f266 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800f262:	f000 fc32 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800f266:	bf00      	nop
 800f268:	bd80      	pop	{r7, pc}
 800f26a:	bf00      	nop
 800f26c:	200090cc 	.word	0x200090cc
 800f270:	40005800 	.word	0x40005800
 800f274:	00f07bff 	.word	0x00f07bff

0800f278 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800f27c:	4b1b      	ldr	r3, [pc, #108]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f27e:	4a1c      	ldr	r2, [pc, #112]	@ (800f2f0 <MX_I2C3_Init+0x78>)
 800f280:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00F07BFF;
 800f282:	4b1a      	ldr	r3, [pc, #104]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f284:	4a1b      	ldr	r2, [pc, #108]	@ (800f2f4 <MX_I2C3_Init+0x7c>)
 800f286:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800f288:	4b18      	ldr	r3, [pc, #96]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f28a:	2200      	movs	r2, #0
 800f28c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800f28e:	4b17      	ldr	r3, [pc, #92]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f290:	2201      	movs	r2, #1
 800f292:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800f294:	4b15      	ldr	r3, [pc, #84]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f296:	2200      	movs	r2, #0
 800f298:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800f29a:	4b14      	ldr	r3, [pc, #80]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f29c:	2200      	movs	r2, #0
 800f29e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800f2a0:	4b12      	ldr	r3, [pc, #72]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2a2:	2200      	movs	r2, #0
 800f2a4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800f2a6:	4b11      	ldr	r3, [pc, #68]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800f2ac:	4b0f      	ldr	r3, [pc, #60]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800f2b2:	480e      	ldr	r0, [pc, #56]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2b4:	f008 f93a 	bl	801752c <HAL_I2C_Init>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d001      	beq.n	800f2c2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800f2be:	f000 fc04 	bl	800faca <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800f2c2:	2100      	movs	r1, #0
 800f2c4:	4809      	ldr	r0, [pc, #36]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2c6:	f00a fc4d 	bl	8019b64 <HAL_I2CEx_ConfigAnalogFilter>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d001      	beq.n	800f2d4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 800f2d0:	f000 fbfb 	bl	800faca <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800f2d4:	2100      	movs	r1, #0
 800f2d6:	4805      	ldr	r0, [pc, #20]	@ (800f2ec <MX_I2C3_Init+0x74>)
 800f2d8:	f00a fc8f 	bl	8019bfa <HAL_I2CEx_ConfigDigitalFilter>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	2b00      	cmp	r3, #0
 800f2e0:	d001      	beq.n	800f2e6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800f2e2:	f000 fbf2 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800f2e6:	bf00      	nop
 800f2e8:	bd80      	pop	{r7, pc}
 800f2ea:	bf00      	nop
 800f2ec:	20009120 	.word	0x20009120
 800f2f0:	46002800 	.word	0x46002800
 800f2f4:	00f07bff 	.word	0x00f07bff

0800f2f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b0be      	sub	sp, #248	@ 0xf8
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f300:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800f304:	2200      	movs	r2, #0
 800f306:	601a      	str	r2, [r3, #0]
 800f308:	605a      	str	r2, [r3, #4]
 800f30a:	609a      	str	r2, [r3, #8]
 800f30c:	60da      	str	r2, [r3, #12]
 800f30e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f310:	f107 0318 	add.w	r3, r7, #24
 800f314:	22c8      	movs	r2, #200	@ 0xc8
 800f316:	2100      	movs	r1, #0
 800f318:	4618      	mov	r0, r3
 800f31a:	f01a fb0f 	bl	802993c <memset>
  if(i2cHandle->Instance==I2C2)
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	4a5d      	ldr	r2, [pc, #372]	@ (800f498 <HAL_I2C_MspInit+0x1a0>)
 800f324:	4293      	cmp	r3, r2
 800f326:	d157      	bne.n	800f3d8 <HAL_I2C_MspInit+0xe0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800f328:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800f32c:	f04f 0300 	mov.w	r3, #0
 800f330:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800f334:	2300      	movs	r3, #0
 800f336:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f33a:	f107 0318 	add.w	r3, r7, #24
 800f33e:	4618      	mov	r0, r3
 800f340:	f00d fab4 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	d001      	beq.n	800f34e <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800f34a:	f000 fbbe 	bl	800faca <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f34e:	4b53      	ldr	r3, [pc, #332]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f350:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f354:	4a51      	ldr	r2, [pc, #324]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f356:	f043 0302 	orr.w	r3, r3, #2
 800f35a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800f35e:	4b4f      	ldr	r3, [pc, #316]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f360:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f364:	f003 0302 	and.w	r3, r3, #2
 800f368:	617b      	str	r3, [r7, #20]
 800f36a:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 800f36c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800f370:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f374:	2312      	movs	r3, #18
 800f376:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f37a:	2301      	movs	r3, #1
 800f37c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f380:	2300      	movs	r3, #0
 800f382:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800f386:	2304      	movs	r3, #4
 800f388:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f38c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800f390:	4619      	mov	r1, r3
 800f392:	4843      	ldr	r0, [pc, #268]	@ (800f4a0 <HAL_I2C_MspInit+0x1a8>)
 800f394:	f006 ff66 	bl	8016264 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800f398:	4b40      	ldr	r3, [pc, #256]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f39a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f39e:	4a3f      	ldr	r2, [pc, #252]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f3a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f3a4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800f3a8:	4b3c      	ldr	r3, [pc, #240]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f3aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f3ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f3b2:	613b      	str	r3, [r7, #16]
 800f3b4:	693b      	ldr	r3, [r7, #16]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	2100      	movs	r1, #0
 800f3ba:	2039      	movs	r0, #57	@ 0x39
 800f3bc:	f004 fd0d 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800f3c0:	2039      	movs	r0, #57	@ 0x39
 800f3c2:	f004 fd24 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	2100      	movs	r1, #0
 800f3ca:	203a      	movs	r0, #58	@ 0x3a
 800f3cc:	f004 fd05 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800f3d0:	203a      	movs	r0, #58	@ 0x3a
 800f3d2:	f004 fd1c 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800f3d6:	e05b      	b.n	800f490 <HAL_I2C_MspInit+0x198>
  else if(i2cHandle->Instance==I2C3)
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	4a31      	ldr	r2, [pc, #196]	@ (800f4a4 <HAL_I2C_MspInit+0x1ac>)
 800f3de:	4293      	cmp	r3, r2
 800f3e0:	d156      	bne.n	800f490 <HAL_I2C_MspInit+0x198>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800f3e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f3e6:	f04f 0300 	mov.w	r3, #0
 800f3ea:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f3f4:	f107 0318 	add.w	r3, r7, #24
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f00d fa57 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f3fe:	4603      	mov	r3, r0
 800f400:	2b00      	cmp	r3, #0
 800f402:	d001      	beq.n	800f408 <HAL_I2C_MspInit+0x110>
      Error_Handler();
 800f404:	f000 fb61 	bl	800faca <Error_Handler>
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f408:	4b24      	ldr	r3, [pc, #144]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f40a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f40e:	4a23      	ldr	r2, [pc, #140]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f410:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f414:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800f418:	4b20      	ldr	r3, [pc, #128]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f41a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f41e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f422:	60fb      	str	r3, [r7, #12]
 800f424:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ACC_SCL_Pin|ACC_SDA_Pin;
 800f426:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800f42a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f42e:	2312      	movs	r3, #18
 800f430:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f434:	2300      	movs	r3, #0
 800f436:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f43a:	2303      	movs	r3, #3
 800f43c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800f440:	2304      	movs	r3, #4
 800f442:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f446:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800f44a:	4619      	mov	r1, r3
 800f44c:	4816      	ldr	r0, [pc, #88]	@ (800f4a8 <HAL_I2C_MspInit+0x1b0>)
 800f44e:	f006 ff09 	bl	8016264 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800f452:	4b12      	ldr	r3, [pc, #72]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f454:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f458:	4a10      	ldr	r2, [pc, #64]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f45a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f45e:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800f462:	4b0e      	ldr	r3, [pc, #56]	@ (800f49c <HAL_I2C_MspInit+0x1a4>)
 800f464:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f46c:	60bb      	str	r3, [r7, #8]
 800f46e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 800f470:	2200      	movs	r2, #0
 800f472:	2100      	movs	r1, #0
 800f474:	2058      	movs	r0, #88	@ 0x58
 800f476:	f004 fcb0 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800f47a:	2058      	movs	r0, #88	@ 0x58
 800f47c:	f004 fcc7 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 800f480:	2200      	movs	r2, #0
 800f482:	2100      	movs	r1, #0
 800f484:	2059      	movs	r0, #89	@ 0x59
 800f486:	f004 fca8 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800f48a:	2059      	movs	r0, #89	@ 0x59
 800f48c:	f004 fcbf 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 800f490:	bf00      	nop
 800f492:	37f8      	adds	r7, #248	@ 0xf8
 800f494:	46bd      	mov	sp, r7
 800f496:	bd80      	pop	{r7, pc}
 800f498:	40005800 	.word	0x40005800
 800f49c:	46020c00 	.word	0x46020c00
 800f4a0:	42020400 	.word	0x42020400
 800f4a4:	46002800 	.word	0x46002800
 800f4a8:	42021800 	.word	0x42021800

0800f4ac <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b082      	sub	sp, #8
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	4a1d      	ldr	r2, [pc, #116]	@ (800f530 <HAL_I2C_MspDeInit+0x84>)
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d118      	bne.n	800f4f0 <HAL_I2C_MspDeInit+0x44>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800f4be:	4b1d      	ldr	r3, [pc, #116]	@ (800f534 <HAL_I2C_MspDeInit+0x88>)
 800f4c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f4c4:	4a1b      	ldr	r2, [pc, #108]	@ (800f534 <HAL_I2C_MspDeInit+0x88>)
 800f4c6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800f4ca:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 800f4ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800f4d2:	4819      	ldr	r0, [pc, #100]	@ (800f538 <HAL_I2C_MspDeInit+0x8c>)
 800f4d4:	f007 f89e 	bl	8016614 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 800f4d8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800f4dc:	4816      	ldr	r0, [pc, #88]	@ (800f538 <HAL_I2C_MspDeInit+0x8c>)
 800f4de:	f007 f899 	bl	8016614 <HAL_GPIO_DeInit>

    /* I2C2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800f4e2:	2039      	movs	r0, #57	@ 0x39
 800f4e4:	f004 fca1 	bl	8013e2a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800f4e8:	203a      	movs	r0, #58	@ 0x3a
 800f4ea:	f004 fc9e 	bl	8013e2a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 800f4ee:	e01b      	b.n	800f528 <HAL_I2C_MspDeInit+0x7c>
  else if(i2cHandle->Instance==I2C3)
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	4a11      	ldr	r2, [pc, #68]	@ (800f53c <HAL_I2C_MspDeInit+0x90>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d116      	bne.n	800f528 <HAL_I2C_MspDeInit+0x7c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800f4fa:	4b0e      	ldr	r3, [pc, #56]	@ (800f534 <HAL_I2C_MspDeInit+0x88>)
 800f4fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f500:	4a0c      	ldr	r2, [pc, #48]	@ (800f534 <HAL_I2C_MspDeInit+0x88>)
 800f502:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f506:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
    HAL_GPIO_DeInit(ACC_SCL_GPIO_Port, ACC_SCL_Pin);
 800f50a:	2180      	movs	r1, #128	@ 0x80
 800f50c:	480c      	ldr	r0, [pc, #48]	@ (800f540 <HAL_I2C_MspDeInit+0x94>)
 800f50e:	f007 f881 	bl	8016614 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(ACC_SDA_GPIO_Port, ACC_SDA_Pin);
 800f512:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f516:	480a      	ldr	r0, [pc, #40]	@ (800f540 <HAL_I2C_MspDeInit+0x94>)
 800f518:	f007 f87c 	bl	8016614 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800f51c:	2058      	movs	r0, #88	@ 0x58
 800f51e:	f004 fc84 	bl	8013e2a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 800f522:	2059      	movs	r0, #89	@ 0x59
 800f524:	f004 fc81 	bl	8013e2a <HAL_NVIC_DisableIRQ>
}
 800f528:	bf00      	nop
 800f52a:	3708      	adds	r7, #8
 800f52c:	46bd      	mov	sp, r7
 800f52e:	bd80      	pop	{r7, pc}
 800f530:	40005800 	.word	0x40005800
 800f534:	46020c00 	.word	0x46020c00
 800f538:	42020400 	.word	0x42020400
 800f53c:	46002800 	.word	0x46002800
 800f540:	42021800 	.word	0x42021800

0800f544 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 800f544:	b580      	push	{r7, lr}
 800f546:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 800f548:	f00a fba4 	bl	8019c94 <HAL_ICACHE_Enable>
 800f54c:	4603      	mov	r3, r0
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d001      	beq.n	800f556 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 800f552:	f000 faba 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 800f556:	bf00      	nop
 800f558:	bd80      	pop	{r7, pc}
	...

0800f55c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800f560:	4b0d      	ldr	r3, [pc, #52]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f562:	4a0e      	ldr	r2, [pc, #56]	@ (800f59c <MX_IWDG_Init+0x40>)
 800f564:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800f566:	4b0c      	ldr	r3, [pc, #48]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f568:	2203      	movs	r2, #3
 800f56a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800f56c:	4b0a      	ldr	r3, [pc, #40]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f56e:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800f572:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1000;
 800f574:	4b08      	ldr	r3, [pc, #32]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f57a:	609a      	str	r2, [r3, #8]
  hiwdg.Init.EWI = 100;
 800f57c:	4b06      	ldr	r3, [pc, #24]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f57e:	2264      	movs	r2, #100	@ 0x64
 800f580:	611a      	str	r2, [r3, #16]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800f582:	4805      	ldr	r0, [pc, #20]	@ (800f598 <MX_IWDG_Init+0x3c>)
 800f584:	f00a fc22 	bl	8019dcc <HAL_IWDG_Init>
 800f588:	4603      	mov	r3, r0
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d001      	beq.n	800f592 <MX_IWDG_Init+0x36>
  {
    Error_Handler();
 800f58e:	f000 fa9c 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800f592:	bf00      	nop
 800f594:	bd80      	pop	{r7, pc}
 800f596:	bf00      	nop
 800f598:	20009174 	.word	0x20009174
 800f59c:	40003000 	.word	0x40003000

0800f5a0 <MX_LPTIM1_Init>:
LPTIM_HandleTypeDef hlptim3;
LPTIM_HandleTypeDef hlptim4;

/* LPTIM1 init function */
void MX_LPTIM1_Init(void)
{
 800f5a0:	b580      	push	{r7, lr}
 800f5a2:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 800f5a4:	4b15      	ldr	r3, [pc, #84]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5a6:	4a16      	ldr	r2, [pc, #88]	@ (800f600 <MX_LPTIM1_Init+0x60>)
 800f5a8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800f5aa:	4b14      	ldr	r3, [pc, #80]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800f5b0:	4b12      	ldr	r3, [pc, #72]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5b2:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800f5b6:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800f5b8:	4b10      	ldr	r3, [pc, #64]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f5be:	615a      	str	r2, [r3, #20]
  hlptim1.Init.Period = 60*256;
 800f5c0:	4b0e      	ldr	r3, [pc, #56]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5c2:	f44f 5270 	mov.w	r2, #15360	@ 0x3c00
 800f5c6:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 800f5c8:	4b0c      	ldr	r3, [pc, #48]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5ca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800f5ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800f5d0:	4b0a      	ldr	r3, [pc, #40]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800f5d6:	4b09      	ldr	r3, [pc, #36]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5d8:	2200      	movs	r2, #0
 800f5da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800f5dc:	4b07      	ldr	r3, [pc, #28]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5de:	2200      	movs	r2, #0
 800f5e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim1.Init.RepetitionCounter = 60-1;
 800f5e2:	4b06      	ldr	r3, [pc, #24]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5e4:	223b      	movs	r2, #59	@ 0x3b
 800f5e6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800f5e8:	4804      	ldr	r0, [pc, #16]	@ (800f5fc <MX_LPTIM1_Init+0x5c>)
 800f5ea:	f00a fc89 	bl	8019f00 <HAL_LPTIM_Init>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d001      	beq.n	800f5f8 <MX_LPTIM1_Init+0x58>
  {
    Error_Handler();
 800f5f4:	f000 fa69 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800f5f8:	bf00      	nop
 800f5fa:	bd80      	pop	{r7, pc}
 800f5fc:	20009188 	.word	0x20009188
 800f600:	46004400 	.word	0x46004400

0800f604 <MX_LPTIM2_Init>:
/* LPTIM2 init function */
void MX_LPTIM2_Init(void)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM2_Init 0 */

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 800f608:	4b15      	ldr	r3, [pc, #84]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f60a:	4a16      	ldr	r2, [pc, #88]	@ (800f664 <MX_LPTIM2_Init+0x60>)
 800f60c:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800f60e:	4b14      	ldr	r3, [pc, #80]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f610:	2200      	movs	r2, #0
 800f612:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800f614:	4b12      	ldr	r3, [pc, #72]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f616:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800f61a:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800f61c:	4b10      	ldr	r3, [pc, #64]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f61e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f622:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 1*256;
 800f624:	4b0e      	ldr	r3, [pc, #56]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f626:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f62a:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 800f62c:	4b0c      	ldr	r3, [pc, #48]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f62e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800f632:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800f634:	4b0a      	ldr	r3, [pc, #40]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f636:	2200      	movs	r2, #0
 800f638:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800f63a:	4b09      	ldr	r3, [pc, #36]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f63c:	2200      	movs	r2, #0
 800f63e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800f640:	4b07      	ldr	r3, [pc, #28]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f642:	2200      	movs	r2, #0
 800f644:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim2.Init.RepetitionCounter = 1-1;
 800f646:	4b06      	ldr	r3, [pc, #24]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f648:	2200      	movs	r2, #0
 800f64a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800f64c:	4804      	ldr	r0, [pc, #16]	@ (800f660 <MX_LPTIM2_Init+0x5c>)
 800f64e:	f00a fc57 	bl	8019f00 <HAL_LPTIM_Init>
 800f652:	4603      	mov	r3, r0
 800f654:	2b00      	cmp	r3, #0
 800f656:	d001      	beq.n	800f65c <MX_LPTIM2_Init+0x58>
  {
    Error_Handler();
 800f658:	f000 fa37 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */

}
 800f65c:	bf00      	nop
 800f65e:	bd80      	pop	{r7, pc}
 800f660:	200091d8 	.word	0x200091d8
 800f664:	40009400 	.word	0x40009400

0800f668 <MX_LPTIM3_Init>:
/* LPTIM3 init function */
void MX_LPTIM3_Init(void)
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM3_Init 0 */

  /* USER CODE BEGIN LPTIM3_Init 1 */

  /* USER CODE END LPTIM3_Init 1 */
  hlptim3.Instance = LPTIM3;
 800f66c:	4b15      	ldr	r3, [pc, #84]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f66e:	4a16      	ldr	r2, [pc, #88]	@ (800f6c8 <MX_LPTIM3_Init+0x60>)
 800f670:	601a      	str	r2, [r3, #0]
  hlptim3.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800f672:	4b14      	ldr	r3, [pc, #80]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f674:	2200      	movs	r2, #0
 800f676:	605a      	str	r2, [r3, #4]
  hlptim3.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800f678:	4b12      	ldr	r3, [pc, #72]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f67a:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800f67e:	609a      	str	r2, [r3, #8]
  hlptim3.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800f680:	4b10      	ldr	r3, [pc, #64]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f682:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f686:	615a      	str	r2, [r3, #20]
  hlptim3.Init.Period = 60*256;
 800f688:	4b0e      	ldr	r3, [pc, #56]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f68a:	f44f 5270 	mov.w	r2, #15360	@ 0x3c00
 800f68e:	621a      	str	r2, [r3, #32]
  hlptim3.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800f690:	4b0c      	ldr	r3, [pc, #48]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f692:	2200      	movs	r2, #0
 800f694:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim3.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800f696:	4b0b      	ldr	r3, [pc, #44]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f698:	2200      	movs	r2, #0
 800f69a:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim3.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800f69c:	4b09      	ldr	r3, [pc, #36]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f69e:	2200      	movs	r2, #0
 800f6a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim3.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800f6a2:	4b08      	ldr	r3, [pc, #32]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim3.Init.RepetitionCounter = 1-1;
 800f6a8:	4b06      	ldr	r3, [pc, #24]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim3) != HAL_OK)
 800f6ae:	4805      	ldr	r0, [pc, #20]	@ (800f6c4 <MX_LPTIM3_Init+0x5c>)
 800f6b0:	f00a fc26 	bl	8019f00 <HAL_LPTIM_Init>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d001      	beq.n	800f6be <MX_LPTIM3_Init+0x56>
  {
    Error_Handler();
 800f6ba:	f000 fa06 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM3_Init 2 */

  /* USER CODE END LPTIM3_Init 2 */

}
 800f6be:	bf00      	nop
 800f6c0:	bd80      	pop	{r7, pc}
 800f6c2:	bf00      	nop
 800f6c4:	20009228 	.word	0x20009228
 800f6c8:	46004800 	.word	0x46004800

0800f6cc <MX_LPTIM4_Init>:
/* LPTIM4 init function */
void MX_LPTIM4_Init(void)
{
 800f6cc:	b580      	push	{r7, lr}
 800f6ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM4_Init 0 */

  /* USER CODE BEGIN LPTIM4_Init 1 */

  /* USER CODE END LPTIM4_Init 1 */
  hlptim4.Instance = LPTIM4;
 800f6d0:	4b14      	ldr	r3, [pc, #80]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6d2:	4a15      	ldr	r2, [pc, #84]	@ (800f728 <MX_LPTIM4_Init+0x5c>)
 800f6d4:	601a      	str	r2, [r3, #0]
  hlptim4.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 800f6d6:	4b13      	ldr	r3, [pc, #76]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6d8:	2200      	movs	r2, #0
 800f6da:	605a      	str	r2, [r3, #4]
  hlptim4.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800f6dc:	4b11      	ldr	r3, [pc, #68]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6de:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 800f6e2:	609a      	str	r2, [r3, #8]
  hlptim4.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800f6e4:	4b0f      	ldr	r3, [pc, #60]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f6ea:	615a      	str	r2, [r3, #20]
  hlptim4.Init.Period = 256/2;
 800f6ec:	4b0d      	ldr	r3, [pc, #52]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6ee:	2280      	movs	r2, #128	@ 0x80
 800f6f0:	621a      	str	r2, [r3, #32]
  hlptim4.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 800f6f2:	4b0c      	ldr	r3, [pc, #48]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim4.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800f6f8:	4b0a      	ldr	r3, [pc, #40]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim4.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800f6fe:	4b09      	ldr	r3, [pc, #36]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f700:	2200      	movs	r2, #0
 800f702:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim4.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800f704:	4b07      	ldr	r3, [pc, #28]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f706:	2200      	movs	r2, #0
 800f708:	631a      	str	r2, [r3, #48]	@ 0x30
  hlptim4.Init.RepetitionCounter = 1-1;
 800f70a:	4b06      	ldr	r3, [pc, #24]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f70c:	2200      	movs	r2, #0
 800f70e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim4) != HAL_OK)
 800f710:	4804      	ldr	r0, [pc, #16]	@ (800f724 <MX_LPTIM4_Init+0x58>)
 800f712:	f00a fbf5 	bl	8019f00 <HAL_LPTIM_Init>
 800f716:	4603      	mov	r3, r0
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d001      	beq.n	800f720 <MX_LPTIM4_Init+0x54>
  {
    Error_Handler();
 800f71c:	f000 f9d5 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM4_Init 2 */

  /* USER CODE END LPTIM4_Init 2 */

}
 800f720:	bf00      	nop
 800f722:	bd80      	pop	{r7, pc}
 800f724:	20009278 	.word	0x20009278
 800f728:	46004c00 	.word	0x46004c00

0800f72c <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b0b8      	sub	sp, #224	@ 0xe0
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f734:	f107 0318 	add.w	r3, r7, #24
 800f738:	22c8      	movs	r2, #200	@ 0xc8
 800f73a:	2100      	movs	r1, #0
 800f73c:	4618      	mov	r0, r3
 800f73e:	f01a f8fd 	bl	802993c <memset>
  if(lptimHandle->Instance==LPTIM1)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	4a62      	ldr	r2, [pc, #392]	@ (800f8d0 <HAL_LPTIM_MspInit+0x1a4>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d12b      	bne.n	800f7a4 <HAL_LPTIM_MspInit+0x78>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 800f74c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f750:	f04f 0300 	mov.w	r3, #0
 800f754:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 800f758:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800f75c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f760:	f107 0318 	add.w	r3, r7, #24
 800f764:	4618      	mov	r0, r3
 800f766:	f00d f8a1 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f76a:	4603      	mov	r3, r0
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d001      	beq.n	800f774 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 800f770:	f000 f9ab 	bl	800faca <Error_Handler>
    }

    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800f774:	4b57      	ldr	r3, [pc, #348]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f776:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f77a:	4a56      	ldr	r2, [pc, #344]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f77c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800f780:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800f784:	4b53      	ldr	r3, [pc, #332]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f786:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f78a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f78e:	617b      	str	r3, [r7, #20]
 800f790:	697b      	ldr	r3, [r7, #20]

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 800f792:	2200      	movs	r2, #0
 800f794:	2100      	movs	r1, #0
 800f796:	2043      	movs	r0, #67	@ 0x43
 800f798:	f004 fb1f 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 800f79c:	2043      	movs	r0, #67	@ 0x43
 800f79e:	f004 fb36 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
  /* USER CODE BEGIN LPTIM4_MspInit 1 */

  /* USER CODE END LPTIM4_MspInit 1 */
  }
}
 800f7a2:	e091      	b.n	800f8c8 <HAL_LPTIM_MspInit+0x19c>
  else if(lptimHandle->Instance==LPTIM2)
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	4a4b      	ldr	r2, [pc, #300]	@ (800f8d8 <HAL_LPTIM_MspInit+0x1ac>)
 800f7aa:	4293      	cmp	r3, r2
 800f7ac:	d12b      	bne.n	800f806 <HAL_LPTIM_MspInit+0xda>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 800f7ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f7b2:	f04f 0300 	mov.w	r3, #0
 800f7b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_LSE;
 800f7ba:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800f7be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f7c2:	f107 0318 	add.w	r3, r7, #24
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	f00d f870 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f7cc:	4603      	mov	r3, r0
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d001      	beq.n	800f7d6 <HAL_LPTIM_MspInit+0xaa>
      Error_Handler();
 800f7d2:	f000 f97a 	bl	800faca <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 800f7d6:	4b3f      	ldr	r3, [pc, #252]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f7d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f7dc:	4a3d      	ldr	r2, [pc, #244]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f7de:	f043 0320 	orr.w	r3, r3, #32
 800f7e2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 800f7e6:	4b3b      	ldr	r3, [pc, #236]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f7e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f7ec:	f003 0320 	and.w	r3, r3, #32
 800f7f0:	613b      	str	r3, [r7, #16]
 800f7f2:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(LPTIM2_IRQn, 0, 0);
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	2100      	movs	r1, #0
 800f7f8:	2044      	movs	r0, #68	@ 0x44
 800f7fa:	f004 faee 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM2_IRQn);
 800f7fe:	2044      	movs	r0, #68	@ 0x44
 800f800:	f004 fb05 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 800f804:	e060      	b.n	800f8c8 <HAL_LPTIM_MspInit+0x19c>
  else if(lptimHandle->Instance==LPTIM3)
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	681b      	ldr	r3, [r3, #0]
 800f80a:	4a34      	ldr	r2, [pc, #208]	@ (800f8dc <HAL_LPTIM_MspInit+0x1b0>)
 800f80c:	4293      	cmp	r3, r2
 800f80e:	d12b      	bne.n	800f868 <HAL_LPTIM_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 800f810:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f814:	f04f 0300 	mov.w	r3, #0
 800f818:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSE;
 800f81c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800f820:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f824:	f107 0318 	add.w	r3, r7, #24
 800f828:	4618      	mov	r0, r3
 800f82a:	f00d f83f 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f82e:	4603      	mov	r3, r0
 800f830:	2b00      	cmp	r3, #0
 800f832:	d001      	beq.n	800f838 <HAL_LPTIM_MspInit+0x10c>
      Error_Handler();
 800f834:	f000 f949 	bl	800faca <Error_Handler>
    __HAL_RCC_LPTIM3_CLK_ENABLE();
 800f838:	4b26      	ldr	r3, [pc, #152]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f83a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f83e:	4a25      	ldr	r2, [pc, #148]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f840:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800f844:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800f848:	4b22      	ldr	r3, [pc, #136]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f84a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f84e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800f852:	60fb      	str	r3, [r7, #12]
 800f854:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(LPTIM3_IRQn, 0, 0);
 800f856:	2200      	movs	r2, #0
 800f858:	2100      	movs	r1, #0
 800f85a:	2062      	movs	r0, #98	@ 0x62
 800f85c:	f004 fabd 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM3_IRQn);
 800f860:	2062      	movs	r0, #98	@ 0x62
 800f862:	f004 fad4 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 800f866:	e02f      	b.n	800f8c8 <HAL_LPTIM_MspInit+0x19c>
  else if(lptimHandle->Instance==LPTIM4)
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4a1c      	ldr	r2, [pc, #112]	@ (800f8e0 <HAL_LPTIM_MspInit+0x1b4>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d12a      	bne.n	800f8c8 <HAL_LPTIM_MspInit+0x19c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM34;
 800f872:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f876:	f04f 0300 	mov.w	r3, #0
 800f87a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Lptim34ClockSelection = RCC_LPTIM34CLKSOURCE_LSE;
 800f87e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800f882:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f886:	f107 0318 	add.w	r3, r7, #24
 800f88a:	4618      	mov	r0, r3
 800f88c:	f00d f80e 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800f890:	4603      	mov	r3, r0
 800f892:	2b00      	cmp	r3, #0
 800f894:	d001      	beq.n	800f89a <HAL_LPTIM_MspInit+0x16e>
      Error_Handler();
 800f896:	f000 f918 	bl	800faca <Error_Handler>
    __HAL_RCC_LPTIM4_CLK_ENABLE();
 800f89a:	4b0e      	ldr	r3, [pc, #56]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f89c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f8a0:	4a0c      	ldr	r2, [pc, #48]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f8a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f8a6:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800f8aa:	4b0a      	ldr	r3, [pc, #40]	@ (800f8d4 <HAL_LPTIM_MspInit+0x1a8>)
 800f8ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800f8b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f8b4:	60bb      	str	r3, [r7, #8]
 800f8b6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(LPTIM4_IRQn, 0, 0);
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	2100      	movs	r1, #0
 800f8bc:	206e      	movs	r0, #110	@ 0x6e
 800f8be:	f004 fa8c 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM4_IRQn);
 800f8c2:	206e      	movs	r0, #110	@ 0x6e
 800f8c4:	f004 faa3 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 800f8c8:	bf00      	nop
 800f8ca:	37e0      	adds	r7, #224	@ 0xe0
 800f8cc:	46bd      	mov	sp, r7
 800f8ce:	bd80      	pop	{r7, pc}
 800f8d0:	46004400 	.word	0x46004400
 800f8d4:	46020c00 	.word	0x46020c00
 800f8d8:	40009400 	.word	0x40009400
 800f8dc:	46004800 	.word	0x46004800
 800f8e0:	46004c00 	.word	0x46004c00

0800f8e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f8e8:	f001 f96a 	bl	8010bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800f8ec:	f000 f8dd 	bl	800faaa <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 800f8f0:	f000 f838 	bl	800f964 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800f8f4:	f000 f8a6 	bl	800fa44 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f8f8:	f7ff f9fc 	bl	800ecf4 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 800f8fc:	f7ff f9d2 	bl	800eca4 <MX_GPDMA1_Init>
  MX_USART1_UART_Init();
 800f900:	f001 f854 	bl	80109ac <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800f904:	f7fe fec4 	bl	800e690 <MX_ADC1_Init>
  MX_ADC4_Init();
 800f908:	f7fe ff3e 	bl	800e788 <MX_ADC4_Init>
  MX_I2C2_Init();
 800f90c:	f7ff fc74 	bl	800f1f8 <MX_I2C2_Init>
  MX_I2C3_Init();
 800f910:	f7ff fcb2 	bl	800f278 <MX_I2C3_Init>
  MX_SPI1_Init();
 800f914:	f000 fa7e 	bl	800fe14 <MX_SPI1_Init>
  MX_CRC_Init();
 800f918:	f7ff f974 	bl	800ec04 <MX_CRC_Init>
  MX_HASH_Init();
 800f91c:	f7ff fc38 	bl	800f190 <MX_HASH_Init>
  MX_LPTIM1_Init();
 800f920:	f7ff fe3e 	bl	800f5a0 <MX_LPTIM1_Init>
  MX_LPTIM2_Init();
 800f924:	f7ff fe6e 	bl	800f604 <MX_LPTIM2_Init>
  MX_LPTIM3_Init();
 800f928:	f7ff fe9e 	bl	800f668 <MX_LPTIM3_Init>
  MX_RNG_Init();
 800f92c:	f000 f910 	bl	800fb50 <MX_RNG_Init>
  MX_PKA_Init();
 800f930:	f000 f8d2 	bl	800fad8 <MX_PKA_Init>
  MX_RTC_Init();
 800f934:	f000 f964 	bl	800fc00 <MX_RTC_Init>
  MX_TIM3_Init();
 800f938:	f000 fd1c 	bl	8010374 <MX_TIM3_Init>
  MX_TIM6_Init();
 800f93c:	f000 fed0 	bl	80106e0 <MX_TIM6_Init>
  MX_TIM15_Init();
 800f940:	f000 ff04 	bl	801074c <MX_TIM15_Init>
  MX_ICACHE_Init();
 800f944:	f7ff fdfe 	bl	800f544 <MX_ICACHE_Init>
  MX_IWDG_Init();
 800f948:	f7ff fe08 	bl	800f55c <MX_IWDG_Init>
  MX_LPTIM4_Init();
 800f94c:	f7ff febe 	bl	800f6cc <MX_LPTIM4_Init>
  MX_TIM4_Init();
 800f950:	f000 fda6 	bl	80104a0 <MX_TIM4_Init>
  MX_TIM5_Init();
 800f954:	f000 fe30 	bl	80105b8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 800f958:	f7fb fb08 	bl	800af6c <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  app_handler();
 800f95c:	f7fb fb28 	bl	800afb0 <app_handler>
 800f960:	e7fc      	b.n	800f95c <main+0x78>
	...

0800f964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f964:	b580      	push	{r7, lr}
 800f966:	b09e      	sub	sp, #120	@ 0x78
 800f968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f96a:	f107 0318 	add.w	r3, r7, #24
 800f96e:	2260      	movs	r2, #96	@ 0x60
 800f970:	2100      	movs	r1, #0
 800f972:	4618      	mov	r0, r3
 800f974:	f019 ffe2 	bl	802993c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f978:	463b      	mov	r3, r7
 800f97a:	2200      	movs	r2, #0
 800f97c:	601a      	str	r2, [r3, #0]
 800f97e:	605a      	str	r2, [r3, #4]
 800f980:	609a      	str	r2, [r3, #8]
 800f982:	60da      	str	r2, [r3, #12]
 800f984:	611a      	str	r2, [r3, #16]
 800f986:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800f988:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 800f98c:	f00b fbd2 	bl	801b134 <HAL_PWREx_ControlVoltageScaling>
 800f990:	4603      	mov	r3, r0
 800f992:	2b00      	cmp	r3, #0
 800f994:	d001      	beq.n	800f99a <SystemClock_Config+0x36>
  {
    Error_Handler();
 800f996:	f000 f898 	bl	800faca <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800f99a:	f00b fb8d 	bl	801b0b8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800f99e:	4b28      	ldr	r3, [pc, #160]	@ (800fa40 <SystemClock_Config+0xdc>)
 800f9a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800f9a4:	4a26      	ldr	r2, [pc, #152]	@ (800fa40 <SystemClock_Config+0xdc>)
 800f9a6:	f023 0318 	bic.w	r3, r3, #24
 800f9aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 800f9ae:	232d      	movs	r3, #45	@ 0x2d
 800f9b0:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800f9b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f9b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800f9b8:	2381      	movs	r3, #129	@ 0x81
 800f9ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800f9bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800f9c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800f9c2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800f9c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 800f9c8:	2300      	movs	r3, #0
 800f9ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f9cc:	2302      	movs	r3, #2
 800f9ce:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f9d0:	2303      	movs	r3, #3
 800f9d2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 800f9d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800f9d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800f9da:	2303      	movs	r3, #3
 800f9dc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 20;
 800f9de:	2314      	movs	r3, #20
 800f9e0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800f9e2:	2302      	movs	r3, #2
 800f9e4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800f9e6:	2302      	movs	r3, #2
 800f9e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800f9ea:	2302      	movs	r3, #2
 800f9ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 800f9ee:	230c      	movs	r3, #12
 800f9f0:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800f9f2:	2300      	movs	r3, #0
 800f9f4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f9f6:	f107 0318 	add.w	r3, r7, #24
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	f00b fca6 	bl	801b34c <HAL_RCC_OscConfig>
 800fa00:	4603      	mov	r3, r0
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d001      	beq.n	800fa0a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800fa06:	f000 f860 	bl	800faca <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800fa0a:	231f      	movs	r3, #31
 800fa0c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800fa0e:	2303      	movs	r3, #3
 800fa10:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800fa12:	2300      	movs	r3, #0
 800fa14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800fa16:	2300      	movs	r3, #0
 800fa18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800fa22:	463b      	mov	r3, r7
 800fa24:	2104      	movs	r1, #4
 800fa26:	4618      	mov	r0, r3
 800fa28:	f00c fb6c 	bl	801c104 <HAL_RCC_ClockConfig>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d001      	beq.n	800fa36 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800fa32:	f000 f84a 	bl	800faca <Error_Handler>
  }
}
 800fa36:	bf00      	nop
 800fa38:	3778      	adds	r7, #120	@ 0x78
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}
 800fa3e:	bf00      	nop
 800fa40:	46020c00 	.word	0x46020c00

0800fa44 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800fa44:	b580      	push	{r7, lr}
 800fa46:	b0b2      	sub	sp, #200	@ 0xc8
 800fa48:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fa4a:	463b      	mov	r3, r7
 800fa4c:	22c8      	movs	r2, #200	@ 0xc8
 800fa4e:	2100      	movs	r1, #0
 800fa50:	4618      	mov	r0, r3
 800fa52:	f019 ff73 	bl	802993c <memset>

  /** Initializes the common periph clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 800fa56:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800fa5a:	f04f 0300 	mov.w	r3, #0
 800fa5e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2;
 800fa62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800fa66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  PeriphClkInit.PLL2.PLL2Source = RCC_PLLSOURCE_HSE;
 800fa6a:	2303      	movs	r3, #3
 800fa6c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLL2.PLL2M = 12;
 800fa6e:	230c      	movs	r3, #12
 800fa70:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLL2.PLL2N = 40;
 800fa72:	2328      	movs	r3, #40	@ 0x28
 800fa74:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLL2.PLL2P = 2;
 800fa76:	2302      	movs	r3, #2
 800fa78:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLL2.PLL2Q = 2;
 800fa7a:	2302      	movs	r3, #2
 800fa7c:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLL2.PLL2R = 16;
 800fa7e:	2310      	movs	r3, #16
 800fa80:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLL2.PLL2RGE = RCC_PLLVCIRANGE_0;
 800fa82:	2300      	movs	r3, #0
 800fa84:	623b      	str	r3, [r7, #32]
  PeriphClkInit.PLL2.PLL2FRACN = 0;
 800fa86:	2300      	movs	r3, #0
 800fa88:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 800fa8a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800fa8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fa90:	463b      	mov	r3, r7
 800fa92:	4618      	mov	r0, r3
 800fa94:	f00c ff0a 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d001      	beq.n	800faa2 <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800fa9e:	f000 f814 	bl	800faca <Error_Handler>
  }
}
 800faa2:	bf00      	nop
 800faa4:	37c8      	adds	r7, #200	@ 0xc8
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 800faae:	f00b fc1d 	bl	801b2ec <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800fab2:	f00b fc3b 	bl	801b32c <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800fab6:	2002      	movs	r0, #2
 800fab8:	f00b fbc8 	bl	801b24c <HAL_PWREx_ConfigSupply>
 800fabc:	4603      	mov	r3, r0
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <SystemPower_Config+0x1c>
  {
    Error_Handler();
 800fac2:	f000 f802 	bl	800faca <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800fac6:	bf00      	nop
 800fac8:	bd80      	pop	{r7, pc}

0800faca <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800faca:	b480      	push	{r7}
 800facc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800face:	b672      	cpsid	i
}
 800fad0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800fad2:	bf00      	nop
 800fad4:	e7fd      	b.n	800fad2 <Error_Handler+0x8>
	...

0800fad8 <MX_PKA_Init>:

PKA_HandleTypeDef hpka;

/* PKA init function */
void MX_PKA_Init(void)
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	af00      	add	r7, sp, #0
  /* USER CODE END PKA_Init 0 */

  /* USER CODE BEGIN PKA_Init 1 */

  /* USER CODE END PKA_Init 1 */
  hpka.Instance = PKA;
 800fadc:	4b06      	ldr	r3, [pc, #24]	@ (800faf8 <MX_PKA_Init+0x20>)
 800fade:	4a07      	ldr	r2, [pc, #28]	@ (800fafc <MX_PKA_Init+0x24>)
 800fae0:	601a      	str	r2, [r3, #0]
  if (HAL_PKA_Init(&hpka) != HAL_OK)
 800fae2:	4805      	ldr	r0, [pc, #20]	@ (800faf8 <MX_PKA_Init+0x20>)
 800fae4:	f00a fdac 	bl	801a640 <HAL_PKA_Init>
 800fae8:	4603      	mov	r3, r0
 800faea:	2b00      	cmp	r3, #0
 800faec:	d001      	beq.n	800faf2 <MX_PKA_Init+0x1a>
  {
    Error_Handler();
 800faee:	f7ff ffec 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN PKA_Init 2 */
#endif
  /* USER CODE END PKA_Init 2 */

}
 800faf2:	bf00      	nop
 800faf4:	bd80      	pop	{r7, pc}
 800faf6:	bf00      	nop
 800faf8:	200092c8 	.word	0x200092c8
 800fafc:	420c2000 	.word	0x420c2000

0800fb00 <HAL_PKA_MspInit>:

void HAL_PKA_MspInit(PKA_HandleTypeDef* pkaHandle)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b084      	sub	sp, #16
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	6078      	str	r0, [r7, #4]

  if(pkaHandle->Instance==PKA)
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	4a0e      	ldr	r2, [pc, #56]	@ (800fb48 <HAL_PKA_MspInit+0x48>)
 800fb0e:	4293      	cmp	r3, r2
 800fb10:	d116      	bne.n	800fb40 <HAL_PKA_MspInit+0x40>
  {
  /* USER CODE BEGIN PKA_MspInit 0 */

  /* USER CODE END PKA_MspInit 0 */
    /* PKA clock enable */
    __HAL_RCC_PKA_CLK_ENABLE();
 800fb12:	4b0e      	ldr	r3, [pc, #56]	@ (800fb4c <HAL_PKA_MspInit+0x4c>)
 800fb14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fb18:	4a0c      	ldr	r2, [pc, #48]	@ (800fb4c <HAL_PKA_MspInit+0x4c>)
 800fb1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fb1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800fb22:	4b0a      	ldr	r3, [pc, #40]	@ (800fb4c <HAL_PKA_MspInit+0x4c>)
 800fb24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fb28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800fb2c:	60fb      	str	r3, [r7, #12]
 800fb2e:	68fb      	ldr	r3, [r7, #12]

    /* PKA interrupt Init */
    HAL_NVIC_SetPriority(PKA_IRQn, 0, 0);
 800fb30:	2200      	movs	r2, #0
 800fb32:	2100      	movs	r1, #0
 800fb34:	2061      	movs	r0, #97	@ 0x61
 800fb36:	f004 f950 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PKA_IRQn);
 800fb3a:	2061      	movs	r0, #97	@ 0x61
 800fb3c:	f004 f967 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN PKA_MspInit 1 */

  /* USER CODE END PKA_MspInit 1 */
  }
}
 800fb40:	bf00      	nop
 800fb42:	3710      	adds	r7, #16
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}
 800fb48:	420c2000 	.word	0x420c2000
 800fb4c:	46020c00 	.word	0x46020c00

0800fb50 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 800fb50:	b580      	push	{r7, lr}
 800fb52:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800fb54:	4b07      	ldr	r3, [pc, #28]	@ (800fb74 <MX_RNG_Init+0x24>)
 800fb56:	4a08      	ldr	r2, [pc, #32]	@ (800fb78 <MX_RNG_Init+0x28>)
 800fb58:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800fb5a:	4b06      	ldr	r3, [pc, #24]	@ (800fb74 <MX_RNG_Init+0x24>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800fb60:	4804      	ldr	r0, [pc, #16]	@ (800fb74 <MX_RNG_Init+0x24>)
 800fb62:	f00f fb8d 	bl	801f280 <HAL_RNG_Init>
 800fb66:	4603      	mov	r3, r0
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d001      	beq.n	800fb70 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800fb6c:	f7ff ffad 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800fb70:	bf00      	nop
 800fb72:	bd80      	pop	{r7, pc}
 800fb74:	200092e0 	.word	0x200092e0
 800fb78:	420c0800 	.word	0x420c0800

0800fb7c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b0b6      	sub	sp, #216	@ 0xd8
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fb84:	f107 0310 	add.w	r3, r7, #16
 800fb88:	22c8      	movs	r2, #200	@ 0xc8
 800fb8a:	2100      	movs	r1, #0
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	f019 fed5 	bl	802993c <memset>
  if(rngHandle->Instance==RNG)
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	4a18      	ldr	r2, [pc, #96]	@ (800fbf8 <HAL_RNG_MspInit+0x7c>)
 800fb98:	4293      	cmp	r3, r2
 800fb9a:	d129      	bne.n	800fbf0 <HAL_RNG_MspInit+0x74>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 800fb9c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800fba0:	f04f 0300 	mov.w	r3, #0
 800fba4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800fba8:	2300      	movs	r3, #0
 800fbaa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fbae:	f107 0310 	add.w	r3, r7, #16
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f00c fe7a 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d001      	beq.n	800fbc2 <HAL_RNG_MspInit+0x46>
    {
      Error_Handler();
 800fbbe:	f7ff ff84 	bl	800faca <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800fbc2:	4b0e      	ldr	r3, [pc, #56]	@ (800fbfc <HAL_RNG_MspInit+0x80>)
 800fbc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fbc8:	4a0c      	ldr	r2, [pc, #48]	@ (800fbfc <HAL_RNG_MspInit+0x80>)
 800fbca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800fbce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800fbd2:	4b0a      	ldr	r3, [pc, #40]	@ (800fbfc <HAL_RNG_MspInit+0x80>)
 800fbd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fbd8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800fbdc:	60fb      	str	r3, [r7, #12]
 800fbde:	68fb      	ldr	r3, [r7, #12]

    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 0, 0);
 800fbe0:	2200      	movs	r2, #0
 800fbe2:	2100      	movs	r1, #0
 800fbe4:	205e      	movs	r0, #94	@ 0x5e
 800fbe6:	f004 f8f8 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 800fbea:	205e      	movs	r0, #94	@ 0x5e
 800fbec:	f004 f90f 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800fbf0:	bf00      	nop
 800fbf2:	37d8      	adds	r7, #216	@ 0xd8
 800fbf4:	46bd      	mov	sp, r7
 800fbf6:	bd80      	pop	{r7, pc}
 800fbf8:	420c0800 	.word	0x420c0800
 800fbfc:	46020c00 	.word	0x46020c00

0800fc00 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b08e      	sub	sp, #56	@ 0x38
 800fc04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 800fc06:	f107 0318 	add.w	r3, r7, #24
 800fc0a:	2200      	movs	r2, #0
 800fc0c:	601a      	str	r2, [r3, #0]
 800fc0e:	605a      	str	r2, [r3, #4]
 800fc10:	609a      	str	r2, [r3, #8]
 800fc12:	60da      	str	r2, [r3, #12]
 800fc14:	611a      	str	r2, [r3, #16]
 800fc16:	615a      	str	r2, [r3, #20]
 800fc18:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 800fc1a:	1d3b      	adds	r3, r7, #4
 800fc1c:	2200      	movs	r2, #0
 800fc1e:	601a      	str	r2, [r3, #0]
 800fc20:	605a      	str	r2, [r3, #4]
 800fc22:	609a      	str	r2, [r3, #8]
 800fc24:	60da      	str	r2, [r3, #12]
 800fc26:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800fc28:	2300      	movs	r3, #0
 800fc2a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800fc2c:	4b4d      	ldr	r3, [pc, #308]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc2e:	4a4e      	ldr	r2, [pc, #312]	@ (800fd68 <MX_RTC_Init+0x168>)
 800fc30:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800fc32:	4b4c      	ldr	r3, [pc, #304]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc34:	2200      	movs	r2, #0
 800fc36:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800fc38:	4b4a      	ldr	r3, [pc, #296]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc3a:	227f      	movs	r2, #127	@ 0x7f
 800fc3c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800fc3e:	4b49      	ldr	r3, [pc, #292]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc40:	22ff      	movs	r2, #255	@ 0xff
 800fc42:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800fc44:	4b47      	ldr	r3, [pc, #284]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc46:	2200      	movs	r2, #0
 800fc48:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800fc4a:	4b46      	ldr	r3, [pc, #280]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800fc50:	4b44      	ldr	r3, [pc, #272]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc52:	2200      	movs	r2, #0
 800fc54:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800fc56:	4b43      	ldr	r3, [pc, #268]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800fc5c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800fc5e:	4b41      	ldr	r3, [pc, #260]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc60:	2200      	movs	r2, #0
 800fc62:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800fc64:	4b3f      	ldr	r3, [pc, #252]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc66:	2200      	movs	r2, #0
 800fc68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800fc6a:	483e      	ldr	r0, [pc, #248]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc6c:	f00f fc26 	bl	801f4bc <HAL_RTC_Init>
 800fc70:	4603      	mov	r3, r0
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d001      	beq.n	800fc7a <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 800fc76:	f7ff ff28 	bl	800faca <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	61bb      	str	r3, [r7, #24]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 800fc7e:	2300      	movs	r3, #0
 800fc80:	627b      	str	r3, [r7, #36]	@ 0x24
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 800fc82:	2300      	movs	r3, #0
 800fc84:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 800fc86:	2300      	movs	r3, #0
 800fc88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 800fc8a:	f107 0318 	add.w	r3, r7, #24
 800fc8e:	4619      	mov	r1, r3
 800fc90:	4834      	ldr	r0, [pc, #208]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fc92:	f010 f88b 	bl	801fdac <HAL_RTCEx_PrivilegeModeSet>
 800fc96:	4603      	mov	r3, r0
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d001      	beq.n	800fca0 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 800fc9c:	f7ff ff15 	bl	800faca <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  uint32_t rtc_calendar_init = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 800fca0:	2100      	movs	r1, #0
 800fca2:	4830      	ldr	r0, [pc, #192]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fca4:	f010 f86c 	bl	801fd80 <HAL_RTCEx_BKUPRead>
 800fca8:	6378      	str	r0, [r7, #52]	@ 0x34
  if (rtc_calendar_init > 0)
 800fcaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d154      	bne.n	800fd5a <MX_RTC_Init+0x15a>
	  return;

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 1);
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	2100      	movs	r1, #0
 800fcb4:	482b      	ldr	r0, [pc, #172]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fcb6:	f010 f84b 	bl	801fd50 <HAL_RTCEx_BKUPWrite>
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800fcba:	2300      	movs	r3, #0
 800fcbc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800fcc2:	2300      	movs	r3, #0
 800fcc4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800fcc6:	2300      	movs	r3, #0
 800fcc8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800fcca:	2300      	movs	r3, #0
 800fccc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800fcce:	1d3b      	adds	r3, r7, #4
 800fcd0:	2201      	movs	r2, #1
 800fcd2:	4619      	mov	r1, r3
 800fcd4:	4823      	ldr	r0, [pc, #140]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fcd6:	f00f fc7b 	bl	801f5d0 <HAL_RTC_SetTime>
 800fcda:	4603      	mov	r3, r0
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	d001      	beq.n	800fce4 <MX_RTC_Init+0xe4>
  {
    Error_Handler();
 800fce0:	f7ff fef3 	bl	800faca <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 800fce4:	2307      	movs	r3, #7
 800fce6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800fce8:	2301      	movs	r3, #1
 800fcea:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800fcec:	2301      	movs	r3, #1
 800fcee:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 800fcf0:	2323      	movs	r3, #35	@ 0x23
 800fcf2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800fcf4:	463b      	mov	r3, r7
 800fcf6:	2201      	movs	r2, #1
 800fcf8:	4619      	mov	r1, r3
 800fcfa:	481a      	ldr	r0, [pc, #104]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fcfc:	f00f fd76 	bl	801f7ec <HAL_RTC_SetDate>
 800fd00:	4603      	mov	r3, r0
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d001      	beq.n	800fd0a <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800fd06:	f7ff fee0 	bl	800faca <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 60-1, RTC_WAKEUPCLOCK_CK_SPRE_16BITS, 0) != HAL_OK)
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	2204      	movs	r2, #4
 800fd0e:	213b      	movs	r1, #59	@ 0x3b
 800fd10:	4814      	ldr	r0, [pc, #80]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fd12:	f00f ff69 	bl	801fbe8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800fd16:	4603      	mov	r3, r0
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d001      	beq.n	800fd20 <MX_RTC_Init+0x120>
  {
    Error_Handler();
 800fd1c:	f7ff fed5 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 800fd20:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800fd24:	480f      	ldr	r0, [pc, #60]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fd26:	f00f fe35 	bl	801f994 <HAL_RTC_DeactivateAlarm>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d001      	beq.n	800fd34 <MX_RTC_Init+0x134>
    Error_Handler();
 800fd30:	f7ff fecb 	bl	800faca <Error_Handler>

  if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_B) != HAL_OK)
 800fd34:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fd38:	480a      	ldr	r0, [pc, #40]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fd3a:	f00f fe2b 	bl	801f994 <HAL_RTC_DeactivateAlarm>
 800fd3e:	4603      	mov	r3, r0
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d001      	beq.n	800fd48 <MX_RTC_Init+0x148>
    Error_Handler();
 800fd44:	f7ff fec1 	bl	800faca <Error_Handler>

  if (HAL_RTCEx_DeactivateWakeUpTimer(&hrtc) != HAL_OK)
 800fd48:	4806      	ldr	r0, [pc, #24]	@ (800fd64 <MX_RTC_Init+0x164>)
 800fd4a:	f00f ffb9 	bl	801fcc0 <HAL_RTCEx_DeactivateWakeUpTimer>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d003      	beq.n	800fd5c <MX_RTC_Init+0x15c>
	Error_Handler();
 800fd54:	f7ff feb9 	bl	800faca <Error_Handler>
 800fd58:	e000      	b.n	800fd5c <MX_RTC_Init+0x15c>
	  return;
 800fd5a:	bf00      	nop
  /* USER CODE END RTC_Init 2 */

}
 800fd5c:	3738      	adds	r7, #56	@ 0x38
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	bd80      	pop	{r7, pc}
 800fd62:	bf00      	nop
 800fd64:	200092f4 	.word	0x200092f4
 800fd68:	46007800 	.word	0x46007800

0800fd6c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b0b6      	sub	sp, #216	@ 0xd8
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800fd74:	f107 0310 	add.w	r3, r7, #16
 800fd78:	22c8      	movs	r2, #200	@ 0xc8
 800fd7a:	2100      	movs	r1, #0
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f019 fddd 	bl	802993c <memset>
  if(rtcHandle->Instance==RTC)
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	4a21      	ldr	r2, [pc, #132]	@ (800fe0c <HAL_RTC_MspInit+0xa0>)
 800fd88:	4293      	cmp	r3, r2
 800fd8a:	d13a      	bne.n	800fe02 <HAL_RTC_MspInit+0x96>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800fd8c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800fd90:	f04f 0300 	mov.w	r3, #0
 800fd94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800fd98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800fda0:	f107 0310 	add.w	r3, r7, #16
 800fda4:	4618      	mov	r0, r3
 800fda6:	f00c fd81 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d001      	beq.n	800fdb4 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 800fdb0:	f7ff fe8b 	bl	800faca <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800fdb4:	4b16      	ldr	r3, [pc, #88]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800fdba:	4a15      	ldr	r2, [pc, #84]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fdc0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800fdc4:	4b12      	ldr	r3, [pc, #72]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdc6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fdca:	4a11      	ldr	r2, [pc, #68]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdcc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fdd0:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800fdd4:	4b0e      	ldr	r3, [pc, #56]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800fdda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800fdde:	60fb      	str	r3, [r7, #12]
 800fde0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 800fde2:	4b0b      	ldr	r3, [pc, #44]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fde4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800fde8:	4a09      	ldr	r2, [pc, #36]	@ (800fe10 <HAL_RTC_MspInit+0xa4>)
 800fdea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fdee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	2100      	movs	r1, #0
 800fdf6:	2002      	movs	r0, #2
 800fdf8:	f003 ffef 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800fdfc:	2002      	movs	r0, #2
 800fdfe:	f004 f806 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800fe02:	bf00      	nop
 800fe04:	37d8      	adds	r7, #216	@ 0xd8
 800fe06:	46bd      	mov	sp, r7
 800fe08:	bd80      	pop	{r7, pc}
 800fe0a:	bf00      	nop
 800fe0c:	46007800 	.word	0x46007800
 800fe10:	46020c00 	.word	0x46020c00

0800fe14 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800fe14:	b580      	push	{r7, lr}
 800fe16:	b084      	sub	sp, #16
 800fe18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800fe1a:	1d3b      	adds	r3, r7, #4
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	601a      	str	r2, [r3, #0]
 800fe20:	605a      	str	r2, [r3, #4]
 800fe22:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800fe24:	4b31      	ldr	r3, [pc, #196]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe26:	4a32      	ldr	r2, [pc, #200]	@ (800fef0 <MX_SPI1_Init+0xdc>)
 800fe28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800fe2a:	4b30      	ldr	r3, [pc, #192]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe2c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800fe30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800fe32:	4b2e      	ldr	r3, [pc, #184]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe34:	2200      	movs	r2, #0
 800fe36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800fe38:	4b2c      	ldr	r3, [pc, #176]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe3a:	2207      	movs	r2, #7
 800fe3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800fe3e:	4b2b      	ldr	r3, [pc, #172]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe40:	2200      	movs	r2, #0
 800fe42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800fe44:	4b29      	ldr	r3, [pc, #164]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe46:	2200      	movs	r2, #0
 800fe48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800fe4a:	4b28      	ldr	r3, [pc, #160]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800fe50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800fe52:	4b26      	ldr	r3, [pc, #152]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800fe58:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800fe5a:	4b24      	ldr	r3, [pc, #144]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800fe60:	4b22      	ldr	r3, [pc, #136]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe62:	2200      	movs	r2, #0
 800fe64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fe66:	4b21      	ldr	r3, [pc, #132]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x7;
 800fe6c:	4b1f      	ldr	r3, [pc, #124]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe6e:	2207      	movs	r2, #7
 800fe70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800fe72:	4b1e      	ldr	r3, [pc, #120]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800fe78:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800fe7a:	4b1c      	ldr	r3, [pc, #112]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800fe80:	4b1a      	ldr	r3, [pc, #104]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe82:	2200      	movs	r2, #0
 800fe84:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800fe86:	4b19      	ldr	r3, [pc, #100]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe88:	2200      	movs	r2, #0
 800fe8a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800fe8c:	4b17      	ldr	r3, [pc, #92]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe8e:	2200      	movs	r2, #0
 800fe90:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800fe92:	4b16      	ldr	r3, [pc, #88]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe94:	2200      	movs	r2, #0
 800fe96:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800fe98:	4b14      	ldr	r3, [pc, #80]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800fe9e:	4b13      	ldr	r3, [pc, #76]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fea0:	2200      	movs	r2, #0
 800fea2:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800fea4:	4b11      	ldr	r3, [pc, #68]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fea6:	2200      	movs	r2, #0
 800fea8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800feaa:	4b10      	ldr	r3, [pc, #64]	@ (800feec <MX_SPI1_Init+0xd8>)
 800feac:	2200      	movs	r2, #0
 800feae:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800feb0:	480e      	ldr	r0, [pc, #56]	@ (800feec <MX_SPI1_Init+0xd8>)
 800feb2:	f00f ffa9 	bl	801fe08 <HAL_SPI_Init>
 800feb6:	4603      	mov	r3, r0
 800feb8:	2b00      	cmp	r3, #0
 800feba:	d001      	beq.n	800fec0 <MX_SPI1_Init+0xac>
  {
    Error_Handler();
 800febc:	f7ff fe05 	bl	800faca <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800fec0:	2300      	movs	r3, #0
 800fec2:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800fec4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800fec8:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800feca:	2300      	movs	r3, #0
 800fecc:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 800fece:	1d3b      	adds	r3, r7, #4
 800fed0:	4619      	mov	r1, r3
 800fed2:	4806      	ldr	r0, [pc, #24]	@ (800feec <MX_SPI1_Init+0xd8>)
 800fed4:	f011 fc71 	bl	80217ba <HAL_SPIEx_SetConfigAutonomousMode>
 800fed8:	4603      	mov	r3, r0
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d001      	beq.n	800fee2 <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 800fede:	f7ff fdf4 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800fee2:	bf00      	nop
 800fee4:	3710      	adds	r7, #16
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	20009324 	.word	0x20009324
 800fef0:	40013000 	.word	0x40013000

0800fef4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b0bc      	sub	sp, #240	@ 0xf0
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fefc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800ff00:	2200      	movs	r2, #0
 800ff02:	601a      	str	r2, [r3, #0]
 800ff04:	605a      	str	r2, [r3, #4]
 800ff06:	609a      	str	r2, [r3, #8]
 800ff08:	60da      	str	r2, [r3, #12]
 800ff0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ff0c:	f107 0310 	add.w	r3, r7, #16
 800ff10:	22c8      	movs	r2, #200	@ 0xc8
 800ff12:	2100      	movs	r1, #0
 800ff14:	4618      	mov	r0, r3
 800ff16:	f019 fd11 	bl	802993c <memset>
  if(spiHandle->Instance==SPI1)
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	4a2b      	ldr	r2, [pc, #172]	@ (800ffcc <HAL_SPI_MspInit+0xd8>)
 800ff20:	4293      	cmp	r3, r2
 800ff22:	d14e      	bne.n	800ffc2 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800ff24:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800ff28:	f04f 0300 	mov.w	r3, #0
 800ff2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi1ClockSelection = RCC_SPI1CLKSOURCE_SYSCLK;
 800ff30:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ff34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ff38:	f107 0310 	add.w	r3, r7, #16
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f00c fcb5 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 800ff42:	4603      	mov	r3, r0
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d001      	beq.n	800ff4c <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 800ff48:	f7ff fdbf 	bl	800faca <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800ff4c:	4b20      	ldr	r3, [pc, #128]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff4e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ff52:	4a1f      	ldr	r2, [pc, #124]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ff58:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800ff5c:	4b1c      	ldr	r3, [pc, #112]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800ff62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ff66:	60fb      	str	r3, [r7, #12]
 800ff68:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ff6a:	4b19      	ldr	r3, [pc, #100]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff70:	4a17      	ldr	r2, [pc, #92]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff72:	f043 0301 	orr.w	r3, r3, #1
 800ff76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800ff7a:	4b15      	ldr	r3, [pc, #84]	@ (800ffd0 <HAL_SPI_MspInit+0xdc>)
 800ff7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ff80:	f003 0301 	and.w	r3, r3, #1
 800ff84:	60bb      	str	r3, [r7, #8]
 800ff86:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = SPI1_MOSI_Pin|SPI1_MISO_Pin|SPI1_SCK_Pin;
 800ff88:	23e0      	movs	r3, #224	@ 0xe0
 800ff8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff8e:	2302      	movs	r3, #2
 800ff90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff94:	2300      	movs	r3, #0
 800ff96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800ffa0:	2305      	movs	r3, #5
 800ffa2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ffa6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800ffaa:	4619      	mov	r1, r3
 800ffac:	4809      	ldr	r0, [pc, #36]	@ (800ffd4 <HAL_SPI_MspInit+0xe0>)
 800ffae:	f006 f959 	bl	8016264 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	2100      	movs	r1, #0
 800ffb6:	203b      	movs	r0, #59	@ 0x3b
 800ffb8:	f003 ff0f 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800ffbc:	203b      	movs	r0, #59	@ 0x3b
 800ffbe:	f003 ff26 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800ffc2:	bf00      	nop
 800ffc4:	37f0      	adds	r7, #240	@ 0xf0
 800ffc6:	46bd      	mov	sp, r7
 800ffc8:	bd80      	pop	{r7, pc}
 800ffca:	bf00      	nop
 800ffcc:	40013000 	.word	0x40013000
 800ffd0:	46020c00 	.word	0x46020c00
 800ffd4:	42020000 	.word	0x42020000

0800ffd8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 800ffd8:	b580      	push	{r7, lr}
 800ffda:	b082      	sub	sp, #8
 800ffdc:	af00      	add	r7, sp, #0
 800ffde:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI1)
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	4a0a      	ldr	r2, [pc, #40]	@ (8010010 <HAL_SPI_MspDeInit+0x38>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d10e      	bne.n	8010008 <HAL_SPI_MspDeInit+0x30>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 800ffea:	4b0a      	ldr	r3, [pc, #40]	@ (8010014 <HAL_SPI_MspDeInit+0x3c>)
 800ffec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800fff0:	4a08      	ldr	r2, [pc, #32]	@ (8010014 <HAL_SPI_MspDeInit+0x3c>)
 800fff2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fff6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    /**SPI1 GPIO Configuration
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    HAL_GPIO_DeInit(GPIOA, SPI1_MOSI_Pin|SPI1_MISO_Pin|SPI1_SCK_Pin);
 800fffa:	21e0      	movs	r1, #224	@ 0xe0
 800fffc:	4806      	ldr	r0, [pc, #24]	@ (8010018 <HAL_SPI_MspDeInit+0x40>)
 800fffe:	f006 fb09 	bl	8016614 <HAL_GPIO_DeInit>

    /* SPI1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8010002:	203b      	movs	r0, #59	@ 0x3b
 8010004:	f003 ff11 	bl	8013e2a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }
}
 8010008:	bf00      	nop
 801000a:	3708      	adds	r7, #8
 801000c:	46bd      	mov	sp, r7
 801000e:	bd80      	pop	{r7, pc}
 8010010:	40013000 	.word	0x40013000
 8010014:	46020c00 	.word	0x46020c00
 8010018:	42020000 	.word	0x42020000

0801001c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b082      	sub	sp, #8
 8010020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8010022:	4b20      	ldr	r3, [pc, #128]	@ (80100a4 <HAL_MspInit+0x88>)
 8010024:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010028:	4a1e      	ldr	r2, [pc, #120]	@ (80100a4 <HAL_MspInit+0x88>)
 801002a:	f043 0304 	orr.w	r3, r3, #4
 801002e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8010032:	4b1c      	ldr	r3, [pc, #112]	@ (80100a4 <HAL_MspInit+0x88>)
 8010034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8010038:	f003 0304 	and.w	r3, r3, #4
 801003c:	607b      	str	r3, [r7, #4]
 801003e:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8010040:	f00b f954 	bl	801b2ec <HAL_PWREx_EnableVddIO2>
  HAL_PWREx_EnableVddA();
 8010044:	f00b f962 	bl	801b30c <HAL_PWREx_EnableVddA>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* IWDG_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(IWDG_IRQn, 0, 0);
 8010048:	2200      	movs	r2, #0
 801004a:	2100      	movs	r1, #0
 801004c:	201b      	movs	r0, #27
 801004e:	f003 fec4 	bl	8013dda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(IWDG_IRQn);
 8010052:	201b      	movs	r0, #27
 8010054:	f003 fedb 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* ICACHE_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ICACHE_IRQn, 0, 0);
 8010058:	2200      	movs	r2, #0
 801005a:	2100      	movs	r1, #0
 801005c:	206b      	movs	r0, #107	@ 0x6b
 801005e:	f003 febc 	bl	8013dda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ICACHE_IRQn);
 8010062:	206b      	movs	r0, #107	@ 0x6b
 8010064:	f003 fed3 	bl	8013e0e <HAL_NVIC_EnableIRQ>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8010068:	4b0e      	ldr	r3, [pc, #56]	@ (80100a4 <HAL_MspInit+0x88>)
 801006a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801006e:	4a0d      	ldr	r2, [pc, #52]	@ (80100a4 <HAL_MspInit+0x88>)
 8010070:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010074:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8010078:	4b0a      	ldr	r3, [pc, #40]	@ (80100a4 <HAL_MspInit+0x88>)
 801007a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801007e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010082:	603b      	str	r3, [r7, #0]
 8010084:	683b      	ldr	r3, [r7, #0]

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE3);
 8010086:	2030      	movs	r0, #48	@ 0x30
 8010088:	f000 fe9e 	bl	8010dc8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 801008c:	f000 fec4 	bl	8010e18 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8010090:	2002      	movs	r0, #2
 8010092:	f000 fead 	bl	8010df0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8010096:	2000      	movs	r0, #0
 8010098:	f000 feaa 	bl	8010df0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
  /* USER CODE END MspInit 1 */
}
 801009c:	bf00      	nop
 801009e:	3708      	adds	r7, #8
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}
 80100a4:	46020c00 	.word	0x46020c00

080100a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80100a8:	b480      	push	{r7}
 80100aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80100ac:	bf00      	nop
 80100ae:	e7fd      	b.n	80100ac <NMI_Handler+0x4>

080100b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80100b0:	b480      	push	{r7}
 80100b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80100b4:	bf00      	nop
 80100b6:	e7fd      	b.n	80100b4 <HardFault_Handler+0x4>

080100b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80100b8:	b480      	push	{r7}
 80100ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80100bc:	bf00      	nop
 80100be:	e7fd      	b.n	80100bc <MemManage_Handler+0x4>

080100c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80100c0:	b480      	push	{r7}
 80100c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80100c4:	bf00      	nop
 80100c6:	e7fd      	b.n	80100c4 <BusFault_Handler+0x4>

080100c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80100c8:	b480      	push	{r7}
 80100ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80100cc:	bf00      	nop
 80100ce:	e7fd      	b.n	80100cc <UsageFault_Handler+0x4>

080100d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80100d0:	b480      	push	{r7}
 80100d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80100d4:	bf00      	nop
 80100d6:	46bd      	mov	sp, r7
 80100d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100dc:	4770      	bx	lr

080100de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80100de:	b480      	push	{r7}
 80100e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80100e2:	bf00      	nop
 80100e4:	46bd      	mov	sp, r7
 80100e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ea:	4770      	bx	lr

080100ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80100ec:	b480      	push	{r7}
 80100ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80100f0:	bf00      	nop
 80100f2:	46bd      	mov	sp, r7
 80100f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f8:	4770      	bx	lr

080100fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80100fa:	b580      	push	{r7, lr}
 80100fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80100fe:	f7fa ffaf 	bl	800b060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010102:	bf00      	nop
 8010104:	bd80      	pop	{r7, pc}
	...

08010108 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC non-secure interrupt.
  */
void RTC_IRQHandler(void)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 801010c:	4802      	ldr	r0, [pc, #8]	@ (8010118 <RTC_IRQHandler+0x10>)
 801010e:	f00f fe05 	bl	801fd1c <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8010112:	bf00      	nop
 8010114:	bd80      	pop	{r7, pc}
 8010116:	bf00      	nop
 8010118:	200092f4 	.word	0x200092f4

0801011c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI Line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MAG_DET_Pin);
 8010120:	2008      	movs	r0, #8
 8010122:	f006 fb85 	bl	8016830 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8010126:	bf00      	nop
 8010128:	bd80      	pop	{r7, pc}
	...

0801012c <IWDG_IRQHandler>:

/**
  * @brief This function handles IWDG global interrupt.
  */
void IWDG_IRQHandler(void)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IWDG_IRQn 0 */

  /* USER CODE END IWDG_IRQn 0 */
  HAL_IWDG_IRQHandler(&hiwdg);
 8010130:	4802      	ldr	r0, [pc, #8]	@ (801013c <IWDG_IRQHandler+0x10>)
 8010132:	f009 feca 	bl	8019eca <HAL_IWDG_IRQHandler>
  /* USER CODE BEGIN IWDG_IRQn 1 */

  /* USER CODE END IWDG_IRQn 1 */
}
 8010136:	bf00      	nop
 8010138:	bd80      	pop	{r7, pc}
 801013a:	bf00      	nop
 801013c:	20009174 	.word	0x20009174

08010140 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8010140:	b580      	push	{r7, lr}
 8010142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8010144:	4802      	ldr	r0, [pc, #8]	@ (8010150 <GPDMA1_Channel0_IRQHandler+0x10>)
 8010146:	f004 fc8e 	bl	8014a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 801014a:	bf00      	nop
 801014c:	bd80      	pop	{r7, pc}
 801014e:	bf00      	nop
 8010150:	20008f74 	.word	0x20008f74

08010154 <GPDMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 1 global interrupt.
  */
void GPDMA1_Channel1_IRQHandler(void)
{
 8010154:	b580      	push	{r7, lr}
 8010156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 0 */

  /* USER CODE END GPDMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel1);
 8010158:	4802      	ldr	r0, [pc, #8]	@ (8010164 <GPDMA1_Channel1_IRQHandler+0x10>)
 801015a:	f004 fc84 	bl	8014a66 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel1_IRQn 1 */

  /* USER CODE END GPDMA1_Channel1_IRQn 1 */
}
 801015e:	bf00      	nop
 8010160:	bd80      	pop	{r7, pc}
 8010162:	bf00      	nop
 8010164:	20008fec 	.word	0x20008fec

08010168 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 801016c:	4802      	ldr	r0, [pc, #8]	@ (8010178 <ADC1_IRQHandler+0x10>)
 801016e:	f002 f81f 	bl	80121b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8010172:	bf00      	nop
 8010174:	bd80      	pop	{r7, pc}
 8010176:	bf00      	nop
 8010178:	20008e5c 	.word	0x20008e5c

0801017c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8010180:	4802      	ldr	r0, [pc, #8]	@ (801018c <TIM3_IRQHandler+0x10>)
 8010182:	f012 fab7 	bl	80226f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8010186:	bf00      	nop
 8010188:	bd80      	pop	{r7, pc}
 801018a:	bf00      	nop
 801018c:	200093b4 	.word	0x200093b4

08010190 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8010190:	b580      	push	{r7, lr}
 8010192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8010194:	4802      	ldr	r0, [pc, #8]	@ (80101a0 <TIM4_IRQHandler+0x10>)
 8010196:	f012 faad 	bl	80226f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 801019a:	bf00      	nop
 801019c:	bd80      	pop	{r7, pc}
 801019e:	bf00      	nop
 80101a0:	20009400 	.word	0x20009400

080101a4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80101a4:	b580      	push	{r7, lr}
 80101a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80101a8:	4802      	ldr	r0, [pc, #8]	@ (80101b4 <TIM5_IRQHandler+0x10>)
 80101aa:	f012 faa3 	bl	80226f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80101ae:	bf00      	nop
 80101b0:	bd80      	pop	{r7, pc}
 80101b2:	bf00      	nop
 80101b4:	2000944c 	.word	0x2000944c

080101b8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80101b8:	b580      	push	{r7, lr}
 80101ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80101bc:	4802      	ldr	r0, [pc, #8]	@ (80101c8 <TIM6_IRQHandler+0x10>)
 80101be:	f012 fa99 	bl	80226f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80101c2:	bf00      	nop
 80101c4:	bd80      	pop	{r7, pc}
 80101c6:	bf00      	nop
 80101c8:	20009498 	.word	0x20009498

080101cc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 Event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80101cc:	b580      	push	{r7, lr}
 80101ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80101d0:	4802      	ldr	r0, [pc, #8]	@ (80101dc <I2C2_EV_IRQHandler+0x10>)
 80101d2:	f007 fe04 	bl	8017dde <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80101d6:	bf00      	nop
 80101d8:	bd80      	pop	{r7, pc}
 80101da:	bf00      	nop
 80101dc:	200090cc 	.word	0x200090cc

080101e0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 Error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80101e0:	b580      	push	{r7, lr}
 80101e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80101e4:	4802      	ldr	r0, [pc, #8]	@ (80101f0 <I2C2_ER_IRQHandler+0x10>)
 80101e6:	f007 fe14 	bl	8017e12 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80101ea:	bf00      	nop
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	200090cc 	.word	0x200090cc

080101f4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80101f8:	4802      	ldr	r0, [pc, #8]	@ (8010204 <SPI1_IRQHandler+0x10>)
 80101fa:	f010 feb1 	bl	8020f60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80101fe:	bf00      	nop
 8010200:	bd80      	pop	{r7, pc}
 8010202:	bf00      	nop
 8010204:	20009324 	.word	0x20009324

08010208 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8010208:	b580      	push	{r7, lr}
 801020a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 801020c:	4802      	ldr	r0, [pc, #8]	@ (8010218 <USART1_IRQHandler+0x10>)
 801020e:	f013 ffe3 	bl	80241d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8010212:	bf00      	nop
 8010214:	bd80      	pop	{r7, pc}
 8010216:	bf00      	nop
 8010218:	20009530 	.word	0x20009530

0801021c <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 801021c:	b580      	push	{r7, lr}
 801021e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8010220:	4802      	ldr	r0, [pc, #8]	@ (801022c <LPTIM1_IRQHandler+0x10>)
 8010222:	f00a f812 	bl	801a24a <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8010226:	bf00      	nop
 8010228:	bd80      	pop	{r7, pc}
 801022a:	bf00      	nop
 801022c:	20009188 	.word	0x20009188

08010230 <LPTIM2_IRQHandler>:

/**
  * @brief This function handles LPTIM2 global interrupt.
  */
void LPTIM2_IRQHandler(void)
{
 8010230:	b580      	push	{r7, lr}
 8010232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM2_IRQn 0 */

  /* USER CODE END LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8010234:	4802      	ldr	r0, [pc, #8]	@ (8010240 <LPTIM2_IRQHandler+0x10>)
 8010236:	f00a f808 	bl	801a24a <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM2_IRQn 1 */

  /* USER CODE END LPTIM2_IRQn 1 */
}
 801023a:	bf00      	nop
 801023c:	bd80      	pop	{r7, pc}
 801023e:	bf00      	nop
 8010240:	200091d8 	.word	0x200091d8

08010244 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8010248:	4802      	ldr	r0, [pc, #8]	@ (8010254 <TIM15_IRQHandler+0x10>)
 801024a:	f012 fa53 	bl	80226f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 801024e:	bf00      	nop
 8010250:	bd80      	pop	{r7, pc}
 8010252:	bf00      	nop
 8010254:	200094e4 	.word	0x200094e4

08010258 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 Event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 801025c:	4802      	ldr	r0, [pc, #8]	@ (8010268 <I2C3_EV_IRQHandler+0x10>)
 801025e:	f007 fdbe 	bl	8017dde <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8010262:	bf00      	nop
 8010264:	bd80      	pop	{r7, pc}
 8010266:	bf00      	nop
 8010268:	20009120 	.word	0x20009120

0801026c <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 Error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 801026c:	b580      	push	{r7, lr}
 801026e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8010270:	4802      	ldr	r0, [pc, #8]	@ (801027c <I2C3_ER_IRQHandler+0x10>)
 8010272:	f007 fdce 	bl	8017e12 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8010276:	bf00      	nop
 8010278:	bd80      	pop	{r7, pc}
 801027a:	bf00      	nop
 801027c:	20009120 	.word	0x20009120

08010280 <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 8010280:	b580      	push	{r7, lr}
 8010282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8010284:	4802      	ldr	r0, [pc, #8]	@ (8010290 <RNG_IRQHandler+0x10>)
 8010286:	f00f f899 	bl	801f3bc <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 801028a:	bf00      	nop
 801028c:	bd80      	pop	{r7, pc}
 801028e:	bf00      	nop
 8010290:	200092e0 	.word	0x200092e0

08010294 <HASH_IRQHandler>:

/**
  * @brief This function handles HASH global interrupt.
  */
void HASH_IRQHandler(void)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_IRQn 0 */

  /* USER CODE END HASH_IRQn 0 */
  HAL_HASH_IRQHandler(&hhash);
 8010298:	4802      	ldr	r0, [pc, #8]	@ (80102a4 <HASH_IRQHandler+0x10>)
 801029a:	f006 fb61 	bl	8016960 <HAL_HASH_IRQHandler>
  /* USER CODE BEGIN HASH_IRQn 1 */

  /* USER CODE END HASH_IRQn 1 */
}
 801029e:	bf00      	nop
 80102a0:	bd80      	pop	{r7, pc}
 80102a2:	bf00      	nop
 80102a4:	20009088 	.word	0x20009088

080102a8 <PKA_IRQHandler>:

/**
  * @brief This function handles PKA global interrupt.
  */
void PKA_IRQHandler(void)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PKA_IRQn 0 */

  /* USER CODE END PKA_IRQn 0 */
  HAL_PKA_IRQHandler(&hpka);
 80102ac:	4802      	ldr	r0, [pc, #8]	@ (80102b8 <PKA_IRQHandler+0x10>)
 80102ae:	f00a fa45 	bl	801a73c <HAL_PKA_IRQHandler>
  /* USER CODE BEGIN PKA_IRQn 1 */

  /* USER CODE END PKA_IRQn 1 */
}
 80102b2:	bf00      	nop
 80102b4:	bd80      	pop	{r7, pc}
 80102b6:	bf00      	nop
 80102b8:	200092c8 	.word	0x200092c8

080102bc <LPTIM3_IRQHandler>:

/**
  * @brief This function handles LPTIM3 global interrupt.
  */
void LPTIM3_IRQHandler(void)
{
 80102bc:	b580      	push	{r7, lr}
 80102be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM3_IRQn 0 */

  /* USER CODE END LPTIM3_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim3);
 80102c0:	4802      	ldr	r0, [pc, #8]	@ (80102cc <LPTIM3_IRQHandler+0x10>)
 80102c2:	f009 ffc2 	bl	801a24a <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM3_IRQn 1 */

  /* USER CODE END LPTIM3_IRQn 1 */
}
 80102c6:	bf00      	nop
 80102c8:	bd80      	pop	{r7, pc}
 80102ca:	bf00      	nop
 80102cc:	20009228 	.word	0x20009228

080102d0 <ICACHE_IRQHandler>:

/**
  * @brief This function handles Instruction cache global interrupt.
  */
void ICACHE_IRQHandler(void)
{
 80102d0:	b580      	push	{r7, lr}
 80102d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ICACHE_IRQn 0 */

  /* USER CODE END ICACHE_IRQn 0 */
  HAL_ICACHE_IRQHandler();
 80102d4:	f009 fd38 	bl	8019d48 <HAL_ICACHE_IRQHandler>
  /* USER CODE BEGIN ICACHE_IRQn 1 */

  /* USER CODE END ICACHE_IRQn 1 */
}
 80102d8:	bf00      	nop
 80102da:	bd80      	pop	{r7, pc}

080102dc <LPTIM4_IRQHandler>:

/**
  * @brief This function handles LPTIM4 global interrupt.
  */
void LPTIM4_IRQHandler(void)
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM4_IRQn 0 */

  /* USER CODE END LPTIM4_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim4);
 80102e0:	4802      	ldr	r0, [pc, #8]	@ (80102ec <LPTIM4_IRQHandler+0x10>)
 80102e2:	f009 ffb2 	bl	801a24a <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM4_IRQn 1 */

  /* USER CODE END LPTIM4_IRQn 1 */
}
 80102e6:	bf00      	nop
 80102e8:	bd80      	pop	{r7, pc}
 80102ea:	bf00      	nop
 80102ec:	20009278 	.word	0x20009278

080102f0 <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 (12bits) global interrupt.
  */
void ADC4_IRQHandler(void)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 80102f4:	4802      	ldr	r0, [pc, #8]	@ (8010300 <ADC4_IRQHandler+0x10>)
 80102f6:	f001 ff5b 	bl	80121b0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 80102fa:	bf00      	nop
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	20008ee8 	.word	0x20008ee8

08010304 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8010304:	b480      	push	{r7}
 8010306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8010308:	4b18      	ldr	r3, [pc, #96]	@ (801036c <SystemInit+0x68>)
 801030a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801030e:	4a17      	ldr	r2, [pc, #92]	@ (801036c <SystemInit+0x68>)
 8010310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8010318:	4b15      	ldr	r3, [pc, #84]	@ (8010370 <SystemInit+0x6c>)
 801031a:	2201      	movs	r2, #1
 801031c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 801031e:	4b14      	ldr	r3, [pc, #80]	@ (8010370 <SystemInit+0x6c>)
 8010320:	2200      	movs	r2, #0
 8010322:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8010324:	4b12      	ldr	r3, [pc, #72]	@ (8010370 <SystemInit+0x6c>)
 8010326:	2200      	movs	r2, #0
 8010328:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 801032a:	4b11      	ldr	r3, [pc, #68]	@ (8010370 <SystemInit+0x6c>)
 801032c:	2200      	movs	r2, #0
 801032e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8010330:	4b0f      	ldr	r3, [pc, #60]	@ (8010370 <SystemInit+0x6c>)
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	4a0e      	ldr	r2, [pc, #56]	@ (8010370 <SystemInit+0x6c>)
 8010336:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 801033a:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 801033e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8010340:	4b0b      	ldr	r3, [pc, #44]	@ (8010370 <SystemInit+0x6c>)
 8010342:	2200      	movs	r2, #0
 8010344:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8010346:	4b0a      	ldr	r3, [pc, #40]	@ (8010370 <SystemInit+0x6c>)
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	4a09      	ldr	r2, [pc, #36]	@ (8010370 <SystemInit+0x6c>)
 801034c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8010350:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8010352:	4b07      	ldr	r3, [pc, #28]	@ (8010370 <SystemInit+0x6c>)
 8010354:	2200      	movs	r2, #0
 8010356:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8010358:	4b04      	ldr	r3, [pc, #16]	@ (801036c <SystemInit+0x68>)
 801035a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801035e:	609a      	str	r2, [r3, #8]
  #endif
}
 8010360:	bf00      	nop
 8010362:	46bd      	mov	sp, r7
 8010364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010368:	4770      	bx	lr
 801036a:	bf00      	nop
 801036c:	e000ed00 	.word	0xe000ed00
 8010370:	46020c00 	.word	0x46020c00

08010374 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim15;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8010374:	b580      	push	{r7, lr}
 8010376:	b08e      	sub	sp, #56	@ 0x38
 8010378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 801037a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801037e:	2200      	movs	r2, #0
 8010380:	601a      	str	r2, [r3, #0]
 8010382:	605a      	str	r2, [r3, #4]
 8010384:	609a      	str	r2, [r3, #8]
 8010386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010388:	f107 031c 	add.w	r3, r7, #28
 801038c:	2200      	movs	r2, #0
 801038e:	601a      	str	r2, [r3, #0]
 8010390:	605a      	str	r2, [r3, #4]
 8010392:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8010394:	463b      	mov	r3, r7
 8010396:	2200      	movs	r2, #0
 8010398:	601a      	str	r2, [r3, #0]
 801039a:	605a      	str	r2, [r3, #4]
 801039c:	609a      	str	r2, [r3, #8]
 801039e:	60da      	str	r2, [r3, #12]
 80103a0:	611a      	str	r2, [r3, #16]
 80103a2:	615a      	str	r2, [r3, #20]
 80103a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80103a6:	4b3c      	ldr	r3, [pc, #240]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103a8:	4a3c      	ldr	r2, [pc, #240]	@ (801049c <MX_TIM3_Init+0x128>)
 80103aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 160-1;
 80103ac:	4b3a      	ldr	r3, [pc, #232]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103ae:	229f      	movs	r2, #159	@ 0x9f
 80103b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80103b2:	4b39      	ldr	r3, [pc, #228]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103b4:	2200      	movs	r2, #0
 80103b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80103b8:	4b37      	ldr	r3, [pc, #220]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80103be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80103c0:	4b35      	ldr	r3, [pc, #212]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103c2:	2200      	movs	r2, #0
 80103c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80103c6:	4b34      	ldr	r3, [pc, #208]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103c8:	2200      	movs	r2, #0
 80103ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80103cc:	4832      	ldr	r0, [pc, #200]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103ce:	f011 fa35 	bl	802183c <HAL_TIM_Base_Init>
 80103d2:	4603      	mov	r3, r0
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d001      	beq.n	80103dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80103d8:	f7ff fb77 	bl	800faca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80103dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80103e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80103e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80103e6:	4619      	mov	r1, r3
 80103e8:	482b      	ldr	r0, [pc, #172]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103ea:	f012 fc61 	bl	8022cb0 <HAL_TIM_ConfigClockSource>
 80103ee:	4603      	mov	r3, r0
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	d001      	beq.n	80103f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80103f4:	f7ff fb69 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80103f8:	4827      	ldr	r0, [pc, #156]	@ (8010498 <MX_TIM3_Init+0x124>)
 80103fa:	f011 fe73 	bl	80220e4 <HAL_TIM_PWM_Init>
 80103fe:	4603      	mov	r3, r0
 8010400:	2b00      	cmp	r3, #0
 8010402:	d001      	beq.n	8010408 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8010404:	f7ff fb61 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8010408:	4823      	ldr	r0, [pc, #140]	@ (8010498 <MX_TIM3_Init+0x124>)
 801040a:	f011 fb64 	bl	8021ad6 <HAL_TIM_OC_Init>
 801040e:	4603      	mov	r3, r0
 8010410:	2b00      	cmp	r3, #0
 8010412:	d001      	beq.n	8010418 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8010414:	f7ff fb59 	bl	800faca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010418:	2300      	movs	r3, #0
 801041a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 801041c:	2300      	movs	r3, #0
 801041e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8010420:	f107 031c 	add.w	r3, r7, #28
 8010424:	4619      	mov	r1, r3
 8010426:	481c      	ldr	r0, [pc, #112]	@ (8010498 <MX_TIM3_Init+0x124>)
 8010428:	f013 fafe 	bl	8023a28 <HAL_TIMEx_MasterConfigSynchronization>
 801042c:	4603      	mov	r3, r0
 801042e:	2b00      	cmp	r3, #0
 8010430:	d001      	beq.n	8010436 <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 8010432:	f7ff fb4a 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010436:	2360      	movs	r3, #96	@ 0x60
 8010438:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 99;
 801043a:	2363      	movs	r3, #99	@ 0x63
 801043c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801043e:	2300      	movs	r3, #0
 8010440:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8010442:	2300      	movs	r3, #0
 8010444:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8010446:	463b      	mov	r3, r7
 8010448:	2200      	movs	r2, #0
 801044a:	4619      	mov	r1, r3
 801044c:	4812      	ldr	r0, [pc, #72]	@ (8010498 <MX_TIM3_Init+0x124>)
 801044e:	f012 fb1b 	bl	8022a88 <HAL_TIM_PWM_ConfigChannel>
 8010452:	4603      	mov	r3, r0
 8010454:	2b00      	cmp	r3, #0
 8010456:	d001      	beq.n	801045c <MX_TIM3_Init+0xe8>
  {
    Error_Handler();
 8010458:	f7ff fb37 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 801045c:	2330      	movs	r3, #48	@ 0x30
 801045e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 8010460:	2301      	movs	r3, #1
 8010462:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8010464:	463b      	mov	r3, r7
 8010466:	2204      	movs	r2, #4
 8010468:	4619      	mov	r1, r3
 801046a:	480b      	ldr	r0, [pc, #44]	@ (8010498 <MX_TIM3_Init+0x124>)
 801046c:	f012 fa92 	bl	8022994 <HAL_TIM_OC_ConfigChannel>
 8010470:	4603      	mov	r3, r0
 8010472:	2b00      	cmp	r3, #0
 8010474:	d001      	beq.n	801047a <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 8010476:	f7ff fb28 	bl	800faca <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
 801047a:	4b07      	ldr	r3, [pc, #28]	@ (8010498 <MX_TIM3_Init+0x124>)
 801047c:	681b      	ldr	r3, [r3, #0]
 801047e:	699a      	ldr	r2, [r3, #24]
 8010480:	4b05      	ldr	r3, [pc, #20]	@ (8010498 <MX_TIM3_Init+0x124>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010488:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 801048a:	4803      	ldr	r0, [pc, #12]	@ (8010498 <MX_TIM3_Init+0x124>)
 801048c:	f000 fa54 	bl	8010938 <HAL_TIM_MspPostInit>

}
 8010490:	bf00      	nop
 8010492:	3738      	adds	r7, #56	@ 0x38
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}
 8010498:	200093b4 	.word	0x200093b4
 801049c:	40000400 	.word	0x40000400

080104a0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b08e      	sub	sp, #56	@ 0x38
 80104a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80104a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80104aa:	2200      	movs	r2, #0
 80104ac:	601a      	str	r2, [r3, #0]
 80104ae:	605a      	str	r2, [r3, #4]
 80104b0:	609a      	str	r2, [r3, #8]
 80104b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80104b4:	f107 031c 	add.w	r3, r7, #28
 80104b8:	2200      	movs	r2, #0
 80104ba:	601a      	str	r2, [r3, #0]
 80104bc:	605a      	str	r2, [r3, #4]
 80104be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80104c0:	463b      	mov	r3, r7
 80104c2:	2200      	movs	r2, #0
 80104c4:	601a      	str	r2, [r3, #0]
 80104c6:	605a      	str	r2, [r3, #4]
 80104c8:	609a      	str	r2, [r3, #8]
 80104ca:	60da      	str	r2, [r3, #12]
 80104cc:	611a      	str	r2, [r3, #16]
 80104ce:	615a      	str	r2, [r3, #20]
 80104d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80104d2:	4b37      	ldr	r3, [pc, #220]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104d4:	4a37      	ldr	r2, [pc, #220]	@ (80105b4 <MX_TIM4_Init+0x114>)
 80104d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160-1;
 80104d8:	4b35      	ldr	r3, [pc, #212]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104da:	229f      	movs	r2, #159	@ 0x9f
 80104dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80104de:	4b34      	ldr	r3, [pc, #208]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104e0:	2200      	movs	r2, #0
 80104e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80104e4:	4b32      	ldr	r3, [pc, #200]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104e6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80104ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80104ec:	4b30      	ldr	r3, [pc, #192]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104ee:	2200      	movs	r2, #0
 80104f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80104f2:	4b2f      	ldr	r3, [pc, #188]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104f4:	2200      	movs	r2, #0
 80104f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80104f8:	482d      	ldr	r0, [pc, #180]	@ (80105b0 <MX_TIM4_Init+0x110>)
 80104fa:	f011 f99f 	bl	802183c <HAL_TIM_Base_Init>
 80104fe:	4603      	mov	r3, r0
 8010500:	2b00      	cmp	r3, #0
 8010502:	d001      	beq.n	8010508 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8010504:	f7ff fae1 	bl	800faca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010508:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801050c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 801050e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010512:	4619      	mov	r1, r3
 8010514:	4826      	ldr	r0, [pc, #152]	@ (80105b0 <MX_TIM4_Init+0x110>)
 8010516:	f012 fbcb 	bl	8022cb0 <HAL_TIM_ConfigClockSource>
 801051a:	4603      	mov	r3, r0
 801051c:	2b00      	cmp	r3, #0
 801051e:	d001      	beq.n	8010524 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8010520:	f7ff fad3 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8010524:	4822      	ldr	r0, [pc, #136]	@ (80105b0 <MX_TIM4_Init+0x110>)
 8010526:	f011 fddd 	bl	80220e4 <HAL_TIM_PWM_Init>
 801052a:	4603      	mov	r3, r0
 801052c:	2b00      	cmp	r3, #0
 801052e:	d001      	beq.n	8010534 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8010530:	f7ff facb 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8010534:	481e      	ldr	r0, [pc, #120]	@ (80105b0 <MX_TIM4_Init+0x110>)
 8010536:	f011 face 	bl	8021ad6 <HAL_TIM_OC_Init>
 801053a:	4603      	mov	r3, r0
 801053c:	2b00      	cmp	r3, #0
 801053e:	d001      	beq.n	8010544 <MX_TIM4_Init+0xa4>
  {
    Error_Handler();
 8010540:	f7ff fac3 	bl	800faca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010544:	2300      	movs	r3, #0
 8010546:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010548:	2300      	movs	r3, #0
 801054a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 801054c:	f107 031c 	add.w	r3, r7, #28
 8010550:	4619      	mov	r1, r3
 8010552:	4817      	ldr	r0, [pc, #92]	@ (80105b0 <MX_TIM4_Init+0x110>)
 8010554:	f013 fa68 	bl	8023a28 <HAL_TIMEx_MasterConfigSynchronization>
 8010558:	4603      	mov	r3, r0
 801055a:	2b00      	cmp	r3, #0
 801055c:	d001      	beq.n	8010562 <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 801055e:	f7ff fab4 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010562:	2360      	movs	r3, #96	@ 0x60
 8010564:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 99;
 8010566:	2363      	movs	r3, #99	@ 0x63
 8010568:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 801056a:	2300      	movs	r3, #0
 801056c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 801056e:	2300      	movs	r3, #0
 8010570:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8010572:	463b      	mov	r3, r7
 8010574:	2200      	movs	r2, #0
 8010576:	4619      	mov	r1, r3
 8010578:	480d      	ldr	r0, [pc, #52]	@ (80105b0 <MX_TIM4_Init+0x110>)
 801057a:	f012 fa85 	bl	8022a88 <HAL_TIM_PWM_ConfigChannel>
 801057e:	4603      	mov	r3, r0
 8010580:	2b00      	cmp	r3, #0
 8010582:	d001      	beq.n	8010588 <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 8010584:	f7ff faa1 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8010588:	2330      	movs	r3, #48	@ 0x30
 801058a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 801058c:	2301      	movs	r3, #1
 801058e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8010590:	463b      	mov	r3, r7
 8010592:	2204      	movs	r2, #4
 8010594:	4619      	mov	r1, r3
 8010596:	4806      	ldr	r0, [pc, #24]	@ (80105b0 <MX_TIM4_Init+0x110>)
 8010598:	f012 f9fc 	bl	8022994 <HAL_TIM_OC_ConfigChannel>
 801059c:	4603      	mov	r3, r0
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d001      	beq.n	80105a6 <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 80105a2:	f7ff fa92 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80105a6:	bf00      	nop
 80105a8:	3738      	adds	r7, #56	@ 0x38
 80105aa:	46bd      	mov	sp, r7
 80105ac:	bd80      	pop	{r7, pc}
 80105ae:	bf00      	nop
 80105b0:	20009400 	.word	0x20009400
 80105b4:	40000800 	.word	0x40000800

080105b8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b08e      	sub	sp, #56	@ 0x38
 80105bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80105be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80105c2:	2200      	movs	r2, #0
 80105c4:	601a      	str	r2, [r3, #0]
 80105c6:	605a      	str	r2, [r3, #4]
 80105c8:	609a      	str	r2, [r3, #8]
 80105ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80105cc:	f107 031c 	add.w	r3, r7, #28
 80105d0:	2200      	movs	r2, #0
 80105d2:	601a      	str	r2, [r3, #0]
 80105d4:	605a      	str	r2, [r3, #4]
 80105d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80105d8:	463b      	mov	r3, r7
 80105da:	2200      	movs	r2, #0
 80105dc:	601a      	str	r2, [r3, #0]
 80105de:	605a      	str	r2, [r3, #4]
 80105e0:	609a      	str	r2, [r3, #8]
 80105e2:	60da      	str	r2, [r3, #12]
 80105e4:	611a      	str	r2, [r3, #16]
 80105e6:	615a      	str	r2, [r3, #20]
 80105e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80105ea:	4b3b      	ldr	r3, [pc, #236]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80105ec:	4a3b      	ldr	r2, [pc, #236]	@ (80106dc <MX_TIM5_Init+0x124>)
 80105ee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 160-1;
 80105f0:	4b39      	ldr	r3, [pc, #228]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80105f2:	229f      	movs	r2, #159	@ 0x9f
 80105f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80105f6:	4b38      	ldr	r3, [pc, #224]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80105f8:	2200      	movs	r2, #0
 80105fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 80105fc:	4b36      	ldr	r3, [pc, #216]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80105fe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8010602:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010604:	4b34      	ldr	r3, [pc, #208]	@ (80106d8 <MX_TIM5_Init+0x120>)
 8010606:	2200      	movs	r2, #0
 8010608:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801060a:	4b33      	ldr	r3, [pc, #204]	@ (80106d8 <MX_TIM5_Init+0x120>)
 801060c:	2200      	movs	r2, #0
 801060e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8010610:	4831      	ldr	r0, [pc, #196]	@ (80106d8 <MX_TIM5_Init+0x120>)
 8010612:	f011 f913 	bl	802183c <HAL_TIM_Base_Init>
 8010616:	4603      	mov	r3, r0
 8010618:	2b00      	cmp	r3, #0
 801061a:	d001      	beq.n	8010620 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 801061c:	f7ff fa55 	bl	800faca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010620:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010624:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8010626:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801062a:	4619      	mov	r1, r3
 801062c:	482a      	ldr	r0, [pc, #168]	@ (80106d8 <MX_TIM5_Init+0x120>)
 801062e:	f012 fb3f 	bl	8022cb0 <HAL_TIM_ConfigClockSource>
 8010632:	4603      	mov	r3, r0
 8010634:	2b00      	cmp	r3, #0
 8010636:	d001      	beq.n	801063c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8010638:	f7ff fa47 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 801063c:	4826      	ldr	r0, [pc, #152]	@ (80106d8 <MX_TIM5_Init+0x120>)
 801063e:	f011 fd51 	bl	80220e4 <HAL_TIM_PWM_Init>
 8010642:	4603      	mov	r3, r0
 8010644:	2b00      	cmp	r3, #0
 8010646:	d001      	beq.n	801064c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8010648:	f7ff fa3f 	bl	800faca <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 801064c:	4822      	ldr	r0, [pc, #136]	@ (80106d8 <MX_TIM5_Init+0x120>)
 801064e:	f011 fa42 	bl	8021ad6 <HAL_TIM_OC_Init>
 8010652:	4603      	mov	r3, r0
 8010654:	2b00      	cmp	r3, #0
 8010656:	d001      	beq.n	801065c <MX_TIM5_Init+0xa4>
  {
    Error_Handler();
 8010658:	f7ff fa37 	bl	800faca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 801065c:	2300      	movs	r3, #0
 801065e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010660:	2300      	movs	r3, #0
 8010662:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8010664:	f107 031c 	add.w	r3, r7, #28
 8010668:	4619      	mov	r1, r3
 801066a:	481b      	ldr	r0, [pc, #108]	@ (80106d8 <MX_TIM5_Init+0x120>)
 801066c:	f013 f9dc 	bl	8023a28 <HAL_TIMEx_MasterConfigSynchronization>
 8010670:	4603      	mov	r3, r0
 8010672:	2b00      	cmp	r3, #0
 8010674:	d001      	beq.n	801067a <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 8010676:	f7ff fa28 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 801067a:	2360      	movs	r3, #96	@ 0x60
 801067c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 99;
 801067e:	2363      	movs	r3, #99	@ 0x63
 8010680:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8010682:	2300      	movs	r3, #0
 8010684:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8010686:	2300      	movs	r3, #0
 8010688:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 801068a:	463b      	mov	r3, r7
 801068c:	2200      	movs	r2, #0
 801068e:	4619      	mov	r1, r3
 8010690:	4811      	ldr	r0, [pc, #68]	@ (80106d8 <MX_TIM5_Init+0x120>)
 8010692:	f012 f9f9 	bl	8022a88 <HAL_TIM_PWM_ConfigChannel>
 8010696:	4603      	mov	r3, r0
 8010698:	2b00      	cmp	r3, #0
 801069a:	d001      	beq.n	80106a0 <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 801069c:	f7ff fa15 	bl	800faca <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80106a0:	2330      	movs	r3, #48	@ 0x30
 80106a2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 80106a4:	2301      	movs	r3, #1
 80106a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80106a8:	463b      	mov	r3, r7
 80106aa:	2204      	movs	r2, #4
 80106ac:	4619      	mov	r1, r3
 80106ae:	480a      	ldr	r0, [pc, #40]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80106b0:	f012 f970 	bl	8022994 <HAL_TIM_OC_ConfigChannel>
 80106b4:	4603      	mov	r3, r0
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	d001      	beq.n	80106be <MX_TIM5_Init+0x106>
  {
    Error_Handler();
 80106ba:	f7ff fa06 	bl	800faca <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_2);
 80106be:	4b06      	ldr	r3, [pc, #24]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	699a      	ldr	r2, [r3, #24]
 80106c4:	4b04      	ldr	r3, [pc, #16]	@ (80106d8 <MX_TIM5_Init+0x120>)
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80106cc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80106ce:	bf00      	nop
 80106d0:	3738      	adds	r7, #56	@ 0x38
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}
 80106d6:	bf00      	nop
 80106d8:	2000944c 	.word	0x2000944c
 80106dc:	40000c00 	.word	0x40000c00

080106e0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b084      	sub	sp, #16
 80106e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80106e6:	1d3b      	adds	r3, r7, #4
 80106e8:	2200      	movs	r2, #0
 80106ea:	601a      	str	r2, [r3, #0]
 80106ec:	605a      	str	r2, [r3, #4]
 80106ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80106f0:	4b14      	ldr	r3, [pc, #80]	@ (8010744 <MX_TIM6_Init+0x64>)
 80106f2:	4a15      	ldr	r2, [pc, #84]	@ (8010748 <MX_TIM6_Init+0x68>)
 80106f4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 80106f6:	4b13      	ldr	r3, [pc, #76]	@ (8010744 <MX_TIM6_Init+0x64>)
 80106f8:	220f      	movs	r2, #15
 80106fa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80106fc:	4b11      	ldr	r3, [pc, #68]	@ (8010744 <MX_TIM6_Init+0x64>)
 80106fe:	2200      	movs	r2, #0
 8010700:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8010702:	4b10      	ldr	r3, [pc, #64]	@ (8010744 <MX_TIM6_Init+0x64>)
 8010704:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8010708:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801070a:	4b0e      	ldr	r3, [pc, #56]	@ (8010744 <MX_TIM6_Init+0x64>)
 801070c:	2200      	movs	r2, #0
 801070e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8010710:	480c      	ldr	r0, [pc, #48]	@ (8010744 <MX_TIM6_Init+0x64>)
 8010712:	f011 f893 	bl	802183c <HAL_TIM_Base_Init>
 8010716:	4603      	mov	r3, r0
 8010718:	2b00      	cmp	r3, #0
 801071a:	d001      	beq.n	8010720 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 801071c:	f7ff f9d5 	bl	800faca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010720:	2320      	movs	r3, #32
 8010722:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010724:	2300      	movs	r3, #0
 8010726:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8010728:	1d3b      	adds	r3, r7, #4
 801072a:	4619      	mov	r1, r3
 801072c:	4805      	ldr	r0, [pc, #20]	@ (8010744 <MX_TIM6_Init+0x64>)
 801072e:	f013 f97b 	bl	8023a28 <HAL_TIMEx_MasterConfigSynchronization>
 8010732:	4603      	mov	r3, r0
 8010734:	2b00      	cmp	r3, #0
 8010736:	d001      	beq.n	801073c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8010738:	f7ff f9c7 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 801073c:	bf00      	nop
 801073e:	3710      	adds	r7, #16
 8010740:	46bd      	mov	sp, r7
 8010742:	bd80      	pop	{r7, pc}
 8010744:	20009498 	.word	0x20009498
 8010748:	40001000 	.word	0x40001000

0801074c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b088      	sub	sp, #32
 8010750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8010752:	f107 0310 	add.w	r3, r7, #16
 8010756:	2200      	movs	r2, #0
 8010758:	601a      	str	r2, [r3, #0]
 801075a:	605a      	str	r2, [r3, #4]
 801075c:	609a      	str	r2, [r3, #8]
 801075e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010760:	1d3b      	adds	r3, r7, #4
 8010762:	2200      	movs	r2, #0
 8010764:	601a      	str	r2, [r3, #0]
 8010766:	605a      	str	r2, [r3, #4]
 8010768:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 801076a:	4b1f      	ldr	r3, [pc, #124]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 801076c:	4a1f      	ldr	r2, [pc, #124]	@ (80107ec <MX_TIM15_Init+0xa0>)
 801076e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 16-1;
 8010770:	4b1d      	ldr	r3, [pc, #116]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 8010772:	220f      	movs	r2, #15
 8010774:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010776:	4b1c      	ldr	r3, [pc, #112]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 8010778:	2200      	movs	r2, #0
 801077a:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 999;
 801077c:	4b1a      	ldr	r3, [pc, #104]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 801077e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8010782:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010784:	4b18      	ldr	r3, [pc, #96]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 8010786:	2200      	movs	r2, #0
 8010788:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 801078a:	4b17      	ldr	r3, [pc, #92]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 801078c:	2200      	movs	r2, #0
 801078e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010790:	4b15      	ldr	r3, [pc, #84]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 8010792:	2200      	movs	r2, #0
 8010794:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8010796:	4814      	ldr	r0, [pc, #80]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 8010798:	f011 f850 	bl	802183c <HAL_TIM_Base_Init>
 801079c:	4603      	mov	r3, r0
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d001      	beq.n	80107a6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80107a2:	f7ff f992 	bl	800faca <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80107a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80107aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80107ac:	f107 0310 	add.w	r3, r7, #16
 80107b0:	4619      	mov	r1, r3
 80107b2:	480d      	ldr	r0, [pc, #52]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 80107b4:	f012 fa7c 	bl	8022cb0 <HAL_TIM_ConfigClockSource>
 80107b8:	4603      	mov	r3, r0
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d001      	beq.n	80107c2 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 80107be:	f7ff f984 	bl	800faca <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80107c2:	2320      	movs	r3, #32
 80107c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80107c6:	2300      	movs	r3, #0
 80107c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80107ca:	1d3b      	adds	r3, r7, #4
 80107cc:	4619      	mov	r1, r3
 80107ce:	4806      	ldr	r0, [pc, #24]	@ (80107e8 <MX_TIM15_Init+0x9c>)
 80107d0:	f013 f92a 	bl	8023a28 <HAL_TIMEx_MasterConfigSynchronization>
 80107d4:	4603      	mov	r3, r0
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d001      	beq.n	80107de <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 80107da:	f7ff f976 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 80107de:	bf00      	nop
 80107e0:	3720      	adds	r7, #32
 80107e2:	46bd      	mov	sp, r7
 80107e4:	bd80      	pop	{r7, pc}
 80107e6:	bf00      	nop
 80107e8:	200094e4 	.word	0x200094e4
 80107ec:	40014000 	.word	0x40014000

080107f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b088      	sub	sp, #32
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a48      	ldr	r2, [pc, #288]	@ (8010920 <HAL_TIM_Base_MspInit+0x130>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d117      	bne.n	8010832 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8010802:	4b48      	ldr	r3, [pc, #288]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 8010804:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010808:	4a46      	ldr	r2, [pc, #280]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 801080a:	f043 0302 	orr.w	r3, r3, #2
 801080e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8010812:	4b44      	ldr	r3, [pc, #272]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 8010814:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010818:	f003 0302 	and.w	r3, r3, #2
 801081c:	61fb      	str	r3, [r7, #28]
 801081e:	69fb      	ldr	r3, [r7, #28]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8010820:	2200      	movs	r2, #0
 8010822:	2100      	movs	r1, #0
 8010824:	202e      	movs	r0, #46	@ 0x2e
 8010826:	f003 fad8 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 801082a:	202e      	movs	r0, #46	@ 0x2e
 801082c:	f003 faef 	bl	8013e0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8010830:	e072      	b.n	8010918 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM4)
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	4a3c      	ldr	r2, [pc, #240]	@ (8010928 <HAL_TIM_Base_MspInit+0x138>)
 8010838:	4293      	cmp	r3, r2
 801083a:	d117      	bne.n	801086c <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 801083c:	4b39      	ldr	r3, [pc, #228]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 801083e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010842:	4a38      	ldr	r2, [pc, #224]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 8010844:	f043 0304 	orr.w	r3, r3, #4
 8010848:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 801084c:	4b35      	ldr	r3, [pc, #212]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 801084e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010852:	f003 0304 	and.w	r3, r3, #4
 8010856:	61bb      	str	r3, [r7, #24]
 8010858:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 801085a:	2200      	movs	r2, #0
 801085c:	2100      	movs	r1, #0
 801085e:	202f      	movs	r0, #47	@ 0x2f
 8010860:	f003 fabb 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8010864:	202f      	movs	r0, #47	@ 0x2f
 8010866:	f003 fad2 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 801086a:	e055      	b.n	8010918 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM5)
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	4a2e      	ldr	r2, [pc, #184]	@ (801092c <HAL_TIM_Base_MspInit+0x13c>)
 8010872:	4293      	cmp	r3, r2
 8010874:	d117      	bne.n	80108a6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8010876:	4b2b      	ldr	r3, [pc, #172]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 8010878:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801087c:	4a29      	ldr	r2, [pc, #164]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 801087e:	f043 0308 	orr.w	r3, r3, #8
 8010882:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8010886:	4b27      	ldr	r3, [pc, #156]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 8010888:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801088c:	f003 0308 	and.w	r3, r3, #8
 8010890:	617b      	str	r3, [r7, #20]
 8010892:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8010894:	2200      	movs	r2, #0
 8010896:	2100      	movs	r1, #0
 8010898:	2030      	movs	r0, #48	@ 0x30
 801089a:	f003 fa9e 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 801089e:	2030      	movs	r0, #48	@ 0x30
 80108a0:	f003 fab5 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 80108a4:	e038      	b.n	8010918 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM6)
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	4a21      	ldr	r2, [pc, #132]	@ (8010930 <HAL_TIM_Base_MspInit+0x140>)
 80108ac:	4293      	cmp	r3, r2
 80108ae:	d117      	bne.n	80108e0 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80108b0:	4b1c      	ldr	r3, [pc, #112]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80108b6:	4a1b      	ldr	r2, [pc, #108]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108b8:	f043 0310 	orr.w	r3, r3, #16
 80108bc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80108c0:	4b18      	ldr	r3, [pc, #96]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80108c6:	f003 0310 	and.w	r3, r3, #16
 80108ca:	613b      	str	r3, [r7, #16]
 80108cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 80108ce:	2200      	movs	r2, #0
 80108d0:	2100      	movs	r1, #0
 80108d2:	2031      	movs	r0, #49	@ 0x31
 80108d4:	f003 fa81 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80108d8:	2031      	movs	r0, #49	@ 0x31
 80108da:	f003 fa98 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 80108de:	e01b      	b.n	8010918 <HAL_TIM_Base_MspInit+0x128>
  else if(tim_baseHandle->Instance==TIM15)
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	4a13      	ldr	r2, [pc, #76]	@ (8010934 <HAL_TIM_Base_MspInit+0x144>)
 80108e6:	4293      	cmp	r3, r2
 80108e8:	d116      	bne.n	8010918 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80108ea:	4b0e      	ldr	r3, [pc, #56]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108ec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80108f0:	4a0c      	ldr	r2, [pc, #48]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80108f6:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80108fa:	4b0a      	ldr	r3, [pc, #40]	@ (8010924 <HAL_TIM_Base_MspInit+0x134>)
 80108fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010904:	60fb      	str	r3, [r7, #12]
 8010906:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8010908:	2200      	movs	r2, #0
 801090a:	2100      	movs	r1, #0
 801090c:	2045      	movs	r0, #69	@ 0x45
 801090e:	f003 fa64 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8010912:	2045      	movs	r0, #69	@ 0x45
 8010914:	f003 fa7b 	bl	8013e0e <HAL_NVIC_EnableIRQ>
}
 8010918:	bf00      	nop
 801091a:	3720      	adds	r7, #32
 801091c:	46bd      	mov	sp, r7
 801091e:	bd80      	pop	{r7, pc}
 8010920:	40000400 	.word	0x40000400
 8010924:	46020c00 	.word	0x46020c00
 8010928:	40000800 	.word	0x40000800
 801092c:	40000c00 	.word	0x40000c00
 8010930:	40001000 	.word	0x40001000
 8010934:	40014000 	.word	0x40014000

08010938 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8010938:	b580      	push	{r7, lr}
 801093a:	b088      	sub	sp, #32
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010940:	f107 030c 	add.w	r3, r7, #12
 8010944:	2200      	movs	r2, #0
 8010946:	601a      	str	r2, [r3, #0]
 8010948:	605a      	str	r2, [r3, #4]
 801094a:	609a      	str	r2, [r3, #8]
 801094c:	60da      	str	r2, [r3, #12]
 801094e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	4a12      	ldr	r2, [pc, #72]	@ (80109a0 <HAL_TIM_MspPostInit+0x68>)
 8010956:	4293      	cmp	r3, r2
 8010958:	d11e      	bne.n	8010998 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 801095a:	4b12      	ldr	r3, [pc, #72]	@ (80109a4 <HAL_TIM_MspPostInit+0x6c>)
 801095c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010960:	4a10      	ldr	r2, [pc, #64]	@ (80109a4 <HAL_TIM_MspPostInit+0x6c>)
 8010962:	f043 0310 	orr.w	r3, r3, #16
 8010966:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 801096a:	4b0e      	ldr	r3, [pc, #56]	@ (80109a4 <HAL_TIM_MspPostInit+0x6c>)
 801096c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010970:	f003 0310 	and.w	r3, r3, #16
 8010974:	60bb      	str	r3, [r7, #8]
 8010976:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PE3     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = AMPL_RSTn_Pin;
 8010978:	2308      	movs	r3, #8
 801097a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801097c:	2302      	movs	r3, #2
 801097e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010980:	2301      	movs	r3, #1
 8010982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010984:	2303      	movs	r3, #3
 8010986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8010988:	2302      	movs	r3, #2
 801098a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AMPL_RSTn_GPIO_Port, &GPIO_InitStruct);
 801098c:	f107 030c 	add.w	r3, r7, #12
 8010990:	4619      	mov	r1, r3
 8010992:	4805      	ldr	r0, [pc, #20]	@ (80109a8 <HAL_TIM_MspPostInit+0x70>)
 8010994:	f005 fc66 	bl	8016264 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8010998:	bf00      	nop
 801099a:	3720      	adds	r7, #32
 801099c:	46bd      	mov	sp, r7
 801099e:	bd80      	pop	{r7, pc}
 80109a0:	40000400 	.word	0x40000400
 80109a4:	46020c00 	.word	0x46020c00
 80109a8:	42021000 	.word	0x42021000

080109ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80109ac:	b580      	push	{r7, lr}
 80109ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80109b0:	4b22      	ldr	r3, [pc, #136]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109b2:	4a23      	ldr	r2, [pc, #140]	@ (8010a40 <MX_USART1_UART_Init+0x94>)
 80109b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80109b6:	4b21      	ldr	r3, [pc, #132]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80109bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80109be:	4b1f      	ldr	r3, [pc, #124]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109c0:	2200      	movs	r2, #0
 80109c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80109c4:	4b1d      	ldr	r3, [pc, #116]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109c6:	2200      	movs	r2, #0
 80109c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80109ca:	4b1c      	ldr	r3, [pc, #112]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109cc:	2200      	movs	r2, #0
 80109ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80109d0:	4b1a      	ldr	r3, [pc, #104]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109d2:	220c      	movs	r2, #12
 80109d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80109d6:	4b19      	ldr	r3, [pc, #100]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109d8:	2200      	movs	r2, #0
 80109da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80109dc:	4b17      	ldr	r3, [pc, #92]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109de:	2200      	movs	r2, #0
 80109e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80109e2:	4b16      	ldr	r3, [pc, #88]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109e4:	2200      	movs	r2, #0
 80109e6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80109e8:	4b14      	ldr	r3, [pc, #80]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109ea:	2200      	movs	r2, #0
 80109ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80109ee:	4b13      	ldr	r3, [pc, #76]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109f0:	2200      	movs	r2, #0
 80109f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80109f4:	4811      	ldr	r0, [pc, #68]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 80109f6:	f013 f91f 	bl	8023c38 <HAL_UART_Init>
 80109fa:	4603      	mov	r3, r0
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d001      	beq.n	8010a04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8010a00:	f7ff f863 	bl	800faca <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8010a04:	2100      	movs	r1, #0
 8010a06:	480d      	ldr	r0, [pc, #52]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 8010a08:	f015 fba1 	bl	802614e <HAL_UARTEx_SetTxFifoThreshold>
 8010a0c:	4603      	mov	r3, r0
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d001      	beq.n	8010a16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8010a12:	f7ff f85a 	bl	800faca <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8010a16:	2100      	movs	r1, #0
 8010a18:	4808      	ldr	r0, [pc, #32]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 8010a1a:	f015 fbd6 	bl	80261ca <HAL_UARTEx_SetRxFifoThreshold>
 8010a1e:	4603      	mov	r3, r0
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d001      	beq.n	8010a28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8010a24:	f7ff f851 	bl	800faca <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8010a28:	4804      	ldr	r0, [pc, #16]	@ (8010a3c <MX_USART1_UART_Init+0x90>)
 8010a2a:	f015 fb57 	bl	80260dc <HAL_UARTEx_DisableFifoMode>
 8010a2e:	4603      	mov	r3, r0
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d001      	beq.n	8010a38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8010a34:	f7ff f849 	bl	800faca <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8010a38:	bf00      	nop
 8010a3a:	bd80      	pop	{r7, pc}
 8010a3c:	20009530 	.word	0x20009530
 8010a40:	40013800 	.word	0x40013800

08010a44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b0bc      	sub	sp, #240	@ 0xf0
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010a4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8010a50:	2200      	movs	r2, #0
 8010a52:	601a      	str	r2, [r3, #0]
 8010a54:	605a      	str	r2, [r3, #4]
 8010a56:	609a      	str	r2, [r3, #8]
 8010a58:	60da      	str	r2, [r3, #12]
 8010a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010a5c:	f107 0310 	add.w	r3, r7, #16
 8010a60:	22c8      	movs	r2, #200	@ 0xc8
 8010a62:	2100      	movs	r1, #0
 8010a64:	4618      	mov	r0, r3
 8010a66:	f018 ff69 	bl	802993c <memset>
  if(uartHandle->Instance==USART1)
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8010b18 <HAL_UART_MspInit+0xd4>)
 8010a70:	4293      	cmp	r3, r2
 8010a72:	d14d      	bne.n	8010b10 <HAL_UART_MspInit+0xcc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8010a74:	f04f 0201 	mov.w	r2, #1
 8010a78:	f04f 0300 	mov.w	r3, #0
 8010a7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8010a80:	2300      	movs	r3, #0
 8010a82:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010a84:	f107 0310 	add.w	r3, r7, #16
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f00b ff0f 	bl	801c8ac <HAL_RCCEx_PeriphCLKConfig>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d001      	beq.n	8010a98 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8010a94:	f7ff f819 	bl	800faca <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8010a98:	4b20      	ldr	r3, [pc, #128]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010a9a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010aa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8010aa4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8010aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010aaa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010aae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ab2:	60fb      	str	r3, [r7, #12]
 8010ab4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010ab6:	4b19      	ldr	r3, [pc, #100]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010abc:	4a17      	ldr	r2, [pc, #92]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010abe:	f043 0301 	orr.w	r3, r3, #1
 8010ac2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8010ac6:	4b15      	ldr	r3, [pc, #84]	@ (8010b1c <HAL_UART_MspInit+0xd8>)
 8010ac8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010acc:	f003 0301 	and.w	r3, r3, #1
 8010ad0:	60bb      	str	r3, [r7, #8]
 8010ad2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin;
 8010ad4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8010ad8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010adc:	2302      	movs	r3, #2
 8010ade:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ae2:	2300      	movs	r3, #0
 8010ae4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010ae8:	2300      	movs	r3, #0
 8010aea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8010aee:	2307      	movs	r3, #7
 8010af0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010af4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8010af8:	4619      	mov	r1, r3
 8010afa:	4809      	ldr	r0, [pc, #36]	@ (8010b20 <HAL_UART_MspInit+0xdc>)
 8010afc:	f005 fbb2 	bl	8016264 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8010b00:	2200      	movs	r2, #0
 8010b02:	2100      	movs	r1, #0
 8010b04:	203d      	movs	r0, #61	@ 0x3d
 8010b06:	f003 f968 	bl	8013dda <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8010b0a:	203d      	movs	r0, #61	@ 0x3d
 8010b0c:	f003 f97f 	bl	8013e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8010b10:	bf00      	nop
 8010b12:	37f0      	adds	r7, #240	@ 0xf0
 8010b14:	46bd      	mov	sp, r7
 8010b16:	bd80      	pop	{r7, pc}
 8010b18:	40013800 	.word	0x40013800
 8010b1c:	46020c00 	.word	0x46020c00
 8010b20:	42020000 	.word	0x42020000

08010b24 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	681b      	ldr	r3, [r3, #0]
 8010b30:	4a0b      	ldr	r2, [pc, #44]	@ (8010b60 <HAL_UART_MspDeInit+0x3c>)
 8010b32:	4293      	cmp	r3, r2
 8010b34:	d10f      	bne.n	8010b56 <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8010b36:	4b0b      	ldr	r3, [pc, #44]	@ (8010b64 <HAL_UART_MspDeInit+0x40>)
 8010b38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8010b3c:	4a09      	ldr	r2, [pc, #36]	@ (8010b64 <HAL_UART_MspDeInit+0x40>)
 8010b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010b42:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DEBUG_UART_TX_Pin|DEBUG_UART_RX_Pin);
 8010b46:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8010b4a:	4807      	ldr	r0, [pc, #28]	@ (8010b68 <HAL_UART_MspDeInit+0x44>)
 8010b4c:	f005 fd62 	bl	8016614 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8010b50:	203d      	movs	r0, #61	@ 0x3d
 8010b52:	f003 f96a 	bl	8013e2a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8010b56:	bf00      	nop
 8010b58:	3708      	adds	r7, #8
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd80      	pop	{r7, pc}
 8010b5e:	bf00      	nop
 8010b60:	40013800 	.word	0x40013800
 8010b64:	46020c00 	.word	0x46020c00
 8010b68:	42020000 	.word	0x42020000

08010b6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8010b6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8010ba4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8010b70:	f7ff fbc8 	bl	8010304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8010b74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8010b76:	e003      	b.n	8010b80 <LoopCopyDataInit>

08010b78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8010b78:	4b0b      	ldr	r3, [pc, #44]	@ (8010ba8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8010b7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8010b7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8010b7e:	3104      	adds	r1, #4

08010b80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8010b80:	480a      	ldr	r0, [pc, #40]	@ (8010bac <LoopForever+0xa>)
	ldr	r3, =_edata
 8010b82:	4b0b      	ldr	r3, [pc, #44]	@ (8010bb0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8010b84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8010b86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8010b88:	d3f6      	bcc.n	8010b78 <CopyDataInit>
	ldr	r2, =_sbss
 8010b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8010bb4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8010b8c:	e002      	b.n	8010b94 <LoopFillZerobss>

08010b8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8010b8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8010b90:	f842 3b04 	str.w	r3, [r2], #4

08010b94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8010b94:	4b08      	ldr	r3, [pc, #32]	@ (8010bb8 <LoopForever+0x16>)
	cmp	r2, r3
 8010b96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8010b98:	d3f9      	bcc.n	8010b8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8010b9a:	f018 feef 	bl	802997c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8010b9e:	f7fe fea1 	bl	800f8e4 <main>

08010ba2 <LoopForever>:

LoopForever:
    b LoopForever
 8010ba2:	e7fe      	b.n	8010ba2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8010ba4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8010ba8:	0802b3c0 	.word	0x0802b3c0
	ldr	r0, =_sdata
 8010bac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8010bb0:	20001ad0 	.word	0x20001ad0
	ldr	r2, =_sbss
 8010bb4:	20001ad0 	.word	0x20001ad0
	ldr	r3, = _ebss
 8010bb8:	20009724 	.word	0x20009724

08010bbc <ADF1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8010bbc:	e7fe      	b.n	8010bbc <ADF1_IRQHandler>
	...

08010bc0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010bc0:	b580      	push	{r7, lr}
 8010bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010bc4:	4b12      	ldr	r3, [pc, #72]	@ (8010c10 <HAL_Init+0x50>)
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	4a11      	ldr	r2, [pc, #68]	@ (8010c10 <HAL_Init+0x50>)
 8010bca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010bd0:	2003      	movs	r0, #3
 8010bd2:	f003 f8f7 	bl	8013dc4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8010bd6:	f00b fc87 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 8010bda:	4602      	mov	r2, r0
 8010bdc:	4b0d      	ldr	r3, [pc, #52]	@ (8010c14 <HAL_Init+0x54>)
 8010bde:	6a1b      	ldr	r3, [r3, #32]
 8010be0:	f003 030f 	and.w	r3, r3, #15
 8010be4:	490c      	ldr	r1, [pc, #48]	@ (8010c18 <HAL_Init+0x58>)
 8010be6:	5ccb      	ldrb	r3, [r1, r3]
 8010be8:	fa22 f303 	lsr.w	r3, r2, r3
 8010bec:	4a0b      	ldr	r2, [pc, #44]	@ (8010c1c <HAL_Init+0x5c>)
 8010bee:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8010bf0:	2004      	movs	r0, #4
 8010bf2:	f003 f94f 	bl	8013e94 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8010bf6:	200f      	movs	r0, #15
 8010bf8:	f000 f812 	bl	8010c20 <HAL_InitTick>
 8010bfc:	4603      	mov	r3, r0
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d001      	beq.n	8010c06 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8010c02:	2301      	movs	r3, #1
 8010c04:	e002      	b.n	8010c0c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8010c06:	f7ff fa09 	bl	801001c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010c0a:	2300      	movs	r3, #0
}
 8010c0c:	4618      	mov	r0, r3
 8010c0e:	bd80      	pop	{r7, pc}
 8010c10:	40022000 	.word	0x40022000
 8010c14:	46020c00 	.word	0x46020c00
 8010c18:	0802b028 	.word	0x0802b028
 8010c1c:	20001a50 	.word	0x20001a50

08010c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b084      	sub	sp, #16
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8010c28:	2300      	movs	r3, #0
 8010c2a:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8010c2c:	4b33      	ldr	r3, [pc, #204]	@ (8010cfc <HAL_InitTick+0xdc>)
 8010c2e:	781b      	ldrb	r3, [r3, #0]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d101      	bne.n	8010c38 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8010c34:	2301      	movs	r3, #1
 8010c36:	e05c      	b.n	8010cf2 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8010c38:	4b31      	ldr	r3, [pc, #196]	@ (8010d00 <HAL_InitTick+0xe0>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	f003 0304 	and.w	r3, r3, #4
 8010c40:	2b04      	cmp	r3, #4
 8010c42:	d10c      	bne.n	8010c5e <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8010c44:	4b2f      	ldr	r3, [pc, #188]	@ (8010d04 <HAL_InitTick+0xe4>)
 8010c46:	681a      	ldr	r2, [r3, #0]
 8010c48:	4b2c      	ldr	r3, [pc, #176]	@ (8010cfc <HAL_InitTick+0xdc>)
 8010c4a:	781b      	ldrb	r3, [r3, #0]
 8010c4c:	4619      	mov	r1, r3
 8010c4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8010c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c5a:	60fb      	str	r3, [r7, #12]
 8010c5c:	e037      	b.n	8010cce <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8010c5e:	f003 f971 	bl	8013f44 <HAL_SYSTICK_GetCLKSourceConfig>
 8010c62:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8010c64:	68bb      	ldr	r3, [r7, #8]
 8010c66:	2b02      	cmp	r3, #2
 8010c68:	d023      	beq.n	8010cb2 <HAL_InitTick+0x92>
 8010c6a:	68bb      	ldr	r3, [r7, #8]
 8010c6c:	2b02      	cmp	r3, #2
 8010c6e:	d82d      	bhi.n	8010ccc <HAL_InitTick+0xac>
 8010c70:	68bb      	ldr	r3, [r7, #8]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d003      	beq.n	8010c7e <HAL_InitTick+0x5e>
 8010c76:	68bb      	ldr	r3, [r7, #8]
 8010c78:	2b01      	cmp	r3, #1
 8010c7a:	d00d      	beq.n	8010c98 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8010c7c:	e026      	b.n	8010ccc <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8010c7e:	4b21      	ldr	r3, [pc, #132]	@ (8010d04 <HAL_InitTick+0xe4>)
 8010c80:	681a      	ldr	r2, [r3, #0]
 8010c82:	4b1e      	ldr	r3, [pc, #120]	@ (8010cfc <HAL_InitTick+0xdc>)
 8010c84:	781b      	ldrb	r3, [r3, #0]
 8010c86:	4619      	mov	r1, r3
 8010c88:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8010c8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8010c90:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c94:	60fb      	str	r3, [r7, #12]
        break;
 8010c96:	e01a      	b.n	8010cce <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8010c98:	4b18      	ldr	r3, [pc, #96]	@ (8010cfc <HAL_InitTick+0xdc>)
 8010c9a:	781b      	ldrb	r3, [r3, #0]
 8010c9c:	461a      	mov	r2, r3
 8010c9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ca6:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8010caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cae:	60fb      	str	r3, [r7, #12]
        break;
 8010cb0:	e00d      	b.n	8010cce <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8010cb2:	4b12      	ldr	r3, [pc, #72]	@ (8010cfc <HAL_InitTick+0xdc>)
 8010cb4:	781b      	ldrb	r3, [r3, #0]
 8010cb6:	461a      	mov	r2, r3
 8010cb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010cbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8010cc0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8010cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cc8:	60fb      	str	r3, [r7, #12]
        break;
 8010cca:	e000      	b.n	8010cce <HAL_InitTick+0xae>
        break;
 8010ccc:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8010cce:	68f8      	ldr	r0, [r7, #12]
 8010cd0:	f003 f8be 	bl	8013e50 <HAL_SYSTICK_Config>
 8010cd4:	4603      	mov	r3, r0
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d001      	beq.n	8010cde <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8010cda:	2301      	movs	r3, #1
 8010cdc:	e009      	b.n	8010cf2 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010cde:	2200      	movs	r2, #0
 8010ce0:	6879      	ldr	r1, [r7, #4]
 8010ce2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010ce6:	f003 f878 	bl	8013dda <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8010cea:	4a07      	ldr	r2, [pc, #28]	@ (8010d08 <HAL_InitTick+0xe8>)
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8010cf0:	2300      	movs	r3, #0
}
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	3710      	adds	r7, #16
 8010cf6:	46bd      	mov	sp, r7
 8010cf8:	bd80      	pop	{r7, pc}
 8010cfa:	bf00      	nop
 8010cfc:	20001a58 	.word	0x20001a58
 8010d00:	e000e010 	.word	0xe000e010
 8010d04:	20001a50 	.word	0x20001a50
 8010d08:	20001a54 	.word	0x20001a54

08010d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010d0c:	b480      	push	{r7}
 8010d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8010d10:	4b03      	ldr	r3, [pc, #12]	@ (8010d20 <HAL_GetTick+0x14>)
 8010d12:	681b      	ldr	r3, [r3, #0]
}
 8010d14:	4618      	mov	r0, r3
 8010d16:	46bd      	mov	sp, r7
 8010d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d1c:	4770      	bx	lr
 8010d1e:	bf00      	nop
 8010d20:	200095c4 	.word	0x200095c4

08010d24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b084      	sub	sp, #16
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010d2c:	f7ff ffee 	bl	8010d0c <HAL_GetTick>
 8010d30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010d3c:	d005      	beq.n	8010d4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8010d68 <HAL_Delay+0x44>)
 8010d40:	781b      	ldrb	r3, [r3, #0]
 8010d42:	461a      	mov	r2, r3
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	4413      	add	r3, r2
 8010d48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8010d4a:	bf00      	nop
 8010d4c:	f7ff ffde 	bl	8010d0c <HAL_GetTick>
 8010d50:	4602      	mov	r2, r0
 8010d52:	68bb      	ldr	r3, [r7, #8]
 8010d54:	1ad3      	subs	r3, r2, r3
 8010d56:	68fa      	ldr	r2, [r7, #12]
 8010d58:	429a      	cmp	r2, r3
 8010d5a:	d8f7      	bhi.n	8010d4c <HAL_Delay+0x28>
  {
  }
}
 8010d5c:	bf00      	nop
 8010d5e:	bf00      	nop
 8010d60:	3710      	adds	r7, #16
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}
 8010d66:	bf00      	nop
 8010d68:	20001a58 	.word	0x20001a58

08010d6c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8010d6c:	b480      	push	{r7}
 8010d6e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8010d70:	4b05      	ldr	r3, [pc, #20]	@ (8010d88 <HAL_SuspendTick+0x1c>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	4a04      	ldr	r2, [pc, #16]	@ (8010d88 <HAL_SuspendTick+0x1c>)
 8010d76:	f023 0302 	bic.w	r3, r3, #2
 8010d7a:	6013      	str	r3, [r2, #0]
}
 8010d7c:	bf00      	nop
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d84:	4770      	bx	lr
 8010d86:	bf00      	nop
 8010d88:	e000e010 	.word	0xe000e010

08010d8c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8010d8c:	b480      	push	{r7}
 8010d8e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8010d90:	4b05      	ldr	r3, [pc, #20]	@ (8010da8 <HAL_ResumeTick+0x1c>)
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	4a04      	ldr	r2, [pc, #16]	@ (8010da8 <HAL_ResumeTick+0x1c>)
 8010d96:	f043 0302 	orr.w	r3, r3, #2
 8010d9a:	6013      	str	r3, [r2, #0]
}
 8010d9c:	bf00      	nop
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da4:	4770      	bx	lr
 8010da6:	bf00      	nop
 8010da8:	e000e010 	.word	0xe000e010

08010dac <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8010dac:	b480      	push	{r7}
 8010dae:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8010db0:	4b04      	ldr	r3, [pc, #16]	@ (8010dc4 <HAL_GetREVID+0x18>)
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	0c1b      	lsrs	r3, r3, #16
 8010db6:	b29b      	uxth	r3, r3
}
 8010db8:	4618      	mov	r0, r3
 8010dba:	46bd      	mov	sp, r7
 8010dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc0:	4770      	bx	lr
 8010dc2:	bf00      	nop
 8010dc4:	e0044000 	.word	0xe0044000

08010dc8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE3: VREF_OUT1 around 2.5 V.
  *                                                This requires VDDA equal to or higher than 2.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8010dc8:	b480      	push	{r7}
 8010dca:	b083      	sub	sp, #12
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8010dd0:	4b06      	ldr	r3, [pc, #24]	@ (8010dec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8010dd2:	681b      	ldr	r3, [r3, #0]
 8010dd4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8010dd8:	4904      	ldr	r1, [pc, #16]	@ (8010dec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	4313      	orrs	r3, r2
 8010dde:	600b      	str	r3, [r1, #0]
}
 8010de0:	bf00      	nop
 8010de2:	370c      	adds	r7, #12
 8010de4:	46bd      	mov	sp, r7
 8010de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dea:	4770      	bx	lr
 8010dec:	46007400 	.word	0x46007400

08010df0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8010df0:	b480      	push	{r7}
 8010df2:	b083      	sub	sp, #12
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8010df8:	4b06      	ldr	r3, [pc, #24]	@ (8010e14 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8010dfa:	681b      	ldr	r3, [r3, #0]
 8010dfc:	f023 0202 	bic.w	r2, r3, #2
 8010e00:	4904      	ldr	r1, [pc, #16]	@ (8010e14 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	4313      	orrs	r3, r2
 8010e06:	600b      	str	r3, [r1, #0]
}
 8010e08:	bf00      	nop
 8010e0a:	370c      	adds	r7, #12
 8010e0c:	46bd      	mov	sp, r7
 8010e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e12:	4770      	bx	lr
 8010e14:	46007400 	.word	0x46007400

08010e18 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8010e18:	b580      	push	{r7, lr}
 8010e1a:	b082      	sub	sp, #8
 8010e1c:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8010e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8010e5c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	4a0e      	ldr	r2, [pc, #56]	@ (8010e5c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8010e24:	f043 0301 	orr.w	r3, r3, #1
 8010e28:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8010e2a:	f7ff ff6f 	bl	8010d0c <HAL_GetTick>
 8010e2e:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8010e30:	e008      	b.n	8010e44 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8010e32:	f7ff ff6b 	bl	8010d0c <HAL_GetTick>
 8010e36:	4602      	mov	r2, r0
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	1ad3      	subs	r3, r2, r3
 8010e3c:	2b0a      	cmp	r3, #10
 8010e3e:	d901      	bls.n	8010e44 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8010e40:	2303      	movs	r3, #3
 8010e42:	e006      	b.n	8010e52 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8010e44:	4b05      	ldr	r3, [pc, #20]	@ (8010e5c <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	f003 0308 	and.w	r3, r3, #8
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d0f0      	beq.n	8010e32 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8010e50:	2300      	movs	r3, #0
}
 8010e52:	4618      	mov	r0, r3
 8010e54:	3708      	adds	r7, #8
 8010e56:	46bd      	mov	sp, r7
 8010e58:	bd80      	pop	{r7, pc}
 8010e5a:	bf00      	nop
 8010e5c:	46007400 	.word	0x46007400

08010e60 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8010e60:	b480      	push	{r7}
 8010e62:	b083      	sub	sp, #12
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	6078      	str	r0, [r7, #4]
 8010e68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8010e72:	683b      	ldr	r3, [r7, #0]
 8010e74:	431a      	orrs	r2, r3
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	601a      	str	r2, [r3, #0]
}
 8010e7a:	bf00      	nop
 8010e7c:	370c      	adds	r7, #12
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e84:	4770      	bx	lr

08010e86 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8010e86:	b480      	push	{r7}
 8010e88:	b083      	sub	sp, #12
 8010e8a:	af00      	add	r7, sp, #0
 8010e8c:	6078      	str	r0, [r7, #4]
 8010e8e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8010e98:	683b      	ldr	r3, [r7, #0]
 8010e9a:	431a      	orrs	r2, r3
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	601a      	str	r2, [r3, #0]
}
 8010ea0:	bf00      	nop
 8010ea2:	370c      	adds	r7, #12
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eaa:	4770      	bx	lr

08010eac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8010eac:	b480      	push	{r7}
 8010eae:	b083      	sub	sp, #12
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	370c      	adds	r7, #12
 8010ec0:	46bd      	mov	sp, r7
 8010ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec6:	4770      	bx	lr

08010ec8 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8010ec8:	b480      	push	{r7}
 8010eca:	b085      	sub	sp, #20
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	6078      	str	r0, [r7, #4]
 8010ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 8010ed2:	683b      	ldr	r3, [r7, #0]
 8010ed4:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8010f04 <LL_ADC_SetResolution+0x3c>)
 8010eda:	4293      	cmp	r3, r2
 8010edc:	d104      	bne.n	8010ee8 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	3b01      	subs	r3, #1
 8010ee2:	f003 030c 	and.w	r3, r3, #12
 8010ee6:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	68db      	ldr	r3, [r3, #12]
 8010eec:	f023 020c 	bic.w	r2, r3, #12
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	431a      	orrs	r2, r3
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	60da      	str	r2, [r3, #12]
}
 8010ef8:	bf00      	nop
 8010efa:	3714      	adds	r7, #20
 8010efc:	46bd      	mov	sp, r7
 8010efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f02:	4770      	bx	lr
 8010f04:	46021000 	.word	0x46021000

08010f08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8010f08:	b480      	push	{r7}
 8010f0a:	b087      	sub	sp, #28
 8010f0c:	af00      	add	r7, sp, #0
 8010f0e:	60f8      	str	r0, [r7, #12]
 8010f10:	60b9      	str	r1, [r7, #8]
 8010f12:	607a      	str	r2, [r7, #4]
 8010f14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	3360      	adds	r3, #96	@ 0x60
 8010f1a:	461a      	mov	r2, r3
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	009b      	lsls	r3, r3, #2
 8010f20:	4413      	add	r3, r2
 8010f22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8010f24:	697b      	ldr	r3, [r7, #20]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	005b      	lsls	r3, r3, #1
 8010f30:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8010f34:	683b      	ldr	r3, [r7, #0]
 8010f36:	430b      	orrs	r3, r1
 8010f38:	431a      	orrs	r2, r3
 8010f3a:	697b      	ldr	r3, [r7, #20]
 8010f3c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 8010f3e:	bf00      	nop
 8010f40:	371c      	adds	r7, #28
 8010f42:	46bd      	mov	sp, r7
 8010f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f48:	4770      	bx	lr

08010f4a <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8010f4a:	b480      	push	{r7}
 8010f4c:	b085      	sub	sp, #20
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	6078      	str	r0, [r7, #4]
 8010f52:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	3360      	adds	r3, #96	@ 0x60
 8010f58:	461a      	mov	r2, r3
 8010f5a:	683b      	ldr	r3, [r7, #0]
 8010f5c:	009b      	lsls	r3, r3, #2
 8010f5e:	4413      	add	r3, r2
 8010f60:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	0edb      	lsrs	r3, r3, #27
 8010f68:	f003 031f 	and.w	r3, r3, #31
 8010f6c:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 8010f6e:	68bb      	ldr	r3, [r7, #8]
 8010f70:	2b09      	cmp	r3, #9
 8010f72:	d807      	bhi.n	8010f84 <LL_ADC_GetOffsetChannel+0x3a>
 8010f74:	68bb      	ldr	r3, [r7, #8]
 8010f76:	069a      	lsls	r2, r3, #26
 8010f78:	2101      	movs	r1, #1
 8010f7a:	68bb      	ldr	r3, [r7, #8]
 8010f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8010f80:	4313      	orrs	r3, r2
 8010f82:	e008      	b.n	8010f96 <LL_ADC_GetOffsetChannel+0x4c>
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	069a      	lsls	r2, r3, #26
 8010f88:	2101      	movs	r1, #1
 8010f8a:	68bb      	ldr	r3, [r7, #8]
 8010f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8010f90:	4313      	orrs	r3, r2
 8010f92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 8010f96:	4618      	mov	r0, r3
 8010f98:	3714      	adds	r7, #20
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa0:	4770      	bx	lr

08010fa2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8010fa2:	b480      	push	{r7}
 8010fa4:	b087      	sub	sp, #28
 8010fa6:	af00      	add	r7, sp, #0
 8010fa8:	60f8      	str	r0, [r7, #12]
 8010faa:	60b9      	str	r1, [r7, #8]
 8010fac:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	3360      	adds	r3, #96	@ 0x60
 8010fb2:	461a      	mov	r2, r3
 8010fb4:	68bb      	ldr	r3, [r7, #8]
 8010fb6:	009b      	lsls	r3, r3, #2
 8010fb8:	4413      	add	r3, r2
 8010fba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 8010fbc:	697b      	ldr	r3, [r7, #20]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	431a      	orrs	r2, r3
 8010fc8:	697b      	ldr	r3, [r7, #20]
 8010fca:	601a      	str	r2, [r3, #0]
}
 8010fcc:	bf00      	nop
 8010fce:	371c      	adds	r7, #28
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd6:	4770      	bx	lr

08010fd8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 8010fd8:	b480      	push	{r7}
 8010fda:	b087      	sub	sp, #28
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	60f8      	str	r0, [r7, #12]
 8010fe0:	60b9      	str	r1, [r7, #8]
 8010fe2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	3360      	adds	r3, #96	@ 0x60
 8010fe8:	461a      	mov	r2, r3
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	009b      	lsls	r3, r3, #2
 8010fee:	4413      	add	r3, r2
 8010ff0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	431a      	orrs	r2, r3
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	601a      	str	r2, [r3, #0]
}
 8011002:	bf00      	nop
 8011004:	371c      	adds	r7, #28
 8011006:	46bd      	mov	sp, r7
 8011008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801100c:	4770      	bx	lr

0801100e <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 801100e:	b480      	push	{r7}
 8011010:	b087      	sub	sp, #28
 8011012:	af00      	add	r7, sp, #0
 8011014:	60f8      	str	r0, [r7, #12]
 8011016:	60b9      	str	r1, [r7, #8]
 8011018:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	3360      	adds	r3, #96	@ 0x60
 801101e:	461a      	mov	r2, r3
 8011020:	68bb      	ldr	r3, [r7, #8]
 8011022:	009b      	lsls	r3, r3, #2
 8011024:	4413      	add	r3, r2
 8011026:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	431a      	orrs	r2, r3
 8011034:	697b      	ldr	r3, [r7, #20]
 8011036:	601a      	str	r2, [r3, #0]
}
 8011038:	bf00      	nop
 801103a:	371c      	adds	r7, #28
 801103c:	46bd      	mov	sp, r7
 801103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011042:	4770      	bx	lr

08011044 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8011044:	b480      	push	{r7}
 8011046:	b083      	sub	sp, #12
 8011048:	af00      	add	r7, sp, #0
 801104a:	6078      	str	r0, [r7, #4]
 801104c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011052:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8011056:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801105a:	683a      	ldr	r2, [r7, #0]
 801105c:	431a      	orrs	r2, r3
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011066:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801106a:	683a      	ldr	r2, [r7, #0]
 801106c:	2a00      	cmp	r2, #0
 801106e:	d002      	beq.n	8011076 <LL_ADC_SetGainCompensation+0x32>
 8011070:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011074:	e000      	b.n	8011078 <LL_ADC_SetGainCompensation+0x34>
 8011076:	2200      	movs	r2, #0
 8011078:	431a      	orrs	r2, r3
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	671a      	str	r2, [r3, #112]	@ 0x70
}
 801107e:	bf00      	nop
 8011080:	370c      	adds	r7, #12
 8011082:	46bd      	mov	sp, r7
 8011084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011088:	4770      	bx	lr

0801108a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 801108a:	b480      	push	{r7}
 801108c:	b085      	sub	sp, #20
 801108e:	af00      	add	r7, sp, #0
 8011090:	60f8      	str	r0, [r7, #12]
 8011092:	60b9      	str	r1, [r7, #8]
 8011094:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	695a      	ldr	r2, [r3, #20]
 801109a:	68bb      	ldr	r3, [r7, #8]
 801109c:	f003 0304 	and.w	r3, r3, #4
 80110a0:	2107      	movs	r1, #7
 80110a2:	fa01 f303 	lsl.w	r3, r1, r3
 80110a6:	43db      	mvns	r3, r3
 80110a8:	401a      	ands	r2, r3
 80110aa:	68bb      	ldr	r3, [r7, #8]
 80110ac:	f003 0304 	and.w	r3, r3, #4
 80110b0:	6879      	ldr	r1, [r7, #4]
 80110b2:	fa01 f303 	lsl.w	r3, r1, r3
 80110b6:	431a      	orrs	r2, r3
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80110bc:	bf00      	nop
 80110be:	3714      	adds	r7, #20
 80110c0:	46bd      	mov	sp, r7
 80110c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c6:	4770      	bx	lr

080110c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80110c8:	b480      	push	{r7}
 80110ca:	b083      	sub	sp, #12
 80110cc:	af00      	add	r7, sp, #0
 80110ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	68db      	ldr	r3, [r3, #12]
 80110d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d101      	bne.n	80110e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80110dc:	2301      	movs	r3, #1
 80110de:	e000      	b.n	80110e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80110e0:	2300      	movs	r3, #0
}
 80110e2:	4618      	mov	r0, r3
 80110e4:	370c      	adds	r7, #12
 80110e6:	46bd      	mov	sp, r7
 80110e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110ec:	4770      	bx	lr
	...

080110f0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80110f0:	b480      	push	{r7}
 80110f2:	b089      	sub	sp, #36	@ 0x24
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	60f8      	str	r0, [r7, #12]
 80110f8:	60b9      	str	r1, [r7, #8]
 80110fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	4a2b      	ldr	r2, [pc, #172]	@ (80111ac <LL_ADC_REG_SetSequencerRanks+0xbc>)
 8011100:	4293      	cmp	r3, r2
 8011102:	d020      	beq.n	8011146 <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	3330      	adds	r3, #48	@ 0x30
 8011108:	461a      	mov	r2, r3
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	0a1b      	lsrs	r3, r3, #8
 801110e:	009b      	lsls	r3, r3, #2
 8011110:	f003 030c 	and.w	r3, r3, #12
 8011114:	4413      	add	r3, r2
 8011116:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 8011118:	69fb      	ldr	r3, [r7, #28]
 801111a:	681a      	ldr	r2, [r3, #0]
 801111c:	68bb      	ldr	r3, [r7, #8]
 801111e:	f003 031f 	and.w	r3, r3, #31
 8011122:	211f      	movs	r1, #31
 8011124:	fa01 f303 	lsl.w	r3, r1, r3
 8011128:	43db      	mvns	r3, r3
 801112a:	401a      	ands	r2, r3
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	0e9b      	lsrs	r3, r3, #26
 8011130:	f003 011f 	and.w	r1, r3, #31
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	f003 031f 	and.w	r3, r3, #31
 801113a:	fa01 f303 	lsl.w	r3, r1, r3
 801113e:	431a      	orrs	r2, r3
 8011140:	69fb      	ldr	r3, [r7, #28]
 8011142:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8011144:	e02b      	b.n	801119e <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801114a:	68bb      	ldr	r3, [r7, #8]
 801114c:	f003 031f 	and.w	r3, r3, #31
 8011150:	210f      	movs	r1, #15
 8011152:	fa01 f303 	lsl.w	r3, r1, r3
 8011156:	43db      	mvns	r3, r3
 8011158:	401a      	ands	r2, r3
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011160:	2b00      	cmp	r3, #0
 8011162:	d104      	bne.n	801116e <LL_ADC_REG_SetSequencerRanks+0x7e>
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	0e9b      	lsrs	r3, r3, #26
 8011168:	f003 031f 	and.w	r3, r3, #31
 801116c:	e010      	b.n	8011190 <LL_ADC_REG_SetSequencerRanks+0xa0>
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8011172:	697b      	ldr	r3, [r7, #20]
 8011174:	fa93 f3a3 	rbit	r3, r3
 8011178:	613b      	str	r3, [r7, #16]
  return result;
 801117a:	693b      	ldr	r3, [r7, #16]
 801117c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801117e:	69bb      	ldr	r3, [r7, #24]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d101      	bne.n	8011188 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8011184:	2320      	movs	r3, #32
 8011186:	e003      	b.n	8011190 <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8011188:	69bb      	ldr	r3, [r7, #24]
 801118a:	fab3 f383 	clz	r3, r3
 801118e:	b2db      	uxtb	r3, r3
 8011190:	68b9      	ldr	r1, [r7, #8]
 8011192:	f001 011f 	and.w	r1, r1, #31
 8011196:	408b      	lsls	r3, r1
 8011198:	431a      	orrs	r2, r3
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801119e:	bf00      	nop
 80111a0:	3724      	adds	r7, #36	@ 0x24
 80111a2:	46bd      	mov	sp, r7
 80111a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a8:	4770      	bx	lr
 80111aa:	bf00      	nop
 80111ac:	46021000 	.word	0x46021000

080111b0 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80111b0:	b480      	push	{r7}
 80111b2:	b087      	sub	sp, #28
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	6078      	str	r0, [r7, #4]
 80111b8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 80111ba:	683b      	ldr	r3, [r7, #0]
 80111bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d107      	bne.n	80111d4 <LL_ADC_REG_SetSequencerChAdd+0x24>
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	0e9b      	lsrs	r3, r3, #26
 80111c8:	f003 031f 	and.w	r3, r3, #31
 80111cc:	2201      	movs	r2, #1
 80111ce:	fa02 f303 	lsl.w	r3, r2, r3
 80111d2:	e015      	b.n	8011200 <LL_ADC_REG_SetSequencerChAdd+0x50>
 80111d4:	683b      	ldr	r3, [r7, #0]
 80111d6:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80111d8:	693b      	ldr	r3, [r7, #16]
 80111da:	fa93 f3a3 	rbit	r3, r3
 80111de:	60fb      	str	r3, [r7, #12]
  return result;
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80111e4:	697b      	ldr	r3, [r7, #20]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d101      	bne.n	80111ee <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 80111ea:	2320      	movs	r3, #32
 80111ec:	e003      	b.n	80111f6 <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	fab3 f383 	clz	r3, r3
 80111f4:	b2db      	uxtb	r3, r3
 80111f6:	f003 031f 	and.w	r3, r3, #31
 80111fa:	2201      	movs	r2, #1
 80111fc:	fa02 f303 	lsl.w	r3, r2, r3
 8011200:	687a      	ldr	r2, [r7, #4]
 8011202:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8011204:	431a      	orrs	r2, r3
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801120a:	bf00      	nop
 801120c:	371c      	adds	r7, #28
 801120e:	46bd      	mov	sp, r7
 8011210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011214:	4770      	bx	lr

08011216 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8011216:	b480      	push	{r7}
 8011218:	b083      	sub	sp, #12
 801121a:	af00      	add	r7, sp, #0
 801121c:	6078      	str	r0, [r7, #4]
 801121e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011224:	683b      	ldr	r3, [r7, #0]
 8011226:	0e9b      	lsrs	r3, r3, #26
 8011228:	f003 031f 	and.w	r3, r3, #31
 801122c:	2101      	movs	r1, #1
 801122e:	fa01 f303 	lsl.w	r3, r1, r3
 8011232:	43db      	mvns	r3, r3
 8011234:	401a      	ands	r2, r3
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801123a:	bf00      	nop
 801123c:	370c      	adds	r7, #12
 801123e:	46bd      	mov	sp, r7
 8011240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011244:	4770      	bx	lr

08011246 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8011246:	b480      	push	{r7}
 8011248:	b083      	sub	sp, #12
 801124a:	af00      	add	r7, sp, #0
 801124c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	68db      	ldr	r3, [r3, #12]
 8011252:	f003 0303 	and.w	r3, r3, #3
}
 8011256:	4618      	mov	r0, r3
 8011258:	370c      	adds	r7, #12
 801125a:	46bd      	mov	sp, r7
 801125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011260:	4770      	bx	lr

08011262 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8011262:	b480      	push	{r7}
 8011264:	b083      	sub	sp, #12
 8011266:	af00      	add	r7, sp, #0
 8011268:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801126e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8011272:	2b00      	cmp	r3, #0
 8011274:	d101      	bne.n	801127a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8011276:	2301      	movs	r3, #1
 8011278:	e000      	b.n	801127c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 801127a:	2300      	movs	r3, #0
}
 801127c:	4618      	mov	r0, r3
 801127e:	370c      	adds	r7, #12
 8011280:	46bd      	mov	sp, r7
 8011282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011286:	4770      	bx	lr

08011288 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8011288:	b480      	push	{r7}
 801128a:	b08b      	sub	sp, #44	@ 0x2c
 801128c:	af00      	add	r7, sp, #0
 801128e:	60f8      	str	r0, [r7, #12]
 8011290:	60b9      	str	r1, [r7, #8]
 8011292:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8011294:	68fb      	ldr	r3, [r7, #12]
 8011296:	4a2d      	ldr	r2, [pc, #180]	@ (801134c <LL_ADC_SetChannelSamplingTime+0xc4>)
 8011298:	4293      	cmp	r3, r2
 801129a:	d042      	beq.n	8011322 <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 801129c:	68bb      	ldr	r3, [r7, #8]
 801129e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d104      	bne.n	80112b0 <LL_ADC_SetChannelSamplingTime+0x28>
 80112a6:	68bb      	ldr	r3, [r7, #8]
 80112a8:	0e9b      	lsrs	r3, r3, #26
 80112aa:	f003 021f 	and.w	r2, r3, #31
 80112ae:	e011      	b.n	80112d4 <LL_ADC_SetChannelSamplingTime+0x4c>
 80112b0:	68bb      	ldr	r3, [r7, #8]
 80112b2:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80112b4:	69bb      	ldr	r3, [r7, #24]
 80112b6:	fa93 f3a3 	rbit	r3, r3
 80112ba:	617b      	str	r3, [r7, #20]
  return result;
 80112bc:	697b      	ldr	r3, [r7, #20]
 80112be:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80112c0:	69fb      	ldr	r3, [r7, #28]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d101      	bne.n	80112ca <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 80112c6:	2320      	movs	r3, #32
 80112c8:	e003      	b.n	80112d2 <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 80112ca:	69fb      	ldr	r3, [r7, #28]
 80112cc:	fab3 f383 	clz	r3, r3
 80112d0:	b2db      	uxtb	r3, r3
 80112d2:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 80112d4:	68bb      	ldr	r3, [r7, #8]
 80112d6:	0e5b      	lsrs	r3, r3, #25
 80112d8:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80112dc:	460b      	mov	r3, r1
 80112de:	009b      	lsls	r3, r3, #2
 80112e0:	440b      	add	r3, r1
 80112e2:	005b      	lsls	r3, r3, #1
 80112e4:	1ad2      	subs	r2, r2, r3
 80112e6:	4613      	mov	r3, r2
 80112e8:	005b      	lsls	r3, r3, #1
 80112ea:	4413      	add	r3, r2
 80112ec:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	3314      	adds	r3, #20
 80112f2:	461a      	mov	r2, r3
 80112f4:	68bb      	ldr	r3, [r7, #8]
 80112f6:	0e5b      	lsrs	r3, r3, #25
 80112f8:	009b      	lsls	r3, r3, #2
 80112fa:	f003 0304 	and.w	r3, r3, #4
 80112fe:	4413      	add	r3, r2
 8011300:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8011302:	6a3b      	ldr	r3, [r7, #32]
 8011304:	681a      	ldr	r2, [r3, #0]
 8011306:	2107      	movs	r1, #7
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	fa01 f303 	lsl.w	r3, r1, r3
 801130e:	43db      	mvns	r3, r3
 8011310:	401a      	ands	r2, r3
 8011312:	6879      	ldr	r1, [r7, #4]
 8011314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011316:	fa01 f303 	lsl.w	r3, r1, r3
 801131a:	431a      	orrs	r2, r3
 801131c:	6a3b      	ldr	r3, [r7, #32]
 801131e:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8011320:	e00e      	b.n	8011340 <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	695a      	ldr	r2, [r3, #20]
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	021b      	lsls	r3, r3, #8
 801132a:	43db      	mvns	r3, r3
 801132c:	401a      	ands	r2, r3
 801132e:	68bb      	ldr	r3, [r7, #8]
 8011330:	0219      	lsls	r1, r3, #8
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	400b      	ands	r3, r1
 8011336:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801133a:	431a      	orrs	r2, r3
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	615a      	str	r2, [r3, #20]
}
 8011340:	bf00      	nop
 8011342:	372c      	adds	r7, #44	@ 0x2c
 8011344:	46bd      	mov	sp, r7
 8011346:	f85d 7b04 	ldr.w	r7, [sp], #4
 801134a:	4770      	bx	lr
 801134c:	46021000 	.word	0x46021000

08011350 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8011350:	b480      	push	{r7}
 8011352:	b085      	sub	sp, #20
 8011354:	af00      	add	r7, sp, #0
 8011356:	60f8      	str	r0, [r7, #12]
 8011358:	60b9      	str	r1, [r7, #8]
 801135a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8011362:	68bb      	ldr	r3, [r7, #8]
 8011364:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011368:	43db      	mvns	r3, r3
 801136a:	401a      	ands	r2, r3
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	f003 0318 	and.w	r3, r3, #24
 8011372:	4908      	ldr	r1, [pc, #32]	@ (8011394 <LL_ADC_SetChannelSingleDiff+0x44>)
 8011374:	40d9      	lsrs	r1, r3
 8011376:	68bb      	ldr	r3, [r7, #8]
 8011378:	400b      	ands	r3, r1
 801137a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801137e:	431a      	orrs	r2, r3
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8011386:	bf00      	nop
 8011388:	3714      	adds	r7, #20
 801138a:	46bd      	mov	sp, r7
 801138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop
 8011394:	000fffff 	.word	0x000fffff

08011398 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	689b      	ldr	r3, [r3, #8]
 80113a4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80113a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80113ac:	687a      	ldr	r2, [r7, #4]
 80113ae:	6093      	str	r3, [r2, #8]
}
 80113b0:	bf00      	nop
 80113b2:	370c      	adds	r7, #12
 80113b4:	46bd      	mov	sp, r7
 80113b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ba:	4770      	bx	lr

080113bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80113bc:	b480      	push	{r7}
 80113be:	b083      	sub	sp, #12
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	689b      	ldr	r3, [r3, #8]
 80113c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80113cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80113d0:	d101      	bne.n	80113d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80113d2:	2301      	movs	r3, #1
 80113d4:	e000      	b.n	80113d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80113d6:	2300      	movs	r3, #0
}
 80113d8:	4618      	mov	r0, r3
 80113da:	370c      	adds	r7, #12
 80113dc:	46bd      	mov	sp, r7
 80113de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e2:	4770      	bx	lr

080113e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80113e4:	b480      	push	{r7}
 80113e6:	b083      	sub	sp, #12
 80113e8:	af00      	add	r7, sp, #0
 80113ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	689b      	ldr	r3, [r3, #8]
 80113f0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80113f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80113f8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	609a      	str	r2, [r3, #8]
}
 8011400:	bf00      	nop
 8011402:	370c      	adds	r7, #12
 8011404:	46bd      	mov	sp, r7
 8011406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801140a:	4770      	bx	lr

0801140c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 801140c:	b480      	push	{r7}
 801140e:	b083      	sub	sp, #12
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	689b      	ldr	r3, [r3, #8]
 8011418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801141c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011420:	d101      	bne.n	8011426 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8011422:	2301      	movs	r3, #1
 8011424:	e000      	b.n	8011428 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8011426:	2300      	movs	r3, #0
}
 8011428:	4618      	mov	r0, r3
 801142a:	370c      	adds	r7, #12
 801142c:	46bd      	mov	sp, r7
 801142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011432:	4770      	bx	lr

08011434 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8011434:	b480      	push	{r7}
 8011436:	b083      	sub	sp, #12
 8011438:	af00      	add	r7, sp, #0
 801143a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADEN);
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	689b      	ldr	r3, [r3, #8]
 8011440:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011444:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011448:	f043 0201 	orr.w	r2, r3, #1
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	609a      	str	r2, [r3, #8]
}
 8011450:	bf00      	nop
 8011452:	370c      	adds	r7, #12
 8011454:	46bd      	mov	sp, r7
 8011456:	f85d 7b04 	ldr.w	r7, [sp], #4
 801145a:	4770      	bx	lr

0801145c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 801145c:	b480      	push	{r7}
 801145e:	b083      	sub	sp, #12
 8011460:	af00      	add	r7, sp, #0
 8011462:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADDIS);
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	689b      	ldr	r3, [r3, #8]
 8011468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801146c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011470:	f043 0202 	orr.w	r2, r3, #2
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	609a      	str	r2, [r3, #8]
}
 8011478:	bf00      	nop
 801147a:	370c      	adds	r7, #12
 801147c:	46bd      	mov	sp, r7
 801147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011482:	4770      	bx	lr

08011484 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8011484:	b480      	push	{r7}
 8011486:	b083      	sub	sp, #12
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	689b      	ldr	r3, [r3, #8]
 8011490:	f003 0301 	and.w	r3, r3, #1
 8011494:	2b01      	cmp	r3, #1
 8011496:	d101      	bne.n	801149c <LL_ADC_IsEnabled+0x18>
 8011498:	2301      	movs	r3, #1
 801149a:	e000      	b.n	801149e <LL_ADC_IsEnabled+0x1a>
 801149c:	2300      	movs	r3, #0
}
 801149e:	4618      	mov	r0, r3
 80114a0:	370c      	adds	r7, #12
 80114a2:	46bd      	mov	sp, r7
 80114a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a8:	4770      	bx	lr

080114aa <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80114aa:	b480      	push	{r7}
 80114ac:	b083      	sub	sp, #12
 80114ae:	af00      	add	r7, sp, #0
 80114b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	689b      	ldr	r3, [r3, #8]
 80114b6:	f003 0302 	and.w	r3, r3, #2
 80114ba:	2b02      	cmp	r3, #2
 80114bc:	d101      	bne.n	80114c2 <LL_ADC_IsDisableOngoing+0x18>
 80114be:	2301      	movs	r3, #1
 80114c0:	e000      	b.n	80114c4 <LL_ADC_IsDisableOngoing+0x1a>
 80114c2:	2300      	movs	r3, #0
}
 80114c4:	4618      	mov	r0, r3
 80114c6:	370c      	adds	r7, #12
 80114c8:	46bd      	mov	sp, r7
 80114ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ce:	4770      	bx	lr

080114d0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80114d0:	b480      	push	{r7}
 80114d2:	b083      	sub	sp, #12
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADSTART);
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	689b      	ldr	r3, [r3, #8]
 80114dc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80114e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80114e4:	f043 0204 	orr.w	r2, r3, #4
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	609a      	str	r2, [r3, #8]
}
 80114ec:	bf00      	nop
 80114ee:	370c      	adds	r7, #12
 80114f0:	46bd      	mov	sp, r7
 80114f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f6:	4770      	bx	lr

080114f8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80114f8:	b480      	push	{r7}
 80114fa:	b083      	sub	sp, #12
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	689b      	ldr	r3, [r3, #8]
 8011504:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011508:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801150c:	f043 0210 	orr.w	r2, r3, #16
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8011514:	bf00      	nop
 8011516:	370c      	adds	r7, #12
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr

08011520 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8011520:	b480      	push	{r7}
 8011522:	b083      	sub	sp, #12
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	689b      	ldr	r3, [r3, #8]
 801152c:	f003 0304 	and.w	r3, r3, #4
 8011530:	2b04      	cmp	r3, #4
 8011532:	d101      	bne.n	8011538 <LL_ADC_REG_IsConversionOngoing+0x18>
 8011534:	2301      	movs	r3, #1
 8011536:	e000      	b.n	801153a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8011538:	2300      	movs	r3, #0
}
 801153a:	4618      	mov	r0, r3
 801153c:	370c      	adds	r7, #12
 801153e:	46bd      	mov	sp, r7
 8011540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011544:	4770      	bx	lr

08011546 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8011546:	b480      	push	{r7}
 8011548:	b083      	sub	sp, #12
 801154a:	af00      	add	r7, sp, #0
 801154c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_JADSTP);
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	689b      	ldr	r3, [r3, #8]
 8011552:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011556:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801155a:	f043 0220 	orr.w	r2, r3, #32
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	609a      	str	r2, [r3, #8]
}
 8011562:	bf00      	nop
 8011564:	370c      	adds	r7, #12
 8011566:	46bd      	mov	sp, r7
 8011568:	f85d 7b04 	ldr.w	r7, [sp], #4
 801156c:	4770      	bx	lr

0801156e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 801156e:	b480      	push	{r7}
 8011570:	b083      	sub	sp, #12
 8011572:	af00      	add	r7, sp, #0
 8011574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	689b      	ldr	r3, [r3, #8]
 801157a:	f003 0308 	and.w	r3, r3, #8
 801157e:	2b08      	cmp	r3, #8
 8011580:	d101      	bne.n	8011586 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8011582:	2301      	movs	r3, #1
 8011584:	e000      	b.n	8011588 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8011586:	2300      	movs	r3, #0
}
 8011588:	4618      	mov	r0, r3
 801158a:	370c      	adds	r7, #12
 801158c:	46bd      	mov	sp, r7
 801158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011592:	4770      	bx	lr

08011594 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b08a      	sub	sp, #40	@ 0x28
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801159c:	2300      	movs	r3, #0
 801159e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 80115a2:	2300      	movs	r3, #0
 80115a4:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 80115a6:	2300      	movs	r3, #0
 80115a8:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d101      	bne.n	80115b4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80115b0:	2301      	movs	r3, #1
 80115b2:	e2b3      	b.n	8011b1c <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	691b      	ldr	r3, [r3, #16]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d003      	beq.n	80115c4 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	4a8b      	ldr	r2, [pc, #556]	@ (80117f0 <HAL_ADC_Init+0x25c>)
 80115c2:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d109      	bne.n	80115e0 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f7fd f94f 	bl	800e870 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2200      	movs	r2, #0
 80115d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	2200      	movs	r2, #0
 80115dc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	4618      	mov	r0, r3
 80115e6:	f7ff fee9 	bl	80113bc <LL_ADC_IsDeepPowerDownEnabled>
 80115ea:	4603      	mov	r3, r0
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d004      	beq.n	80115fa <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	681b      	ldr	r3, [r3, #0]
 80115f4:	4618      	mov	r0, r3
 80115f6:	f7ff fecf 	bl	8011398 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	4618      	mov	r0, r3
 8011600:	f7ff ff04 	bl	801140c <LL_ADC_IsInternalRegulatorEnabled>
 8011604:	4603      	mov	r3, r0
 8011606:	2b00      	cmp	r3, #0
 8011608:	d115      	bne.n	8011636 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	681b      	ldr	r3, [r3, #0]
 801160e:	4618      	mov	r0, r3
 8011610:	f7ff fee8 	bl	80113e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8011614:	4b77      	ldr	r3, [pc, #476]	@ (80117f4 <HAL_ADC_Init+0x260>)
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	099b      	lsrs	r3, r3, #6
 801161a:	4a77      	ldr	r2, [pc, #476]	@ (80117f8 <HAL_ADC_Init+0x264>)
 801161c:	fba2 2303 	umull	r2, r3, r2, r3
 8011620:	099b      	lsrs	r3, r3, #6
 8011622:	3301      	adds	r3, #1
 8011624:	005b      	lsls	r3, r3, #1
 8011626:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8011628:	e002      	b.n	8011630 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	3b01      	subs	r3, #1
 801162e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d1f9      	bne.n	801162a <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	681b      	ldr	r3, [r3, #0]
 801163a:	4618      	mov	r0, r3
 801163c:	f7ff fee6 	bl	801140c <LL_ADC_IsInternalRegulatorEnabled>
 8011640:	4603      	mov	r3, r0
 8011642:	2b00      	cmp	r3, #0
 8011644:	d10e      	bne.n	8011664 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801164a:	f043 0210 	orr.w	r2, r3, #16
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011656:	f043 0201 	orr.w	r2, r3, #1
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 801165e:	2301      	movs	r3, #1
 8011660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	4618      	mov	r0, r3
 801166a:	f7ff ff59 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 801166e:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011674:	f003 0310 	and.w	r3, r3, #16
 8011678:	2b00      	cmp	r3, #0
 801167a:	f040 8244 	bne.w	8011b06 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 801167e:	69bb      	ldr	r3, [r7, #24]
 8011680:	2b00      	cmp	r3, #0
 8011682:	f040 8240 	bne.w	8011b06 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801168a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 801168e:	f043 0202 	orr.w	r2, r3, #2
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	4618      	mov	r0, r3
 801169c:	f7ff fef2 	bl	8011484 <LL_ADC_IsEnabled>
 80116a0:	4603      	mov	r3, r0
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d140      	bne.n	8011728 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	4a51      	ldr	r2, [pc, #324]	@ (80117f0 <HAL_ADC_Init+0x25c>)
 80116ac:	4293      	cmp	r3, r2
 80116ae:	d028      	beq.n	8011702 <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	4a51      	ldr	r2, [pc, #324]	@ (80117fc <HAL_ADC_Init+0x268>)
 80116b6:	4293      	cmp	r3, r2
 80116b8:	d109      	bne.n	80116ce <HAL_ADC_Init+0x13a>
 80116ba:	4850      	ldr	r0, [pc, #320]	@ (80117fc <HAL_ADC_Init+0x268>)
 80116bc:	f7ff fee2 	bl	8011484 <LL_ADC_IsEnabled>
 80116c0:	4603      	mov	r3, r0
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	bf0c      	ite	eq
 80116c6:	2301      	moveq	r3, #1
 80116c8:	2300      	movne	r3, #0
 80116ca:	b2db      	uxtb	r3, r3
 80116cc:	e008      	b.n	80116e0 <HAL_ADC_Init+0x14c>
 80116ce:	4848      	ldr	r0, [pc, #288]	@ (80117f0 <HAL_ADC_Init+0x25c>)
 80116d0:	f7ff fed8 	bl	8011484 <LL_ADC_IsEnabled>
 80116d4:	4603      	mov	r3, r0
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	bf0c      	ite	eq
 80116da:	2301      	moveq	r3, #1
 80116dc:	2300      	movne	r3, #0
 80116de:	b2db      	uxtb	r3, r3
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d021      	beq.n	8011728 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	681b      	ldr	r3, [r3, #0]
 80116e8:	4a44      	ldr	r2, [pc, #272]	@ (80117fc <HAL_ADC_Init+0x268>)
 80116ea:	4293      	cmp	r3, r2
 80116ec:	d101      	bne.n	80116f2 <HAL_ADC_Init+0x15e>
 80116ee:	4a44      	ldr	r2, [pc, #272]	@ (8011800 <HAL_ADC_Init+0x26c>)
 80116f0:	e000      	b.n	80116f4 <HAL_ADC_Init+0x160>
 80116f2:	4a44      	ldr	r2, [pc, #272]	@ (8011804 <HAL_ADC_Init+0x270>)
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	685b      	ldr	r3, [r3, #4]
 80116f8:	4619      	mov	r1, r3
 80116fa:	4610      	mov	r0, r2
 80116fc:	f7ff fbb0 	bl	8010e60 <LL_ADC_SetCommonClock>
 8011700:	e012      	b.n	8011728 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	681a      	ldr	r2, [r3, #0]
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	689b      	ldr	r3, [r3, #8]
 801170a:	4619      	mov	r1, r3
 801170c:	4610      	mov	r0, r2
 801170e:	f7ff fbdb 	bl	8010ec8 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8011712:	4b3c      	ldr	r3, [pc, #240]	@ (8011804 <HAL_ADC_Init+0x270>)
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8011722:	4938      	ldr	r1, [pc, #224]	@ (8011804 <HAL_ADC_Init+0x270>)
 8011724:	4313      	orrs	r3, r2
 8011726:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	4a30      	ldr	r2, [pc, #192]	@ (80117f0 <HAL_ADC_Init+0x25c>)
 801172e:	4293      	cmp	r3, r2
 8011730:	d010      	beq.n	8011754 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8011738:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 801173e:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8011744:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801174c:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 801174e:	4313      	orrs	r3, r2
 8011750:	623b      	str	r3, [r7, #32]
 8011752:	e030      	b.n	80117b6 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	7f1b      	ldrb	r3, [r3, #28]
 8011758:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8011760:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8011762:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8011764:	687a      	ldr	r2, [r7, #4]
 8011766:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8011768:	2a00      	cmp	r2, #0
 801176a:	d002      	beq.n	8011772 <HAL_ADC_Init+0x1de>
 801176c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011770:	e000      	b.n	8011774 <HAL_ADC_Init+0x1e0>
 8011772:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8011774:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 801177a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	691b      	ldr	r3, [r3, #16]
 8011780:	2b00      	cmp	r3, #0
 8011782:	da04      	bge.n	801178e <HAL_ADC_Init+0x1fa>
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	691b      	ldr	r3, [r3, #16]
 8011788:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801178c:	e001      	b.n	8011792 <HAL_ADC_Init+0x1fe>
 801178e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8011792:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	4918      	ldr	r1, [pc, #96]	@ (80117fc <HAL_ADC_Init+0x268>)
 801179a:	428b      	cmp	r3, r1
 801179c:	d103      	bne.n	80117a6 <HAL_ADC_Init+0x212>
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80117a4:	e003      	b.n	80117ae <HAL_ADC_Init+0x21a>
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80117ac:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 80117ae:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80117b0:	6a3a      	ldr	r2, [r7, #32]
 80117b2:	4313      	orrs	r3, r2
 80117b4:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80117bc:	2b01      	cmp	r3, #1
 80117be:	d12f      	bne.n	8011820 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	681b      	ldr	r3, [r3, #0]
 80117c4:	4a0a      	ldr	r2, [pc, #40]	@ (80117f0 <HAL_ADC_Init+0x25c>)
 80117c6:	4293      	cmp	r3, r2
 80117c8:	d007      	beq.n	80117da <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80117ce:	3b01      	subs	r3, #1
 80117d0:	045b      	lsls	r3, r3, #17
 80117d2:	6a3a      	ldr	r2, [r7, #32]
 80117d4:	4313      	orrs	r3, r2
 80117d6:	623b      	str	r3, [r7, #32]
 80117d8:	e022      	b.n	8011820 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d111      	bne.n	8011808 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80117e4:	6a3b      	ldr	r3, [r7, #32]
 80117e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80117ea:	623b      	str	r3, [r7, #32]
 80117ec:	e018      	b.n	8011820 <HAL_ADC_Init+0x28c>
 80117ee:	bf00      	nop
 80117f0:	46021000 	.word	0x46021000
 80117f4:	20001a50 	.word	0x20001a50
 80117f8:	053e2d63 	.word	0x053e2d63
 80117fc:	42028000 	.word	0x42028000
 8011800:	42028308 	.word	0x42028308
 8011804:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801180c:	f043 0220 	orr.w	r2, r3, #32
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011818:	f043 0201 	orr.w	r2, r3, #1
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	4a92      	ldr	r2, [pc, #584]	@ (8011a70 <HAL_ADC_Init+0x4dc>)
 8011826:	4293      	cmp	r3, r2
 8011828:	d018      	beq.n	801185c <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801182e:	2b00      	cmp	r3, #0
 8011830:	d009      	beq.n	8011846 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011836:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801183e:	4313      	orrs	r3, r2
 8011840:	6a3a      	ldr	r2, [r7, #32]
 8011842:	4313      	orrs	r3, r2
 8011844:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	68da      	ldr	r2, [r3, #12]
 801184c:	4b89      	ldr	r3, [pc, #548]	@ (8011a74 <HAL_ADC_Init+0x4e0>)
 801184e:	4013      	ands	r3, r2
 8011850:	687a      	ldr	r2, [r7, #4]
 8011852:	6812      	ldr	r2, [r2, #0]
 8011854:	6a39      	ldr	r1, [r7, #32]
 8011856:	430b      	orrs	r3, r1
 8011858:	60d3      	str	r3, [r2, #12]
 801185a:	e031      	b.n	80118c0 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011860:	2b00      	cmp	r3, #0
 8011862:	d009      	beq.n	8011878 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011868:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011870:	4313      	orrs	r3, r2
 8011872:	6a3a      	ldr	r2, [r7, #32]
 8011874:	4313      	orrs	r3, r2
 8011876:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	68da      	ldr	r2, [r3, #12]
 801187e:	4b7e      	ldr	r3, [pc, #504]	@ (8011a78 <HAL_ADC_Init+0x4e4>)
 8011880:	4013      	ands	r3, r2
 8011882:	687a      	ldr	r2, [r7, #4]
 8011884:	6812      	ldr	r2, [r2, #0]
 8011886:	6a39      	ldr	r1, [r7, #32]
 8011888:	430b      	orrs	r3, r1
 801188a:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	6a1b      	ldr	r3, [r3, #32]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d008      	beq.n	80118a6 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	681b      	ldr	r3, [r3, #0]
 8011898:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 801189a:	687b      	ldr	r3, [r7, #4]
 801189c:	6a1a      	ldr	r2, [r3, #32]
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	430a      	orrs	r2, r1
 80118a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d008      	beq.n	80118c0 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	430a      	orrs	r2, r1
 80118be:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	4a6a      	ldr	r2, [pc, #424]	@ (8011a70 <HAL_ADC_Init+0x4dc>)
 80118c6:	4293      	cmp	r3, r2
 80118c8:	f000 8093 	beq.w	80119f2 <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	4618      	mov	r0, r3
 80118d2:	f7ff fe25 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 80118d6:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	4618      	mov	r0, r3
 80118de:	f7ff fe46 	bl	801156e <LL_ADC_INJ_IsConversionOngoing>
 80118e2:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80118e4:	697b      	ldr	r3, [r7, #20]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d161      	bne.n	80119ae <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d15e      	bne.n	80119ae <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	7f1b      	ldrb	r3, [r3, #28]
 80118f4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	4960      	ldr	r1, [pc, #384]	@ (8011a7c <HAL_ADC_Init+0x4e8>)
 80118fc:	428b      	cmp	r3, r1
 80118fe:	d102      	bne.n	8011906 <HAL_ADC_Init+0x372>
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011904:	e002      	b.n	801190c <HAL_ADC_Init+0x378>
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801190a:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 801190c:	4313      	orrs	r3, r2
 801190e:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	68db      	ldr	r3, [r3, #12]
 8011916:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801191a:	f023 0303 	bic.w	r3, r3, #3
 801191e:	687a      	ldr	r2, [r7, #4]
 8011920:	6812      	ldr	r2, [r2, #0]
 8011922:	6a39      	ldr	r1, [r7, #32]
 8011924:	430b      	orrs	r3, r1
 8011926:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	68db      	ldr	r3, [r3, #12]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d007      	beq.n	8011940 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	681a      	ldr	r2, [r3, #0]
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	68db      	ldr	r3, [r3, #12]
 8011938:	4619      	mov	r1, r3
 801193a:	4610      	mov	r0, r2
 801193c:	f7ff fb82 	bl	8011044 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8011946:	2b01      	cmp	r3, #1
 8011948:	d11e      	bne.n	8011988 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801194e:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	691a      	ldr	r2, [r3, #16]
 8011956:	4b4a      	ldr	r3, [pc, #296]	@ (8011a80 <HAL_ADC_Init+0x4ec>)
 8011958:	4013      	ands	r3, r2
 801195a:	687a      	ldr	r2, [r7, #4]
 801195c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 801195e:	0411      	lsls	r1, r2, #16
 8011960:	687a      	ldr	r2, [r7, #4]
 8011962:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8011964:	4311      	orrs	r1, r2
 8011966:	687a      	ldr	r2, [r7, #4]
 8011968:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 801196a:	4311      	orrs	r1, r2
 801196c:	687a      	ldr	r2, [r7, #4]
 801196e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8011970:	4311      	orrs	r1, r2
 8011972:	687a      	ldr	r2, [r7, #4]
 8011974:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8011976:	0892      	lsrs	r2, r2, #2
 8011978:	430a      	orrs	r2, r1
 801197a:	431a      	orrs	r2, r3
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	f042 0201 	orr.w	r2, r2, #1
 8011984:	611a      	str	r2, [r3, #16]
 8011986:	e007      	b.n	8011998 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	691a      	ldr	r2, [r3, #16]
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	f022 0201 	bic.w	r2, r2, #1
 8011996:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	691b      	ldr	r3, [r3, #16]
 801199e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	681b      	ldr	r3, [r3, #0]
 80119aa:	430a      	orrs	r2, r1
 80119ac:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80119ae:	687b      	ldr	r3, [r7, #4]
 80119b0:	691b      	ldr	r3, [r3, #16]
 80119b2:	2b01      	cmp	r3, #1
 80119b4:	d10c      	bne.n	80119d0 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80119b6:	687b      	ldr	r3, [r7, #4]
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80119bc:	f023 010f 	bic.w	r1, r3, #15
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119c4:	1e5a      	subs	r2, r3, #1
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	430a      	orrs	r2, r1
 80119cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80119ce:	e007      	b.n	80119e0 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	681b      	ldr	r3, [r3, #0]
 80119d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	f022 020f 	bic.w	r2, r2, #15
 80119de:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80119e4:	f023 0303 	bic.w	r3, r3, #3
 80119e8:	f043 0201 	orr.w	r2, r3, #1
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 80119f0:	e092      	b.n	8011b18 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80119f8:	2b01      	cmp	r3, #1
 80119fa:	d111      	bne.n	8011a20 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8011a04:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 8011a0a:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8011a10:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8011a12:	69fa      	ldr	r2, [r7, #28]
 8011a14:	4313      	orrs	r3, r2
 8011a16:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8011a18:	69fb      	ldr	r3, [r7, #28]
 8011a1a:	f043 0301 	orr.w	r3, r3, #1
 8011a1e:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	691a      	ldr	r2, [r3, #16]
 8011a26:	4b17      	ldr	r3, [pc, #92]	@ (8011a84 <HAL_ADC_Init+0x4f0>)
 8011a28:	4013      	ands	r3, r2
 8011a2a:	687a      	ldr	r2, [r7, #4]
 8011a2c:	6812      	ldr	r2, [r2, #0]
 8011a2e:	69f9      	ldr	r1, [r7, #28]
 8011a30:	430b      	orrs	r3, r1
 8011a32:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	6818      	ldr	r0, [r3, #0]
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011a3c:	461a      	mov	r2, r3
 8011a3e:	2100      	movs	r1, #0
 8011a40:	f7ff fb23 	bl	801108a <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	6818      	ldr	r0, [r3, #0]
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011a4c:	461a      	mov	r2, r3
 8011a4e:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8011a52:	f7ff fb1a 	bl	801108a <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	691b      	ldr	r3, [r3, #16]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d114      	bne.n	8011a88 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	f062 020f 	orn	r2, r2, #15
 8011a6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8011a6e:	e024      	b.n	8011aba <HAL_ADC_Init+0x526>
 8011a70:	46021000 	.word	0x46021000
 8011a74:	fff0c013 	.word	0xfff0c013
 8011a78:	ffde800d 	.word	0xffde800d
 8011a7c:	42028000 	.word	0x42028000
 8011a80:	fc00f81e 	.word	0xfc00f81e
 8011a84:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	691b      	ldr	r3, [r3, #16]
 8011a8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8011a90:	d113      	bne.n	8011aba <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a9c:	3b01      	subs	r3, #1
 8011a9e:	009b      	lsls	r3, r3, #2
 8011aa0:	f003 031c 	and.w	r3, r3, #28
 8011aa4:	f06f 020f 	mvn.w	r2, #15
 8011aa8:	fa02 f103 	lsl.w	r1, r2, r3
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	430a      	orrs	r2, r1
 8011ab8:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	68da      	ldr	r2, [r3, #12]
 8011ac0:	4b18      	ldr	r3, [pc, #96]	@ (8011b24 <HAL_ADC_Init+0x590>)
 8011ac2:	4013      	ands	r3, r2
 8011ac4:	6a3a      	ldr	r2, [r7, #32]
 8011ac6:	429a      	cmp	r2, r3
 8011ac8:	d10b      	bne.n	8011ae2 <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	2200      	movs	r2, #0
 8011ace:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011ad4:	f023 0303 	bic.w	r3, r3, #3
 8011ad8:	f043 0201 	orr.w	r2, r3, #1
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8011ae0:	e01a      	b.n	8011b18 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011ae6:	f023 0312 	bic.w	r3, r3, #18
 8011aea:	f043 0210 	orr.w	r2, r3, #16
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011af6:	f043 0201 	orr.w	r2, r3, #1
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 8011afe:	2301      	movs	r3, #1
 8011b00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8011b04:	e008      	b.n	8011b18 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011b0a:	f043 0210 	orr.w	r2, r3, #16
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8011b12:	2301      	movs	r3, #1
 8011b14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8011b18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8011b1c:	4618      	mov	r0, r3
 8011b1e:	3728      	adds	r7, #40	@ 0x28
 8011b20:	46bd      	mov	sp, r7
 8011b22:	bd80      	pop	{r7, pc}
 8011b24:	833ffff3 	.word	0x833ffff3

08011b28 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b084      	sub	sp, #16
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d101      	bne.n	8011b3a <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8011b36:	2301      	movs	r3, #1
 8011b38:	e1a8      	b.n	8011e8c <HAL_ADC_DeInit+0x364>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011b3e:	f043 0202 	orr.w	r2, r3, #2
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Stop potential conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8011b46:	2103      	movs	r1, #3
 8011b48:	6878      	ldr	r0, [r7, #4]
 8011b4a:	f001 fc77 	bl	801343c <ADC_ConversionStop>
 8011b4e:	4603      	mov	r3, r0
 8011b50:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8011b52:	7bfb      	ldrb	r3, [r7, #15]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d10a      	bne.n	8011b6e <HAL_ADC_DeInit+0x46>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8011b58:	6878      	ldr	r0, [r7, #4]
 8011b5a:	f001 fd9b 	bl	8013694 <ADC_Disable>
 8011b5e:	4603      	mov	r3, r0
 8011b60:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8011b62:	7bfb      	ldrb	r3, [r7, #15]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d102      	bne.n	8011b6e <HAL_ADC_DeInit+0x46>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	2201      	movs	r2, #1
 8011b6c:	679a      	str	r2, [r3, #120]	@ 0x78
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	4a7b      	ldr	r2, [pc, #492]	@ (8011d60 <HAL_ADC_DeInit+0x238>)
 8011b74:	4293      	cmp	r3, r2
 8011b76:	f000 80ff 	beq.w	8011d78 <HAL_ADC_DeInit+0x250>
  {
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	685b      	ldr	r3, [r3, #4]
 8011b80:	687a      	ldr	r2, [r7, #4]
 8011b82:	6812      	ldr	r2, [r2, #0]
 8011b84:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8011b88:	f023 0303 	bic.w	r3, r3, #3
 8011b8c:	6053      	str	r3, [r2, #4]
                                ADC_IT_JEOS  | ADC_IT_JEOC |
                                ADC_IT_EOS   | ADC_IT_EOC  |
                                ADC_IT_EOSMP | ADC_IT_RDY));

    /* Reset register ISR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8011b96:	601a      	str	r2, [r3, #0]
    /* Reset register CR */
    /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
    ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
    no direct reset applicable.
    Update CR register to reset value where doable by software */
    CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN);
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	689a      	ldr	r2, [r3, #8]
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8011ba6:	609a      	str	r2, [r3, #8]
    SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	689a      	ldr	r2, [r3, #8]
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8011bb6:	609a      	str	r2, [r3, #8]

    /* Reset register CFGR */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_AWD1CH  | ADC_CFGR1_JAUTO   | ADC_CFGR1_JAWD1EN |
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	68d9      	ldr	r1, [r3, #12]
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681a      	ldr	r2, [r3, #0]
 8011bc2:	4b68      	ldr	r3, [pc, #416]	@ (8011d64 <HAL_ADC_DeInit+0x23c>)
 8011bc4:	400b      	ands	r3, r1
 8011bc6:	60d3      	str	r3, [r2, #12]
              ADC_CFGR1_CONT    | ADC_CFGR1_OVRMOD  |
              ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL  |
              ADC_CFGR1_RES     | ADC_CFGR1_DMNGT);

    /* Reset register CFGR2 */
    CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	6919      	ldr	r1, [r3, #16]
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681a      	ldr	r2, [r3, #0]
 8011bd2:	4b65      	ldr	r3, [pc, #404]	@ (8011d68 <HAL_ADC_DeInit+0x240>)
 8011bd4:	400b      	ands	r3, r1
 8011bd6:	6113      	str	r3, [r2, #16]
              ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

    /* Reset register SMPR1 */
    CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	695a      	ldr	r2, [r3, #20]
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	f002 4240 	and.w	r2, r2, #3221225472	@ 0xc0000000
 8011be6:	615a      	str	r2, [r3, #20]

    /* Reset register SMPR2 */
    CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	699a      	ldr	r2, [r3, #24]
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 8011bf6:	619a      	str	r2, [r3, #24]
              ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
              ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

    /* Reset register LTR1 and HTR1 */
    CLEAR_BIT(hadc->Instance->LTR1, ADC_LTR_LT);
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c08:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    CLEAR_BIT(hadc->Instance->HTR1, ADC_HTR_HT);
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	681b      	ldr	r3, [r3, #0]
 8011c10:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c1c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

    /* Reset register LTR2 and HTR2*/
    CLEAR_BIT(hadc->Instance->LTR2, ADC_LTR_LT);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c30:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    CLEAR_BIT(hadc->Instance->HTR2, ADC_HTR_HT);
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c44:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

    /* Reset register LTR3 and HTR3 */
    CLEAR_BIT(hadc->Instance->LTR3, ADC_LTR_LT);
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	681b      	ldr	r3, [r3, #0]
 8011c4c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	681b      	ldr	r3, [r3, #0]
 8011c54:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c58:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    CLEAR_BIT(hadc->Instance->HTR3, ADC_HTR_HT);
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	681b      	ldr	r3, [r3, #0]
 8011c68:	f002 427e 	and.w	r2, r2, #4261412864	@ 0xfe000000
 8011c6c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

    /* Reset register SQR1 */
    CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	681a      	ldr	r2, [r3, #0]
 8011c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8011d6c <HAL_ADC_DeInit+0x244>)
 8011c7c:	400b      	ands	r3, r1
 8011c7e:	6313      	str	r3, [r2, #48]	@ 0x30
              ADC_SQR1_SQ1 | ADC_SQR1_L);

    /* Reset register SQR2 */
    CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681a      	ldr	r2, [r3, #0]
 8011c8a:	4b39      	ldr	r3, [pc, #228]	@ (8011d70 <HAL_ADC_DeInit+0x248>)
 8011c8c:	400b      	ands	r3, r1
 8011c8e:	6353      	str	r3, [r2, #52]	@ 0x34
              ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

    /* Reset register SQR3 */
    CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	681a      	ldr	r2, [r3, #0]
 8011c9a:	4b35      	ldr	r3, [pc, #212]	@ (8011d70 <HAL_ADC_DeInit+0x248>)
 8011c9c:	400b      	ands	r3, r1
 8011c9e:	6393      	str	r3, [r2, #56]	@ 0x38
              ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

    /* Reset register SQR4 */
    CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	681b      	ldr	r3, [r3, #0]
 8011ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011ca6:	687a      	ldr	r2, [r7, #4]
 8011ca8:	6812      	ldr	r2, [r2, #0]
 8011caa:	f423 63fb 	bic.w	r3, r3, #2008	@ 0x7d8
 8011cae:	f023 0307 	bic.w	r3, r3, #7
 8011cb2:	63d3      	str	r3, [r2, #60]	@ 0x3c

    /* Reset register DR */
    /* bits in access mode read only, no direct reset applicable*/

    /* Reset register OFR1 */
    CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSETPOS | ADC_OFR1_USAT | ADC_OFR1_SSAT | ADC_OFR1_OFFSET1_CH |
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	2200      	movs	r2, #0
 8011cc0:	661a      	str	r2, [r3, #96]	@ 0x60
              ADC_OFR1_OFFSET1);
    /* Reset register OFR2 */
    CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSETPOS | ADC_OFR2_USAT | ADC_OFR2_SSAT | ADC_OFR2_OFFSET2_CH |
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	2200      	movs	r2, #0
 8011cce:	665a      	str	r2, [r3, #100]	@ 0x64
              ADC_OFR2_OFFSET2);
    /* Reset register OFR3 */
    CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSETPOS | ADC_OFR3_USAT | ADC_OFR3_SSAT | ADC_OFR3_OFFSET3_CH |
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	2200      	movs	r2, #0
 8011cdc:	669a      	str	r2, [r3, #104]	@ 0x68
              ADC_OFR3_OFFSET3);
    /* Reset register OFR4 */
    CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSETPOS | ADC_OFR4_USAT | ADC_OFR4_SSAT | ADC_OFR4_OFFSET4_CH |
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	2200      	movs	r2, #0
 8011cea:	66da      	str	r2, [r3, #108]	@ 0x6c
              ADC_OFR4_OFFSET4);

    /* Reset register GCOMP */
    CLEAR_BIT(hadc->Instance->GCOMP, ADC_GCOMP_GCOMP | ADC_GCOMP_GCOMPCOEFF);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8011d74 <HAL_ADC_DeInit+0x24c>)
 8011cf8:	400b      	ands	r3, r1
 8011cfa:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Reset registers JDR1, JDR2, JDR3, JDR4 */
    /* bits in access mode read only, no direct reset applicable*/

    /* Reset register AWD2CR */
    CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	681b      	ldr	r3, [r3, #0]
 8011d00:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	681b      	ldr	r3, [r3, #0]
 8011d08:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8011d0c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

    /* Reset register AWD3CR */
    CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	681b      	ldr	r3, [r3, #0]
 8011d14:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8011d20:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Reset register DIFSEL */
    CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8011d24:	687b      	ldr	r3, [r7, #4]
 8011d26:	681b      	ldr	r3, [r3, #0]
 8011d28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8011d2c:	687a      	ldr	r2, [r7, #4]
 8011d2e:	6812      	ldr	r2, [r2, #0]
 8011d30:	0d1b      	lsrs	r3, r3, #20
 8011d32:	051b      	lsls	r3, r3, #20
 8011d34:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

    /* Reset register PCSEL */
    CLEAR_BIT(hadc->Instance->PCSEL, ADC_PCSEL_PCSEL);
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	69db      	ldr	r3, [r3, #28]
 8011d3e:	687a      	ldr	r2, [r7, #4]
 8011d40:	6812      	ldr	r2, [r2, #0]
 8011d42:	0d1b      	lsrs	r3, r3, #20
 8011d44:	051b      	lsls	r3, r3, #20
 8011d46:	61d3      	str	r3, [r2, #28]

    /* Reset register CALFACT */
    CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CAPTURE_COEF | ADC_CALFACT_LATCH_COEF);
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8011d58:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8011d5c:	e048      	b.n	8011df0 <HAL_ADC_DeInit+0x2c8>
 8011d5e:	bf00      	nop
 8011d60:	46021000 	.word	0x46021000
 8011d64:	80208010 	.word	0x80208010
 8011d68:	fc00f81c 	.word	0xfc00f81c
 8011d6c:	e0820830 	.word	0xe0820830
 8011d70:	e0820820 	.word	0xe0820820
 8011d74:	7fffc000 	.word	0x7fffc000
  }
  else
  {
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	685b      	ldr	r3, [r3, #4]
 8011d7e:	687a      	ldr	r2, [r7, #4]
 8011d80:	6812      	ldr	r2, [r2, #0]
 8011d82:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 8011d86:	f023 0303 	bic.w	r3, r3, #3
 8011d8a:	6053      	str	r3, [r2, #4]
                                ADC_IT_AWD1  | ADC_IT_OVR  |
                                ADC_IT_EOS   | ADC_IT_EOC  |
                                ADC_IT_EOSMP | ADC_IT_RDY));

    /* Reset register ISR */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	f240 329f 	movw	r2, #927	@ 0x39f
 8011d94:	601a      	str	r2, [r3, #0]
    /* Reset register CR */
    /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
    /* "read-set": no direct reset applicable.                                */

    /* Reset register CFGR1 */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	68d9      	ldr	r1, [r3, #12]
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681a      	ldr	r2, [r3, #0]
 8011da0:	4b3c      	ldr	r3, [pc, #240]	@ (8011e94 <HAL_ADC_DeInit+0x36c>)
 8011da2:	400b      	ands	r3, r1
 8011da4:	60d3      	str	r3, [r2, #12]
                               ADC4_CFGR1_SCANDIR | ADC4_CFGR1_DMACFG | ADC4_CFGR1_DMAEN);

    /* Reset register CFGR2 */
    /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
    /*       already done above.                                              */
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR |
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	6919      	ldr	r1, [r3, #16]
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681a      	ldr	r2, [r3, #0]
 8011db0:	4b39      	ldr	r3, [pc, #228]	@ (8011e98 <HAL_ADC_DeInit+0x370>)
 8011db2:	400b      	ands	r3, r1
 8011db4:	6113      	str	r3, [r2, #16]
                               ADC_CFGR2_TROVS | ADC4_CFGR2_LFTRIG);

    /* Reset register SMPR */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1_SMP1;
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	695a      	ldr	r2, [r3, #20]
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8011dc4:	615a      	str	r2, [r3, #20]

    /* Reset register TR1 */
    hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	6a1a      	ldr	r2, [r3, #32]
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	681b      	ldr	r3, [r3, #0]
 8011dd0:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8011dd4:	621a      	str	r2, [r3, #32]

    /* Reset register CHSELR */
    hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	2200      	movs	r2, #0
 8011de2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset register DR */
    /* bits in access mode read only, no direct reset applicable */

    /* Reset register CCR */
    ADC12_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_VSENSEEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8011de4:	4b2d      	ldr	r3, [pc, #180]	@ (8011e9c <HAL_ADC_DeInit+0x374>)
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	4a2c      	ldr	r2, [pc, #176]	@ (8011e9c <HAL_ADC_DeInit+0x374>)
 8011dea:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8011dee:	6013      	str	r3, [r2, #0]

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	4a2a      	ldr	r2, [pc, #168]	@ (8011ea0 <HAL_ADC_DeInit+0x378>)
 8011df6:	4293      	cmp	r3, r2
 8011df8:	d109      	bne.n	8011e0e <HAL_ADC_DeInit+0x2e6>
 8011dfa:	4829      	ldr	r0, [pc, #164]	@ (8011ea0 <HAL_ADC_DeInit+0x378>)
 8011dfc:	f7ff fb42 	bl	8011484 <LL_ADC_IsEnabled>
 8011e00:	4603      	mov	r3, r0
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	bf0c      	ite	eq
 8011e06:	2301      	moveq	r3, #1
 8011e08:	2300      	movne	r3, #0
 8011e0a:	b2db      	uxtb	r3, r3
 8011e0c:	e008      	b.n	8011e20 <HAL_ADC_DeInit+0x2f8>
 8011e0e:	4825      	ldr	r0, [pc, #148]	@ (8011ea4 <HAL_ADC_DeInit+0x37c>)
 8011e10:	f7ff fb38 	bl	8011484 <LL_ADC_IsEnabled>
 8011e14:	4603      	mov	r3, r0
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	bf0c      	ite	eq
 8011e1a:	2301      	moveq	r3, #1
 8011e1c:	2300      	movne	r3, #0
 8011e1e:	b2db      	uxtb	r3, r3
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d013      	beq.n	8011e4c <HAL_ADC_DeInit+0x324>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	4a1d      	ldr	r2, [pc, #116]	@ (8011ea0 <HAL_ADC_DeInit+0x378>)
 8011e2a:	4293      	cmp	r3, r2
 8011e2c:	d101      	bne.n	8011e32 <HAL_ADC_DeInit+0x30a>
 8011e2e:	4b1b      	ldr	r3, [pc, #108]	@ (8011e9c <HAL_ADC_DeInit+0x374>)
 8011e30:	e000      	b.n	8011e34 <HAL_ADC_DeInit+0x30c>
 8011e32:	4b1d      	ldr	r3, [pc, #116]	@ (8011ea8 <HAL_ADC_DeInit+0x380>)
 8011e34:	681a      	ldr	r2, [r3, #0]
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	681b      	ldr	r3, [r3, #0]
 8011e3a:	4919      	ldr	r1, [pc, #100]	@ (8011ea0 <HAL_ADC_DeInit+0x378>)
 8011e3c:	428b      	cmp	r3, r1
 8011e3e:	d101      	bne.n	8011e44 <HAL_ADC_DeInit+0x31c>
 8011e40:	4b16      	ldr	r3, [pc, #88]	@ (8011e9c <HAL_ADC_DeInit+0x374>)
 8011e42:	e000      	b.n	8011e46 <HAL_ADC_DeInit+0x31e>
 8011e44:	4b18      	ldr	r3, [pc, #96]	@ (8011ea8 <HAL_ADC_DeInit+0x380>)
 8011e46:	f022 72fe 	bic.w	r2, r2, #33292288	@ 0x1fc0000
 8011e4a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: RCC clock, NVIC */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware: RCC clock, NVIC */
  HAL_ADC_MspDeInit(hadc);
 8011e4c:	6878      	ldr	r0, [r7, #4]
 8011e4e:	f7fc fe81 	bl	800eb54 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2200      	movs	r2, #0
 8011e56:	67da      	str	r2, [r3, #124]	@ 0x7c

  if (hadc->Instance == ADC4)
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	4a11      	ldr	r2, [pc, #68]	@ (8011ea4 <HAL_ADC_DeInit+0x37c>)
 8011e5e:	4293      	cmp	r3, r2
 8011e60:	d104      	bne.n	8011e6c <HAL_ADC_DeInit+0x344>
  {
    /* Reset HAL ADC handle variable */
    hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	2200      	movs	r2, #0
 8011e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 8011e6a:	e007      	b.n	8011e7c <HAL_ADC_DeInit+0x354>
  }
  else
  {
    /* Reset injected channel configuration parameters */
    hadc->InjectionConfig.ContextQueue = 0;
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	2200      	movs	r2, #0
 8011e70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hadc->InjectionConfig.ChannelCount = 0;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	2200      	movs	r2, #0
 8011e78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	2200      	movs	r2, #0
 8011e80:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_UNLOCK(hadc);
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	2200      	movs	r2, #0
 8011e86:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8011e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	3710      	adds	r7, #16
 8011e90:	46bd      	mov	sp, r7
 8011e92:	bd80      	pop	{r7, pc}
 8011e94:	831e8000 	.word	0x831e8000
 8011e98:	dffffde2 	.word	0xdffffde2
 8011e9c:	42028308 	.word	0x42028308
 8011ea0:	42028000 	.word	0x42028000
 8011ea4:	46021000 	.word	0x46021000
 8011ea8:	46021308 	.word	0x46021308

08011eac <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, const uint32_t *pData, uint32_t Length)
{
 8011eac:	b580      	push	{r7, lr}
 8011eae:	b0a2      	sub	sp, #136	@ 0x88
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	60f8      	str	r0, [r7, #12]
 8011eb4:	60b9      	str	r1, [r7, #8]
 8011eb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f7ff fb2f 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	f040 80e9 	bne.w	801209c <HAL_ADC_Start_DMA+0x1f0>
  {
    __HAL_LOCK(hadc);
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8011ed0:	2b01      	cmp	r3, #1
 8011ed2:	d101      	bne.n	8011ed8 <HAL_ADC_Start_DMA+0x2c>
 8011ed4:	2302      	movs	r3, #2
 8011ed6:	e0e6      	b.n	80120a6 <HAL_ADC_Start_DMA+0x1fa>
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	2201      	movs	r2, #1
 8011edc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      tmp_hal_status = ADC_Enable(hadc);
 8011ee0:	68f8      	ldr	r0, [r7, #12]
 8011ee2:	f001 fb67 	bl	80135b4 <ADC_Enable>
 8011ee6:	4603      	mov	r3, r0
 8011ee8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8011eec:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	f040 80ce 	bne.w	8012092 <HAL_ADC_Start_DMA+0x1e6>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011efa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8011efe:	f023 0301 	bic.w	r3, r3, #1
 8011f02:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011f06:	68fb      	ldr	r3, [r7, #12]
 8011f08:	679a      	str	r2, [r3, #120]	@ 0x78
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

        if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	4a68      	ldr	r2, [pc, #416]	@ (80120b0 <HAL_ADC_Start_DMA+0x204>)
 8011f10:	4293      	cmp	r3, r2
 8011f12:	d010      	beq.n	8011f36 <HAL_ADC_Start_DMA+0x8a>
          {
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
          }
#endif /* ADC_MULTIMODE_SUPPORT */
          /* Check if a conversion is on going on ADC group injected */
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8011f14:	68fb      	ldr	r3, [r7, #12]
 8011f16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011f18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d006      	beq.n	8011f2e <HAL_ADC_Start_DMA+0x82>
          {
            /* Reset ADC error code fields related to regular conversions only */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011f24:	f023 0206 	bic.w	r2, r3, #6
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8011f2c:	e006      	b.n	8011f3c <HAL_ADC_Start_DMA+0x90>
          }
          else
          {
            /* Reset all ADC error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 8011f2e:	68fb      	ldr	r3, [r7, #12]
 8011f30:	2200      	movs	r2, #0
 8011f32:	67da      	str	r2, [r3, #124]	@ 0x7c
 8011f34:	e002      	b.n	8011f3c <HAL_ADC_Start_DMA+0x90>
          }
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	2200      	movs	r2, #0
 8011f3a:	67da      	str	r2, [r3, #124]	@ 0x7c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8011f3c:	68fb      	ldr	r3, [r7, #12]
 8011f3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f40:	4a5c      	ldr	r2, [pc, #368]	@ (80120b4 <HAL_ADC_Start_DMA+0x208>)
 8011f42:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f48:	4a5b      	ldr	r2, [pc, #364]	@ (80120b8 <HAL_ADC_Start_DMA+0x20c>)
 8011f4a:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8011f4c:	68fb      	ldr	r3, [r7, #12]
 8011f4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f50:	4a5a      	ldr	r2, [pc, #360]	@ (80120bc <HAL_ADC_Start_DMA+0x210>)
 8011f52:	669a      	str	r2, [r3, #104]	@ 0x68
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	221c      	movs	r2, #28
 8011f5a:	601a      	str	r2, [r3, #0]

        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	685a      	ldr	r2, [r3, #4]
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	f042 0210 	orr.w	r2, r2, #16
 8011f72:	605a      	str	r2, [r3, #4]

        if (hadc->Instance == ADC4)
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	4a4d      	ldr	r2, [pc, #308]	@ (80120b0 <HAL_ADC_Start_DMA+0x204>)
 8011f7a:	4293      	cmp	r3, r2
 8011f7c:	d107      	bne.n	8011f8e <HAL_ADC_Start_DMA+0xe2>
        {
          /* Enable ADC DMA mode */
          hadc->Instance->CFGR1 |= ADC4_CFGR1_DMAEN;
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	68da      	ldr	r2, [r3, #12]
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	f042 0201 	orr.w	r2, r2, #1
 8011f8c:	60da      	str	r2, [r3, #12]
        }

        /* Start the DMA channel */
        /* Check linkedlist mode */
        if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d04f      	beq.n	801203c <HAL_ADC_Start_DMA+0x190>
        {
          if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head != NULL))
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011fa0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d046      	beq.n	8012034 <HAL_ADC_Start_DMA+0x188>
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d040      	beq.n	8012034 <HAL_ADC_Start_DMA+0x188>
          {
            /* Length should be converted to number of bytes */
            if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != HAL_OK)
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011fb8:	681a      	ldr	r2, [r3, #0]
 8011fba:	f107 0314 	add.w	r3, r7, #20
 8011fbe:	4611      	mov	r1, r2
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f003 fa41 	bl	8015448 <HAL_DMAEx_List_GetNodeConfig>
 8011fc6:	4603      	mov	r3, r0
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d001      	beq.n	8011fd0 <HAL_ADC_Start_DMA+0x124>
            {
              return HAL_ERROR;
 8011fcc:	2301      	movs	r3, #1
 8011fce:	e06a      	b.n	80120a6 <HAL_ADC_Start_DMA+0x1fa>
            }

            /* Length should be converted to number of bytes */
            if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 8011fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fd2:	2b02      	cmp	r3, #2
 8011fd4:	d104      	bne.n	8011fe0 <HAL_ADC_Start_DMA+0x134>
            {
              /* Word -> Bytes */
              LengthInBytes = Length * 4U;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	009b      	lsls	r3, r3, #2
 8011fda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011fde:	e00a      	b.n	8011ff6 <HAL_ADC_Start_DMA+0x14a>
            }
            else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8011fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011fe2:	2b01      	cmp	r3, #1
 8011fe4:	d104      	bne.n	8011ff0 <HAL_ADC_Start_DMA+0x144>
            {
              /* Halfword -> Bytes */
              LengthInBytes = Length * 2U;
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	005b      	lsls	r3, r3, #1
 8011fea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011fee:	e002      	b.n	8011ff6 <HAL_ADC_Start_DMA+0x14a>
            }
            else /* Bytes */
            {
              /* Same size already expressed in Bytes */
              LengthInBytes = Length;
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            }

            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint32_t)LengthInBytes;
 8011ff6:	68fb      	ldr	r3, [r7, #12]
 8011ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8012002:	609a      	str	r2, [r3, #8]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
                (uint32_t)&hadc->Instance->DR;
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	f103 0240 	add.w	r2, r3, #64	@ 0x40
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =                  \
 801200c:	68fb      	ldr	r3, [r7, #12]
 801200e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	60da      	str	r2, [r3, #12]
            hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint32_t)pData;
 8012016:	68fb      	ldr	r3, [r7, #12]
 8012018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801201a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801201c:	681b      	ldr	r3, [r3, #0]
 801201e:	68ba      	ldr	r2, [r7, #8]
 8012020:	611a      	str	r2, [r3, #16]
            tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012026:	4618      	mov	r0, r3
 8012028:	f003 f97a 	bl	8015320 <HAL_DMAEx_List_Start_IT>
 801202c:	4603      	mov	r3, r0
 801202e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8012032:	e028      	b.n	8012086 <HAL_ADC_Start_DMA+0x1da>
          }
          else
          {
            tmp_hal_status = HAL_ERROR;
 8012034:	2301      	movs	r3, #1
 8012036:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 801203a:	e024      	b.n	8012086 <HAL_ADC_Start_DMA+0x1da>
          }
        }
        else
        {
          /* Length should be converted to number of bytes */
          if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012040:	699b      	ldr	r3, [r3, #24]
 8012042:	2b02      	cmp	r3, #2
 8012044:	d104      	bne.n	8012050 <HAL_ADC_Start_DMA+0x1a4>
          {
            /* Word -> Bytes */
            LengthInBytes = Length * 4U;
 8012046:	687b      	ldr	r3, [r7, #4]
 8012048:	009b      	lsls	r3, r3, #2
 801204a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801204e:	e00c      	b.n	801206a <HAL_ADC_Start_DMA+0x1be>
          }
          else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012054:	699b      	ldr	r3, [r3, #24]
 8012056:	2b01      	cmp	r3, #1
 8012058:	d104      	bne.n	8012064 <HAL_ADC_Start_DMA+0x1b8>
          {
            /* Halfword -> Bytes */
            LengthInBytes = Length * 2U;
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	005b      	lsls	r3, r3, #1
 801205e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012062:	e002      	b.n	801206a <HAL_ADC_Start_DMA+0x1be>
          }
          else /* Bytes */
          {
            /* Same size already expressed in Bytes */
            LengthInBytes = Length;
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
          }

          tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData,        \
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	3340      	adds	r3, #64	@ 0x40
 8012074:	4619      	mov	r1, r3
 8012076:	68ba      	ldr	r2, [r7, #8]
 8012078:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801207c:	f002 fbee 	bl	801485c <HAL_DMA_Start_IT>
 8012080:	4603      	mov	r3, r0
 8012082:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	4618      	mov	r0, r3
 801208c:	f7ff fa20 	bl	80114d0 <LL_ADC_REG_StartConversion>
 8012090:	e007      	b.n	80120a2 <HAL_ADC_Start_DMA+0x1f6>
      }
      else
      {
        __HAL_UNLOCK(hadc);
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	2200      	movs	r2, #0
 8012096:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 801209a:	e002      	b.n	80120a2 <HAL_ADC_Start_DMA+0x1f6>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 801209c:	2302      	movs	r3, #2
 801209e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  }

  return tmp_hal_status;
 80120a2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 80120a6:	4618      	mov	r0, r3
 80120a8:	3788      	adds	r7, #136	@ 0x88
 80120aa:	46bd      	mov	sp, r7
 80120ac:	bd80      	pop	{r7, pc}
 80120ae:	bf00      	nop
 80120b0:	46021000 	.word	0x46021000
 80120b4:	08013753 	.word	0x08013753
 80120b8:	0801382b 	.word	0x0801382b
 80120bc:	08013847 	.word	0x08013847

080120c0 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80120c0:	b580      	push	{r7, lr}
 80120c2:	b084      	sub	sp, #16
 80120c4:	af00      	add	r7, sp, #0
 80120c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80120ce:	2b01      	cmp	r3, #1
 80120d0:	d101      	bne.n	80120d6 <HAL_ADC_Stop_DMA+0x16>
 80120d2:	2302      	movs	r3, #2
 80120d4:	e066      	b.n	80121a4 <HAL_ADC_Stop_DMA+0xe4>
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	2201      	movs	r2, #1
 80120da:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80120de:	2103      	movs	r1, #3
 80120e0:	6878      	ldr	r0, [r7, #4]
 80120e2:	f001 f9ab 	bl	801343c <ADC_ConversionStop>
 80120e6:	4603      	mov	r3, r0
 80120e8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80120ea:	7bfb      	ldrb	r3, [r7, #15]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d154      	bne.n	801219a <HAL_ADC_Stop_DMA+0xda>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    /* Note: For ADC1 and ADC2, DMA configuration kept for potential next ADC start DMA action. */
    if (hadc->Instance == ADC4)
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	681b      	ldr	r3, [r3, #0]
 80120f4:	4a2d      	ldr	r2, [pc, #180]	@ (80121ac <HAL_ADC_Stop_DMA+0xec>)
 80120f6:	4293      	cmp	r3, r2
 80120f8:	d107      	bne.n	801210a <HAL_ADC_Stop_DMA+0x4a>
    {

      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN);
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	68da      	ldr	r2, [r3, #12]
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	f022 0201 	bic.w	r2, r2, #1
 8012108:	60da      	str	r2, [r3, #12]
    }

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801210e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8012112:	b2db      	uxtb	r3, r3
 8012114:	2b02      	cmp	r3, #2
 8012116:	d10f      	bne.n	8012138 <HAL_ADC_Stop_DMA+0x78>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801211c:	4618      	mov	r0, r3
 801211e:	f002 fbfd 	bl	801491c <HAL_DMA_Abort>
 8012122:	4603      	mov	r3, r0
 8012124:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8012126:	7bfb      	ldrb	r3, [r7, #15]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d005      	beq.n	8012138 <HAL_ADC_Stop_DMA+0x78>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012130:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	679a      	str	r2, [r3, #120]	@ 0x78
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	685a      	ldr	r2, [r3, #4]
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	f022 0210 	bic.w	r2, r2, #16
 8012146:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8012148:	7bfb      	ldrb	r3, [r7, #15]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d105      	bne.n	801215a <HAL_ADC_Stop_DMA+0x9a>
    {
      tmp_hal_status = ADC_Disable(hadc);
 801214e:	6878      	ldr	r0, [r7, #4]
 8012150:	f001 faa0 	bl	8013694 <ADC_Disable>
 8012154:	4603      	mov	r3, r0
 8012156:	73fb      	strb	r3, [r7, #15]
 8012158:	e002      	b.n	8012160 <HAL_ADC_Stop_DMA+0xa0>
    }
    else
    {
      (void)ADC_Disable(hadc);
 801215a:	6878      	ldr	r0, [r7, #4]
 801215c:	f001 fa9a 	bl	8013694 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8012160:	7bfb      	ldrb	r3, [r7, #15]
 8012162:	2b00      	cmp	r3, #0
 8012164:	d119      	bne.n	801219a <HAL_ADC_Stop_DMA+0xda>
    {
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	681b      	ldr	r3, [r3, #0]
 801216a:	4a10      	ldr	r2, [pc, #64]	@ (80121ac <HAL_ADC_Stop_DMA+0xec>)
 801216c:	4293      	cmp	r3, r2
 801216e:	d00a      	beq.n	8012186 <HAL_ADC_Stop_DMA+0xc6>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012174:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8012178:	f023 0301 	bic.w	r3, r3, #1
 801217c:	f043 0201 	orr.w	r2, r3, #1
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	679a      	str	r2, [r3, #120]	@ 0x78
 8012184:	e009      	b.n	801219a <HAL_ADC_Stop_DMA+0xda>
      }
      else
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801218a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801218e:	f023 0301 	bic.w	r3, r3, #1
 8012192:	f043 0201 	orr.w	r2, r3, #1
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	679a      	str	r2, [r3, #120]	@ 0x78
      }
    }
  }

  __HAL_UNLOCK(hadc);
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	2200      	movs	r2, #0
 801219e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80121a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80121a4:	4618      	mov	r0, r3
 80121a6:	3710      	adds	r7, #16
 80121a8:	46bd      	mov	sp, r7
 80121aa:	bd80      	pop	{r7, pc}
 80121ac:	46021000 	.word	0x46021000

080121b0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80121b0:	b580      	push	{r7, lr}
 80121b2:	b088      	sub	sp, #32
 80121b4:	af00      	add	r7, sp, #0
 80121b6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80121b8:	2300      	movs	r3, #0
 80121ba:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	681b      	ldr	r3, [r3, #0]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	685b      	ldr	r3, [r3, #4]
 80121ca:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80121cc:	69bb      	ldr	r3, [r7, #24]
 80121ce:	f003 0302 	and.w	r3, r3, #2
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d017      	beq.n	8012206 <HAL_ADC_IRQHandler+0x56>
 80121d6:	697b      	ldr	r3, [r7, #20]
 80121d8:	f003 0302 	and.w	r3, r3, #2
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d012      	beq.n	8012206 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80121e4:	f003 0310 	and.w	r3, r3, #16
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d105      	bne.n	80121f8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80121f0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80121f8:	6878      	ldr	r0, [r7, #4]
 80121fa:	f001 fcf1 	bl	8013be0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	2202      	movs	r2, #2
 8012204:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8012206:	69bb      	ldr	r3, [r7, #24]
 8012208:	f003 0304 	and.w	r3, r3, #4
 801220c:	2b00      	cmp	r3, #0
 801220e:	d004      	beq.n	801221a <HAL_ADC_IRQHandler+0x6a>
 8012210:	697b      	ldr	r3, [r7, #20]
 8012212:	f003 0304 	and.w	r3, r3, #4
 8012216:	2b00      	cmp	r3, #0
 8012218:	d10b      	bne.n	8012232 <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 801221a:	69bb      	ldr	r3, [r7, #24]
 801221c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8012220:	2b00      	cmp	r3, #0
 8012222:	f000 80a4 	beq.w	801236e <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8012226:	697b      	ldr	r3, [r7, #20]
 8012228:	f003 0308 	and.w	r3, r3, #8
 801222c:	2b00      	cmp	r3, #0
 801222e:	f000 809e 	beq.w	801236e <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012236:	f003 0310 	and.w	r3, r3, #16
 801223a:	2b00      	cmp	r3, #0
 801223c:	d105      	bne.n	801224a <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012242:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	4a3d      	ldr	r2, [pc, #244]	@ (8012344 <HAL_ADC_IRQHandler+0x194>)
 8012250:	4293      	cmp	r3, r2
 8012252:	d047      	beq.n	80122e4 <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	4618      	mov	r0, r3
 801225a:	f7fe ff35 	bl	80110c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 801225e:	4603      	mov	r3, r0
 8012260:	2b00      	cmp	r3, #0
 8012262:	d07d      	beq.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	68db      	ldr	r3, [r3, #12]
 801226a:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 801226c:	693b      	ldr	r3, [r7, #16]
 801226e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012272:	2b00      	cmp	r3, #0
 8012274:	d174      	bne.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	f003 0308 	and.w	r3, r3, #8
 8012280:	2b08      	cmp	r3, #8
 8012282:	d16d      	bne.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	4618      	mov	r0, r3
 801228a:	f7ff f949 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 801228e:	4603      	mov	r3, r0
 8012290:	2b00      	cmp	r3, #0
 8012292:	d11a      	bne.n	80122ca <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	685a      	ldr	r2, [r3, #4]
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	f022 020c 	bic.w	r2, r2, #12
 80122a2:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80122a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80122b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d151      	bne.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80122bc:	687b      	ldr	r3, [r7, #4]
 80122be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80122c0:	f043 0201 	orr.w	r2, r3, #1
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	679a      	str	r2, [r3, #120]	@ 0x78
 80122c8:	e04a      	b.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80122ce:	f043 0210 	orr.w	r2, r3, #16
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80122d6:	687b      	ldr	r3, [r7, #4]
 80122d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80122da:	f043 0201 	orr.w	r2, r3, #1
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80122e2:	e03d      	b.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80122e4:	687b      	ldr	r3, [r7, #4]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	4618      	mov	r0, r3
 80122ea:	f7fe feed 	bl	80110c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80122ee:	4603      	mov	r3, r0
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d035      	beq.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d130      	bne.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	681b      	ldr	r3, [r3, #0]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	f003 0308 	and.w	r3, r3, #8
 8012308:	2b08      	cmp	r3, #8
 801230a:	d129      	bne.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	4618      	mov	r0, r3
 8012312:	f7ff f905 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 8012316:	4603      	mov	r3, r0
 8012318:	2b00      	cmp	r3, #0
 801231a:	d115      	bne.n	8012348 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	685a      	ldr	r2, [r3, #4]
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	f022 020c 	bic.w	r2, r2, #12
 801232a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012334:	f023 0301 	bic.w	r3, r3, #1
 8012338:	f043 0201 	orr.w	r2, r3, #1
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	679a      	str	r2, [r3, #120]	@ 0x78
 8012340:	e00e      	b.n	8012360 <HAL_ADC_IRQHandler+0x1b0>
 8012342:	bf00      	nop
 8012344:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801234c:	f043 0220 	orr.w	r2, r3, #32
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012358:	f043 0201 	orr.w	r2, r3, #1
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f7ee ff43 	bl	80011ec <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	220c      	movs	r2, #12
 801236c:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	4a6d      	ldr	r2, [pc, #436]	@ (8012528 <HAL_ADC_IRQHandler+0x378>)
 8012374:	4293      	cmp	r3, r2
 8012376:	d06f      	beq.n	8012458 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8012378:	69bb      	ldr	r3, [r7, #24]
 801237a:	f003 0320 	and.w	r3, r3, #32
 801237e:	2b00      	cmp	r3, #0
 8012380:	d004      	beq.n	801238c <HAL_ADC_IRQHandler+0x1dc>
 8012382:	697b      	ldr	r3, [r7, #20]
 8012384:	f003 0320 	and.w	r3, r3, #32
 8012388:	2b00      	cmp	r3, #0
 801238a:	d109      	bne.n	80123a0 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 801238c:	69bb      	ldr	r3, [r7, #24]
 801238e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8012392:	2b00      	cmp	r3, #0
 8012394:	d060      	beq.n	8012458 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8012396:	697b      	ldr	r3, [r7, #20]
 8012398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801239c:	2b00      	cmp	r3, #0
 801239e:	d05b      	beq.n	8012458 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80123a4:	f003 0310 	and.w	r3, r3, #16
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d105      	bne.n	80123b8 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80123b0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	4618      	mov	r0, r3
 80123be:	f7fe ff50 	bl	8011262 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80123c2:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	4618      	mov	r0, r3
 80123ca:	f7fe fe7d 	bl	80110c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80123ce:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	68db      	ldr	r3, [r3, #12]
 80123d6:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d035      	beq.n	801244a <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 80123de:	693b      	ldr	r3, [r7, #16]
 80123e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d007      	beq.n	80123f8 <HAL_ADC_IRQHandler+0x248>
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d02d      	beq.n	801244a <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 80123ee:	693b      	ldr	r3, [r7, #16]
 80123f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d128      	bne.n	801244a <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012402:	2b40      	cmp	r3, #64	@ 0x40
 8012404:	d121      	bne.n	801244a <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4618      	mov	r0, r3
 801240c:	f7ff f8af 	bl	801156e <LL_ADC_INJ_IsConversionOngoing>
 8012410:	4603      	mov	r3, r0
 8012412:	2b00      	cmp	r3, #0
 8012414:	d119      	bne.n	801244a <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	681b      	ldr	r3, [r3, #0]
 801241a:	685a      	ldr	r2, [r3, #4]
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8012424:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801242a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801243a:	2b00      	cmp	r3, #0
 801243c:	d105      	bne.n	801244a <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012442:	f043 0201 	orr.w	r2, r3, #1
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 801244a:	6878      	ldr	r0, [r7, #4]
 801244c:	f001 fbaa 	bl	8013ba4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	681b      	ldr	r3, [r3, #0]
 8012454:	2260      	movs	r2, #96	@ 0x60
 8012456:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8012458:	69bb      	ldr	r3, [r7, #24]
 801245a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801245e:	2b00      	cmp	r3, #0
 8012460:	d011      	beq.n	8012486 <HAL_ADC_IRQHandler+0x2d6>
 8012462:	697b      	ldr	r3, [r7, #20]
 8012464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012468:	2b00      	cmp	r3, #0
 801246a:	d00c      	beq.n	8012486 <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012470:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8012478:	6878      	ldr	r0, [r7, #4]
 801247a:	f000 f8d5 	bl	8012628 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	2280      	movs	r2, #128	@ 0x80
 8012484:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8012486:	69bb      	ldr	r3, [r7, #24]
 8012488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801248c:	2b00      	cmp	r3, #0
 801248e:	d012      	beq.n	80124b6 <HAL_ADC_IRQHandler+0x306>
 8012490:	697b      	ldr	r3, [r7, #20]
 8012492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012496:	2b00      	cmp	r3, #0
 8012498:	d00d      	beq.n	80124b6 <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801249e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80124a6:	6878      	ldr	r0, [r7, #4]
 80124a8:	f001 fb86 	bl	8013bb8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80124b4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80124b6:	69bb      	ldr	r3, [r7, #24]
 80124b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d012      	beq.n	80124e6 <HAL_ADC_IRQHandler+0x336>
 80124c0:	697b      	ldr	r3, [r7, #20]
 80124c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d00d      	beq.n	80124e6 <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80124ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80124d6:	6878      	ldr	r0, [r7, #4]
 80124d8:	f001 fb78 	bl	8013bcc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80124e4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80124e6:	69bb      	ldr	r3, [r7, #24]
 80124e8:	f003 0310 	and.w	r3, r3, #16
 80124ec:	2b00      	cmp	r3, #0
 80124ee:	d03d      	beq.n	801256c <HAL_ADC_IRQHandler+0x3bc>
 80124f0:	697b      	ldr	r3, [r7, #20]
 80124f2:	f003 0310 	and.w	r3, r3, #16
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d038      	beq.n	801256c <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d102      	bne.n	8012508 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 8012502:	2301      	movs	r3, #1
 8012504:	61fb      	str	r3, [r7, #28]
 8012506:	e01b      	b.n	8012540 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	4a06      	ldr	r2, [pc, #24]	@ (8012528 <HAL_ADC_IRQHandler+0x378>)
 801250e:	4293      	cmp	r3, r2
 8012510:	d00c      	beq.n	801252c <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	68db      	ldr	r3, [r3, #12]
 8012518:	f003 0303 	and.w	r3, r3, #3
 801251c:	2b00      	cmp	r3, #0
 801251e:	d00f      	beq.n	8012540 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 8012520:	2301      	movs	r3, #1
 8012522:	61fb      	str	r3, [r7, #28]
 8012524:	e00c      	b.n	8012540 <HAL_ADC_IRQHandler+0x390>
 8012526:	bf00      	nop
 8012528:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	4618      	mov	r0, r3
 8012532:	f7fe fe88 	bl	8011246 <LL_ADC_REG_GetDMATransfer>
 8012536:	4603      	mov	r3, r0
 8012538:	2b00      	cmp	r3, #0
 801253a:	d001      	beq.n	8012540 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 801253c:	2301      	movs	r3, #1
 801253e:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8012540:	69fb      	ldr	r3, [r7, #28]
 8012542:	2b01      	cmp	r3, #1
 8012544:	d10e      	bne.n	8012564 <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801254a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8012556:	f043 0202 	orr.w	r2, r3, #2
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 801255e:	6878      	ldr	r0, [r7, #4]
 8012560:	f000 f86c 	bl	801263c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	2210      	movs	r2, #16
 801256a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 801256c:	69bb      	ldr	r3, [r7, #24]
 801256e:	f003 0301 	and.w	r3, r3, #1
 8012572:	2b00      	cmp	r3, #0
 8012574:	d01b      	beq.n	80125ae <HAL_ADC_IRQHandler+0x3fe>
 8012576:	697b      	ldr	r3, [r7, #20]
 8012578:	f003 0301 	and.w	r3, r3, #1
 801257c:	2b00      	cmp	r3, #0
 801257e:	d016      	beq.n	80125ae <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012584:	f003 0310 	and.w	r3, r3, #16
 8012588:	2b00      	cmp	r3, #0
 801258a:	d105      	bne.n	8012598 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012590:	f043 0201 	orr.w	r2, r3, #1
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8012598:	6878      	ldr	r0, [r7, #4]
 801259a:	f000 f86d 	bl	8012678 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	685a      	ldr	r2, [r3, #4]
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	f022 0201 	bic.w	r2, r2, #1
 80125ac:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	4a17      	ldr	r2, [pc, #92]	@ (8012610 <HAL_ADC_IRQHandler+0x460>)
 80125b4:	4293      	cmp	r3, r2
 80125b6:	d126      	bne.n	8012606 <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 80125b8:	69bb      	ldr	r3, [r7, #24]
 80125ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d00c      	beq.n	80125dc <HAL_ADC_IRQHandler+0x42c>
 80125c2:	697b      	ldr	r3, [r7, #20]
 80125c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d007      	beq.n	80125dc <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 80125cc:	6878      	ldr	r0, [r7, #4]
 80125ce:	f000 f83f 	bl	8012650 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80125da:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 80125dc:	69bb      	ldr	r3, [r7, #24]
 80125de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d00f      	beq.n	8012606 <HAL_ADC_IRQHandler+0x456>
 80125e6:	697b      	ldr	r3, [r7, #20]
 80125e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d00a      	beq.n	8012606 <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 80125f0:	6878      	ldr	r0, [r7, #4]
 80125f2:	f000 f837 	bl	8012664 <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	685a      	ldr	r2, [r3, #4]
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012604:	605a      	str	r2, [r3, #4]
    }
  }
}
 8012606:	bf00      	nop
 8012608:	3720      	adds	r7, #32
 801260a:	46bd      	mov	sp, r7
 801260c:	bd80      	pop	{r7, pc}
 801260e:	bf00      	nop
 8012610:	46021000 	.word	0x46021000

08012614 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8012614:	b480      	push	{r7}
 8012616:	b083      	sub	sp, #12
 8012618:	af00      	add	r7, sp, #0
 801261a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 801261c:	bf00      	nop
 801261e:	370c      	adds	r7, #12
 8012620:	46bd      	mov	sp, r7
 8012622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012626:	4770      	bx	lr

08012628 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8012628:	b480      	push	{r7}
 801262a:	b083      	sub	sp, #12
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8012630:	bf00      	nop
 8012632:	370c      	adds	r7, #12
 8012634:	46bd      	mov	sp, r7
 8012636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801263a:	4770      	bx	lr

0801263c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 801263c:	b480      	push	{r7}
 801263e:	b083      	sub	sp, #12
 8012640:	af00      	add	r7, sp, #0
 8012642:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8012644:	bf00      	nop
 8012646:	370c      	adds	r7, #12
 8012648:	46bd      	mov	sp, r7
 801264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264e:	4770      	bx	lr

08012650 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8012650:	b480      	push	{r7}
 8012652:	b083      	sub	sp, #12
 8012654:	af00      	add	r7, sp, #0
 8012656:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8012658:	bf00      	nop
 801265a:	370c      	adds	r7, #12
 801265c:	46bd      	mov	sp, r7
 801265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012662:	4770      	bx	lr

08012664 <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 8012664:	b480      	push	{r7}
 8012666:	b083      	sub	sp, #12
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 801266c:	bf00      	nop
 801266e:	370c      	adds	r7, #12
 8012670:	46bd      	mov	sp, r7
 8012672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012676:	4770      	bx	lr

08012678 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8012678:	b480      	push	{r7}
 801267a:	b083      	sub	sp, #12
 801267c:	af00      	add	r7, sp, #0
 801267e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8012680:	bf00      	nop
 8012682:	370c      	adds	r7, #12
 8012684:	46bd      	mov	sp, r7
 8012686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801268a:	4770      	bx	lr

0801268c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 801268c:	b580      	push	{r7, lr}
 801268e:	b0bc      	sub	sp, #240	@ 0xf0
 8012690:	af00      	add	r7, sp, #0
 8012692:	6078      	str	r0, [r7, #4]
 8012694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8012696:	2300      	movs	r3, #0
 8012698:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 801269c:	2300      	movs	r3, #0
 801269e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	4aa8      	ldr	r2, [pc, #672]	@ (8012948 <HAL_ADC_ConfigChannel+0x2bc>)
 80126a6:	4293      	cmp	r3, r2
 80126a8:	d103      	bne.n	80126b2 <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	691b      	ldr	r3, [r3, #16]
 80126ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80126b8:	2b01      	cmp	r3, #1
 80126ba:	d102      	bne.n	80126c2 <HAL_ADC_ConfigChannel+0x36>
 80126bc:	2302      	movs	r3, #2
 80126be:	f000 beb5 	b.w	801342c <HAL_ADC_ConfigChannel+0xda0>
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	2201      	movs	r2, #1
 80126c6:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	4618      	mov	r0, r3
 80126d0:	f7fe ff26 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 80126d4:	4603      	mov	r3, r0
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	f040 8695 	bne.w	8013406 <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	4a99      	ldr	r2, [pc, #612]	@ (8012948 <HAL_ADC_ConfigChannel+0x2bc>)
 80126e2:	4293      	cmp	r3, r2
 80126e4:	f000 83ea 	beq.w	8012ebc <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 80126e8:	683b      	ldr	r3, [r7, #0]
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d108      	bne.n	8012706 <HAL_ADC_ConfigChannel+0x7a>
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	0e9b      	lsrs	r3, r3, #26
 80126fa:	f003 031f 	and.w	r3, r3, #31
 80126fe:	2201      	movs	r2, #1
 8012700:	fa02 f303 	lsl.w	r3, r2, r3
 8012704:	e01d      	b.n	8012742 <HAL_ADC_ConfigChannel+0xb6>
 8012706:	683b      	ldr	r3, [r7, #0]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801270e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8012712:	fa93 f3a3 	rbit	r3, r3
 8012716:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 801271a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 801271e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 8012722:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012726:	2b00      	cmp	r3, #0
 8012728:	d101      	bne.n	801272e <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 801272a:	2320      	movs	r3, #32
 801272c:	e004      	b.n	8012738 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 801272e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012732:	fab3 f383 	clz	r3, r3
 8012736:	b2db      	uxtb	r3, r3
 8012738:	f003 031f 	and.w	r3, r3, #31
 801273c:	2201      	movs	r2, #1
 801273e:	fa02 f303 	lsl.w	r3, r2, r3
 8012742:	687a      	ldr	r2, [r7, #4]
 8012744:	6812      	ldr	r2, [r2, #0]
 8012746:	69d1      	ldr	r1, [r2, #28]
 8012748:	687a      	ldr	r2, [r7, #4]
 801274a:	6812      	ldr	r2, [r2, #0]
 801274c:	430b      	orrs	r3, r1
 801274e:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	6818      	ldr	r0, [r3, #0]
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	6859      	ldr	r1, [r3, #4]
 8012758:	683b      	ldr	r3, [r7, #0]
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	461a      	mov	r2, r3
 801275e:	f7fe fcc7 	bl	80110f0 <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	4618      	mov	r0, r3
 8012768:	f7fe feda 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 801276c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	4618      	mov	r0, r3
 8012776:	f7fe fefa 	bl	801156e <LL_ADC_INJ_IsConversionOngoing>
 801277a:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 801277e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012782:	2b00      	cmp	r3, #0
 8012784:	f040 81ed 	bne.w	8012b62 <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8012788:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801278c:	2b00      	cmp	r3, #0
 801278e:	f040 81e8 	bne.w	8012b62 <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	6818      	ldr	r0, [r3, #0]
 8012796:	683b      	ldr	r3, [r7, #0]
 8012798:	6819      	ldr	r1, [r3, #0]
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	689b      	ldr	r3, [r3, #8]
 801279e:	461a      	mov	r2, r3
 80127a0:	f7fe fd72 	bl	8011288 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80127a4:	683b      	ldr	r3, [r7, #0]
 80127a6:	695a      	ldr	r2, [r3, #20]
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	68db      	ldr	r3, [r3, #12]
 80127ae:	089b      	lsrs	r3, r3, #2
 80127b0:	f003 0303 	and.w	r3, r3, #3
 80127b4:	005b      	lsls	r3, r3, #1
 80127b6:	fa02 f303 	lsl.w	r3, r2, r3
 80127ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80127be:	683b      	ldr	r3, [r7, #0]
 80127c0:	691b      	ldr	r3, [r3, #16]
 80127c2:	2b04      	cmp	r3, #4
 80127c4:	d046      	beq.n	8012854 <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	6818      	ldr	r0, [r3, #0]
 80127ca:	683b      	ldr	r3, [r7, #0]
 80127cc:	6919      	ldr	r1, [r3, #16]
 80127ce:	683b      	ldr	r3, [r7, #0]
 80127d0:	681a      	ldr	r2, [r3, #0]
 80127d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80127d6:	f7fe fb97 	bl	8010f08 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	6818      	ldr	r0, [r3, #0]
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	6919      	ldr	r1, [r3, #16]
 80127e2:	683b      	ldr	r3, [r7, #0]
 80127e4:	69db      	ldr	r3, [r3, #28]
 80127e6:	461a      	mov	r2, r3
 80127e8:	f7fe fbdb 	bl	8010fa2 <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	7e9b      	ldrb	r3, [r3, #26]
 80127f0:	2b01      	cmp	r3, #1
 80127f2:	d11e      	bne.n	8012832 <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	6818      	ldr	r0, [r3, #0]
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8012800:	2b00      	cmp	r3, #0
 8012802:	d102      	bne.n	801280a <HAL_ADC_ConfigChannel+0x17e>
 8012804:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8012808:	e000      	b.n	801280c <HAL_ADC_ConfigChannel+0x180>
 801280a:	2300      	movs	r3, #0
 801280c:	461a      	mov	r2, r3
 801280e:	f7fe fbfe 	bl	801100e <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	6818      	ldr	r0, [r3, #0]
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 801281e:	2b01      	cmp	r3, #1
 8012820:	d102      	bne.n	8012828 <HAL_ADC_ConfigChannel+0x19c>
 8012822:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8012826:	e000      	b.n	801282a <HAL_ADC_ConfigChannel+0x19e>
 8012828:	2300      	movs	r3, #0
 801282a:	461a      	mov	r2, r3
 801282c:	f7fe fbd4 	bl	8010fd8 <LL_ADC_SetOffsetSignedSaturation>
 8012830:	e197      	b.n	8012b62 <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	6818      	ldr	r0, [r3, #0]
 8012836:	683b      	ldr	r3, [r7, #0]
 8012838:	691b      	ldr	r3, [r3, #16]
 801283a:	2200      	movs	r2, #0
 801283c:	4619      	mov	r1, r3
 801283e:	f7fe fbe6 	bl	801100e <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	6818      	ldr	r0, [r3, #0]
 8012846:	683b      	ldr	r3, [r7, #0]
 8012848:	691b      	ldr	r3, [r3, #16]
 801284a:	2200      	movs	r2, #0
 801284c:	4619      	mov	r1, r3
 801284e:	f7fe fbc3 	bl	8010fd8 <LL_ADC_SetOffsetSignedSaturation>
 8012852:	e186      	b.n	8012b62 <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8012854:	687b      	ldr	r3, [r7, #4]
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	2100      	movs	r1, #0
 801285a:	4618      	mov	r0, r3
 801285c:	f7fe fb75 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012860:	4603      	mov	r3, r0
 8012862:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012866:	2b00      	cmp	r3, #0
 8012868:	d10a      	bne.n	8012880 <HAL_ADC_ConfigChannel+0x1f4>
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	2100      	movs	r1, #0
 8012870:	4618      	mov	r0, r3
 8012872:	f7fe fb6a 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012876:	4603      	mov	r3, r0
 8012878:	0e9b      	lsrs	r3, r3, #26
 801287a:	f003 021f 	and.w	r2, r3, #31
 801287e:	e01e      	b.n	80128be <HAL_ADC_ConfigChannel+0x232>
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	681b      	ldr	r3, [r3, #0]
 8012884:	2100      	movs	r1, #0
 8012886:	4618      	mov	r0, r3
 8012888:	f7fe fb5f 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 801288c:	4603      	mov	r3, r0
 801288e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012892:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8012896:	fa93 f3a3 	rbit	r3, r3
 801289a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 801289e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80128a2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 80128a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d101      	bne.n	80128b2 <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 80128ae:	2320      	movs	r3, #32
 80128b0:	e004      	b.n	80128bc <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 80128b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80128b6:	fab3 f383 	clz	r3, r3
 80128ba:	b2db      	uxtb	r3, r3
 80128bc:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80128be:	683b      	ldr	r3, [r7, #0]
 80128c0:	681b      	ldr	r3, [r3, #0]
 80128c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d105      	bne.n	80128d6 <HAL_ADC_ConfigChannel+0x24a>
 80128ca:	683b      	ldr	r3, [r7, #0]
 80128cc:	681b      	ldr	r3, [r3, #0]
 80128ce:	0e9b      	lsrs	r3, r3, #26
 80128d0:	f003 031f 	and.w	r3, r3, #31
 80128d4:	e018      	b.n	8012908 <HAL_ADC_ConfigChannel+0x27c>
 80128d6:	683b      	ldr	r3, [r7, #0]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80128de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80128e2:	fa93 f3a3 	rbit	r3, r3
 80128e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 80128ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80128ee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80128f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d101      	bne.n	80128fe <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 80128fa:	2320      	movs	r3, #32
 80128fc:	e004      	b.n	8012908 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 80128fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8012902:	fab3 f383 	clz	r3, r3
 8012906:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8012908:	429a      	cmp	r2, r3
 801290a:	d107      	bne.n	801291c <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	6818      	ldr	r0, [r3, #0]
 8012910:	683b      	ldr	r3, [r7, #0]
 8012912:	681a      	ldr	r2, [r3, #0]
 8012914:	2300      	movs	r3, #0
 8012916:	2100      	movs	r1, #0
 8012918:	f7fe faf6 	bl	8010f08 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	2101      	movs	r1, #1
 8012922:	4618      	mov	r0, r3
 8012924:	f7fe fb11 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012928:	4603      	mov	r3, r0
 801292a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801292e:	2b00      	cmp	r3, #0
 8012930:	d10c      	bne.n	801294c <HAL_ADC_ConfigChannel+0x2c0>
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	681b      	ldr	r3, [r3, #0]
 8012936:	2101      	movs	r1, #1
 8012938:	4618      	mov	r0, r3
 801293a:	f7fe fb06 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 801293e:	4603      	mov	r3, r0
 8012940:	0e9b      	lsrs	r3, r3, #26
 8012942:	f003 021f 	and.w	r2, r3, #31
 8012946:	e020      	b.n	801298a <HAL_ADC_ConfigChannel+0x2fe>
 8012948:	46021000 	.word	0x46021000
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	2101      	movs	r1, #1
 8012952:	4618      	mov	r0, r3
 8012954:	f7fe faf9 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012958:	4603      	mov	r3, r0
 801295a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801295e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012962:	fa93 f3a3 	rbit	r3, r3
 8012966:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 801296a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801296e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8012972:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012976:	2b00      	cmp	r3, #0
 8012978:	d101      	bne.n	801297e <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 801297a:	2320      	movs	r3, #32
 801297c:	e004      	b.n	8012988 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 801297e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8012982:	fab3 f383 	clz	r3, r3
 8012986:	b2db      	uxtb	r3, r3
 8012988:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 801298a:	683b      	ldr	r3, [r7, #0]
 801298c:	681b      	ldr	r3, [r3, #0]
 801298e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012992:	2b00      	cmp	r3, #0
 8012994:	d105      	bne.n	80129a2 <HAL_ADC_ConfigChannel+0x316>
 8012996:	683b      	ldr	r3, [r7, #0]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	0e9b      	lsrs	r3, r3, #26
 801299c:	f003 031f 	and.w	r3, r3, #31
 80129a0:	e018      	b.n	80129d4 <HAL_ADC_ConfigChannel+0x348>
 80129a2:	683b      	ldr	r3, [r7, #0]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80129aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80129ae:	fa93 f3a3 	rbit	r3, r3
 80129b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80129b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80129ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80129be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d101      	bne.n	80129ca <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 80129c6:	2320      	movs	r3, #32
 80129c8:	e004      	b.n	80129d4 <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 80129ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80129ce:	fab3 f383 	clz	r3, r3
 80129d2:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80129d4:	429a      	cmp	r2, r3
 80129d6:	d107      	bne.n	80129e8 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	6818      	ldr	r0, [r3, #0]
 80129dc:	683b      	ldr	r3, [r7, #0]
 80129de:	681a      	ldr	r2, [r3, #0]
 80129e0:	2300      	movs	r3, #0
 80129e2:	2101      	movs	r1, #1
 80129e4:	f7fe fa90 	bl	8010f08 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	2102      	movs	r1, #2
 80129ee:	4618      	mov	r0, r3
 80129f0:	f7fe faab 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 80129f4:	4603      	mov	r3, r0
 80129f6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d10a      	bne.n	8012a14 <HAL_ADC_ConfigChannel+0x388>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	681b      	ldr	r3, [r3, #0]
 8012a02:	2102      	movs	r1, #2
 8012a04:	4618      	mov	r0, r3
 8012a06:	f7fe faa0 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012a0a:	4603      	mov	r3, r0
 8012a0c:	0e9b      	lsrs	r3, r3, #26
 8012a0e:	f003 021f 	and.w	r2, r3, #31
 8012a12:	e01e      	b.n	8012a52 <HAL_ADC_ConfigChannel+0x3c6>
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	2102      	movs	r1, #2
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	f7fe fa95 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012a20:	4603      	mov	r3, r0
 8012a22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012a26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8012a2a:	fa93 f3a3 	rbit	r3, r3
 8012a2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8012a32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8012a36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8012a3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d101      	bne.n	8012a46 <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8012a42:	2320      	movs	r3, #32
 8012a44:	e004      	b.n	8012a50 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8012a46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012a4a:	fab3 f383 	clz	r3, r3
 8012a4e:	b2db      	uxtb	r3, r3
 8012a50:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8012a52:	683b      	ldr	r3, [r7, #0]
 8012a54:	681b      	ldr	r3, [r3, #0]
 8012a56:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d105      	bne.n	8012a6a <HAL_ADC_ConfigChannel+0x3de>
 8012a5e:	683b      	ldr	r3, [r7, #0]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	0e9b      	lsrs	r3, r3, #26
 8012a64:	f003 031f 	and.w	r3, r3, #31
 8012a68:	e018      	b.n	8012a9c <HAL_ADC_ConfigChannel+0x410>
 8012a6a:	683b      	ldr	r3, [r7, #0]
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012a76:	fa93 f3a3 	rbit	r3, r3
 8012a7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8012a7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012a82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8012a86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d101      	bne.n	8012a92 <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8012a8e:	2320      	movs	r3, #32
 8012a90:	e004      	b.n	8012a9c <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 8012a92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8012a96:	fab3 f383 	clz	r3, r3
 8012a9a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8012a9c:	429a      	cmp	r2, r3
 8012a9e:	d107      	bne.n	8012ab0 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	6818      	ldr	r0, [r3, #0]
 8012aa4:	683b      	ldr	r3, [r7, #0]
 8012aa6:	681a      	ldr	r2, [r3, #0]
 8012aa8:	2300      	movs	r3, #0
 8012aaa:	2102      	movs	r1, #2
 8012aac:	f7fe fa2c 	bl	8010f08 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	2103      	movs	r1, #3
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	f7fe fa47 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012abc:	4603      	mov	r3, r0
 8012abe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d10a      	bne.n	8012adc <HAL_ADC_ConfigChannel+0x450>
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	681b      	ldr	r3, [r3, #0]
 8012aca:	2103      	movs	r1, #3
 8012acc:	4618      	mov	r0, r3
 8012ace:	f7fe fa3c 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012ad2:	4603      	mov	r3, r0
 8012ad4:	0e9b      	lsrs	r3, r3, #26
 8012ad6:	f003 021f 	and.w	r2, r3, #31
 8012ada:	e01a      	b.n	8012b12 <HAL_ADC_ConfigChannel+0x486>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	2103      	movs	r1, #3
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	f7fe fa31 	bl	8010f4a <LL_ADC_GetOffsetChannel>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012aec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8012aee:	fa93 f3a3 	rbit	r3, r3
 8012af2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8012af4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012af6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8012afa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d101      	bne.n	8012b06 <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 8012b02:	2320      	movs	r3, #32
 8012b04:	e004      	b.n	8012b10 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8012b06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8012b0a:	fab3 f383 	clz	r3, r3
 8012b0e:	b2db      	uxtb	r3, r3
 8012b10:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8012b12:	683b      	ldr	r3, [r7, #0]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d105      	bne.n	8012b2a <HAL_ADC_ConfigChannel+0x49e>
 8012b1e:	683b      	ldr	r3, [r7, #0]
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	0e9b      	lsrs	r3, r3, #26
 8012b24:	f003 031f 	and.w	r3, r3, #31
 8012b28:	e011      	b.n	8012b4e <HAL_ADC_ConfigChannel+0x4c2>
 8012b2a:	683b      	ldr	r3, [r7, #0]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012b30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012b32:	fa93 f3a3 	rbit	r3, r3
 8012b36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8012b38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012b3a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8012b3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d101      	bne.n	8012b46 <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 8012b42:	2320      	movs	r3, #32
 8012b44:	e003      	b.n	8012b4e <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8012b46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012b48:	fab3 f383 	clz	r3, r3
 8012b4c:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	d107      	bne.n	8012b62 <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	6818      	ldr	r0, [r3, #0]
 8012b56:	683b      	ldr	r3, [r7, #0]
 8012b58:	681a      	ldr	r2, [r3, #0]
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	2103      	movs	r1, #3
 8012b5e:	f7fe f9d3 	bl	8010f08 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	681b      	ldr	r3, [r3, #0]
 8012b66:	4618      	mov	r0, r3
 8012b68:	f7fe fc8c 	bl	8011484 <LL_ADC_IsEnabled>
 8012b6c:	4603      	mov	r3, r0
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	f040 8456 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	6818      	ldr	r0, [r3, #0]
 8012b78:	683b      	ldr	r3, [r7, #0]
 8012b7a:	6819      	ldr	r1, [r3, #0]
 8012b7c:	683b      	ldr	r3, [r7, #0]
 8012b7e:	68db      	ldr	r3, [r3, #12]
 8012b80:	461a      	mov	r2, r3
 8012b82:	f7fe fbe5 	bl	8011350 <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8012b86:	683b      	ldr	r3, [r7, #0]
 8012b88:	68db      	ldr	r3, [r3, #12]
 8012b8a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8012b8e:	f040 80d6 	bne.w	8012d3e <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8012b92:	683b      	ldr	r3, [r7, #0]
 8012b94:	681b      	ldr	r3, [r3, #0]
 8012b96:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d10b      	bne.n	8012bb6 <HAL_ADC_ConfigChannel+0x52a>
 8012b9e:	683b      	ldr	r3, [r7, #0]
 8012ba0:	681b      	ldr	r3, [r3, #0]
 8012ba2:	0e9b      	lsrs	r3, r3, #26
 8012ba4:	3301      	adds	r3, #1
 8012ba6:	f003 031f 	and.w	r3, r3, #31
 8012baa:	2b09      	cmp	r3, #9
 8012bac:	bf94      	ite	ls
 8012bae:	2301      	movls	r3, #1
 8012bb0:	2300      	movhi	r3, #0
 8012bb2:	b2db      	uxtb	r3, r3
 8012bb4:	e019      	b.n	8012bea <HAL_ADC_ConfigChannel+0x55e>
 8012bb6:	683b      	ldr	r3, [r7, #0]
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012bbe:	fa93 f3a3 	rbit	r3, r3
 8012bc2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8012bc4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012bc6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8012bc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d101      	bne.n	8012bd2 <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8012bce:	2320      	movs	r3, #32
 8012bd0:	e003      	b.n	8012bda <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 8012bd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012bd4:	fab3 f383 	clz	r3, r3
 8012bd8:	b2db      	uxtb	r3, r3
 8012bda:	3301      	adds	r3, #1
 8012bdc:	f003 031f 	and.w	r3, r3, #31
 8012be0:	2b09      	cmp	r3, #9
 8012be2:	bf94      	ite	ls
 8012be4:	2301      	movls	r3, #1
 8012be6:	2300      	movhi	r3, #0
 8012be8:	b2db      	uxtb	r3, r3
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d04d      	beq.n	8012c8a <HAL_ADC_ConfigChannel+0x5fe>
 8012bee:	683b      	ldr	r3, [r7, #0]
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012bf6:	2b00      	cmp	r3, #0
 8012bf8:	d107      	bne.n	8012c0a <HAL_ADC_ConfigChannel+0x57e>
 8012bfa:	683b      	ldr	r3, [r7, #0]
 8012bfc:	681b      	ldr	r3, [r3, #0]
 8012bfe:	0e9b      	lsrs	r3, r3, #26
 8012c00:	3301      	adds	r3, #1
 8012c02:	069b      	lsls	r3, r3, #26
 8012c04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8012c08:	e015      	b.n	8012c36 <HAL_ADC_ConfigChannel+0x5aa>
 8012c0a:	683b      	ldr	r3, [r7, #0]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012c10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012c12:	fa93 f3a3 	rbit	r3, r3
 8012c16:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8012c18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012c1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8012c1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d101      	bne.n	8012c26 <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 8012c22:	2320      	movs	r3, #32
 8012c24:	e003      	b.n	8012c2e <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 8012c26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012c28:	fab3 f383 	clz	r3, r3
 8012c2c:	b2db      	uxtb	r3, r3
 8012c2e:	3301      	adds	r3, #1
 8012c30:	069b      	lsls	r3, r3, #26
 8012c32:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8012c36:	683b      	ldr	r3, [r7, #0]
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d109      	bne.n	8012c56 <HAL_ADC_ConfigChannel+0x5ca>
 8012c42:	683b      	ldr	r3, [r7, #0]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	0e9b      	lsrs	r3, r3, #26
 8012c48:	3301      	adds	r3, #1
 8012c4a:	f003 031f 	and.w	r3, r3, #31
 8012c4e:	2101      	movs	r1, #1
 8012c50:	fa01 f303 	lsl.w	r3, r1, r3
 8012c54:	e017      	b.n	8012c86 <HAL_ADC_ConfigChannel+0x5fa>
 8012c56:	683b      	ldr	r3, [r7, #0]
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012c5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012c5e:	fa93 f3a3 	rbit	r3, r3
 8012c62:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8012c64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012c66:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8012c68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d101      	bne.n	8012c72 <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8012c6e:	2320      	movs	r3, #32
 8012c70:	e003      	b.n	8012c7a <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 8012c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012c74:	fab3 f383 	clz	r3, r3
 8012c78:	b2db      	uxtb	r3, r3
 8012c7a:	3301      	adds	r3, #1
 8012c7c:	f003 031f 	and.w	r3, r3, #31
 8012c80:	2101      	movs	r1, #1
 8012c82:	fa01 f303 	lsl.w	r3, r1, r3
 8012c86:	4313      	orrs	r3, r2
 8012c88:	e04e      	b.n	8012d28 <HAL_ADC_ConfigChannel+0x69c>
 8012c8a:	683b      	ldr	r3, [r7, #0]
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d107      	bne.n	8012ca6 <HAL_ADC_ConfigChannel+0x61a>
 8012c96:	683b      	ldr	r3, [r7, #0]
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	0e9b      	lsrs	r3, r3, #26
 8012c9c:	3301      	adds	r3, #1
 8012c9e:	069b      	lsls	r3, r3, #26
 8012ca0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8012ca4:	e015      	b.n	8012cd2 <HAL_ADC_ConfigChannel+0x646>
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012cae:	fa93 f3a3 	rbit	r3, r3
 8012cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8012cb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012cb6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8012cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d101      	bne.n	8012cc2 <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8012cbe:	2320      	movs	r3, #32
 8012cc0:	e003      	b.n	8012cca <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 8012cc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012cc4:	fab3 f383 	clz	r3, r3
 8012cc8:	b2db      	uxtb	r3, r3
 8012cca:	3301      	adds	r3, #1
 8012ccc:	069b      	lsls	r3, r3, #26
 8012cce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d109      	bne.n	8012cf2 <HAL_ADC_ConfigChannel+0x666>
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	0e9b      	lsrs	r3, r3, #26
 8012ce4:	3301      	adds	r3, #1
 8012ce6:	f003 031f 	and.w	r3, r3, #31
 8012cea:	2101      	movs	r1, #1
 8012cec:	fa01 f303 	lsl.w	r3, r1, r3
 8012cf0:	e017      	b.n	8012d22 <HAL_ADC_ConfigChannel+0x696>
 8012cf2:	683b      	ldr	r3, [r7, #0]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012cfa:	fa93 f3a3 	rbit	r3, r3
 8012cfe:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8012d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012d02:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8012d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d101      	bne.n	8012d0e <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 8012d0a:	2320      	movs	r3, #32
 8012d0c:	e003      	b.n	8012d16 <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 8012d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012d10:	fab3 f383 	clz	r3, r3
 8012d14:	b2db      	uxtb	r3, r3
 8012d16:	3301      	adds	r3, #1
 8012d18:	f003 031f 	and.w	r3, r3, #31
 8012d1c:	2101      	movs	r1, #1
 8012d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8012d22:	4313      	orrs	r3, r2
 8012d24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8012d28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6818      	ldr	r0, [r3, #0]
 8012d30:	683b      	ldr	r3, [r7, #0]
 8012d32:	689b      	ldr	r3, [r3, #8]
 8012d34:	461a      	mov	r2, r3
 8012d36:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8012d3a:	f7fe faa5 	bl	8011288 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8012d3e:	683b      	ldr	r3, [r7, #0]
 8012d40:	681b      	ldr	r3, [r3, #0]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	f280 836c 	bge.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	681b      	ldr	r3, [r3, #0]
 8012d4c:	4a97      	ldr	r2, [pc, #604]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012d4e:	4293      	cmp	r3, r2
 8012d50:	d101      	bne.n	8012d56 <HAL_ADC_ConfigChannel+0x6ca>
 8012d52:	4b97      	ldr	r3, [pc, #604]	@ (8012fb0 <HAL_ADC_ConfigChannel+0x924>)
 8012d54:	e000      	b.n	8012d58 <HAL_ADC_ConfigChannel+0x6cc>
 8012d56:	4b97      	ldr	r3, [pc, #604]	@ (8012fb4 <HAL_ADC_ConfigChannel+0x928>)
 8012d58:	4618      	mov	r0, r3
 8012d5a:	f7fe f8a7 	bl	8010eac <LL_ADC_GetCommonPathInternalCh>
 8012d5e:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	4a91      	ldr	r2, [pc, #580]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012d68:	4293      	cmp	r3, r2
 8012d6a:	d109      	bne.n	8012d80 <HAL_ADC_ConfigChannel+0x6f4>
 8012d6c:	488f      	ldr	r0, [pc, #572]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012d6e:	f7fe fb89 	bl	8011484 <LL_ADC_IsEnabled>
 8012d72:	4603      	mov	r3, r0
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	bf0c      	ite	eq
 8012d78:	2301      	moveq	r3, #1
 8012d7a:	2300      	movne	r3, #0
 8012d7c:	b2db      	uxtb	r3, r3
 8012d7e:	e008      	b.n	8012d92 <HAL_ADC_ConfigChannel+0x706>
 8012d80:	488d      	ldr	r0, [pc, #564]	@ (8012fb8 <HAL_ADC_ConfigChannel+0x92c>)
 8012d82:	f7fe fb7f 	bl	8011484 <LL_ADC_IsEnabled>
 8012d86:	4603      	mov	r3, r0
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	bf0c      	ite	eq
 8012d8c:	2301      	moveq	r3, #1
 8012d8e:	2300      	movne	r3, #0
 8012d90:	b2db      	uxtb	r3, r3
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	f000 8088 	beq.w	8012ea8 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8012d98:	683b      	ldr	r3, [r7, #0]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	4a87      	ldr	r2, [pc, #540]	@ (8012fbc <HAL_ADC_ConfigChannel+0x930>)
 8012d9e:	4293      	cmp	r3, r2
 8012da0:	d132      	bne.n	8012e08 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8012da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012da6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d12c      	bne.n	8012e08 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	4a7e      	ldr	r2, [pc, #504]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012db4:	4293      	cmp	r3, r2
 8012db6:	d005      	beq.n	8012dc4 <HAL_ADC_ConfigChannel+0x738>
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	681b      	ldr	r3, [r3, #0]
 8012dbc:	4a7e      	ldr	r2, [pc, #504]	@ (8012fb8 <HAL_ADC_ConfigChannel+0x92c>)
 8012dbe:	4293      	cmp	r3, r2
 8012dc0:	f040 832b 	bne.w	801341a <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	681b      	ldr	r3, [r3, #0]
 8012dc8:	4a78      	ldr	r2, [pc, #480]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012dca:	4293      	cmp	r3, r2
 8012dcc:	d101      	bne.n	8012dd2 <HAL_ADC_ConfigChannel+0x746>
 8012dce:	4a78      	ldr	r2, [pc, #480]	@ (8012fb0 <HAL_ADC_ConfigChannel+0x924>)
 8012dd0:	e000      	b.n	8012dd4 <HAL_ADC_ConfigChannel+0x748>
 8012dd2:	4a78      	ldr	r2, [pc, #480]	@ (8012fb4 <HAL_ADC_ConfigChannel+0x928>)
 8012dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012dd8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8012ddc:	4619      	mov	r1, r3
 8012dde:	4610      	mov	r0, r2
 8012de0:	f7fe f851 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8012de4:	4b76      	ldr	r3, [pc, #472]	@ (8012fc0 <HAL_ADC_ConfigChannel+0x934>)
 8012de6:	681b      	ldr	r3, [r3, #0]
 8012de8:	099b      	lsrs	r3, r3, #6
 8012dea:	4a76      	ldr	r2, [pc, #472]	@ (8012fc4 <HAL_ADC_ConfigChannel+0x938>)
 8012dec:	fba2 2303 	umull	r2, r3, r2, r3
 8012df0:	099b      	lsrs	r3, r3, #6
 8012df2:	3301      	adds	r3, #1
 8012df4:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 8012df6:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8012df8:	e002      	b.n	8012e00 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 8012dfa:	68bb      	ldr	r3, [r7, #8]
 8012dfc:	3b01      	subs	r3, #1
 8012dfe:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8012e00:	68bb      	ldr	r3, [r7, #8]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	d1f9      	bne.n	8012dfa <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8012e06:	e308      	b.n	801341a <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8012e08:	683b      	ldr	r3, [r7, #0]
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	4a6e      	ldr	r2, [pc, #440]	@ (8012fc8 <HAL_ADC_ConfigChannel+0x93c>)
 8012e0e:	4293      	cmp	r3, r2
 8012e10:	d121      	bne.n	8012e56 <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8012e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012e16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d11b      	bne.n	8012e56 <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	4a62      	ldr	r2, [pc, #392]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012e24:	4293      	cmp	r3, r2
 8012e26:	d005      	beq.n	8012e34 <HAL_ADC_ConfigChannel+0x7a8>
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	4a62      	ldr	r2, [pc, #392]	@ (8012fb8 <HAL_ADC_ConfigChannel+0x92c>)
 8012e2e:	4293      	cmp	r3, r2
 8012e30:	f040 82f5 	bne.w	801341e <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	4a5c      	ldr	r2, [pc, #368]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012e3a:	4293      	cmp	r3, r2
 8012e3c:	d101      	bne.n	8012e42 <HAL_ADC_ConfigChannel+0x7b6>
 8012e3e:	4a5c      	ldr	r2, [pc, #368]	@ (8012fb0 <HAL_ADC_ConfigChannel+0x924>)
 8012e40:	e000      	b.n	8012e44 <HAL_ADC_ConfigChannel+0x7b8>
 8012e42:	4a5c      	ldr	r2, [pc, #368]	@ (8012fb4 <HAL_ADC_ConfigChannel+0x928>)
 8012e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012e48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012e4c:	4619      	mov	r1, r3
 8012e4e:	4610      	mov	r0, r2
 8012e50:	f7fe f819 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8012e54:	e2e3      	b.n	801341e <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8012e56:	683b      	ldr	r3, [r7, #0]
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	4a5c      	ldr	r2, [pc, #368]	@ (8012fcc <HAL_ADC_ConfigChannel+0x940>)
 8012e5c:	4293      	cmp	r3, r2
 8012e5e:	f040 82df 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8012e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012e66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	f040 82d8 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	4a4d      	ldr	r2, [pc, #308]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012e76:	4293      	cmp	r3, r2
 8012e78:	d005      	beq.n	8012e86 <HAL_ADC_ConfigChannel+0x7fa>
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	4a4e      	ldr	r2, [pc, #312]	@ (8012fb8 <HAL_ADC_ConfigChannel+0x92c>)
 8012e80:	4293      	cmp	r3, r2
 8012e82:	f040 82cd 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	681b      	ldr	r3, [r3, #0]
 8012e8a:	4a48      	ldr	r2, [pc, #288]	@ (8012fac <HAL_ADC_ConfigChannel+0x920>)
 8012e8c:	4293      	cmp	r3, r2
 8012e8e:	d101      	bne.n	8012e94 <HAL_ADC_ConfigChannel+0x808>
 8012e90:	4a47      	ldr	r2, [pc, #284]	@ (8012fb0 <HAL_ADC_ConfigChannel+0x924>)
 8012e92:	e000      	b.n	8012e96 <HAL_ADC_ConfigChannel+0x80a>
 8012e94:	4a47      	ldr	r2, [pc, #284]	@ (8012fb4 <HAL_ADC_ConfigChannel+0x928>)
 8012e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012e9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8012e9e:	4619      	mov	r1, r3
 8012ea0:	4610      	mov	r0, r2
 8012ea2:	f7fd fff0 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 8012ea6:	e2bb      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012eac:	f043 0220 	orr.w	r2, r3, #32
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8012eb4:	2301      	movs	r3, #1
 8012eb6:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8012eba:	e2b1      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 8012ec4:	f7fd ff72 	bl	8010dac <HAL_GetREVID>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012ece:	d130      	bne.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8012ed0:	683b      	ldr	r3, [r7, #0]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	4a3e      	ldr	r2, [pc, #248]	@ (8012fd0 <HAL_ADC_ConfigChannel+0x944>)
 8012ed6:	4293      	cmp	r3, r2
 8012ed8:	d103      	bne.n	8012ee2 <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 8012eda:	4b3e      	ldr	r3, [pc, #248]	@ (8012fd4 <HAL_ADC_ConfigChannel+0x948>)
 8012edc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012ee0:	e027      	b.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 8012ee2:	683b      	ldr	r3, [r7, #0]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	4a3c      	ldr	r2, [pc, #240]	@ (8012fd8 <HAL_ADC_ConfigChannel+0x94c>)
 8012ee8:	4293      	cmp	r3, r2
 8012eea:	d103      	bne.n	8012ef4 <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8012eec:	4b3b      	ldr	r3, [pc, #236]	@ (8012fdc <HAL_ADC_ConfigChannel+0x950>)
 8012eee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012ef2:	e01e      	b.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8012ef4:	683b      	ldr	r3, [r7, #0]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4a39      	ldr	r2, [pc, #228]	@ (8012fe0 <HAL_ADC_ConfigChannel+0x954>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d103      	bne.n	8012f06 <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 8012efe:	4b39      	ldr	r3, [pc, #228]	@ (8012fe4 <HAL_ADC_ConfigChannel+0x958>)
 8012f00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012f04:	e015      	b.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	4a37      	ldr	r2, [pc, #220]	@ (8012fe8 <HAL_ADC_ConfigChannel+0x95c>)
 8012f0c:	4293      	cmp	r3, r2
 8012f0e:	d103      	bne.n	8012f18 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 8012f10:	4b36      	ldr	r3, [pc, #216]	@ (8012fec <HAL_ADC_ConfigChannel+0x960>)
 8012f12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012f16:	e00c      	b.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8012f18:	683b      	ldr	r3, [r7, #0]
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	4a34      	ldr	r2, [pc, #208]	@ (8012ff0 <HAL_ADC_ConfigChannel+0x964>)
 8012f1e:	4293      	cmp	r3, r2
 8012f20:	d103      	bne.n	8012f2a <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 8012f22:	4b31      	ldr	r3, [pc, #196]	@ (8012fe8 <HAL_ADC_ConfigChannel+0x95c>)
 8012f24:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012f28:	e003      	b.n	8012f32 <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	685b      	ldr	r3, [r3, #4]
 8012f36:	2b02      	cmp	r3, #2
 8012f38:	f000 81a2 	beq.w	8013280 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	691b      	ldr	r3, [r3, #16]
 8012f40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012f44:	d004      	beq.n	8012f50 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8012f4a:	4a2a      	ldr	r2, [pc, #168]	@ (8012ff4 <HAL_ADC_ConfigChannel+0x968>)
 8012f4c:	4293      	cmp	r3, r2
 8012f4e:	d107      	bne.n	8012f60 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	681b      	ldr	r3, [r3, #0]
 8012f54:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8012f58:	4618      	mov	r0, r3
 8012f5a:	f7fe f929 	bl	80111b0 <LL_ADC_REG_SetSequencerChAdd>
 8012f5e:	e0c1      	b.n	80130e4 <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	685b      	ldr	r3, [r3, #4]
 8012f6a:	f003 031f 	and.w	r3, r3, #31
 8012f6e:	210f      	movs	r1, #15
 8012f70:	fa01 f303 	lsl.w	r3, r1, r3
 8012f74:	43db      	mvns	r3, r3
 8012f76:	401a      	ands	r2, r3
 8012f78:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012f7c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d105      	bne.n	8012f90 <HAL_ADC_ConfigChannel+0x904>
 8012f84:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012f88:	0e9b      	lsrs	r3, r3, #26
 8012f8a:	f003 031f 	and.w	r3, r3, #31
 8012f8e:	e037      	b.n	8013000 <HAL_ADC_ConfigChannel+0x974>
 8012f90:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8012f94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f98:	fa93 f3a3 	rbit	r3, r3
 8012f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8012f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8012fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d127      	bne.n	8012ff8 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 8012fa8:	2320      	movs	r3, #32
 8012faa:	e029      	b.n	8013000 <HAL_ADC_ConfigChannel+0x974>
 8012fac:	42028000 	.word	0x42028000
 8012fb0:	42028308 	.word	0x42028308
 8012fb4:	46021308 	.word	0x46021308
 8012fb8:	46021000 	.word	0x46021000
 8012fbc:	ce080000 	.word	0xce080000
 8012fc0:	20001a50 	.word	0x20001a50
 8012fc4:	053e2d63 	.word	0x053e2d63
 8012fc8:	ca040000 	.word	0xca040000
 8012fcc:	80000001 	.word	0x80000001
 8012fd0:	b6002000 	.word	0xb6002000
 8012fd4:	da400000 	.word	0xda400000
 8012fd8:	ba004000 	.word	0xba004000
 8012fdc:	de800000 	.word	0xde800000
 8012fe0:	b2001000 	.word	0xb2001000
 8012fe4:	81000001 	.word	0x81000001
 8012fe8:	d6200000 	.word	0xd6200000
 8012fec:	d2100000 	.word	0xd2100000
 8012ff0:	d7200000 	.word	0xd7200000
 8012ff4:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8012ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ffa:	fab3 f383 	clz	r3, r3
 8012ffe:	b2db      	uxtb	r3, r3
 8013000:	6839      	ldr	r1, [r7, #0]
 8013002:	6849      	ldr	r1, [r1, #4]
 8013004:	f001 011f 	and.w	r1, r1, #31
 8013008:	408b      	lsls	r3, r1
 801300a:	431a      	orrs	r2, r3
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8013012:	683b      	ldr	r3, [r7, #0]
 8013014:	685b      	ldr	r3, [r3, #4]
 8013016:	089b      	lsrs	r3, r3, #2
 8013018:	1c5a      	adds	r2, r3, #1
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801301e:	429a      	cmp	r2, r3
 8013020:	d860      	bhi.n	80130e4 <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8013022:	f7fd fec3 	bl	8010dac <HAL_GetREVID>
 8013026:	4603      	mov	r3, r0
 8013028:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801302c:	d851      	bhi.n	80130d2 <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 801302e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8013032:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8013036:	2b00      	cmp	r3, #0
 8013038:	d10a      	bne.n	8013050 <HAL_ADC_ConfigChannel+0x9c4>
 801303a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 801303e:	0e9b      	lsrs	r3, r3, #26
 8013040:	f003 031f 	and.w	r3, r3, #31
 8013044:	2b13      	cmp	r3, #19
 8013046:	bf8c      	ite	hi
 8013048:	2301      	movhi	r3, #1
 801304a:	2300      	movls	r3, #0
 801304c:	b2db      	uxtb	r3, r3
 801304e:	e016      	b.n	801307e <HAL_ADC_ConfigChannel+0x9f2>
 8013050:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8013054:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013056:	69fb      	ldr	r3, [r7, #28]
 8013058:	fa93 f3a3 	rbit	r3, r3
 801305c:	61bb      	str	r3, [r7, #24]
  return result;
 801305e:	69bb      	ldr	r3, [r7, #24]
 8013060:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8013062:	6a3b      	ldr	r3, [r7, #32]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d101      	bne.n	801306c <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 8013068:	2320      	movs	r3, #32
 801306a:	e003      	b.n	8013074 <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 801306c:	6a3b      	ldr	r3, [r7, #32]
 801306e:	fab3 f383 	clz	r3, r3
 8013072:	b2db      	uxtb	r3, r3
 8013074:	2b13      	cmp	r3, #19
 8013076:	bf8c      	ite	hi
 8013078:	2301      	movhi	r3, #1
 801307a:	2300      	movls	r3, #0
 801307c:	b2db      	uxtb	r3, r3
 801307e:	2b00      	cmp	r3, #0
 8013080:	d027      	beq.n	80130d2 <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 8013082:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8013086:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801308a:	2b00      	cmp	r3, #0
 801308c:	d109      	bne.n	80130a2 <HAL_ADC_ConfigChannel+0xa16>
 801308e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8013092:	0e9b      	lsrs	r3, r3, #26
 8013094:	f003 031f 	and.w	r3, r3, #31
 8013098:	3b09      	subs	r3, #9
 801309a:	2201      	movs	r2, #1
 801309c:	fa02 f303 	lsl.w	r3, r2, r3
 80130a0:	e015      	b.n	80130ce <HAL_ADC_ConfigChannel+0xa42>
 80130a2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80130a6:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	fa93 f3a3 	rbit	r3, r3
 80130ae:	60fb      	str	r3, [r7, #12]
  return result;
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80130b4:	697b      	ldr	r3, [r7, #20]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d101      	bne.n	80130be <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 80130ba:	2320      	movs	r3, #32
 80130bc:	e003      	b.n	80130c6 <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 80130be:	697b      	ldr	r3, [r7, #20]
 80130c0:	fab3 f383 	clz	r3, r3
 80130c4:	b2db      	uxtb	r3, r3
 80130c6:	3b09      	subs	r3, #9
 80130c8:	2201      	movs	r2, #1
 80130ca:	fa02 f303 	lsl.w	r3, r2, r3
 80130ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	6818      	ldr	r0, [r3, #0]
 80130d6:	683b      	ldr	r3, [r7, #0]
 80130d8:	685b      	ldr	r3, [r3, #4]
 80130da:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 80130de:	4619      	mov	r1, r3
 80130e0:	f7fe f806 	bl	80110f0 <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6818      	ldr	r0, [r3, #0]
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	689b      	ldr	r3, [r3, #8]
 80130ec:	461a      	mov	r2, r3
 80130ee:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 80130f2:	f7fe f8c9 	bl	8011288 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80130f6:	683b      	ldr	r3, [r7, #0]
 80130f8:	681b      	ldr	r3, [r3, #0]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	f280 8190 	bge.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	681b      	ldr	r3, [r3, #0]
 8013104:	4a97      	ldr	r2, [pc, #604]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 8013106:	4293      	cmp	r3, r2
 8013108:	d101      	bne.n	801310e <HAL_ADC_ConfigChannel+0xa82>
 801310a:	4b97      	ldr	r3, [pc, #604]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 801310c:	e000      	b.n	8013110 <HAL_ADC_ConfigChannel+0xa84>
 801310e:	4b97      	ldr	r3, [pc, #604]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 8013110:	4618      	mov	r0, r3
 8013112:	f7fd fecb 	bl	8010eac <LL_ADC_GetCommonPathInternalCh>
 8013116:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 801311a:	683b      	ldr	r3, [r7, #0]
 801311c:	681b      	ldr	r3, [r3, #0]
 801311e:	4a94      	ldr	r2, [pc, #592]	@ (8013370 <HAL_ADC_ConfigChannel+0xce4>)
 8013120:	4293      	cmp	r3, r2
 8013122:	d126      	bne.n	8013172 <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8013124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013128:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801312c:	2b00      	cmp	r3, #0
 801312e:	d120      	bne.n	8013172 <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	4a8b      	ldr	r2, [pc, #556]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 8013136:	4293      	cmp	r3, r2
 8013138:	d101      	bne.n	801313e <HAL_ADC_ConfigChannel+0xab2>
 801313a:	4a8b      	ldr	r2, [pc, #556]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 801313c:	e000      	b.n	8013140 <HAL_ADC_ConfigChannel+0xab4>
 801313e:	4a8b      	ldr	r2, [pc, #556]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 8013140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013144:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013148:	4619      	mov	r1, r3
 801314a:	4610      	mov	r0, r2
 801314c:	f7fd fe9b 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8013150:	4b88      	ldr	r3, [pc, #544]	@ (8013374 <HAL_ADC_ConfigChannel+0xce8>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	099b      	lsrs	r3, r3, #6
 8013156:	4a88      	ldr	r2, [pc, #544]	@ (8013378 <HAL_ADC_ConfigChannel+0xcec>)
 8013158:	fba2 2303 	umull	r2, r3, r2, r3
 801315c:	099b      	lsrs	r3, r3, #6
 801315e:	005b      	lsls	r3, r3, #1
 8013160:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8013162:	e002      	b.n	801316a <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	3b01      	subs	r3, #1
 8013168:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 801316a:	68bb      	ldr	r3, [r7, #8]
 801316c:	2b00      	cmp	r3, #0
 801316e:	d1f9      	bne.n	8013164 <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8013170:	e067      	b.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8013172:	683b      	ldr	r3, [r7, #0]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	4a81      	ldr	r2, [pc, #516]	@ (801337c <HAL_ADC_ConfigChannel+0xcf0>)
 8013178:	4293      	cmp	r3, r2
 801317a:	d116      	bne.n	80131aa <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 801317c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 8013184:	2b00      	cmp	r3, #0
 8013186:	d110      	bne.n	80131aa <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	4a75      	ldr	r2, [pc, #468]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 801318e:	4293      	cmp	r3, r2
 8013190:	d101      	bne.n	8013196 <HAL_ADC_ConfigChannel+0xb0a>
 8013192:	4a75      	ldr	r2, [pc, #468]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 8013194:	e000      	b.n	8013198 <HAL_ADC_ConfigChannel+0xb0c>
 8013196:	4a75      	ldr	r2, [pc, #468]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 8013198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801319c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80131a0:	4619      	mov	r1, r3
 80131a2:	4610      	mov	r0, r2
 80131a4:	f7fd fe6f 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 80131a8:	e04b      	b.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 80131aa:	683b      	ldr	r3, [r7, #0]
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	4a74      	ldr	r2, [pc, #464]	@ (8013380 <HAL_ADC_ConfigChannel+0xcf4>)
 80131b0:	4293      	cmp	r3, r2
 80131b2:	d116      	bne.n	80131e2 <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80131b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80131b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d110      	bne.n	80131e2 <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	681b      	ldr	r3, [r3, #0]
 80131c4:	4a67      	ldr	r2, [pc, #412]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 80131c6:	4293      	cmp	r3, r2
 80131c8:	d101      	bne.n	80131ce <HAL_ADC_ConfigChannel+0xb42>
 80131ca:	4a67      	ldr	r2, [pc, #412]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 80131cc:	e000      	b.n	80131d0 <HAL_ADC_ConfigChannel+0xb44>
 80131ce:	4a67      	ldr	r2, [pc, #412]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 80131d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80131d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80131d8:	4619      	mov	r1, r3
 80131da:	4610      	mov	r0, r2
 80131dc:	f7fd fe53 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 80131e0:	e02f      	b.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 80131e2:	683b      	ldr	r3, [r7, #0]
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	4a67      	ldr	r2, [pc, #412]	@ (8013384 <HAL_ADC_ConfigChannel+0xcf8>)
 80131e8:	4293      	cmp	r3, r2
 80131ea:	d12a      	bne.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80131ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80131f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d124      	bne.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	4a62      	ldr	r2, [pc, #392]	@ (8013388 <HAL_ADC_ConfigChannel+0xcfc>)
 80131fe:	4293      	cmp	r3, r2
 8013200:	d11f      	bne.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	4a57      	ldr	r2, [pc, #348]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 8013208:	4293      	cmp	r3, r2
 801320a:	d101      	bne.n	8013210 <HAL_ADC_ConfigChannel+0xb84>
 801320c:	4a56      	ldr	r2, [pc, #344]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 801320e:	e000      	b.n	8013212 <HAL_ADC_ConfigChannel+0xb86>
 8013210:	4a56      	ldr	r2, [pc, #344]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 8013212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013216:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 801321a:	4619      	mov	r1, r3
 801321c:	4610      	mov	r0, r2
 801321e:	f7fd fe32 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8013222:	f7fd fdc3 	bl	8010dac <HAL_GetREVID>
 8013226:	4603      	mov	r3, r0
 8013228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801322c:	d809      	bhi.n	8013242 <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	681b      	ldr	r3, [r3, #0]
 801323a:	f042 0201 	orr.w	r2, r2, #1
 801323e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8013242:	f7fd fdb3 	bl	8010dac <HAL_GetREVID>
 8013246:	4603      	mov	r3, r0
 8013248:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801324c:	f040 80e8 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	681b      	ldr	r3, [r3, #0]
 8013254:	4a4d      	ldr	r2, [pc, #308]	@ (801338c <HAL_ADC_ConfigChannel+0xd00>)
 8013256:	4293      	cmp	r3, r2
 8013258:	f040 80e2 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 801325c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013260:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013264:	2b00      	cmp	r3, #0
 8013266:	f040 80db 	bne.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	f042 0201 	orr.w	r2, r2, #1
 801327a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 801327e:	e0cf      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	691b      	ldr	r3, [r3, #16]
 8013284:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013288:	d004      	beq.n	8013294 <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 801328e:	4a40      	ldr	r2, [pc, #256]	@ (8013390 <HAL_ADC_ConfigChannel+0xd04>)
 8013290:	4293      	cmp	r3, r2
 8013292:	d106      	bne.n	80132a2 <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 801329c:	4618      	mov	r0, r3
 801329e:	f7fd ffba 	bl	8011216 <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80132a2:	683b      	ldr	r3, [r7, #0]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	f280 80ba 	bge.w	8013420 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4a2c      	ldr	r2, [pc, #176]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 80132b2:	4293      	cmp	r3, r2
 80132b4:	d101      	bne.n	80132ba <HAL_ADC_ConfigChannel+0xc2e>
 80132b6:	4b2c      	ldr	r3, [pc, #176]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 80132b8:	e000      	b.n	80132bc <HAL_ADC_ConfigChannel+0xc30>
 80132ba:	4b2c      	ldr	r3, [pc, #176]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 80132bc:	4618      	mov	r0, r3
 80132be:	f7fd fdf5 	bl	8010eac <LL_ADC_GetCommonPathInternalCh>
 80132c2:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80132c6:	683b      	ldr	r3, [r7, #0]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	4a32      	ldr	r2, [pc, #200]	@ (8013394 <HAL_ADC_ConfigChannel+0xd08>)
 80132cc:	4293      	cmp	r3, r2
 80132ce:	d110      	bne.n	80132f2 <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	681b      	ldr	r3, [r3, #0]
 80132d4:	4a23      	ldr	r2, [pc, #140]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 80132d6:	4293      	cmp	r3, r2
 80132d8:	d101      	bne.n	80132de <HAL_ADC_ConfigChannel+0xc52>
 80132da:	4a23      	ldr	r2, [pc, #140]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 80132dc:	e000      	b.n	80132e0 <HAL_ADC_ConfigChannel+0xc54>
 80132de:	4a23      	ldr	r2, [pc, #140]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 80132e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80132e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80132e8:	4619      	mov	r1, r3
 80132ea:	4610      	mov	r0, r2
 80132ec:	f7fd fdcb 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 80132f0:	e06d      	b.n	80133ce <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80132f2:	683b      	ldr	r3, [r7, #0]
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	4a28      	ldr	r2, [pc, #160]	@ (8013398 <HAL_ADC_ConfigChannel+0xd0c>)
 80132f8:	4293      	cmp	r3, r2
 80132fa:	d110      	bne.n	801331e <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	4a18      	ldr	r2, [pc, #96]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 8013302:	4293      	cmp	r3, r2
 8013304:	d101      	bne.n	801330a <HAL_ADC_ConfigChannel+0xc7e>
 8013306:	4a18      	ldr	r2, [pc, #96]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 8013308:	e000      	b.n	801330c <HAL_ADC_ConfigChannel+0xc80>
 801330a:	4a18      	ldr	r2, [pc, #96]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 801330c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8013310:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8013314:	4619      	mov	r1, r3
 8013316:	4610      	mov	r0, r2
 8013318:	f7fd fdb5 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 801331c:	e057      	b.n	80133ce <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 801331e:	683b      	ldr	r3, [r7, #0]
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	4a17      	ldr	r2, [pc, #92]	@ (8013380 <HAL_ADC_ConfigChannel+0xcf4>)
 8013324:	4293      	cmp	r3, r2
 8013326:	d110      	bne.n	801334a <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	4a0d      	ldr	r2, [pc, #52]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 801332e:	4293      	cmp	r3, r2
 8013330:	d101      	bne.n	8013336 <HAL_ADC_ConfigChannel+0xcaa>
 8013332:	4a0d      	ldr	r2, [pc, #52]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 8013334:	e000      	b.n	8013338 <HAL_ADC_ConfigChannel+0xcac>
 8013336:	4a0d      	ldr	r2, [pc, #52]	@ (801336c <HAL_ADC_ConfigChannel+0xce0>)
 8013338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801333c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8013340:	4619      	mov	r1, r3
 8013342:	4610      	mov	r0, r2
 8013344:	f7fd fd9f 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
 8013348:	e041      	b.n	80133ce <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 801334a:	683b      	ldr	r3, [r7, #0]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	4a0d      	ldr	r2, [pc, #52]	@ (8013384 <HAL_ADC_ConfigChannel+0xcf8>)
 8013350:	4293      	cmp	r3, r2
 8013352:	d13c      	bne.n	80133ce <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	4a02      	ldr	r2, [pc, #8]	@ (8013364 <HAL_ADC_ConfigChannel+0xcd8>)
 801335a:	4293      	cmp	r3, r2
 801335c:	d11e      	bne.n	801339c <HAL_ADC_ConfigChannel+0xd10>
 801335e:	4a02      	ldr	r2, [pc, #8]	@ (8013368 <HAL_ADC_ConfigChannel+0xcdc>)
 8013360:	e01d      	b.n	801339e <HAL_ADC_ConfigChannel+0xd12>
 8013362:	bf00      	nop
 8013364:	42028000 	.word	0x42028000
 8013368:	42028308 	.word	0x42028308
 801336c:	46021308 	.word	0x46021308
 8013370:	b6002000 	.word	0xb6002000
 8013374:	20001a50 	.word	0x20001a50
 8013378:	053e2d63 	.word	0x053e2d63
 801337c:	ba004000 	.word	0xba004000
 8013380:	80000001 	.word	0x80000001
 8013384:	b2001000 	.word	0xb2001000
 8013388:	46021000 	.word	0x46021000
 801338c:	d7200000 	.word	0xd7200000
 8013390:	80000010 	.word	0x80000010
 8013394:	ce080000 	.word	0xce080000
 8013398:	ca040000 	.word	0xca040000
 801339c:	4a25      	ldr	r2, [pc, #148]	@ (8013434 <HAL_ADC_ConfigChannel+0xda8>)
 801339e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80133a2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80133a6:	4619      	mov	r1, r3
 80133a8:	4610      	mov	r0, r2
 80133aa:	f7fd fd6c 	bl	8010e86 <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80133ae:	f7fd fcfd 	bl	8010dac <HAL_GetREVID>
 80133b2:	4603      	mov	r3, r0
 80133b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80133b8:	d809      	bhi.n	80133ce <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	f042 0201 	orr.w	r2, r2, #1
 80133ca:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 80133ce:	f7fd fced 	bl	8010dac <HAL_GetREVID>
 80133d2:	4603      	mov	r3, r0
 80133d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80133d8:	d122      	bne.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 80133da:	683b      	ldr	r3, [r7, #0]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	4a16      	ldr	r2, [pc, #88]	@ (8013438 <HAL_ADC_ConfigChannel+0xdac>)
 80133e0:	4293      	cmp	r3, r2
 80133e2:	d11d      	bne.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80133e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80133e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d117      	bne.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	f042 0201 	orr.w	r2, r2, #1
 8013400:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8013404:	e00c      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801340a:	f043 0220 	orr.w	r2, r3, #32
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 8013412:	2301      	movs	r3, #1
 8013414:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8013418:	e002      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 801341a:	bf00      	nop
 801341c:	e000      	b.n	8013420 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 801341e:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	2200      	movs	r2, #0
 8013424:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8013428:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 801342c:	4618      	mov	r0, r3
 801342e:	37f0      	adds	r7, #240	@ 0xf0
 8013430:	46bd      	mov	sp, r7
 8013432:	bd80      	pop	{r7, pc}
 8013434:	46021308 	.word	0x46021308
 8013438:	d7200000 	.word	0xd7200000

0801343c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 801343c:	b580      	push	{r7, lr}
 801343e:	b088      	sub	sp, #32
 8013440:	af00      	add	r7, sp, #0
 8013442:	6078      	str	r0, [r7, #4]
 8013444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t conversion_timeout_cpu_cycles = 0UL;
 8013446:	2300      	movs	r3, #0
 8013448:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 801344a:	683b      	ldr	r3, [r7, #0]
 801344c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	681b      	ldr	r3, [r3, #0]
 8013452:	4618      	mov	r0, r3
 8013454:	f7fe f864 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 8013458:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 801345a:	687b      	ldr	r3, [r7, #4]
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	4618      	mov	r0, r3
 8013460:	f7fe f885 	bl	801156e <LL_ADC_INJ_IsConversionOngoing>
 8013464:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL) || (tmp_adc_is_conversion_on_going_injected != 0UL))
 8013466:	693b      	ldr	r3, [r7, #16]
 8013468:	2b00      	cmp	r3, #0
 801346a:	d103      	bne.n	8013474 <ADC_ConversionStop+0x38>
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	2b00      	cmp	r3, #0
 8013470:	f000 8099 	beq.w	80135a6 <ADC_ConversionStop+0x16a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR1 & ADC_CFGR1_JAUTO) != 0UL)
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	68db      	ldr	r3, [r3, #12]
 801347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801347e:	2b00      	cmp	r3, #0
 8013480:	d02b      	beq.n	80134da <ADC_ConversionStop+0x9e>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8013488:	2b01      	cmp	r3, #1
 801348a:	d126      	bne.n	80134da <ADC_ConversionStop+0x9e>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	7f1b      	ldrb	r3, [r3, #28]
 8013490:	2b01      	cmp	r3, #1
 8013492:	d122      	bne.n	80134da <ADC_ConversionStop+0x9e>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8013494:	2301      	movs	r3, #1
 8013496:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8013498:	e014      	b.n	80134c4 <ADC_ConversionStop+0x88>
      {
        if (conversion_timeout_cpu_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 801349a:	69fb      	ldr	r3, [r7, #28]
 801349c:	4a44      	ldr	r2, [pc, #272]	@ (80135b0 <ADC_ConversionStop+0x174>)
 801349e:	4293      	cmp	r3, r2
 80134a0:	d90d      	bls.n	80134be <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80134a6:	f043 0210 	orr.w	r2, r3, #16
 80134aa:	687b      	ldr	r3, [r7, #4]
 80134ac:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80134b2:	f043 0201 	orr.w	r2, r3, #1
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 80134ba:	2301      	movs	r3, #1
 80134bc:	e074      	b.n	80135a8 <ADC_ConversionStop+0x16c>
        }
        conversion_timeout_cpu_cycles++;
 80134be:	69fb      	ldr	r3, [r7, #28]
 80134c0:	3301      	adds	r3, #1
 80134c2:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	681b      	ldr	r3, [r3, #0]
 80134ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134ce:	2b40      	cmp	r3, #64	@ 0x40
 80134d0:	d1e3      	bne.n	801349a <ADC_ConversionStop+0x5e>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	2240      	movs	r2, #64	@ 0x40
 80134d8:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80134da:	69bb      	ldr	r3, [r7, #24]
 80134dc:	2b02      	cmp	r3, #2
 80134de:	d014      	beq.n	801350a <ADC_ConversionStop+0xce>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	4618      	mov	r0, r3
 80134e6:	f7fe f81b 	bl	8011520 <LL_ADC_REG_IsConversionOngoing>
 80134ea:	4603      	mov	r3, r0
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d00c      	beq.n	801350a <ADC_ConversionStop+0xce>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	681b      	ldr	r3, [r3, #0]
 80134f4:	4618      	mov	r0, r3
 80134f6:	f7fd ffd8 	bl	80114aa <LL_ADC_IsDisableOngoing>
 80134fa:	4603      	mov	r3, r0
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d104      	bne.n	801350a <ADC_ConversionStop+0xce>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	4618      	mov	r0, r3
 8013506:	f7fd fff7 	bl	80114f8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 801350a:	69bb      	ldr	r3, [r7, #24]
 801350c:	2b01      	cmp	r3, #1
 801350e:	d014      	beq.n	801353a <ADC_ConversionStop+0xfe>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	4618      	mov	r0, r3
 8013516:	f7fe f82a 	bl	801156e <LL_ADC_INJ_IsConversionOngoing>
 801351a:	4603      	mov	r3, r0
 801351c:	2b00      	cmp	r3, #0
 801351e:	d00c      	beq.n	801353a <ADC_ConversionStop+0xfe>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	4618      	mov	r0, r3
 8013526:	f7fd ffc0 	bl	80114aa <LL_ADC_IsDisableOngoing>
 801352a:	4603      	mov	r3, r0
 801352c:	2b00      	cmp	r3, #0
 801352e:	d104      	bne.n	801353a <ADC_ConversionStop+0xfe>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	4618      	mov	r0, r3
 8013536:	f7fe f806 	bl	8011546 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 801353a:	69bb      	ldr	r3, [r7, #24]
 801353c:	2b02      	cmp	r3, #2
 801353e:	d005      	beq.n	801354c <ADC_ConversionStop+0x110>
 8013540:	69bb      	ldr	r3, [r7, #24]
 8013542:	2b03      	cmp	r3, #3
 8013544:	d105      	bne.n	8013552 <ADC_ConversionStop+0x116>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_adc_cr_adstart_jadstart = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8013546:	230c      	movs	r3, #12
 8013548:	617b      	str	r3, [r7, #20]
        break;
 801354a:	e005      	b.n	8013558 <ADC_ConversionStop+0x11c>
      case ADC_INJECTED_GROUP:
        tmp_adc_cr_adstart_jadstart = ADC_CR_JADSTART;
 801354c:	2308      	movs	r3, #8
 801354e:	617b      	str	r3, [r7, #20]
        break;
 8013550:	e002      	b.n	8013558 <ADC_ConversionStop+0x11c>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_adc_cr_adstart_jadstart = ADC_CR_ADSTART;
 8013552:	2304      	movs	r3, #4
 8013554:	617b      	str	r3, [r7, #20]
        break;
 8013556:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8013558:	f7fd fbd8 	bl	8010d0c <HAL_GetTick>
 801355c:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 801355e:	e01b      	b.n	8013598 <ADC_ConversionStop+0x15c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8013560:	f7fd fbd4 	bl	8010d0c <HAL_GetTick>
 8013564:	4602      	mov	r2, r0
 8013566:	68bb      	ldr	r3, [r7, #8]
 8013568:	1ad3      	subs	r3, r2, r3
 801356a:	2b05      	cmp	r3, #5
 801356c:	d914      	bls.n	8013598 <ADC_ConversionStop+0x15c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	681b      	ldr	r3, [r3, #0]
 8013572:	689a      	ldr	r2, [r3, #8]
 8013574:	697b      	ldr	r3, [r7, #20]
 8013576:	4013      	ands	r3, r2
 8013578:	2b00      	cmp	r3, #0
 801357a:	d00d      	beq.n	8013598 <ADC_ConversionStop+0x15c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013580:	f043 0210 	orr.w	r2, r3, #16
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801358c:	f043 0201 	orr.w	r2, r3, #1
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8013594:	2301      	movs	r3, #1
 8013596:	e007      	b.n	80135a8 <ADC_ConversionStop+0x16c>
    while ((hadc->Instance->CR & tmp_adc_cr_adstart_jadstart) != 0UL)
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	689a      	ldr	r2, [r3, #8]
 801359e:	697b      	ldr	r3, [r7, #20]
 80135a0:	4013      	ands	r3, r2
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	d1dc      	bne.n	8013560 <ADC_ConversionStop+0x124>
        }
      }
    }
  }

  return HAL_OK;
 80135a6:	2300      	movs	r3, #0
}
 80135a8:	4618      	mov	r0, r3
 80135aa:	3720      	adds	r7, #32
 80135ac:	46bd      	mov	sp, r7
 80135ae:	bd80      	pop	{r7, pc}
 80135b0:	000cdbff 	.word	0x000cdbff

080135b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b084      	sub	sp, #16
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80135bc:	687b      	ldr	r3, [r7, #4]
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	4618      	mov	r0, r3
 80135c2:	f7fd ff5f 	bl	8011484 <LL_ADC_IsEnabled>
 80135c6:	4603      	mov	r3, r0
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d15a      	bne.n	8013682 <ADC_Enable+0xce>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	689a      	ldr	r2, [r3, #8]
 80135d2:	4b2e      	ldr	r3, [pc, #184]	@ (801368c <ADC_Enable+0xd8>)
 80135d4:	4013      	ands	r3, r2
 80135d6:	2b00      	cmp	r3, #0
 80135d8:	d00d      	beq.n	80135f6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80135de:	f043 0210 	orr.w	r2, r3, #16
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80135ea:	f043 0201 	orr.w	r2, r3, #1
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_ERROR;
 80135f2:	2301      	movs	r3, #1
 80135f4:	e046      	b.n	8013684 <ADC_Enable+0xd0>
    }

    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_RDY);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	2201      	movs	r2, #1
 80135fc:	601a      	str	r2, [r3, #0]

    LL_ADC_Enable(hadc->Instance);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	4618      	mov	r0, r3
 8013604:	f7fd ff16 	bl	8011434 <LL_ADC_Enable>

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if ((hadc->Init.LowPowerAutoPowerOff == ADC_LOW_POWER_NONE) || (hadc->Instance != ADC4))
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	6a1b      	ldr	r3, [r3, #32]
 801360c:	2b00      	cmp	r3, #0
 801360e:	d004      	beq.n	801361a <ADC_Enable+0x66>
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	681b      	ldr	r3, [r3, #0]
 8013614:	4a1e      	ldr	r2, [pc, #120]	@ (8013690 <ADC_Enable+0xdc>)
 8013616:	4293      	cmp	r3, r2
 8013618:	d033      	beq.n	8013682 <ADC_Enable+0xce>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 801361a:	f7fd fb77 	bl	8010d0c <HAL_GetTick>
 801361e:	60f8      	str	r0, [r7, #12]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
         )
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8013620:	e028      	b.n	8013674 <ADC_Enable+0xc0>
              The workaround is to continue setting ADEN until ADRDY is becomes 1.
              Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
              4 ADC clock cycle duration */
          /* Note: Test of ADC enabled required due to hardware constraint to     */
          /*       not enable ADC if already enabled.                             */
          if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	681b      	ldr	r3, [r3, #0]
 8013626:	4618      	mov	r0, r3
 8013628:	f7fd ff2c 	bl	8011484 <LL_ADC_IsEnabled>
 801362c:	4603      	mov	r3, r0
 801362e:	2b00      	cmp	r3, #0
 8013630:	d104      	bne.n	801363c <ADC_Enable+0x88>
          {
            LL_ADC_Enable(hadc->Instance);
 8013632:	687b      	ldr	r3, [r7, #4]
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	4618      	mov	r0, r3
 8013638:	f7fd fefc 	bl	8011434 <LL_ADC_Enable>
          }

          if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 801363c:	f7fd fb66 	bl	8010d0c <HAL_GetTick>
 8013640:	4602      	mov	r2, r0
 8013642:	68fb      	ldr	r3, [r7, #12]
 8013644:	1ad3      	subs	r3, r2, r3
 8013646:	2b02      	cmp	r3, #2
 8013648:	d914      	bls.n	8013674 <ADC_Enable+0xc0>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	681b      	ldr	r3, [r3, #0]
 801364e:	681b      	ldr	r3, [r3, #0]
 8013650:	f003 0301 	and.w	r3, r3, #1
 8013654:	2b01      	cmp	r3, #1
 8013656:	d00d      	beq.n	8013674 <ADC_Enable+0xc0>
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801365c:	f043 0210 	orr.w	r2, r3, #16
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013668:	f043 0201 	orr.w	r2, r3, #1
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	67da      	str	r2, [r3, #124]	@ 0x7c

              return HAL_ERROR;
 8013670:	2301      	movs	r3, #1
 8013672:	e007      	b.n	8013684 <ADC_Enable+0xd0>
        while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	f003 0301 	and.w	r3, r3, #1
 801367e:	2b01      	cmp	r3, #1
 8013680:	d1cf      	bne.n	8013622 <ADC_Enable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8013682:	2300      	movs	r3, #0
}
 8013684:	4618      	mov	r0, r3
 8013686:	3710      	adds	r7, #16
 8013688:	46bd      	mov	sp, r7
 801368a:	bd80      	pop	{r7, pc}
 801368c:	8000003f 	.word	0x8000003f
 8013690:	46021000 	.word	0x46021000

08013694 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8013694:	b580      	push	{r7, lr}
 8013696:	b084      	sub	sp, #16
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	4618      	mov	r0, r3
 80136a2:	f7fd ff02 	bl	80114aa <LL_ADC_IsDisableOngoing>
 80136a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	4618      	mov	r0, r3
 80136ae:	f7fd fee9 	bl	8011484 <LL_ADC_IsEnabled>
 80136b2:	4603      	mov	r3, r0
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	d047      	beq.n	8013748 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	2b00      	cmp	r3, #0
 80136bc:	d144      	bne.n	8013748 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	689b      	ldr	r3, [r3, #8]
 80136c4:	f003 030d 	and.w	r3, r3, #13
 80136c8:	2b01      	cmp	r3, #1
 80136ca:	d10c      	bne.n	80136e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	4618      	mov	r0, r3
 80136d2:	f7fd fec3 	bl	801145c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	2203      	movs	r2, #3
 80136dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80136de:	f7fd fb15 	bl	8010d0c <HAL_GetTick>
 80136e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80136e4:	e029      	b.n	801373a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80136ea:	f043 0210 	orr.w	r2, r3, #16
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	679a      	str	r2, [r3, #120]	@ 0x78
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80136f6:	f043 0201 	orr.w	r2, r3, #1
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	67da      	str	r2, [r3, #124]	@ 0x7c
      return HAL_ERROR;
 80136fe:	2301      	movs	r3, #1
 8013700:	e023      	b.n	801374a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8013702:	f7fd fb03 	bl	8010d0c <HAL_GetTick>
 8013706:	4602      	mov	r2, r0
 8013708:	68bb      	ldr	r3, [r7, #8]
 801370a:	1ad3      	subs	r3, r2, r3
 801370c:	2b02      	cmp	r3, #2
 801370e:	d914      	bls.n	801373a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	689b      	ldr	r3, [r3, #8]
 8013716:	f003 0301 	and.w	r3, r3, #1
 801371a:	2b00      	cmp	r3, #0
 801371c:	d00d      	beq.n	801373a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013722:	f043 0210 	orr.w	r2, r3, #16
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801372e:	f043 0201 	orr.w	r2, r3, #1
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	67da      	str	r2, [r3, #124]	@ 0x7c

          return HAL_ERROR;
 8013736:	2301      	movs	r3, #1
 8013738:	e007      	b.n	801374a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	681b      	ldr	r3, [r3, #0]
 801373e:	689b      	ldr	r3, [r3, #8]
 8013740:	f003 0301 	and.w	r3, r3, #1
 8013744:	2b00      	cmp	r3, #0
 8013746:	d1dc      	bne.n	8013702 <ADC_Disable+0x6e>
        }
      }
    }
  }

  return HAL_OK;
 8013748:	2300      	movs	r3, #0
}
 801374a:	4618      	mov	r0, r3
 801374c:	3710      	adds	r7, #16
 801374e:	46bd      	mov	sp, r7
 8013750:	bd80      	pop	{r7, pc}

08013752 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8013752:	b580      	push	{r7, lr}
 8013754:	b084      	sub	sp, #16
 8013756:	af00      	add	r7, sp, #0
 8013758:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801375e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013764:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8013768:	2b00      	cmp	r3, #0
 801376a:	d14b      	bne.n	8013804 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013770:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8013774:	68fb      	ldr	r3, [r7, #12]
 8013776:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	f003 0308 	and.w	r3, r3, #8
 8013782:	2b00      	cmp	r3, #0
 8013784:	d021      	beq.n	80137ca <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8013786:	68fb      	ldr	r3, [r7, #12]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	4618      	mov	r0, r3
 801378c:	f7fd fc9c 	bl	80110c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8013790:	4603      	mov	r3, r0
 8013792:	2b00      	cmp	r3, #0
 8013794:	d032      	beq.n	80137fc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_CONT) == 0UL)
 8013796:	68fb      	ldr	r3, [r7, #12]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	68db      	ldr	r3, [r3, #12]
 801379c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d12b      	bne.n	80137fc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	679a      	str	r2, [r3, #120]	@ 0x78
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d11f      	bne.n	80137fc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137c0:	f043 0201 	orr.w	r2, r3, #1
 80137c4:	68fb      	ldr	r3, [r7, #12]
 80137c6:	679a      	str	r2, [r3, #120]	@ 0x78
 80137c8:	e018      	b.n	80137fc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMNGT) == 0UL)
 80137ca:	68fb      	ldr	r3, [r7, #12]
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	68db      	ldr	r3, [r3, #12]
 80137d0:	f003 0303 	and.w	r3, r3, #3
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d111      	bne.n	80137fc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80137e0:	68fb      	ldr	r3, [r7, #12]
 80137e2:	679a      	str	r2, [r3, #120]	@ 0x78
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80137e4:	68fb      	ldr	r3, [r7, #12]
 80137e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d105      	bne.n	80137fc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137f4:	f043 0201 	orr.w	r2, r3, #1
 80137f8:	68fb      	ldr	r3, [r7, #12]
 80137fa:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80137fc:	68f8      	ldr	r0, [r7, #12]
 80137fe:	f7ed fcf5 	bl	80011ec <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8013802:	e00e      	b.n	8013822 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013808:	f003 0310 	and.w	r3, r3, #16
 801380c:	2b00      	cmp	r3, #0
 801380e:	d003      	beq.n	8013818 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8013810:	68f8      	ldr	r0, [r7, #12]
 8013812:	f7fe ff13 	bl	801263c <HAL_ADC_ErrorCallback>
}
 8013816:	e004      	b.n	8013822 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801381c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801381e:	6878      	ldr	r0, [r7, #4]
 8013820:	4798      	blx	r3
}
 8013822:	bf00      	nop
 8013824:	3710      	adds	r7, #16
 8013826:	46bd      	mov	sp, r7
 8013828:	bd80      	pop	{r7, pc}

0801382a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 801382a:	b580      	push	{r7, lr}
 801382c:	b084      	sub	sp, #16
 801382e:	af00      	add	r7, sp, #0
 8013830:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013836:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8013838:	68f8      	ldr	r0, [r7, #12]
 801383a:	f7fe feeb 	bl	8012614 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801383e:	bf00      	nop
 8013840:	3710      	adds	r7, #16
 8013842:	46bd      	mov	sp, r7
 8013844:	bd80      	pop	{r7, pc}

08013846 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8013846:	b580      	push	{r7, lr}
 8013848:	b084      	sub	sp, #16
 801384a:	af00      	add	r7, sp, #0
 801384c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013852:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8013854:	68fb      	ldr	r3, [r7, #12]
 8013856:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013858:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8013864:	f043 0204 	orr.w	r2, r3, #4
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 801386c:	68f8      	ldr	r0, [r7, #12]
 801386e:	f7fe fee5 	bl	801263c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8013872:	bf00      	nop
 8013874:	3710      	adds	r7, #16
 8013876:	46bd      	mov	sp, r7
 8013878:	bd80      	pop	{r7, pc}
	...

0801387c <LL_ADC_StartCalibration>:
{
 801387c:	b480      	push	{r7}
 801387e:	b083      	sub	sp, #12
 8013880:	af00      	add	r7, sp, #0
 8013882:	6078      	str	r0, [r7, #4]
 8013884:	6039      	str	r1, [r7, #0]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8013886:	687b      	ldr	r3, [r7, #4]
 8013888:	4a0f      	ldr	r2, [pc, #60]	@ (80138c8 <LL_ADC_StartCalibration+0x4c>)
 801388a:	4293      	cmp	r3, r2
 801388c:	d00c      	beq.n	80138a8 <LL_ADC_StartCalibration+0x2c>
    MODIFY_REG(ADCx->CR,
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	689a      	ldr	r2, [r3, #8]
 8013892:	4b0e      	ldr	r3, [pc, #56]	@ (80138cc <LL_ADC_StartCalibration+0x50>)
 8013894:	4013      	ands	r3, r2
 8013896:	683a      	ldr	r2, [r7, #0]
 8013898:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 801389c:	4313      	orrs	r3, r2
 801389e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	609a      	str	r2, [r3, #8]
}
 80138a6:	e009      	b.n	80138bc <LL_ADC_StartCalibration+0x40>
    MODIFY_REG(ADCx->CR,  ADC_CR_BITS_PROPERTY_RS,    ADC_CR_ADCAL);
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	689b      	ldr	r3, [r3, #8]
 80138ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80138b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80138b4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	609a      	str	r2, [r3, #8]
}
 80138bc:	bf00      	nop
 80138be:	370c      	adds	r7, #12
 80138c0:	46bd      	mov	sp, r7
 80138c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138c6:	4770      	bx	lr
 80138c8:	46021000 	.word	0x46021000
 80138cc:	7ffeffc0 	.word	0x7ffeffc0

080138d0 <LL_ADC_IsCalibrationOnGoing>:
{
 80138d0:	b480      	push	{r7}
 80138d2:	b083      	sub	sp, #12
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	689b      	ldr	r3, [r3, #8]
 80138dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80138e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80138e4:	d101      	bne.n	80138ea <LL_ADC_IsCalibrationOnGoing+0x1a>
 80138e6:	2301      	movs	r3, #1
 80138e8:	e000      	b.n	80138ec <LL_ADC_IsCalibrationOnGoing+0x1c>
 80138ea:	2300      	movs	r3, #0
}
 80138ec:	4618      	mov	r0, r3
 80138ee:	370c      	adds	r7, #12
 80138f0:	46bd      	mov	sp, r7
 80138f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f6:	4770      	bx	lr

080138f8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80138f8:	b580      	push	{r7, lr}
 80138fa:	b08a      	sub	sp, #40	@ 0x28
 80138fc:	af00      	add	r7, sp, #0
 80138fe:	60f8      	str	r0, [r7, #12]
 8013900:	60b9      	str	r1, [r7, #8]
 8013902:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8013904:	2300      	movs	r3, #0
 8013906:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  __HAL_LOCK(hadc);
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 801390e:	2b01      	cmp	r3, #1
 8013910:	d101      	bne.n	8013916 <HAL_ADCEx_Calibration_Start+0x1e>
 8013912:	2302      	movs	r3, #2
 8013914:	e138      	b.n	8013b88 <HAL_ADCEx_Calibration_Start+0x290>
 8013916:	68fb      	ldr	r3, [r7, #12]
 8013918:	2201      	movs	r2, #1
 801391a:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 801391e:	68f8      	ldr	r0, [r7, #12]
 8013920:	f7ff feb8 	bl	8013694 <ADC_Disable>
 8013924:	4603      	mov	r3, r0
 8013926:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 801392a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801392e:	2b00      	cmp	r3, #0
 8013930:	f040 811e 	bne.w	8013b70 <HAL_ADCEx_Calibration_Start+0x278>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 8013934:	68fb      	ldr	r3, [r7, #12]
 8013936:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013938:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 801393c:	f023 0302 	bic.w	r3, r3, #2
 8013940:	f043 0202 	orr.w	r2, r3, #2
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hadc->Instance == ADC4)
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	681b      	ldr	r3, [r3, #0]
 801394c:	4a90      	ldr	r2, [pc, #576]	@ (8013b90 <HAL_ADCEx_Calibration_Start+0x298>)
 801394e:	4293      	cmp	r3, r2
 8013950:	d150      	bne.n	80139f4 <HAL_ADCEx_Calibration_Start+0xfc>
      /* Note: Specificity of this STM32 series: Calibration factor is          */
      /*       available in data register and also transferred by DMA.          */
      /*       To not insert ADC calibration factor among ADC conversion data   */
      /*       in array variable, DMA transfer must be disabled during          */
      /*       calibration.                                                     */
      backup_setting_pwrr  = READ_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	681b      	ldr	r3, [r3, #0]
 8013956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013958:	f003 0301 	and.w	r3, r3, #1
 801395c:	61bb      	str	r3, [r7, #24]
      backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	68db      	ldr	r3, [r3, #12]
 8013964:	f003 0303 	and.w	r3, r3, #3
 8013968:	617b      	str	r3, [r7, #20]
      CLEAR_BIT(hadc->Instance->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG);
 801396a:	68fb      	ldr	r3, [r7, #12]
 801396c:	681b      	ldr	r3, [r3, #0]
 801396e:	68da      	ldr	r2, [r3, #12]
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	f022 0203 	bic.w	r2, r2, #3
 8013978:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(hadc->Instance->PWRR, ADC4_PWRR_AUTOFF);
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	681b      	ldr	r3, [r3, #0]
 801397e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	f022 0201 	bic.w	r2, r2, #1
 8013988:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Start ADC calibration in mode single-ended */
      LL_ADC_StartCalibration(hadc->Instance, LL_ADC_CALIB_OFFSET);
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	2100      	movs	r1, #0
 8013990:	4618      	mov	r0, r3
 8013992:	f7ff ff73 	bl	801387c <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8013996:	e014      	b.n	80139c2 <HAL_ADCEx_Calibration_Start+0xca>
      {
        wait_loop_index++;
 8013998:	693b      	ldr	r3, [r7, #16]
 801399a:	3301      	adds	r3, #1
 801399c:	613b      	str	r3, [r7, #16]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 801399e:	693b      	ldr	r3, [r7, #16]
 80139a0:	4a7c      	ldr	r2, [pc, #496]	@ (8013b94 <HAL_ADCEx_Calibration_Start+0x29c>)
 80139a2:	4293      	cmp	r3, r2
 80139a4:	d90d      	bls.n	80139c2 <HAL_ADCEx_Calibration_Start+0xca>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 80139a6:	68fb      	ldr	r3, [r7, #12]
 80139a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80139aa:	f023 0312 	bic.w	r3, r3, #18
 80139ae:	f043 0210 	orr.w	r2, r3, #16
 80139b2:	68fb      	ldr	r3, [r7, #12]
 80139b4:	679a      	str	r2, [r3, #120]	@ 0x78

          __HAL_UNLOCK(hadc);
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	2200      	movs	r2, #0
 80139ba:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

          return HAL_ERROR;
 80139be:	2301      	movs	r3, #1
 80139c0:	e0e2      	b.n	8013b88 <HAL_ADCEx_Calibration_Start+0x290>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80139c2:	68fb      	ldr	r3, [r7, #12]
 80139c4:	681b      	ldr	r3, [r3, #0]
 80139c6:	4618      	mov	r0, r3
 80139c8:	f7ff ff82 	bl	80138d0 <LL_ADC_IsCalibrationOnGoing>
 80139cc:	4603      	mov	r3, r0
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d1e2      	bne.n	8013998 <HAL_ADCEx_Calibration_Start+0xa0>
        }
      }

      /* Restore configuration after calibration */
      SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	68d9      	ldr	r1, [r3, #12]
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	681b      	ldr	r3, [r3, #0]
 80139dc:	697a      	ldr	r2, [r7, #20]
 80139de:	430a      	orrs	r2, r1
 80139e0:	60da      	str	r2, [r3, #12]
      SET_BIT(hadc->Instance->PWRR, backup_setting_pwrr);
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	681b      	ldr	r3, [r3, #0]
 80139e6:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	69ba      	ldr	r2, [r7, #24]
 80139ee:	430a      	orrs	r2, r1
 80139f0:	645a      	str	r2, [r3, #68]	@ 0x44
 80139f2:	e0b4      	b.n	8013b5e <HAL_ADCEx_Calibration_Start+0x266>
    }
    else /* ADC instance ADC1 or ADC2 */
    {
      /* Get device information */
      uint32_t dev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID);
 80139f4:	4b68      	ldr	r3, [pc, #416]	@ (8013b98 <HAL_ADCEx_Calibration_Start+0x2a0>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80139fc:	623b      	str	r3, [r7, #32]
      uint32_t rev_id = READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos;
 80139fe:	4b66      	ldr	r3, [pc, #408]	@ (8013b98 <HAL_ADCEx_Calibration_Start+0x2a0>)
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	0c1b      	lsrs	r3, r3, #16
 8013a04:	b29b      	uxth	r3, r3
 8013a06:	61fb      	str	r3, [r7, #28]

      /* Assess whether extended calibration is available on the selected device */
      if ((dev_id == 0x455UL) || (dev_id == 0x476UL)
 8013a08:	6a3b      	ldr	r3, [r7, #32]
 8013a0a:	f240 4255 	movw	r2, #1109	@ 0x455
 8013a0e:	4293      	cmp	r3, r2
 8013a10:	d012      	beq.n	8013a38 <HAL_ADCEx_Calibration_Start+0x140>
 8013a12:	6a3b      	ldr	r3, [r7, #32]
 8013a14:	f240 4276 	movw	r2, #1142	@ 0x476
 8013a18:	4293      	cmp	r3, r2
 8013a1a:	d00d      	beq.n	8013a38 <HAL_ADCEx_Calibration_Start+0x140>
          || (((dev_id == 0x481UL) || (dev_id == 0x482UL)) && (rev_id >= 0x3000UL)))
 8013a1c:	6a3b      	ldr	r3, [r7, #32]
 8013a1e:	f240 4281 	movw	r2, #1153	@ 0x481
 8013a22:	4293      	cmp	r3, r2
 8013a24:	d004      	beq.n	8013a30 <HAL_ADCEx_Calibration_Start+0x138>
 8013a26:	6a3b      	ldr	r3, [r7, #32]
 8013a28:	f240 4282 	movw	r2, #1154	@ 0x482
 8013a2c:	4293      	cmp	r3, r2
 8013a2e:	d172      	bne.n	8013b16 <HAL_ADCEx_Calibration_Start+0x21e>
 8013a30:	69fb      	ldr	r3, [r7, #28]
 8013a32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8013a36:	d36e      	bcc.n	8013b16 <HAL_ADCEx_Calibration_Start+0x21e>
      {
        /* Perform extended calibration */
        /* Refer to ref manual for extended calibration procedure details */
        tmp_hal_status = ADC_Enable(hadc);
 8013a38:	68f8      	ldr	r0, [r7, #12]
 8013a3a:	f7ff fdbb 	bl	80135b4 <ADC_Enable>
 8013a3e:	4603      	mov	r3, r0
 8013a40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (tmp_hal_status == HAL_OK)
 8013a44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	f040 8088 	bne.w	8013b5e <HAL_ADCEx_Calibration_Start+0x266>
        {
          /* Use a Data Memory Barrier instruction to avoid synchronization issues when accessing ADC registers */
          MODIFY_REG(hadc->Instance->CR, ADC_CR_CALINDEX, 0x9UL << ADC_CR_CALINDEX_Pos);
 8013a4e:	68fb      	ldr	r3, [r7, #12]
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	689b      	ldr	r3, [r3, #8]
 8013a54:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8013a58:	68fb      	ldr	r3, [r7, #12]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	f042 6210 	orr.w	r2, r2, #150994944	@ 0x9000000
 8013a60:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 8013a62:	f3bf 8f5f 	dmb	sy
}
 8013a66:	bf00      	nop
          __DMB();
          MODIFY_REG(hadc->Instance->CALFACT2, 0xFFFFFF00UL, 0x03021100UL);
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8013a70:	b2d9      	uxtb	r1, r3
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	681a      	ldr	r2, [r3, #0]
 8013a76:	4b49      	ldr	r3, [pc, #292]	@ (8013b9c <HAL_ADCEx_Calibration_Start+0x2a4>)
 8013a78:	430b      	orrs	r3, r1
 8013a7a:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
  __ASM volatile ("dmb 0xF":::"memory");
 8013a7e:	f3bf 8f5f 	dmb	sy
}
 8013a82:	bf00      	nop
          __DMB();
          SET_BIT(hadc->Instance->CALFACT, ADC_CALFACT_LATCH_COEF);
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8013a8c:	68fb      	ldr	r3, [r7, #12]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8013a94:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

          tmp_hal_status = ADC_Disable(hadc);
 8013a98:	68f8      	ldr	r0, [r7, #12]
 8013a9a:	f7ff fdfb 	bl	8013694 <ADC_Disable>
 8013a9e:	4603      	mov	r3, r0
 8013aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

          if (CalibrationMode == ADC_CALIB_OFFSET_LINEARITY)
 8013aa4:	68bb      	ldr	r3, [r7, #8]
 8013aa6:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8013aaa:	d109      	bne.n	8013ac0 <HAL_ADCEx_Calibration_Start+0x1c8>
          {
            MODIFY_REG(hadc->Instance->CR, ADC_CR_ADCALLIN | ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCALLIN);
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	689a      	ldr	r2, [r3, #8]
 8013ab2:	4b3b      	ldr	r3, [pc, #236]	@ (8013ba0 <HAL_ADCEx_Calibration_Start+0x2a8>)
 8013ab4:	4013      	ands	r3, r2
 8013ab6:	68fa      	ldr	r2, [r7, #12]
 8013ab8:	6812      	ldr	r2, [r2, #0]
 8013aba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013abe:	6093      	str	r3, [r2, #8]
          }

          MODIFY_REG(hadc->Instance->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADCAL);
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	681b      	ldr	r3, [r3, #0]
 8013ac4:	689b      	ldr	r3, [r3, #8]
 8013ac6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8013aca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8013ace:	68fa      	ldr	r2, [r7, #12]
 8013ad0:	6812      	ldr	r2, [r2, #0]
 8013ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8013ad6:	6093      	str	r3, [r2, #8]

          /* Wait for calibration completion */
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8013ad8:	e014      	b.n	8013b04 <HAL_ADCEx_Calibration_Start+0x20c>
          {
            wait_loop_index++;
 8013ada:	693b      	ldr	r3, [r7, #16]
 8013adc:	3301      	adds	r3, #1
 8013ade:	613b      	str	r3, [r7, #16]
            if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8013ae0:	693b      	ldr	r3, [r7, #16]
 8013ae2:	4a2c      	ldr	r2, [pc, #176]	@ (8013b94 <HAL_ADCEx_Calibration_Start+0x29c>)
 8013ae4:	4293      	cmp	r3, r2
 8013ae6:	d90d      	bls.n	8013b04 <HAL_ADCEx_Calibration_Start+0x20c>
            {
              /* Update ADC state machine to error */
              ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013aec:	f023 0312 	bic.w	r3, r3, #18
 8013af0:	f043 0210 	orr.w	r2, r3, #16
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	679a      	str	r2, [r3, #120]	@ 0x78

              __HAL_UNLOCK(hadc);
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	2200      	movs	r2, #0
 8013afc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

              return HAL_ERROR;
 8013b00:	2301      	movs	r3, #1
 8013b02:	e041      	b.n	8013b88 <HAL_ADCEx_Calibration_Start+0x290>
          while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	4618      	mov	r0, r3
 8013b0a:	f7ff fee1 	bl	80138d0 <LL_ADC_IsCalibrationOnGoing>
 8013b0e:	4603      	mov	r3, r0
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d1e2      	bne.n	8013ada <HAL_ADCEx_Calibration_Start+0x1e2>
        if (tmp_hal_status == HAL_OK)
 8013b14:	e023      	b.n	8013b5e <HAL_ADCEx_Calibration_Start+0x266>
        }
      }
      else
      {
        /* Start ADC calibration in mode single-ended or differential */
        LL_ADC_StartCalibration(hadc->Instance, CalibrationMode);
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	681b      	ldr	r3, [r3, #0]
 8013b1a:	68b9      	ldr	r1, [r7, #8]
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	f7ff fead 	bl	801387c <LL_ADC_StartCalibration>

        /* Wait for calibration completion */
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8013b22:	e014      	b.n	8013b4e <HAL_ADCEx_Calibration_Start+0x256>
        {
          wait_loop_index++;
 8013b24:	693b      	ldr	r3, [r7, #16]
 8013b26:	3301      	adds	r3, #1
 8013b28:	613b      	str	r3, [r7, #16]
          if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8013b2a:	693b      	ldr	r3, [r7, #16]
 8013b2c:	4a19      	ldr	r2, [pc, #100]	@ (8013b94 <HAL_ADCEx_Calibration_Start+0x29c>)
 8013b2e:	4293      	cmp	r3, r2
 8013b30:	d90d      	bls.n	8013b4e <HAL_ADCEx_Calibration_Start+0x256>
          {
            /* Update ADC state machine to error */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013b36:	f023 0312 	bic.w	r3, r3, #18
 8013b3a:	f043 0210 	orr.w	r2, r3, #16
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	679a      	str	r2, [r3, #120]	@ 0x78

            __HAL_UNLOCK(hadc);
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	2200      	movs	r2, #0
 8013b46:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

            return HAL_ERROR;
 8013b4a:	2301      	movs	r3, #1
 8013b4c:	e01c      	b.n	8013b88 <HAL_ADCEx_Calibration_Start+0x290>
        while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	681b      	ldr	r3, [r3, #0]
 8013b52:	4618      	mov	r0, r3
 8013b54:	f7ff febc 	bl	80138d0 <LL_ADC_IsCalibrationOnGoing>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d1e2      	bne.n	8013b24 <HAL_ADCEx_Calibration_Start+0x22c>
        }
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013b62:	f023 0303 	bic.w	r3, r3, #3
 8013b66:	f043 0201 	orr.w	r2, r3, #1
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	679a      	str	r2, [r3, #120]	@ 0x78
 8013b6e:	e005      	b.n	8013b7c <HAL_ADCEx_Calibration_Start+0x284>
  }
  else /* ADC not disabled */
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013b74:	f043 0210 	orr.w	r2, r3, #16
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	2200      	movs	r2, #0
 8013b80:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 8013b84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	3728      	adds	r7, #40	@ 0x28
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd80      	pop	{r7, pc}
 8013b90:	46021000 	.word	0x46021000
 8013b94:	022b6b7f 	.word	0x022b6b7f
 8013b98:	e0044000 	.word	0xe0044000
 8013b9c:	03021100 	.word	0x03021100
 8013ba0:	7ffeffc0 	.word	0x7ffeffc0

08013ba4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8013ba4:	b480      	push	{r7}
 8013ba6:	b083      	sub	sp, #12
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8013bac:	bf00      	nop
 8013bae:	370c      	adds	r7, #12
 8013bb0:	46bd      	mov	sp, r7
 8013bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bb6:	4770      	bx	lr

08013bb8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8013bb8:	b480      	push	{r7}
 8013bba:	b083      	sub	sp, #12
 8013bbc:	af00      	add	r7, sp, #0
 8013bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8013bc0:	bf00      	nop
 8013bc2:	370c      	adds	r7, #12
 8013bc4:	46bd      	mov	sp, r7
 8013bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bca:	4770      	bx	lr

08013bcc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8013bcc:	b480      	push	{r7}
 8013bce:	b083      	sub	sp, #12
 8013bd0:	af00      	add	r7, sp, #0
 8013bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8013bd4:	bf00      	nop
 8013bd6:	370c      	adds	r7, #12
 8013bd8:	46bd      	mov	sp, r7
 8013bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bde:	4770      	bx	lr

08013be0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8013be0:	b480      	push	{r7}
 8013be2:	b083      	sub	sp, #12
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8013be8:	bf00      	nop
 8013bea:	370c      	adds	r7, #12
 8013bec:	46bd      	mov	sp, r7
 8013bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf2:	4770      	bx	lr

08013bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8013bf4:	b480      	push	{r7}
 8013bf6:	b085      	sub	sp, #20
 8013bf8:	af00      	add	r7, sp, #0
 8013bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	f003 0307 	and.w	r3, r3, #7
 8013c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8013c04:	4b0c      	ldr	r3, [pc, #48]	@ (8013c38 <__NVIC_SetPriorityGrouping+0x44>)
 8013c06:	68db      	ldr	r3, [r3, #12]
 8013c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8013c0a:	68ba      	ldr	r2, [r7, #8]
 8013c0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8013c10:	4013      	ands	r3, r2
 8013c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8013c18:	68bb      	ldr	r3, [r7, #8]
 8013c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8013c1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8013c20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8013c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8013c26:	4a04      	ldr	r2, [pc, #16]	@ (8013c38 <__NVIC_SetPriorityGrouping+0x44>)
 8013c28:	68bb      	ldr	r3, [r7, #8]
 8013c2a:	60d3      	str	r3, [r2, #12]
}
 8013c2c:	bf00      	nop
 8013c2e:	3714      	adds	r7, #20
 8013c30:	46bd      	mov	sp, r7
 8013c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c36:	4770      	bx	lr
 8013c38:	e000ed00 	.word	0xe000ed00

08013c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8013c40:	4b04      	ldr	r3, [pc, #16]	@ (8013c54 <__NVIC_GetPriorityGrouping+0x18>)
 8013c42:	68db      	ldr	r3, [r3, #12]
 8013c44:	0a1b      	lsrs	r3, r3, #8
 8013c46:	f003 0307 	and.w	r3, r3, #7
}
 8013c4a:	4618      	mov	r0, r3
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c52:	4770      	bx	lr
 8013c54:	e000ed00 	.word	0xe000ed00

08013c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8013c58:	b480      	push	{r7}
 8013c5a:	b083      	sub	sp, #12
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	4603      	mov	r3, r0
 8013c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	db0b      	blt.n	8013c82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013c6a:	79fb      	ldrb	r3, [r7, #7]
 8013c6c:	f003 021f 	and.w	r2, r3, #31
 8013c70:	4907      	ldr	r1, [pc, #28]	@ (8013c90 <__NVIC_EnableIRQ+0x38>)
 8013c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013c76:	095b      	lsrs	r3, r3, #5
 8013c78:	2001      	movs	r0, #1
 8013c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8013c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8013c82:	bf00      	nop
 8013c84:	370c      	adds	r7, #12
 8013c86:	46bd      	mov	sp, r7
 8013c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c8c:	4770      	bx	lr
 8013c8e:	bf00      	nop
 8013c90:	e000e100 	.word	0xe000e100

08013c94 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8013c94:	b480      	push	{r7}
 8013c96:	b083      	sub	sp, #12
 8013c98:	af00      	add	r7, sp, #0
 8013c9a:	4603      	mov	r3, r0
 8013c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	db12      	blt.n	8013ccc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8013ca6:	79fb      	ldrb	r3, [r7, #7]
 8013ca8:	f003 021f 	and.w	r2, r3, #31
 8013cac:	490a      	ldr	r1, [pc, #40]	@ (8013cd8 <__NVIC_DisableIRQ+0x44>)
 8013cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013cb2:	095b      	lsrs	r3, r3, #5
 8013cb4:	2001      	movs	r0, #1
 8013cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8013cba:	3320      	adds	r3, #32
 8013cbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8013cc0:	f3bf 8f4f 	dsb	sy
}
 8013cc4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8013cc6:	f3bf 8f6f 	isb	sy
}
 8013cca:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8013ccc:	bf00      	nop
 8013cce:	370c      	adds	r7, #12
 8013cd0:	46bd      	mov	sp, r7
 8013cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cd6:	4770      	bx	lr
 8013cd8:	e000e100 	.word	0xe000e100

08013cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8013cdc:	b480      	push	{r7}
 8013cde:	b083      	sub	sp, #12
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	4603      	mov	r3, r0
 8013ce4:	6039      	str	r1, [r7, #0]
 8013ce6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013ce8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	db0a      	blt.n	8013d06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013cf0:	683b      	ldr	r3, [r7, #0]
 8013cf2:	b2da      	uxtb	r2, r3
 8013cf4:	490c      	ldr	r1, [pc, #48]	@ (8013d28 <__NVIC_SetPriority+0x4c>)
 8013cf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013cfa:	0112      	lsls	r2, r2, #4
 8013cfc:	b2d2      	uxtb	r2, r2
 8013cfe:	440b      	add	r3, r1
 8013d00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8013d04:	e00a      	b.n	8013d1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013d06:	683b      	ldr	r3, [r7, #0]
 8013d08:	b2da      	uxtb	r2, r3
 8013d0a:	4908      	ldr	r1, [pc, #32]	@ (8013d2c <__NVIC_SetPriority+0x50>)
 8013d0c:	79fb      	ldrb	r3, [r7, #7]
 8013d0e:	f003 030f 	and.w	r3, r3, #15
 8013d12:	3b04      	subs	r3, #4
 8013d14:	0112      	lsls	r2, r2, #4
 8013d16:	b2d2      	uxtb	r2, r2
 8013d18:	440b      	add	r3, r1
 8013d1a:	761a      	strb	r2, [r3, #24]
}
 8013d1c:	bf00      	nop
 8013d1e:	370c      	adds	r7, #12
 8013d20:	46bd      	mov	sp, r7
 8013d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d26:	4770      	bx	lr
 8013d28:	e000e100 	.word	0xe000e100
 8013d2c:	e000ed00 	.word	0xe000ed00

08013d30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8013d30:	b480      	push	{r7}
 8013d32:	b089      	sub	sp, #36	@ 0x24
 8013d34:	af00      	add	r7, sp, #0
 8013d36:	60f8      	str	r0, [r7, #12]
 8013d38:	60b9      	str	r1, [r7, #8]
 8013d3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8013d3c:	68fb      	ldr	r3, [r7, #12]
 8013d3e:	f003 0307 	and.w	r3, r3, #7
 8013d42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8013d44:	69fb      	ldr	r3, [r7, #28]
 8013d46:	f1c3 0307 	rsb	r3, r3, #7
 8013d4a:	2b04      	cmp	r3, #4
 8013d4c:	bf28      	it	cs
 8013d4e:	2304      	movcs	r3, #4
 8013d50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8013d52:	69fb      	ldr	r3, [r7, #28]
 8013d54:	3304      	adds	r3, #4
 8013d56:	2b06      	cmp	r3, #6
 8013d58:	d902      	bls.n	8013d60 <NVIC_EncodePriority+0x30>
 8013d5a:	69fb      	ldr	r3, [r7, #28]
 8013d5c:	3b03      	subs	r3, #3
 8013d5e:	e000      	b.n	8013d62 <NVIC_EncodePriority+0x32>
 8013d60:	2300      	movs	r3, #0
 8013d62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8013d64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013d68:	69bb      	ldr	r3, [r7, #24]
 8013d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8013d6e:	43da      	mvns	r2, r3
 8013d70:	68bb      	ldr	r3, [r7, #8]
 8013d72:	401a      	ands	r2, r3
 8013d74:	697b      	ldr	r3, [r7, #20]
 8013d76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8013d78:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8013d7c:	697b      	ldr	r3, [r7, #20]
 8013d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8013d82:	43d9      	mvns	r1, r3
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8013d88:	4313      	orrs	r3, r2
         );
}
 8013d8a:	4618      	mov	r0, r3
 8013d8c:	3724      	adds	r7, #36	@ 0x24
 8013d8e:	46bd      	mov	sp, r7
 8013d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d94:	4770      	bx	lr
	...

08013d98 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8013d98:	b480      	push	{r7}
 8013d9a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8013d9c:	f3bf 8f4f 	dsb	sy
}
 8013da0:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8013da2:	4b06      	ldr	r3, [pc, #24]	@ (8013dbc <__NVIC_SystemReset+0x24>)
 8013da4:	68db      	ldr	r3, [r3, #12]
 8013da6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8013daa:	4904      	ldr	r1, [pc, #16]	@ (8013dbc <__NVIC_SystemReset+0x24>)
 8013dac:	4b04      	ldr	r3, [pc, #16]	@ (8013dc0 <__NVIC_SystemReset+0x28>)
 8013dae:	4313      	orrs	r3, r2
 8013db0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8013db2:	f3bf 8f4f 	dsb	sy
}
 8013db6:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8013db8:	bf00      	nop
 8013dba:	e7fd      	b.n	8013db8 <__NVIC_SystemReset+0x20>
 8013dbc:	e000ed00 	.word	0xe000ed00
 8013dc0:	05fa0004 	.word	0x05fa0004

08013dc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8013dc4:	b580      	push	{r7, lr}
 8013dc6:	b082      	sub	sp, #8
 8013dc8:	af00      	add	r7, sp, #0
 8013dca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8013dcc:	6878      	ldr	r0, [r7, #4]
 8013dce:	f7ff ff11 	bl	8013bf4 <__NVIC_SetPriorityGrouping>
}
 8013dd2:	bf00      	nop
 8013dd4:	3708      	adds	r7, #8
 8013dd6:	46bd      	mov	sp, r7
 8013dd8:	bd80      	pop	{r7, pc}

08013dda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8013dda:	b580      	push	{r7, lr}
 8013ddc:	b086      	sub	sp, #24
 8013dde:	af00      	add	r7, sp, #0
 8013de0:	4603      	mov	r3, r0
 8013de2:	60b9      	str	r1, [r7, #8]
 8013de4:	607a      	str	r2, [r7, #4]
 8013de6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8013de8:	f7ff ff28 	bl	8013c3c <__NVIC_GetPriorityGrouping>
 8013dec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8013dee:	687a      	ldr	r2, [r7, #4]
 8013df0:	68b9      	ldr	r1, [r7, #8]
 8013df2:	6978      	ldr	r0, [r7, #20]
 8013df4:	f7ff ff9c 	bl	8013d30 <NVIC_EncodePriority>
 8013df8:	4602      	mov	r2, r0
 8013dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013dfe:	4611      	mov	r1, r2
 8013e00:	4618      	mov	r0, r3
 8013e02:	f7ff ff6b 	bl	8013cdc <__NVIC_SetPriority>
}
 8013e06:	bf00      	nop
 8013e08:	3718      	adds	r7, #24
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	bd80      	pop	{r7, pc}

08013e0e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8013e0e:	b580      	push	{r7, lr}
 8013e10:	b082      	sub	sp, #8
 8013e12:	af00      	add	r7, sp, #0
 8013e14:	4603      	mov	r3, r0
 8013e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8013e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013e1c:	4618      	mov	r0, r3
 8013e1e:	f7ff ff1b 	bl	8013c58 <__NVIC_EnableIRQ>
}
 8013e22:	bf00      	nop
 8013e24:	3708      	adds	r7, #8
 8013e26:	46bd      	mov	sp, r7
 8013e28:	bd80      	pop	{r7, pc}

08013e2a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8013e2a:	b580      	push	{r7, lr}
 8013e2c:	b082      	sub	sp, #8
 8013e2e:	af00      	add	r7, sp, #0
 8013e30:	4603      	mov	r3, r0
 8013e32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8013e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013e38:	4618      	mov	r0, r3
 8013e3a:	f7ff ff2b 	bl	8013c94 <__NVIC_DisableIRQ>
}
 8013e3e:	bf00      	nop
 8013e40:	3708      	adds	r7, #8
 8013e42:	46bd      	mov	sp, r7
 8013e44:	bd80      	pop	{r7, pc}

08013e46 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8013e46:	b580      	push	{r7, lr}
 8013e48:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8013e4a:	f7ff ffa5 	bl	8013d98 <__NVIC_SystemReset>
	...

08013e50 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8013e50:	b480      	push	{r7}
 8013e52:	b083      	sub	sp, #12
 8013e54:	af00      	add	r7, sp, #0
 8013e56:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	3b01      	subs	r3, #1
 8013e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013e60:	d301      	bcc.n	8013e66 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8013e62:	2301      	movs	r3, #1
 8013e64:	e00d      	b.n	8013e82 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8013e66:	4a0a      	ldr	r2, [pc, #40]	@ (8013e90 <HAL_SYSTICK_Config+0x40>)
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	3b01      	subs	r3, #1
 8013e6c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8013e6e:	4b08      	ldr	r3, [pc, #32]	@ (8013e90 <HAL_SYSTICK_Config+0x40>)
 8013e70:	2200      	movs	r2, #0
 8013e72:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8013e74:	4b06      	ldr	r3, [pc, #24]	@ (8013e90 <HAL_SYSTICK_Config+0x40>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	4a05      	ldr	r2, [pc, #20]	@ (8013e90 <HAL_SYSTICK_Config+0x40>)
 8013e7a:	f043 0303 	orr.w	r3, r3, #3
 8013e7e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8013e80:	2300      	movs	r3, #0
}
 8013e82:	4618      	mov	r0, r3
 8013e84:	370c      	adds	r7, #12
 8013e86:	46bd      	mov	sp, r7
 8013e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e8c:	4770      	bx	lr
 8013e8e:	bf00      	nop
 8013e90:	e000e010 	.word	0xe000e010

08013e94 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8013e94:	b480      	push	{r7}
 8013e96:	b083      	sub	sp, #12
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	2b04      	cmp	r3, #4
 8013ea0:	d844      	bhi.n	8013f2c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8013ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8013ea8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8013ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ea8:	08013ecb 	.word	0x08013ecb
 8013eac:	08013ee9 	.word	0x08013ee9
 8013eb0:	08013f0b 	.word	0x08013f0b
 8013eb4:	08013f2d 	.word	0x08013f2d
 8013eb8:	08013ebd 	.word	0x08013ebd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8013ebc:	4b1f      	ldr	r3, [pc, #124]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	4a1e      	ldr	r2, [pc, #120]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013ec2:	f043 0304 	orr.w	r3, r3, #4
 8013ec6:	6013      	str	r3, [r2, #0]
      break;
 8013ec8:	e031      	b.n	8013f2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8013eca:	4b1c      	ldr	r3, [pc, #112]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	4a1b      	ldr	r2, [pc, #108]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013ed0:	f023 0304 	bic.w	r3, r3, #4
 8013ed4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8013ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013edc:	4a18      	ldr	r2, [pc, #96]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013ede:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8013ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8013ee6:	e022      	b.n	8013f2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8013ee8:	4b14      	ldr	r3, [pc, #80]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	4a13      	ldr	r2, [pc, #76]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013eee:	f023 0304 	bic.w	r3, r3, #4
 8013ef2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8013ef4:	4b12      	ldr	r3, [pc, #72]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013efa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8013efe:	4a10      	ldr	r2, [pc, #64]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013f00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8013f04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8013f08:	e011      	b.n	8013f2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8013f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	4a0b      	ldr	r2, [pc, #44]	@ (8013f3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8013f10:	f023 0304 	bic.w	r3, r3, #4
 8013f14:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8013f16:	4b0a      	ldr	r3, [pc, #40]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013f18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013f1c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8013f20:	4a07      	ldr	r2, [pc, #28]	@ (8013f40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8013f22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8013f26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8013f2a:	e000      	b.n	8013f2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8013f2c:	bf00      	nop
  }
}
 8013f2e:	bf00      	nop
 8013f30:	370c      	adds	r7, #12
 8013f32:	46bd      	mov	sp, r7
 8013f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f38:	4770      	bx	lr
 8013f3a:	bf00      	nop
 8013f3c:	e000e010 	.word	0xe000e010
 8013f40:	46020c00 	.word	0x46020c00

08013f44 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8013f44:	b480      	push	{r7}
 8013f46:	b083      	sub	sp, #12
 8013f48:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8013f4a:	4b19      	ldr	r3, [pc, #100]	@ (8013fb0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	f003 0304 	and.w	r3, r3, #4
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d002      	beq.n	8013f5c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8013f56:	2304      	movs	r3, #4
 8013f58:	607b      	str	r3, [r7, #4]
 8013f5a:	e021      	b.n	8013fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8013f5c:	4b15      	ldr	r3, [pc, #84]	@ (8013fb4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8013f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8013f62:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8013f66:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8013f68:	683b      	ldr	r3, [r7, #0]
 8013f6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013f6e:	d011      	beq.n	8013f94 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8013f70:	683b      	ldr	r3, [r7, #0]
 8013f72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8013f76:	d810      	bhi.n	8013f9a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8013f78:	683b      	ldr	r3, [r7, #0]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d004      	beq.n	8013f88 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8013f7e:	683b      	ldr	r3, [r7, #0]
 8013f80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8013f84:	d003      	beq.n	8013f8e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8013f86:	e008      	b.n	8013f9a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8013f88:	2300      	movs	r3, #0
 8013f8a:	607b      	str	r3, [r7, #4]
        break;
 8013f8c:	e008      	b.n	8013fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8013f8e:	2301      	movs	r3, #1
 8013f90:	607b      	str	r3, [r7, #4]
        break;
 8013f92:	e005      	b.n	8013fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8013f94:	2302      	movs	r3, #2
 8013f96:	607b      	str	r3, [r7, #4]
        break;
 8013f98:	e002      	b.n	8013fa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8013f9a:	2300      	movs	r3, #0
 8013f9c:	607b      	str	r3, [r7, #4]
        break;
 8013f9e:	bf00      	nop
    }
  }
  return systick_source;
 8013fa0:	687b      	ldr	r3, [r7, #4]
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	370c      	adds	r7, #12
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fac:	4770      	bx	lr
 8013fae:	bf00      	nop
 8013fb0:	e000e010 	.word	0xe000e010
 8013fb4:	46020c00 	.word	0x46020c00

08013fb8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8013fb8:	b580      	push	{r7, lr}
 8013fba:	b082      	sub	sp, #8
 8013fbc:	af00      	add	r7, sp, #0
 8013fbe:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	2b00      	cmp	r3, #0
 8013fc4:	d101      	bne.n	8013fca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8013fc6:	2301      	movs	r3, #1
 8013fc8:	e054      	b.n	8014074 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	7f5b      	ldrb	r3, [r3, #29]
 8013fce:	b2db      	uxtb	r3, r3
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d105      	bne.n	8013fe0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2200      	movs	r2, #0
 8013fd8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8013fda:	6878      	ldr	r0, [r7, #4]
 8013fdc:	f7fa fe40 	bl	800ec60 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	2202      	movs	r2, #2
 8013fe4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	791b      	ldrb	r3, [r3, #4]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d10c      	bne.n	8014008 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	4a22      	ldr	r2, [pc, #136]	@ (801407c <HAL_CRC_Init+0xc4>)
 8013ff4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	681b      	ldr	r3, [r3, #0]
 8013ffa:	689a      	ldr	r2, [r3, #8]
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	681b      	ldr	r3, [r3, #0]
 8014000:	f022 0218 	bic.w	r2, r2, #24
 8014004:	609a      	str	r2, [r3, #8]
 8014006:	e00c      	b.n	8014022 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8014008:	687b      	ldr	r3, [r7, #4]
 801400a:	6899      	ldr	r1, [r3, #8]
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	68db      	ldr	r3, [r3, #12]
 8014010:	461a      	mov	r2, r3
 8014012:	6878      	ldr	r0, [r7, #4]
 8014014:	f000 f98e 	bl	8014334 <HAL_CRCEx_Polynomial_Set>
 8014018:	4603      	mov	r3, r0
 801401a:	2b00      	cmp	r3, #0
 801401c:	d001      	beq.n	8014022 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 801401e:	2301      	movs	r3, #1
 8014020:	e028      	b.n	8014074 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	795b      	ldrb	r3, [r3, #5]
 8014026:	2b00      	cmp	r3, #0
 8014028:	d105      	bne.n	8014036 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014032:	611a      	str	r2, [r3, #16]
 8014034:	e004      	b.n	8014040 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	681b      	ldr	r3, [r3, #0]
 801403a:	687a      	ldr	r2, [r7, #4]
 801403c:	6912      	ldr	r2, [r2, #16]
 801403e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	689b      	ldr	r3, [r3, #8]
 8014046:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	695a      	ldr	r2, [r3, #20]
 801404e:	687b      	ldr	r3, [r7, #4]
 8014050:	681b      	ldr	r3, [r3, #0]
 8014052:	430a      	orrs	r2, r1
 8014054:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	689b      	ldr	r3, [r3, #8]
 801405c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	699a      	ldr	r2, [r3, #24]
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	430a      	orrs	r2, r1
 801406a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 801406c:	687b      	ldr	r3, [r7, #4]
 801406e:	2201      	movs	r2, #1
 8014070:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8014072:	2300      	movs	r3, #0
}
 8014074:	4618      	mov	r0, r3
 8014076:	3708      	adds	r7, #8
 8014078:	46bd      	mov	sp, r7
 801407a:	bd80      	pop	{r7, pc}
 801407c:	04c11db7 	.word	0x04c11db7

08014080 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8014080:	b580      	push	{r7, lr}
 8014082:	b086      	sub	sp, #24
 8014084:	af00      	add	r7, sp, #0
 8014086:	60f8      	str	r0, [r7, #12]
 8014088:	60b9      	str	r1, [r7, #8]
 801408a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 801408c:	2300      	movs	r3, #0
 801408e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8014090:	68fb      	ldr	r3, [r7, #12]
 8014092:	2202      	movs	r2, #2
 8014094:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	6a1b      	ldr	r3, [r3, #32]
 801409a:	2b03      	cmp	r3, #3
 801409c:	d006      	beq.n	80140ac <HAL_CRC_Accumulate+0x2c>
 801409e:	2b03      	cmp	r3, #3
 80140a0:	d829      	bhi.n	80140f6 <HAL_CRC_Accumulate+0x76>
 80140a2:	2b01      	cmp	r3, #1
 80140a4:	d019      	beq.n	80140da <HAL_CRC_Accumulate+0x5a>
 80140a6:	2b02      	cmp	r3, #2
 80140a8:	d01e      	beq.n	80140e8 <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 80140aa:	e024      	b.n	80140f6 <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 80140ac:	2300      	movs	r3, #0
 80140ae:	617b      	str	r3, [r7, #20]
 80140b0:	e00a      	b.n	80140c8 <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	009b      	lsls	r3, r3, #2
 80140b6:	68ba      	ldr	r2, [r7, #8]
 80140b8:	441a      	add	r2, r3
 80140ba:	68fb      	ldr	r3, [r7, #12]
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	6812      	ldr	r2, [r2, #0]
 80140c0:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80140c2:	697b      	ldr	r3, [r7, #20]
 80140c4:	3301      	adds	r3, #1
 80140c6:	617b      	str	r3, [r7, #20]
 80140c8:	697a      	ldr	r2, [r7, #20]
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	429a      	cmp	r2, r3
 80140ce:	d3f0      	bcc.n	80140b2 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 80140d0:	68fb      	ldr	r3, [r7, #12]
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	681b      	ldr	r3, [r3, #0]
 80140d6:	613b      	str	r3, [r7, #16]
      break;
 80140d8:	e00e      	b.n	80140f8 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80140da:	687a      	ldr	r2, [r7, #4]
 80140dc:	68b9      	ldr	r1, [r7, #8]
 80140de:	68f8      	ldr	r0, [r7, #12]
 80140e0:	f000 f85e 	bl	80141a0 <CRC_Handle_8>
 80140e4:	6138      	str	r0, [r7, #16]
      break;
 80140e6:	e007      	b.n	80140f8 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80140e8:	687a      	ldr	r2, [r7, #4]
 80140ea:	68b9      	ldr	r1, [r7, #8]
 80140ec:	68f8      	ldr	r0, [r7, #12]
 80140ee:	f000 f8e7 	bl	80142c0 <CRC_Handle_16>
 80140f2:	6138      	str	r0, [r7, #16]
      break;
 80140f4:	e000      	b.n	80140f8 <HAL_CRC_Accumulate+0x78>
      break;
 80140f6:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80140f8:	68fb      	ldr	r3, [r7, #12]
 80140fa:	2201      	movs	r2, #1
 80140fc:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80140fe:	693b      	ldr	r3, [r7, #16]
}
 8014100:	4618      	mov	r0, r3
 8014102:	3718      	adds	r7, #24
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b086      	sub	sp, #24
 801410c:	af00      	add	r7, sp, #0
 801410e:	60f8      	str	r0, [r7, #12]
 8014110:	60b9      	str	r1, [r7, #8]
 8014112:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8014114:	2300      	movs	r3, #0
 8014116:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8014118:	68fb      	ldr	r3, [r7, #12]
 801411a:	2202      	movs	r2, #2
 801411c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	689a      	ldr	r2, [r3, #8]
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	681b      	ldr	r3, [r3, #0]
 8014128:	f042 0201 	orr.w	r2, r2, #1
 801412c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	6a1b      	ldr	r3, [r3, #32]
 8014132:	2b03      	cmp	r3, #3
 8014134:	d006      	beq.n	8014144 <HAL_CRC_Calculate+0x3c>
 8014136:	2b03      	cmp	r3, #3
 8014138:	d829      	bhi.n	801418e <HAL_CRC_Calculate+0x86>
 801413a:	2b01      	cmp	r3, #1
 801413c:	d019      	beq.n	8014172 <HAL_CRC_Calculate+0x6a>
 801413e:	2b02      	cmp	r3, #2
 8014140:	d01e      	beq.n	8014180 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 8014142:	e024      	b.n	801418e <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 8014144:	2300      	movs	r3, #0
 8014146:	617b      	str	r3, [r7, #20]
 8014148:	e00a      	b.n	8014160 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 801414a:	697b      	ldr	r3, [r7, #20]
 801414c:	009b      	lsls	r3, r3, #2
 801414e:	68ba      	ldr	r2, [r7, #8]
 8014150:	441a      	add	r2, r3
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	681b      	ldr	r3, [r3, #0]
 8014156:	6812      	ldr	r2, [r2, #0]
 8014158:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 801415a:	697b      	ldr	r3, [r7, #20]
 801415c:	3301      	adds	r3, #1
 801415e:	617b      	str	r3, [r7, #20]
 8014160:	697a      	ldr	r2, [r7, #20]
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	429a      	cmp	r2, r3
 8014166:	d3f0      	bcc.n	801414a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	613b      	str	r3, [r7, #16]
      break;
 8014170:	e00e      	b.n	8014190 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8014172:	687a      	ldr	r2, [r7, #4]
 8014174:	68b9      	ldr	r1, [r7, #8]
 8014176:	68f8      	ldr	r0, [r7, #12]
 8014178:	f000 f812 	bl	80141a0 <CRC_Handle_8>
 801417c:	6138      	str	r0, [r7, #16]
      break;
 801417e:	e007      	b.n	8014190 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8014180:	687a      	ldr	r2, [r7, #4]
 8014182:	68b9      	ldr	r1, [r7, #8]
 8014184:	68f8      	ldr	r0, [r7, #12]
 8014186:	f000 f89b 	bl	80142c0 <CRC_Handle_16>
 801418a:	6138      	str	r0, [r7, #16]
      break;
 801418c:	e000      	b.n	8014190 <HAL_CRC_Calculate+0x88>
      break;
 801418e:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	2201      	movs	r2, #1
 8014194:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 8014196:	693b      	ldr	r3, [r7, #16]
}
 8014198:	4618      	mov	r0, r3
 801419a:	3718      	adds	r7, #24
 801419c:	46bd      	mov	sp, r7
 801419e:	bd80      	pop	{r7, pc}

080141a0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80141a0:	b480      	push	{r7}
 80141a2:	b089      	sub	sp, #36	@ 0x24
 80141a4:	af00      	add	r7, sp, #0
 80141a6:	60f8      	str	r0, [r7, #12]
 80141a8:	60b9      	str	r1, [r7, #8]
 80141aa:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80141ac:	2300      	movs	r3, #0
 80141ae:	61fb      	str	r3, [r7, #28]
 80141b0:	e023      	b.n	80141fa <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80141b2:	69fb      	ldr	r3, [r7, #28]
 80141b4:	009b      	lsls	r3, r3, #2
 80141b6:	68ba      	ldr	r2, [r7, #8]
 80141b8:	4413      	add	r3, r2
 80141ba:	781b      	ldrb	r3, [r3, #0]
 80141bc:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80141be:	69fb      	ldr	r3, [r7, #28]
 80141c0:	009b      	lsls	r3, r3, #2
 80141c2:	3301      	adds	r3, #1
 80141c4:	68b9      	ldr	r1, [r7, #8]
 80141c6:	440b      	add	r3, r1
 80141c8:	781b      	ldrb	r3, [r3, #0]
 80141ca:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80141cc:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80141ce:	69fb      	ldr	r3, [r7, #28]
 80141d0:	009b      	lsls	r3, r3, #2
 80141d2:	3302      	adds	r3, #2
 80141d4:	68b9      	ldr	r1, [r7, #8]
 80141d6:	440b      	add	r3, r1
 80141d8:	781b      	ldrb	r3, [r3, #0]
 80141da:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80141dc:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80141de:	69fb      	ldr	r3, [r7, #28]
 80141e0:	009b      	lsls	r3, r3, #2
 80141e2:	3303      	adds	r3, #3
 80141e4:	68b9      	ldr	r1, [r7, #8]
 80141e6:	440b      	add	r3, r1
 80141e8:	781b      	ldrb	r3, [r3, #0]
 80141ea:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80141f0:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80141f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80141f4:	69fb      	ldr	r3, [r7, #28]
 80141f6:	3301      	adds	r3, #1
 80141f8:	61fb      	str	r3, [r7, #28]
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	089b      	lsrs	r3, r3, #2
 80141fe:	69fa      	ldr	r2, [r7, #28]
 8014200:	429a      	cmp	r2, r3
 8014202:	d3d6      	bcc.n	80141b2 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	f003 0303 	and.w	r3, r3, #3
 801420a:	2b00      	cmp	r3, #0
 801420c:	d04f      	beq.n	80142ae <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	f003 0303 	and.w	r3, r3, #3
 8014214:	2b01      	cmp	r3, #1
 8014216:	d107      	bne.n	8014228 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8014218:	69fb      	ldr	r3, [r7, #28]
 801421a:	009b      	lsls	r3, r3, #2
 801421c:	68ba      	ldr	r2, [r7, #8]
 801421e:	4413      	add	r3, r2
 8014220:	68fa      	ldr	r2, [r7, #12]
 8014222:	6812      	ldr	r2, [r2, #0]
 8014224:	781b      	ldrb	r3, [r3, #0]
 8014226:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	f003 0303 	and.w	r3, r3, #3
 801422e:	2b02      	cmp	r3, #2
 8014230:	d117      	bne.n	8014262 <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8014232:	69fb      	ldr	r3, [r7, #28]
 8014234:	009b      	lsls	r3, r3, #2
 8014236:	68ba      	ldr	r2, [r7, #8]
 8014238:	4413      	add	r3, r2
 801423a:	781b      	ldrb	r3, [r3, #0]
 801423c:	b21b      	sxth	r3, r3
 801423e:	021b      	lsls	r3, r3, #8
 8014240:	b21a      	sxth	r2, r3
 8014242:	69fb      	ldr	r3, [r7, #28]
 8014244:	009b      	lsls	r3, r3, #2
 8014246:	3301      	adds	r3, #1
 8014248:	68b9      	ldr	r1, [r7, #8]
 801424a:	440b      	add	r3, r1
 801424c:	781b      	ldrb	r3, [r3, #0]
 801424e:	b21b      	sxth	r3, r3
 8014250:	4313      	orrs	r3, r2
 8014252:	b21b      	sxth	r3, r3
 8014254:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	617b      	str	r3, [r7, #20]
      *pReg = data;
 801425c:	697b      	ldr	r3, [r7, #20]
 801425e:	8b7a      	ldrh	r2, [r7, #26]
 8014260:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	f003 0303 	and.w	r3, r3, #3
 8014268:	2b03      	cmp	r3, #3
 801426a:	d120      	bne.n	80142ae <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 801426c:	69fb      	ldr	r3, [r7, #28]
 801426e:	009b      	lsls	r3, r3, #2
 8014270:	68ba      	ldr	r2, [r7, #8]
 8014272:	4413      	add	r3, r2
 8014274:	781b      	ldrb	r3, [r3, #0]
 8014276:	b21b      	sxth	r3, r3
 8014278:	021b      	lsls	r3, r3, #8
 801427a:	b21a      	sxth	r2, r3
 801427c:	69fb      	ldr	r3, [r7, #28]
 801427e:	009b      	lsls	r3, r3, #2
 8014280:	3301      	adds	r3, #1
 8014282:	68b9      	ldr	r1, [r7, #8]
 8014284:	440b      	add	r3, r1
 8014286:	781b      	ldrb	r3, [r3, #0]
 8014288:	b21b      	sxth	r3, r3
 801428a:	4313      	orrs	r3, r2
 801428c:	b21b      	sxth	r3, r3
 801428e:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8014290:	68fb      	ldr	r3, [r7, #12]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8014296:	697b      	ldr	r3, [r7, #20]
 8014298:	8b7a      	ldrh	r2, [r7, #26]
 801429a:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 801429c:	69fb      	ldr	r3, [r7, #28]
 801429e:	009b      	lsls	r3, r3, #2
 80142a0:	3302      	adds	r3, #2
 80142a2:	68ba      	ldr	r2, [r7, #8]
 80142a4:	4413      	add	r3, r2
 80142a6:	68fa      	ldr	r2, [r7, #12]
 80142a8:	6812      	ldr	r2, [r2, #0]
 80142aa:	781b      	ldrb	r3, [r3, #0]
 80142ac:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	681b      	ldr	r3, [r3, #0]
}
 80142b4:	4618      	mov	r0, r3
 80142b6:	3724      	adds	r7, #36	@ 0x24
 80142b8:	46bd      	mov	sp, r7
 80142ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142be:	4770      	bx	lr

080142c0 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80142c0:	b480      	push	{r7}
 80142c2:	b087      	sub	sp, #28
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	60f8      	str	r0, [r7, #12]
 80142c8:	60b9      	str	r1, [r7, #8]
 80142ca:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80142cc:	2300      	movs	r3, #0
 80142ce:	617b      	str	r3, [r7, #20]
 80142d0:	e013      	b.n	80142fa <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80142d2:	697b      	ldr	r3, [r7, #20]
 80142d4:	009b      	lsls	r3, r3, #2
 80142d6:	68ba      	ldr	r2, [r7, #8]
 80142d8:	4413      	add	r3, r2
 80142da:	881b      	ldrh	r3, [r3, #0]
 80142dc:	041a      	lsls	r2, r3, #16
 80142de:	697b      	ldr	r3, [r7, #20]
 80142e0:	009b      	lsls	r3, r3, #2
 80142e2:	3302      	adds	r3, #2
 80142e4:	68b9      	ldr	r1, [r7, #8]
 80142e6:	440b      	add	r3, r1
 80142e8:	881b      	ldrh	r3, [r3, #0]
 80142ea:	4619      	mov	r1, r3
 80142ec:	68fb      	ldr	r3, [r7, #12]
 80142ee:	681b      	ldr	r3, [r3, #0]
 80142f0:	430a      	orrs	r2, r1
 80142f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80142f4:	697b      	ldr	r3, [r7, #20]
 80142f6:	3301      	adds	r3, #1
 80142f8:	617b      	str	r3, [r7, #20]
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	085b      	lsrs	r3, r3, #1
 80142fe:	697a      	ldr	r2, [r7, #20]
 8014300:	429a      	cmp	r2, r3
 8014302:	d3e6      	bcc.n	80142d2 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	f003 0301 	and.w	r3, r3, #1
 801430a:	2b00      	cmp	r3, #0
 801430c:	d009      	beq.n	8014322 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8014314:	697b      	ldr	r3, [r7, #20]
 8014316:	009b      	lsls	r3, r3, #2
 8014318:	68ba      	ldr	r2, [r7, #8]
 801431a:	4413      	add	r3, r2
 801431c:	881a      	ldrh	r2, [r3, #0]
 801431e:	693b      	ldr	r3, [r7, #16]
 8014320:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	681b      	ldr	r3, [r3, #0]
 8014326:	681b      	ldr	r3, [r3, #0]
}
 8014328:	4618      	mov	r0, r3
 801432a:	371c      	adds	r7, #28
 801432c:	46bd      	mov	sp, r7
 801432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014332:	4770      	bx	lr

08014334 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8014334:	b480      	push	{r7}
 8014336:	b087      	sub	sp, #28
 8014338:	af00      	add	r7, sp, #0
 801433a:	60f8      	str	r0, [r7, #12]
 801433c:	60b9      	str	r1, [r7, #8]
 801433e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8014340:	2300      	movs	r3, #0
 8014342:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8014344:	231f      	movs	r3, #31
 8014346:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8014348:	68bb      	ldr	r3, [r7, #8]
 801434a:	f003 0301 	and.w	r3, r3, #1
 801434e:	2b00      	cmp	r3, #0
 8014350:	d102      	bne.n	8014358 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8014352:	2301      	movs	r3, #1
 8014354:	75fb      	strb	r3, [r7, #23]
 8014356:	e063      	b.n	8014420 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8014358:	bf00      	nop
 801435a:	693b      	ldr	r3, [r7, #16]
 801435c:	1e5a      	subs	r2, r3, #1
 801435e:	613a      	str	r2, [r7, #16]
 8014360:	2b00      	cmp	r3, #0
 8014362:	d009      	beq.n	8014378 <HAL_CRCEx_Polynomial_Set+0x44>
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	f003 031f 	and.w	r3, r3, #31
 801436a:	68ba      	ldr	r2, [r7, #8]
 801436c:	fa22 f303 	lsr.w	r3, r2, r3
 8014370:	f003 0301 	and.w	r3, r3, #1
 8014374:	2b00      	cmp	r3, #0
 8014376:	d0f0      	beq.n	801435a <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	2b18      	cmp	r3, #24
 801437c:	d846      	bhi.n	801440c <HAL_CRCEx_Polynomial_Set+0xd8>
 801437e:	a201      	add	r2, pc, #4	@ (adr r2, 8014384 <HAL_CRCEx_Polynomial_Set+0x50>)
 8014380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014384:	08014413 	.word	0x08014413
 8014388:	0801440d 	.word	0x0801440d
 801438c:	0801440d 	.word	0x0801440d
 8014390:	0801440d 	.word	0x0801440d
 8014394:	0801440d 	.word	0x0801440d
 8014398:	0801440d 	.word	0x0801440d
 801439c:	0801440d 	.word	0x0801440d
 80143a0:	0801440d 	.word	0x0801440d
 80143a4:	08014401 	.word	0x08014401
 80143a8:	0801440d 	.word	0x0801440d
 80143ac:	0801440d 	.word	0x0801440d
 80143b0:	0801440d 	.word	0x0801440d
 80143b4:	0801440d 	.word	0x0801440d
 80143b8:	0801440d 	.word	0x0801440d
 80143bc:	0801440d 	.word	0x0801440d
 80143c0:	0801440d 	.word	0x0801440d
 80143c4:	080143f5 	.word	0x080143f5
 80143c8:	0801440d 	.word	0x0801440d
 80143cc:	0801440d 	.word	0x0801440d
 80143d0:	0801440d 	.word	0x0801440d
 80143d4:	0801440d 	.word	0x0801440d
 80143d8:	0801440d 	.word	0x0801440d
 80143dc:	0801440d 	.word	0x0801440d
 80143e0:	0801440d 	.word	0x0801440d
 80143e4:	080143e9 	.word	0x080143e9
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	2b06      	cmp	r3, #6
 80143ec:	d913      	bls.n	8014416 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80143ee:	2301      	movs	r3, #1
 80143f0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80143f2:	e010      	b.n	8014416 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80143f4:	693b      	ldr	r3, [r7, #16]
 80143f6:	2b07      	cmp	r3, #7
 80143f8:	d90f      	bls.n	801441a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80143fa:	2301      	movs	r3, #1
 80143fc:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80143fe:	e00c      	b.n	801441a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8014400:	693b      	ldr	r3, [r7, #16]
 8014402:	2b0f      	cmp	r3, #15
 8014404:	d90b      	bls.n	801441e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8014406:	2301      	movs	r3, #1
 8014408:	75fb      	strb	r3, [r7, #23]
        }
        break;
 801440a:	e008      	b.n	801441e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 801440c:	2301      	movs	r3, #1
 801440e:	75fb      	strb	r3, [r7, #23]
        break;
 8014410:	e006      	b.n	8014420 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8014412:	bf00      	nop
 8014414:	e004      	b.n	8014420 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8014416:	bf00      	nop
 8014418:	e002      	b.n	8014420 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 801441a:	bf00      	nop
 801441c:	e000      	b.n	8014420 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 801441e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8014420:	7dfb      	ldrb	r3, [r7, #23]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d10d      	bne.n	8014442 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	68ba      	ldr	r2, [r7, #8]
 801442c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	689b      	ldr	r3, [r3, #8]
 8014434:	f023 0118 	bic.w	r1, r3, #24
 8014438:	68fb      	ldr	r3, [r7, #12]
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	687a      	ldr	r2, [r7, #4]
 801443e:	430a      	orrs	r2, r1
 8014440:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8014442:	7dfb      	ldrb	r3, [r7, #23]
}
 8014444:	4618      	mov	r0, r3
 8014446:	371c      	adds	r7, #28
 8014448:	46bd      	mov	sp, r7
 801444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801444e:	4770      	bx	lr

08014450 <HAL_DMA_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *const hdma)
{
 8014450:	b580      	push	{r7, lr}
 8014452:	b084      	sub	sp, #16
 8014454:	af00      	add	r7, sp, #0
 8014456:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8014458:	f7fc fc58 	bl	8010d0c <HAL_GetTick>
 801445c:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d101      	bne.n	8014468 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8014464:	2301      	movs	r3, #1
 8014466:	e0db      	b.n	8014620 <HAL_DMA_Init+0x1d0>
  assert_param(IS_DMA_DESTINATION_DATA_WIDTH(hdma->Init.DestDataWidth));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  assert_param(IS_DMA_TCEM_EVENT_MODE(hdma->Init.TransferEventMode));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	4a6e      	ldr	r2, [pc, #440]	@ (8014628 <HAL_DMA_Init+0x1d8>)
 801446e:	4293      	cmp	r3, r2
 8014470:	f000 809f 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	4a6c      	ldr	r2, [pc, #432]	@ (801462c <HAL_DMA_Init+0x1dc>)
 801447a:	4293      	cmp	r3, r2
 801447c:	f000 8099 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	681b      	ldr	r3, [r3, #0]
 8014484:	4a6a      	ldr	r2, [pc, #424]	@ (8014630 <HAL_DMA_Init+0x1e0>)
 8014486:	4293      	cmp	r3, r2
 8014488:	f000 8093 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 801448c:	687b      	ldr	r3, [r7, #4]
 801448e:	681b      	ldr	r3, [r3, #0]
 8014490:	4a68      	ldr	r2, [pc, #416]	@ (8014634 <HAL_DMA_Init+0x1e4>)
 8014492:	4293      	cmp	r3, r2
 8014494:	f000 808d 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	4a66      	ldr	r2, [pc, #408]	@ (8014638 <HAL_DMA_Init+0x1e8>)
 801449e:	4293      	cmp	r3, r2
 80144a0:	f000 8087 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	681b      	ldr	r3, [r3, #0]
 80144a8:	4a64      	ldr	r2, [pc, #400]	@ (801463c <HAL_DMA_Init+0x1ec>)
 80144aa:	4293      	cmp	r3, r2
 80144ac:	f000 8081 	beq.w	80145b2 <HAL_DMA_Init+0x162>
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	4a62      	ldr	r2, [pc, #392]	@ (8014640 <HAL_DMA_Init+0x1f0>)
 80144b6:	4293      	cmp	r3, r2
 80144b8:	d07b      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	4a61      	ldr	r2, [pc, #388]	@ (8014644 <HAL_DMA_Init+0x1f4>)
 80144c0:	4293      	cmp	r3, r2
 80144c2:	d076      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	4a5f      	ldr	r2, [pc, #380]	@ (8014648 <HAL_DMA_Init+0x1f8>)
 80144ca:	4293      	cmp	r3, r2
 80144cc:	d071      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	681b      	ldr	r3, [r3, #0]
 80144d2:	4a5e      	ldr	r2, [pc, #376]	@ (801464c <HAL_DMA_Init+0x1fc>)
 80144d4:	4293      	cmp	r3, r2
 80144d6:	d06c      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144d8:	687b      	ldr	r3, [r7, #4]
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	4a5c      	ldr	r2, [pc, #368]	@ (8014650 <HAL_DMA_Init+0x200>)
 80144de:	4293      	cmp	r3, r2
 80144e0:	d067      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	4a5b      	ldr	r2, [pc, #364]	@ (8014654 <HAL_DMA_Init+0x204>)
 80144e8:	4293      	cmp	r3, r2
 80144ea:	d062      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	681b      	ldr	r3, [r3, #0]
 80144f0:	4a59      	ldr	r2, [pc, #356]	@ (8014658 <HAL_DMA_Init+0x208>)
 80144f2:	4293      	cmp	r3, r2
 80144f4:	d05d      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	681b      	ldr	r3, [r3, #0]
 80144fa:	4a58      	ldr	r2, [pc, #352]	@ (801465c <HAL_DMA_Init+0x20c>)
 80144fc:	4293      	cmp	r3, r2
 80144fe:	d058      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	4a56      	ldr	r2, [pc, #344]	@ (8014660 <HAL_DMA_Init+0x210>)
 8014506:	4293      	cmp	r3, r2
 8014508:	d053      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	681b      	ldr	r3, [r3, #0]
 801450e:	4a55      	ldr	r2, [pc, #340]	@ (8014664 <HAL_DMA_Init+0x214>)
 8014510:	4293      	cmp	r3, r2
 8014512:	d04e      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	681b      	ldr	r3, [r3, #0]
 8014518:	4a53      	ldr	r2, [pc, #332]	@ (8014668 <HAL_DMA_Init+0x218>)
 801451a:	4293      	cmp	r3, r2
 801451c:	d049      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	4a52      	ldr	r2, [pc, #328]	@ (801466c <HAL_DMA_Init+0x21c>)
 8014524:	4293      	cmp	r3, r2
 8014526:	d044      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	681b      	ldr	r3, [r3, #0]
 801452c:	4a50      	ldr	r2, [pc, #320]	@ (8014670 <HAL_DMA_Init+0x220>)
 801452e:	4293      	cmp	r3, r2
 8014530:	d03f      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	4a4f      	ldr	r2, [pc, #316]	@ (8014674 <HAL_DMA_Init+0x224>)
 8014538:	4293      	cmp	r3, r2
 801453a:	d03a      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	681b      	ldr	r3, [r3, #0]
 8014540:	4a4d      	ldr	r2, [pc, #308]	@ (8014678 <HAL_DMA_Init+0x228>)
 8014542:	4293      	cmp	r3, r2
 8014544:	d035      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	681b      	ldr	r3, [r3, #0]
 801454a:	4a4c      	ldr	r2, [pc, #304]	@ (801467c <HAL_DMA_Init+0x22c>)
 801454c:	4293      	cmp	r3, r2
 801454e:	d030      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	4a4a      	ldr	r2, [pc, #296]	@ (8014680 <HAL_DMA_Init+0x230>)
 8014556:	4293      	cmp	r3, r2
 8014558:	d02b      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	4a49      	ldr	r2, [pc, #292]	@ (8014684 <HAL_DMA_Init+0x234>)
 8014560:	4293      	cmp	r3, r2
 8014562:	d026      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	4a47      	ldr	r2, [pc, #284]	@ (8014688 <HAL_DMA_Init+0x238>)
 801456a:	4293      	cmp	r3, r2
 801456c:	d021      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	4a46      	ldr	r2, [pc, #280]	@ (801468c <HAL_DMA_Init+0x23c>)
 8014574:	4293      	cmp	r3, r2
 8014576:	d01c      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014578:	687b      	ldr	r3, [r7, #4]
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	4a44      	ldr	r2, [pc, #272]	@ (8014690 <HAL_DMA_Init+0x240>)
 801457e:	4293      	cmp	r3, r2
 8014580:	d017      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	4a43      	ldr	r2, [pc, #268]	@ (8014694 <HAL_DMA_Init+0x244>)
 8014588:	4293      	cmp	r3, r2
 801458a:	d012      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	4a41      	ldr	r2, [pc, #260]	@ (8014698 <HAL_DMA_Init+0x248>)
 8014592:	4293      	cmp	r3, r2
 8014594:	d00d      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	4a40      	ldr	r2, [pc, #256]	@ (801469c <HAL_DMA_Init+0x24c>)
 801459c:	4293      	cmp	r3, r2
 801459e:	d008      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	4a3e      	ldr	r2, [pc, #248]	@ (80146a0 <HAL_DMA_Init+0x250>)
 80145a6:	4293      	cmp	r3, r2
 80145a8:	d003      	beq.n	80145b2 <HAL_DMA_Init+0x162>
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	4a3d      	ldr	r2, [pc, #244]	@ (80146a4 <HAL_DMA_Init+0x254>)
 80145b0:	4293      	cmp	r3, r2
    assert_param(IS_DMA_BURST_LENGTH(hdma->Init.DestBurstLength));
    assert_param(IS_DMA_TRANSFER_ALLOCATED_PORT(hdma->Init.TransferAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	2200      	movs	r2, #0
 80145b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80145ba:	687b      	ldr	r3, [r7, #4]
 80145bc:	2202      	movs	r2, #2
 80145be:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	695a      	ldr	r2, [r3, #20]
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	f042 0206 	orr.w	r2, r2, #6
 80145d0:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80145d2:	e00f      	b.n	80145f4 <HAL_DMA_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80145d4:	f7fc fb9a 	bl	8010d0c <HAL_GetTick>
 80145d8:	4602      	mov	r2, r0
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	1ad3      	subs	r3, r2, r3
 80145de:	2b05      	cmp	r3, #5
 80145e0:	d908      	bls.n	80145f4 <HAL_DMA_Init+0x1a4>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	2210      	movs	r2, #16
 80145e6:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	2203      	movs	r2, #3
 80145ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80145f0:	2301      	movs	r3, #1
 80145f2:	e015      	b.n	8014620 <HAL_DMA_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	681b      	ldr	r3, [r3, #0]
 80145f8:	695b      	ldr	r3, [r3, #20]
 80145fa:	f003 0301 	and.w	r3, r3, #1
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d1e8      	bne.n	80145d4 <HAL_DMA_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_Init(hdma);
 8014602:	6878      	ldr	r0, [r7, #4]
 8014604:	f000 fc0c 	bl	8014e20 <DMA_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->Init.Mode;
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	2200      	movs	r2, #0
 8014614:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8014616:	687b      	ldr	r3, [r7, #4]
 8014618:	2201      	movs	r2, #1
 801461a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 801461e:	2300      	movs	r3, #0
}
 8014620:	4618      	mov	r0, r3
 8014622:	3710      	adds	r7, #16
 8014624:	46bd      	mov	sp, r7
 8014626:	bd80      	pop	{r7, pc}
 8014628:	40020050 	.word	0x40020050
 801462c:	50020050 	.word	0x50020050
 8014630:	400200d0 	.word	0x400200d0
 8014634:	500200d0 	.word	0x500200d0
 8014638:	40020150 	.word	0x40020150
 801463c:	50020150 	.word	0x50020150
 8014640:	400201d0 	.word	0x400201d0
 8014644:	500201d0 	.word	0x500201d0
 8014648:	40020250 	.word	0x40020250
 801464c:	50020250 	.word	0x50020250
 8014650:	400202d0 	.word	0x400202d0
 8014654:	500202d0 	.word	0x500202d0
 8014658:	40020350 	.word	0x40020350
 801465c:	50020350 	.word	0x50020350
 8014660:	400203d0 	.word	0x400203d0
 8014664:	500203d0 	.word	0x500203d0
 8014668:	40020450 	.word	0x40020450
 801466c:	50020450 	.word	0x50020450
 8014670:	400204d0 	.word	0x400204d0
 8014674:	500204d0 	.word	0x500204d0
 8014678:	40020550 	.word	0x40020550
 801467c:	50020550 	.word	0x50020550
 8014680:	400205d0 	.word	0x400205d0
 8014684:	500205d0 	.word	0x500205d0
 8014688:	40020650 	.word	0x40020650
 801468c:	50020650 	.word	0x50020650
 8014690:	400206d0 	.word	0x400206d0
 8014694:	500206d0 	.word	0x500206d0
 8014698:	40020750 	.word	0x40020750
 801469c:	50020750 	.word	0x50020750
 80146a0:	400207d0 	.word	0x400207d0
 80146a4:	500207d0 	.word	0x500207d0

080146a8 <HAL_DMA_DeInit>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *const hdma)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b084      	sub	sp, #16
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	6078      	str	r0, [r7, #4]

  DMA_TypeDef *p_dma_instance;

  uint32_t tickstart = HAL_GetTick();
 80146b0:	f7fc fb2c 	bl	8010d0c <HAL_GetTick>
 80146b4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d101      	bne.n	80146c0 <HAL_DMA_DeInit+0x18>
  {
    return HAL_ERROR;
 80146bc:	2301      	movs	r3, #1
 80146be:	e0b9      	b.n	8014834 <HAL_DMA_DeInit+0x18c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	681b      	ldr	r3, [r3, #0]
 80146c4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80146c8:	f023 030f 	bic.w	r3, r3, #15
 80146cc:	60bb      	str	r3, [r7, #8]

  /* Disable the selected DMA Channel */
  __HAL_DMA_DISABLE(hdma);
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	695a      	ldr	r2, [r3, #20]
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	f042 0206 	orr.w	r2, r2, #6
 80146dc:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80146de:	e00f      	b.n	8014700 <HAL_DMA_DeInit+0x58>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80146e0:	f7fc fb14 	bl	8010d0c <HAL_GetTick>
 80146e4:	4602      	mov	r2, r0
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	1ad3      	subs	r3, r2, r3
 80146ea:	2b05      	cmp	r3, #5
 80146ec:	d908      	bls.n	8014700 <HAL_DMA_DeInit+0x58>
    {
      /* Update the DMA channel error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80146ee:	687b      	ldr	r3, [r7, #4]
 80146f0:	2210      	movs	r2, #16
 80146f2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Update the DMA channel state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	2203      	movs	r2, #3
 80146f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80146fc:	2301      	movs	r3, #1
 80146fe:	e099      	b.n	8014834 <HAL_DMA_DeInit+0x18c>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	695b      	ldr	r3, [r3, #20]
 8014706:	f003 0301 	and.w	r3, r3, #1
 801470a:	2b00      	cmp	r3, #0
 801470c:	d1e8      	bne.n	80146e0 <HAL_DMA_DeInit+0x38>
    }
  }

  /* Reset DMA Channel registers */
  hdma->Instance->CLBAR = 0U;
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	2200      	movs	r2, #0
 8014714:	601a      	str	r2, [r3, #0]
  hdma->Instance->CCR   = 0U;
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	681b      	ldr	r3, [r3, #0]
 801471a:	2200      	movs	r2, #0
 801471c:	615a      	str	r2, [r3, #20]
  hdma->Instance->CTR1  = 0U;
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	2200      	movs	r2, #0
 8014724:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->Instance->CTR2  = 0U;
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	2200      	movs	r2, #0
 801472c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->Instance->CBR1  = 0U;
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	2200      	movs	r2, #0
 8014734:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->Instance->CSAR  = 0U;
 8014736:	687b      	ldr	r3, [r7, #4]
 8014738:	681b      	ldr	r3, [r3, #0]
 801473a:	2200      	movs	r2, #0
 801473c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->Instance->CDAR  = 0U;
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	2200      	movs	r2, #0
 8014744:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->Instance->CLLR  = 0U;
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	2200      	movs	r2, #0
 801474c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Reset 2D Addressing registers */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	4a3a      	ldr	r2, [pc, #232]	@ (801483c <HAL_DMA_DeInit+0x194>)
 8014754:	4293      	cmp	r3, r2
 8014756:	d022      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 8014758:	687b      	ldr	r3, [r7, #4]
 801475a:	681b      	ldr	r3, [r3, #0]
 801475c:	4a38      	ldr	r2, [pc, #224]	@ (8014840 <HAL_DMA_DeInit+0x198>)
 801475e:	4293      	cmp	r3, r2
 8014760:	d01d      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	4a37      	ldr	r2, [pc, #220]	@ (8014844 <HAL_DMA_DeInit+0x19c>)
 8014768:	4293      	cmp	r3, r2
 801476a:	d018      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	681b      	ldr	r3, [r3, #0]
 8014770:	4a35      	ldr	r2, [pc, #212]	@ (8014848 <HAL_DMA_DeInit+0x1a0>)
 8014772:	4293      	cmp	r3, r2
 8014774:	d013      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	4a34      	ldr	r2, [pc, #208]	@ (801484c <HAL_DMA_DeInit+0x1a4>)
 801477c:	4293      	cmp	r3, r2
 801477e:	d00e      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	4a32      	ldr	r2, [pc, #200]	@ (8014850 <HAL_DMA_DeInit+0x1a8>)
 8014786:	4293      	cmp	r3, r2
 8014788:	d009      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 801478a:	687b      	ldr	r3, [r7, #4]
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	4a31      	ldr	r2, [pc, #196]	@ (8014854 <HAL_DMA_DeInit+0x1ac>)
 8014790:	4293      	cmp	r3, r2
 8014792:	d004      	beq.n	801479e <HAL_DMA_DeInit+0xf6>
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	4a2f      	ldr	r2, [pc, #188]	@ (8014858 <HAL_DMA_DeInit+0x1b0>)
 801479a:	4293      	cmp	r3, r2
 801479c:	d101      	bne.n	80147a2 <HAL_DMA_DeInit+0xfa>
 801479e:	2301      	movs	r3, #1
 80147a0:	e000      	b.n	80147a4 <HAL_DMA_DeInit+0xfc>
 80147a2:	2300      	movs	r3, #0
 80147a4:	2b00      	cmp	r3, #0
 80147a6:	d007      	beq.n	80147b8 <HAL_DMA_DeInit+0x110>
  {
    hdma->Instance->CTR3 = 0U;
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	2200      	movs	r2, #0
 80147ae:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->Instance->CBR2 = 0U;
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	2200      	movs	r2, #0
 80147b6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear privilege attribute */
  CLEAR_BIT(p_dma_instance->PRIVCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	685a      	ldr	r2, [r3, #4]
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80147c4:	3b50      	subs	r3, #80	@ 0x50
 80147c6:	09db      	lsrs	r3, r3, #7
 80147c8:	f003 031f 	and.w	r3, r3, #31
 80147cc:	2101      	movs	r1, #1
 80147ce:	fa01 f303 	lsl.w	r3, r1, r3
 80147d2:	43db      	mvns	r3, r3
 80147d4:	401a      	ands	r2, r3
 80147d6:	68bb      	ldr	r3, [r7, #8]
 80147d8:	605a      	str	r2, [r3, #4]
  /* Clear secure attribute */
  CLEAR_BIT(p_dma_instance->SECCFGR, (1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU)));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80147e2:	60da      	str	r2, [r3, #12]
                              DMA_FLAG_TO));

  /* Clean all callbacks */
  hdma->XferCpltCallback     = NULL;
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	2200      	movs	r2, #0
 80147e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hdma->XferHalfCpltCallback = NULL;
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	2200      	movs	r2, #0
 80147ee:	665a      	str	r2, [r3, #100]	@ 0x64
  hdma->XferErrorCallback    = NULL;
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	2200      	movs	r2, #0
 80147f4:	669a      	str	r2, [r3, #104]	@ 0x68
  hdma->XferAbortCallback    = NULL;
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	2200      	movs	r2, #0
 80147fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  hdma->XferSuspendCallback  = NULL;
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	2200      	movs	r2, #0
 8014800:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Clean DMA queue */
  hdma->LinkedListQueue = NULL;
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	2200      	movs	r2, #0
 8014806:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Clean DMA parent */
  if (hdma->Parent != NULL)
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801480c:	2b00      	cmp	r3, #0
 801480e:	d002      	beq.n	8014816 <HAL_DMA_DeInit+0x16e>
  {
    hdma->Parent = NULL;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	2200      	movs	r2, #0
 8014814:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Update DMA channel operation mode */
  hdma->Mode = DMA_NORMAL;
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	2200      	movs	r2, #0
 801481a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	2200      	movs	r2, #0
 8014820:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_RESET;
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	2200      	movs	r2, #0
 8014826:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	2200      	movs	r2, #0
 801482e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8014832:	2300      	movs	r3, #0
}
 8014834:	4618      	mov	r0, r3
 8014836:	3710      	adds	r7, #16
 8014838:	46bd      	mov	sp, r7
 801483a:	bd80      	pop	{r7, pc}
 801483c:	40020650 	.word	0x40020650
 8014840:	50020650 	.word	0x50020650
 8014844:	400206d0 	.word	0x400206d0
 8014848:	500206d0 	.word	0x500206d0
 801484c:	40020750 	.word	0x40020750
 8014850:	50020750 	.word	0x50020750
 8014854:	400207d0 	.word	0x400207d0
 8014858:	500207d0 	.word	0x500207d0

0801485c <HAL_DMA_Start_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *const hdma,
                                   uint32_t SrcAddress,
                                   uint32_t DstAddress,
                                   uint32_t SrcDataSize)
{
 801485c:	b580      	push	{r7, lr}
 801485e:	b084      	sub	sp, #16
 8014860:	af00      	add	r7, sp, #0
 8014862:	60f8      	str	r0, [r7, #12]
 8014864:	60b9      	str	r1, [r7, #8]
 8014866:	607a      	str	r2, [r7, #4]
 8014868:	603b      	str	r3, [r7, #0]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 801486a:	68fb      	ldr	r3, [r7, #12]
 801486c:	2b00      	cmp	r3, #0
 801486e:	d101      	bne.n	8014874 <HAL_DMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8014870:	2301      	movs	r3, #1
 8014872:	e04f      	b.n	8014914 <HAL_DMA_Start_IT+0xb8>

  /* Check the parameters */
  assert_param(IS_DMA_BLOCK_SIZE(SrcDataSize));

  /* Process locked */
  __HAL_LOCK(hdma);
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 801487a:	2b01      	cmp	r3, #1
 801487c:	d101      	bne.n	8014882 <HAL_DMA_Start_IT+0x26>
 801487e:	2302      	movs	r3, #2
 8014880:	e048      	b.n	8014914 <HAL_DMA_Start_IT+0xb8>
 8014882:	68fb      	ldr	r3, [r7, #12]
 8014884:	2201      	movs	r2, #1
 8014886:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Check DMA channel state */
  if (hdma->State == HAL_DMA_STATE_READY)
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8014890:	b2db      	uxtb	r3, r3
 8014892:	2b01      	cmp	r3, #1
 8014894:	d136      	bne.n	8014904 <HAL_DMA_Start_IT+0xa8>
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8014896:	68fb      	ldr	r3, [r7, #12]
 8014898:	2202      	movs	r2, #2
 801489a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 801489e:	68fb      	ldr	r3, [r7, #12]
 80148a0:	2200      	movs	r2, #0
 80148a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Configure the source address, destination address, the data size and clear flags */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, SrcDataSize);
 80148a4:	683b      	ldr	r3, [r7, #0]
 80148a6:	687a      	ldr	r2, [r7, #4]
 80148a8:	68b9      	ldr	r1, [r7, #8]
 80148aa:	68f8      	ldr	r0, [r7, #12]
 80148ac:	f000 fa92 	bl	8014dd4 <DMA_SetConfig>

    /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
    __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	681b      	ldr	r3, [r3, #0]
 80148b4:	695a      	ldr	r2, [r3, #20]
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	681b      	ldr	r3, [r3, #0]
 80148ba:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80148be:	615a      	str	r2, [r3, #20]

    /* Check half transfer complete callback */
    if (hdma->XferHalfCpltCallback != NULL)
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d007      	beq.n	80148d8 <HAL_DMA_Start_IT+0x7c>
    {
      /* If Half Transfer complete callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80148c8:	68fb      	ldr	r3, [r7, #12]
 80148ca:	681b      	ldr	r3, [r3, #0]
 80148cc:	695a      	ldr	r2, [r3, #20]
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80148d6:	615a      	str	r2, [r3, #20]
    }

    /* Check Half suspend callback */
    if (hdma->XferSuspendCallback != NULL)
 80148d8:	68fb      	ldr	r3, [r7, #12]
 80148da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d007      	beq.n	80148f0 <HAL_DMA_Start_IT+0x94>
    {
      /* If Transfer suspend callback is set, enable the corresponding IT */
      __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80148e0:	68fb      	ldr	r3, [r7, #12]
 80148e2:	681b      	ldr	r3, [r3, #0]
 80148e4:	695a      	ldr	r2, [r3, #20]
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80148ee:	615a      	str	r2, [r3, #20]
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 80148f0:	68fb      	ldr	r3, [r7, #12]
 80148f2:	681b      	ldr	r3, [r3, #0]
 80148f4:	695a      	ldr	r2, [r3, #20]
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	681b      	ldr	r3, [r3, #0]
 80148fa:	f042 0201 	orr.w	r2, r2, #1
 80148fe:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 8014900:	2300      	movs	r3, #0
 8014902:	e007      	b.n	8014914 <HAL_DMA_Start_IT+0xb8>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8014904:	68fb      	ldr	r3, [r7, #12]
 8014906:	2240      	movs	r2, #64	@ 0x40
 8014908:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	2200      	movs	r2, #0
 801490e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 8014912:	2301      	movs	r3, #1
}
 8014914:	4618      	mov	r0, r3
 8014916:	3710      	adds	r7, #16
 8014918:	46bd      	mov	sp, r7
 801491a:	bd80      	pop	{r7, pc}

0801491c <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 801491c:	b580      	push	{r7, lr}
 801491e:	b084      	sub	sp, #16
 8014920:	af00      	add	r7, sp, #0
 8014922:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8014924:	f7fc f9f2 	bl	8010d0c <HAL_GetTick>
 8014928:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	2b00      	cmp	r3, #0
 801492e:	d101      	bne.n	8014934 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8014930:	2301      	movs	r3, #1
 8014932:	e06b      	b.n	8014a0c <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 801493a:	b2db      	uxtb	r3, r3
 801493c:	2b02      	cmp	r3, #2
 801493e:	d008      	beq.n	8014952 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	2220      	movs	r2, #32
 8014944:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	2200      	movs	r2, #0
 801494a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 801494e:	2301      	movs	r3, #1
 8014950:	e05c      	b.n	8014a0c <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	695a      	ldr	r2, [r3, #20]
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	681b      	ldr	r3, [r3, #0]
 801495c:	f042 0204 	orr.w	r2, r2, #4
 8014960:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	2205      	movs	r2, #5
 8014966:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 801496a:	e020      	b.n	80149ae <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 801496c:	f7fc f9ce 	bl	8010d0c <HAL_GetTick>
 8014970:	4602      	mov	r2, r0
 8014972:	68fb      	ldr	r3, [r7, #12]
 8014974:	1ad3      	subs	r3, r2, r3
 8014976:	2b05      	cmp	r3, #5
 8014978:	d919      	bls.n	80149ae <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801497e:	f043 0210 	orr.w	r2, r3, #16
 8014982:	687b      	ldr	r3, [r7, #4]
 8014984:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	2203      	movs	r2, #3
 801498a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014996:	2b00      	cmp	r3, #0
 8014998:	d003      	beq.n	80149a2 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801499e:	2201      	movs	r2, #1
 80149a0:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	2200      	movs	r2, #0
 80149a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80149aa:	2301      	movs	r3, #1
 80149ac:	e02e      	b.n	8014a0c <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	681b      	ldr	r3, [r3, #0]
 80149b2:	691b      	ldr	r3, [r3, #16]
 80149b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d0d7      	beq.n	801496c <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	695a      	ldr	r2, [r3, #20]
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	681b      	ldr	r3, [r3, #0]
 80149c6:	f042 0202 	orr.w	r2, r2, #2
 80149ca:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	2204      	movs	r2, #4
 80149d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80149dc:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	2201      	movs	r2, #1
 80149e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80149ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	d007      	beq.n	8014a02 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80149f2:	687b      	ldr	r3, [r7, #4]
 80149f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80149f6:	2201      	movs	r2, #1
 80149f8:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	2200      	movs	r2, #0
 8014a00:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	2200      	movs	r2, #0
 8014a06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8014a0a:	2300      	movs	r3, #0
}
 8014a0c:	4618      	mov	r0, r3
 8014a0e:	3710      	adds	r7, #16
 8014a10:	46bd      	mov	sp, r7
 8014a12:	bd80      	pop	{r7, pc}

08014a14 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8014a14:	b480      	push	{r7}
 8014a16:	b083      	sub	sp, #12
 8014a18:	af00      	add	r7, sp, #0
 8014a1a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	2b00      	cmp	r3, #0
 8014a20:	d101      	bne.n	8014a26 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8014a22:	2301      	movs	r3, #1
 8014a24:	e019      	b.n	8014a5a <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8014a2c:	b2db      	uxtb	r3, r3
 8014a2e:	2b02      	cmp	r3, #2
 8014a30:	d004      	beq.n	8014a3c <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	2220      	movs	r2, #32
 8014a36:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8014a38:	2301      	movs	r3, #1
 8014a3a:	e00e      	b.n	8014a5a <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	2204      	movs	r2, #4
 8014a40:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	681b      	ldr	r3, [r3, #0]
 8014a48:	695b      	ldr	r3, [r3, #20]
 8014a4a:	687a      	ldr	r2, [r7, #4]
 8014a4c:	6812      	ldr	r2, [r2, #0]
 8014a4e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014a52:	f043 0304 	orr.w	r3, r3, #4
 8014a56:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8014a58:	2300      	movs	r3, #0
}
 8014a5a:	4618      	mov	r0, r3
 8014a5c:	370c      	adds	r7, #12
 8014a5e:	46bd      	mov	sp, r7
 8014a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a64:	4770      	bx	lr

08014a66 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8014a66:	b580      	push	{r7, lr}
 8014a68:	b086      	sub	sp, #24
 8014a6a:	af00      	add	r7, sp, #0
 8014a6c:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8014a76:	f023 030f 	bic.w	r3, r3, #15
 8014a7a:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	681b      	ldr	r3, [r3, #0]
 8014a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014a84:	3b50      	subs	r3, #80	@ 0x50
 8014a86:	09db      	lsrs	r3, r3, #7
 8014a88:	f003 031f 	and.w	r3, r3, #31
 8014a8c:	2201      	movs	r2, #1
 8014a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8014a92:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8014a94:	697b      	ldr	r3, [r7, #20]
 8014a96:	68db      	ldr	r3, [r3, #12]
 8014a98:	693a      	ldr	r2, [r7, #16]
 8014a9a:	4013      	ands	r3, r2
 8014a9c:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8014a9e:	68fb      	ldr	r3, [r7, #12]
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	f000 813b 	beq.w	8014d1c <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	691b      	ldr	r3, [r3, #16]
 8014aac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d011      	beq.n	8014ad8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	695b      	ldr	r3, [r3, #20]
 8014aba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014abe:	2b00      	cmp	r3, #0
 8014ac0:	d00a      	beq.n	8014ad8 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8014aca:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014ad0:	f043 0201 	orr.w	r2, r3, #1
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	691b      	ldr	r3, [r3, #16]
 8014ade:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d011      	beq.n	8014b0a <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	695b      	ldr	r3, [r3, #20]
 8014aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d00a      	beq.n	8014b0a <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	681b      	ldr	r3, [r3, #0]
 8014af8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014afc:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014b02:	f043 0202 	orr.w	r2, r3, #2
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	681b      	ldr	r3, [r3, #0]
 8014b0e:	691b      	ldr	r3, [r3, #16]
 8014b10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014b14:	2b00      	cmp	r3, #0
 8014b16:	d011      	beq.n	8014b3c <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	695b      	ldr	r3, [r3, #20]
 8014b1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d00a      	beq.n	8014b3c <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	681b      	ldr	r3, [r3, #0]
 8014b2a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8014b2e:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014b34:	f043 0204 	orr.w	r2, r3, #4
 8014b38:	687b      	ldr	r3, [r7, #4]
 8014b3a:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8014b3c:	687b      	ldr	r3, [r7, #4]
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	691b      	ldr	r3, [r3, #16]
 8014b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d011      	beq.n	8014b6e <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	681b      	ldr	r3, [r3, #0]
 8014b4e:	695b      	ldr	r3, [r3, #20]
 8014b50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d00a      	beq.n	8014b6e <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014b60:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014b66:	f043 0208 	orr.w	r2, r3, #8
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	681b      	ldr	r3, [r3, #0]
 8014b72:	691b      	ldr	r3, [r3, #16]
 8014b74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d013      	beq.n	8014ba4 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	695b      	ldr	r3, [r3, #20]
 8014b82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d00c      	beq.n	8014ba4 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014b92:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014b98:	2b00      	cmp	r3, #0
 8014b9a:	d003      	beq.n	8014ba4 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8014ba0:	6878      	ldr	r0, [r7, #4]
 8014ba2:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	681b      	ldr	r3, [r3, #0]
 8014ba8:	691b      	ldr	r3, [r3, #16]
 8014baa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d04c      	beq.n	8014c4c <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	695b      	ldr	r3, [r3, #20]
 8014bb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d045      	beq.n	8014c4c <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	681b      	ldr	r3, [r3, #0]
 8014bc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8014bc8:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8014bd0:	b2db      	uxtb	r3, r3
 8014bd2:	2b04      	cmp	r3, #4
 8014bd4:	d12e      	bne.n	8014c34 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	681b      	ldr	r3, [r3, #0]
 8014bda:	695a      	ldr	r2, [r3, #20]
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	681b      	ldr	r3, [r3, #0]
 8014be0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8014be4:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	695a      	ldr	r2, [r3, #20]
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	f042 0202 	orr.w	r2, r2, #2
 8014bf4:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	2201      	movs	r2, #1
 8014bfa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d007      	beq.n	8014c1a <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014c0e:	2201      	movs	r2, #1
 8014c10:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	2200      	movs	r2, #0
 8014c18:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	2200      	movs	r2, #0
 8014c1e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d07a      	beq.n	8014d20 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014c2e:	6878      	ldr	r0, [r7, #4]
 8014c30:	4798      	blx	r3
        }

        return;
 8014c32:	e075      	b.n	8014d20 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	2205      	movs	r2, #5
 8014c38:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d003      	beq.n	8014c4c <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014c48:	6878      	ldr	r0, [r7, #4]
 8014c4a:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	681b      	ldr	r3, [r3, #0]
 8014c50:	691b      	ldr	r3, [r3, #16]
 8014c52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d039      	beq.n	8014cce <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	695b      	ldr	r3, [r3, #20]
 8014c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d032      	beq.n	8014cce <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014c6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014c70:	2b00      	cmp	r3, #0
 8014c72:	d012      	beq.n	8014c9a <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	681b      	ldr	r3, [r3, #0]
 8014c78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d116      	bne.n	8014cac <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	681b      	ldr	r3, [r3, #0]
 8014c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d111      	bne.n	8014cac <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	2201      	movs	r2, #1
 8014c8c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014c94:	2201      	movs	r2, #1
 8014c96:	731a      	strb	r2, [r3, #12]
 8014c98:	e008      	b.n	8014cac <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	681b      	ldr	r3, [r3, #0]
 8014c9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d103      	bne.n	8014cac <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	2201      	movs	r2, #1
 8014ca8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8014cb4:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	2200      	movs	r2, #0
 8014cba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d003      	beq.n	8014cce <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014cca:	6878      	ldr	r0, [r7, #4]
 8014ccc:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d025      	beq.n	8014d22 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8014cd6:	687b      	ldr	r3, [r7, #4]
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	695a      	ldr	r2, [r3, #20]
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	681b      	ldr	r3, [r3, #0]
 8014ce0:	f042 0202 	orr.w	r2, r2, #2
 8014ce4:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	2201      	movs	r2, #1
 8014cea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d003      	beq.n	8014d02 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014cfe:	2201      	movs	r2, #1
 8014d00:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	2200      	movs	r2, #0
 8014d06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d007      	beq.n	8014d22 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8014d16:	6878      	ldr	r0, [r7, #4]
 8014d18:	4798      	blx	r3
 8014d1a:	e002      	b.n	8014d22 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8014d1c:	bf00      	nop
 8014d1e:	e000      	b.n	8014d22 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8014d20:	bf00      	nop
    }
  }
}
 8014d22:	3718      	adds	r7, #24
 8014d24:	46bd      	mov	sp, r7
 8014d26:	bd80      	pop	{r7, pc}

08014d28 <HAL_DMA_GetState>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA state.
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef const *const hdma)
{
 8014d28:	b480      	push	{r7}
 8014d2a:	b083      	sub	sp, #12
 8014d2c:	af00      	add	r7, sp, #0
 8014d2e:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel state */
  return hdma->State;
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8014d36:	b2db      	uxtb	r3, r3
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	370c      	adds	r7, #12
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d42:	4770      	bx	lr

08014d44 <HAL_DMA_GetError>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval DMA Error Code.
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef const *const hdma)
{
 8014d44:	b480      	push	{r7}
 8014d46:	b083      	sub	sp, #12
 8014d48:	af00      	add	r7, sp, #0
 8014d4a:	6078      	str	r0, [r7, #4]
  /* Return the DMA channel error code */
  return hdma->ErrorCode;
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8014d50:	4618      	mov	r0, r3
 8014d52:	370c      	adds	r7, #12
 8014d54:	46bd      	mov	sp, r7
 8014d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d5a:	4770      	bx	lr

08014d5c <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8014d5c:	b480      	push	{r7}
 8014d5e:	b085      	sub	sp, #20
 8014d60:	af00      	add	r7, sp, #0
 8014d62:	6078      	str	r0, [r7, #4]
 8014d64:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d101      	bne.n	8014d70 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	e02b      	b.n	8014dc8 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	681b      	ldr	r3, [r3, #0]
 8014d74:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8014d78:	f023 030f 	bic.w	r3, r3, #15
 8014d7c:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	681b      	ldr	r3, [r3, #0]
 8014d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014d86:	3b50      	subs	r3, #80	@ 0x50
 8014d88:	09db      	lsrs	r3, r3, #7
 8014d8a:	f003 031f 	and.w	r3, r3, #31
 8014d8e:	2201      	movs	r2, #1
 8014d90:	fa02 f303 	lsl.w	r3, r2, r3
 8014d94:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8014d96:	683b      	ldr	r3, [r7, #0]
 8014d98:	f003 0310 	and.w	r3, r3, #16
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d012      	beq.n	8014dc6 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8014da0:	683b      	ldr	r3, [r7, #0]
 8014da2:	f003 0311 	and.w	r3, r3, #17
 8014da6:	2b11      	cmp	r3, #17
 8014da8:	d106      	bne.n	8014db8 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	685a      	ldr	r2, [r3, #4]
 8014dae:	68bb      	ldr	r3, [r7, #8]
 8014db0:	431a      	orrs	r2, r3
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	605a      	str	r2, [r3, #4]
 8014db6:	e006      	b.n	8014dc6 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8014db8:	68fb      	ldr	r3, [r7, #12]
 8014dba:	685a      	ldr	r2, [r3, #4]
 8014dbc:	68bb      	ldr	r3, [r7, #8]
 8014dbe:	43db      	mvns	r3, r3
 8014dc0:	401a      	ands	r2, r3
 8014dc2:	68fb      	ldr	r3, [r7, #12]
 8014dc4:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8014dc6:	2300      	movs	r3, #0
}
 8014dc8:	4618      	mov	r0, r3
 8014dca:	3714      	adds	r7, #20
 8014dcc:	46bd      	mov	sp, r7
 8014dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dd2:	4770      	bx	lr

08014dd4 <DMA_SetConfig>:
  */
static void DMA_SetConfig(DMA_HandleTypeDef const *const hdma,
                          uint32_t SrcAddress,
                          uint32_t DstAddress,
                          uint32_t SrcDataSize)
{
 8014dd4:	b480      	push	{r7}
 8014dd6:	b085      	sub	sp, #20
 8014dd8:	af00      	add	r7, sp, #0
 8014dda:	60f8      	str	r0, [r7, #12]
 8014ddc:	60b9      	str	r1, [r7, #8]
 8014dde:	607a      	str	r2, [r7, #4]
 8014de0:	603b      	str	r3, [r7, #0]
  /* Configure the DMA channel data size */
  MODIFY_REG(hdma->Instance->CBR1, DMA_CBR1_BNDT, (SrcDataSize & DMA_CBR1_BNDT));
 8014de2:	68fb      	ldr	r3, [r7, #12]
 8014de4:	681b      	ldr	r3, [r3, #0]
 8014de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014de8:	0c1b      	lsrs	r3, r3, #16
 8014dea:	041b      	lsls	r3, r3, #16
 8014dec:	683a      	ldr	r2, [r7, #0]
 8014dee:	b291      	uxth	r1, r2
 8014df0:	68fa      	ldr	r2, [r7, #12]
 8014df2:	6812      	ldr	r2, [r2, #0]
 8014df4:	430b      	orrs	r3, r1
 8014df6:	6493      	str	r3, [r2, #72]	@ 0x48

  /* Clear all interrupt flags */
  __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8014df8:	68fb      	ldr	r3, [r7, #12]
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8014e00:	60da      	str	r2, [r3, #12]
                       DMA_FLAG_TO);

  /* Configure DMA channel source address */
  hdma->Instance->CSAR = SrcAddress;
 8014e02:	68fb      	ldr	r3, [r7, #12]
 8014e04:	681b      	ldr	r3, [r3, #0]
 8014e06:	68ba      	ldr	r2, [r7, #8]
 8014e08:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure DMA channel destination address */
  hdma->Instance->CDAR = DstAddress;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	681b      	ldr	r3, [r3, #0]
 8014e0e:	687a      	ldr	r2, [r7, #4]
 8014e10:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8014e12:	bf00      	nop
 8014e14:	3714      	adds	r7, #20
 8014e16:	46bd      	mov	sp, r7
 8014e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e1c:	4770      	bx	lr
	...

08014e20 <DMA_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_Init(DMA_HandleTypeDef const *const hdma)
{
 8014e20:	b480      	push	{r7}
 8014e22:	b085      	sub	sp, #20
 8014e24:	af00      	add	r7, sp, #0
 8014e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value *****************************************************************/
  tmpreg = hdma->Init.Priority;
 8014e28:	687b      	ldr	r3, [r7, #4]
 8014e2a:	6a1b      	ldr	r3, [r3, #32]
 8014e2c:	60fb      	str	r3, [r7, #12]

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8014e2e:	687b      	ldr	r3, [r7, #4]
 8014e30:	681b      	ldr	r3, [r3, #0]
 8014e32:	695b      	ldr	r3, [r3, #20]
 8014e34:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	681b      	ldr	r3, [r3, #0]
 8014e3c:	68fa      	ldr	r2, [r7, #12]
 8014e3e:	430a      	orrs	r2, r1
 8014e40:	615a      	str	r2, [r3, #20]

  /* Prepare DMA Channel Transfer Register (CTR1) value ***************************************************************/
  tmpreg = hdma->Init.DestInc | hdma->Init.DestDataWidth | hdma->Init.SrcInc | hdma->Init.SrcDataWidth;
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	695a      	ldr	r2, [r3, #20]
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	69db      	ldr	r3, [r3, #28]
 8014e4a:	431a      	orrs	r2, r3
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	691b      	ldr	r3, [r3, #16]
 8014e50:	431a      	orrs	r2, r3
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	699b      	ldr	r3, [r3, #24]
 8014e56:	4313      	orrs	r3, r2
 8014e58:	60fb      	str	r3, [r7, #12]

  /* Add parameters specific to GPDMA */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8014e5a:	687b      	ldr	r3, [r7, #4]
 8014e5c:	681b      	ldr	r3, [r3, #0]
 8014e5e:	4a53      	ldr	r2, [pc, #332]	@ (8014fac <DMA_Init+0x18c>)
 8014e60:	4293      	cmp	r3, r2
 8014e62:	f000 80a0 	beq.w	8014fa6 <DMA_Init+0x186>
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	4a51      	ldr	r2, [pc, #324]	@ (8014fb0 <DMA_Init+0x190>)
 8014e6c:	4293      	cmp	r3, r2
 8014e6e:	f000 809a 	beq.w	8014fa6 <DMA_Init+0x186>
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	681b      	ldr	r3, [r3, #0]
 8014e76:	4a4f      	ldr	r2, [pc, #316]	@ (8014fb4 <DMA_Init+0x194>)
 8014e78:	4293      	cmp	r3, r2
 8014e7a:	f000 8094 	beq.w	8014fa6 <DMA_Init+0x186>
 8014e7e:	687b      	ldr	r3, [r7, #4]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	4a4d      	ldr	r2, [pc, #308]	@ (8014fb8 <DMA_Init+0x198>)
 8014e84:	4293      	cmp	r3, r2
 8014e86:	f000 808e 	beq.w	8014fa6 <DMA_Init+0x186>
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	4a4b      	ldr	r2, [pc, #300]	@ (8014fbc <DMA_Init+0x19c>)
 8014e90:	4293      	cmp	r3, r2
 8014e92:	f000 8088 	beq.w	8014fa6 <DMA_Init+0x186>
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	4a49      	ldr	r2, [pc, #292]	@ (8014fc0 <DMA_Init+0x1a0>)
 8014e9c:	4293      	cmp	r3, r2
 8014e9e:	f000 8082 	beq.w	8014fa6 <DMA_Init+0x186>
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	4a47      	ldr	r2, [pc, #284]	@ (8014fc4 <DMA_Init+0x1a4>)
 8014ea8:	4293      	cmp	r3, r2
 8014eaa:	d07c      	beq.n	8014fa6 <DMA_Init+0x186>
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	4a45      	ldr	r2, [pc, #276]	@ (8014fc8 <DMA_Init+0x1a8>)
 8014eb2:	4293      	cmp	r3, r2
 8014eb4:	d077      	beq.n	8014fa6 <DMA_Init+0x186>
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	681b      	ldr	r3, [r3, #0]
 8014eba:	4a44      	ldr	r2, [pc, #272]	@ (8014fcc <DMA_Init+0x1ac>)
 8014ebc:	4293      	cmp	r3, r2
 8014ebe:	d072      	beq.n	8014fa6 <DMA_Init+0x186>
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	4a42      	ldr	r2, [pc, #264]	@ (8014fd0 <DMA_Init+0x1b0>)
 8014ec6:	4293      	cmp	r3, r2
 8014ec8:	d06d      	beq.n	8014fa6 <DMA_Init+0x186>
 8014eca:	687b      	ldr	r3, [r7, #4]
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	4a41      	ldr	r2, [pc, #260]	@ (8014fd4 <DMA_Init+0x1b4>)
 8014ed0:	4293      	cmp	r3, r2
 8014ed2:	d068      	beq.n	8014fa6 <DMA_Init+0x186>
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	681b      	ldr	r3, [r3, #0]
 8014ed8:	4a3f      	ldr	r2, [pc, #252]	@ (8014fd8 <DMA_Init+0x1b8>)
 8014eda:	4293      	cmp	r3, r2
 8014edc:	d063      	beq.n	8014fa6 <DMA_Init+0x186>
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	681b      	ldr	r3, [r3, #0]
 8014ee2:	4a3e      	ldr	r2, [pc, #248]	@ (8014fdc <DMA_Init+0x1bc>)
 8014ee4:	4293      	cmp	r3, r2
 8014ee6:	d05e      	beq.n	8014fa6 <DMA_Init+0x186>
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	681b      	ldr	r3, [r3, #0]
 8014eec:	4a3c      	ldr	r2, [pc, #240]	@ (8014fe0 <DMA_Init+0x1c0>)
 8014eee:	4293      	cmp	r3, r2
 8014ef0:	d059      	beq.n	8014fa6 <DMA_Init+0x186>
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	681b      	ldr	r3, [r3, #0]
 8014ef6:	4a3b      	ldr	r2, [pc, #236]	@ (8014fe4 <DMA_Init+0x1c4>)
 8014ef8:	4293      	cmp	r3, r2
 8014efa:	d054      	beq.n	8014fa6 <DMA_Init+0x186>
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	681b      	ldr	r3, [r3, #0]
 8014f00:	4a39      	ldr	r2, [pc, #228]	@ (8014fe8 <DMA_Init+0x1c8>)
 8014f02:	4293      	cmp	r3, r2
 8014f04:	d04f      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f06:	687b      	ldr	r3, [r7, #4]
 8014f08:	681b      	ldr	r3, [r3, #0]
 8014f0a:	4a38      	ldr	r2, [pc, #224]	@ (8014fec <DMA_Init+0x1cc>)
 8014f0c:	4293      	cmp	r3, r2
 8014f0e:	d04a      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	4a36      	ldr	r2, [pc, #216]	@ (8014ff0 <DMA_Init+0x1d0>)
 8014f16:	4293      	cmp	r3, r2
 8014f18:	d045      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f1a:	687b      	ldr	r3, [r7, #4]
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	4a35      	ldr	r2, [pc, #212]	@ (8014ff4 <DMA_Init+0x1d4>)
 8014f20:	4293      	cmp	r3, r2
 8014f22:	d040      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f24:	687b      	ldr	r3, [r7, #4]
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	4a33      	ldr	r2, [pc, #204]	@ (8014ff8 <DMA_Init+0x1d8>)
 8014f2a:	4293      	cmp	r3, r2
 8014f2c:	d03b      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	4a32      	ldr	r2, [pc, #200]	@ (8014ffc <DMA_Init+0x1dc>)
 8014f34:	4293      	cmp	r3, r2
 8014f36:	d036      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	4a30      	ldr	r2, [pc, #192]	@ (8015000 <DMA_Init+0x1e0>)
 8014f3e:	4293      	cmp	r3, r2
 8014f40:	d031      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f42:	687b      	ldr	r3, [r7, #4]
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	4a2f      	ldr	r2, [pc, #188]	@ (8015004 <DMA_Init+0x1e4>)
 8014f48:	4293      	cmp	r3, r2
 8014f4a:	d02c      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	4a2d      	ldr	r2, [pc, #180]	@ (8015008 <DMA_Init+0x1e8>)
 8014f52:	4293      	cmp	r3, r2
 8014f54:	d027      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	4a2c      	ldr	r2, [pc, #176]	@ (801500c <DMA_Init+0x1ec>)
 8014f5c:	4293      	cmp	r3, r2
 8014f5e:	d022      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	4a2a      	ldr	r2, [pc, #168]	@ (8015010 <DMA_Init+0x1f0>)
 8014f66:	4293      	cmp	r3, r2
 8014f68:	d01d      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	4a29      	ldr	r2, [pc, #164]	@ (8015014 <DMA_Init+0x1f4>)
 8014f70:	4293      	cmp	r3, r2
 8014f72:	d018      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	681b      	ldr	r3, [r3, #0]
 8014f78:	4a27      	ldr	r2, [pc, #156]	@ (8015018 <DMA_Init+0x1f8>)
 8014f7a:	4293      	cmp	r3, r2
 8014f7c:	d013      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f7e:	687b      	ldr	r3, [r7, #4]
 8014f80:	681b      	ldr	r3, [r3, #0]
 8014f82:	4a26      	ldr	r2, [pc, #152]	@ (801501c <DMA_Init+0x1fc>)
 8014f84:	4293      	cmp	r3, r2
 8014f86:	d00e      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f88:	687b      	ldr	r3, [r7, #4]
 8014f8a:	681b      	ldr	r3, [r3, #0]
 8014f8c:	4a24      	ldr	r2, [pc, #144]	@ (8015020 <DMA_Init+0x200>)
 8014f8e:	4293      	cmp	r3, r2
 8014f90:	d009      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	4a23      	ldr	r2, [pc, #140]	@ (8015024 <DMA_Init+0x204>)
 8014f98:	4293      	cmp	r3, r2
 8014f9a:	d004      	beq.n	8014fa6 <DMA_Init+0x186>
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	4a21      	ldr	r2, [pc, #132]	@ (8015028 <DMA_Init+0x208>)
 8014fa2:	4293      	cmp	r3, r2
 8014fa4:	d142      	bne.n	801502c <DMA_Init+0x20c>
 8014fa6:	2301      	movs	r3, #1
 8014fa8:	e041      	b.n	801502e <DMA_Init+0x20e>
 8014faa:	bf00      	nop
 8014fac:	40020050 	.word	0x40020050
 8014fb0:	50020050 	.word	0x50020050
 8014fb4:	400200d0 	.word	0x400200d0
 8014fb8:	500200d0 	.word	0x500200d0
 8014fbc:	40020150 	.word	0x40020150
 8014fc0:	50020150 	.word	0x50020150
 8014fc4:	400201d0 	.word	0x400201d0
 8014fc8:	500201d0 	.word	0x500201d0
 8014fcc:	40020250 	.word	0x40020250
 8014fd0:	50020250 	.word	0x50020250
 8014fd4:	400202d0 	.word	0x400202d0
 8014fd8:	500202d0 	.word	0x500202d0
 8014fdc:	40020350 	.word	0x40020350
 8014fe0:	50020350 	.word	0x50020350
 8014fe4:	400203d0 	.word	0x400203d0
 8014fe8:	500203d0 	.word	0x500203d0
 8014fec:	40020450 	.word	0x40020450
 8014ff0:	50020450 	.word	0x50020450
 8014ff4:	400204d0 	.word	0x400204d0
 8014ff8:	500204d0 	.word	0x500204d0
 8014ffc:	40020550 	.word	0x40020550
 8015000:	50020550 	.word	0x50020550
 8015004:	400205d0 	.word	0x400205d0
 8015008:	500205d0 	.word	0x500205d0
 801500c:	40020650 	.word	0x40020650
 8015010:	50020650 	.word	0x50020650
 8015014:	400206d0 	.word	0x400206d0
 8015018:	500206d0 	.word	0x500206d0
 801501c:	40020750 	.word	0x40020750
 8015020:	50020750 	.word	0x50020750
 8015024:	400207d0 	.word	0x400207d0
 8015028:	500207d0 	.word	0x500207d0
 801502c:	2300      	movs	r3, #0
 801502e:	2b00      	cmp	r3, #0
 8015030:	d012      	beq.n	8015058 <DMA_Init+0x238>
  {
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801503a:	3b01      	subs	r3, #1
 801503c:	051b      	lsls	r3, r3, #20
 801503e:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8015042:	431a      	orrs	r2, r3
               (((hdma->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015048:	3b01      	subs	r3, #1
 801504a:	011b      	lsls	r3, r3, #4
 801504c:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
               (((hdma->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1) |
 8015050:	4313      	orrs	r3, r2
    tmpreg |= (hdma->Init.TransferAllocatedPort                                             |
 8015052:	68fa      	ldr	r2, [r7, #12]
 8015054:	4313      	orrs	r3, r2
 8015056:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Transfer Register 1 (CTR1) */
  MODIFY_REG(hdma->Instance->CTR1, ~(DMA_CTR1_SSEC | DMA_CTR1_DSEC), tmpreg);
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801505e:	f003 2180 	and.w	r1, r3, #2147516416	@ 0x80008000
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	68fa      	ldr	r2, [r7, #12]
 8015068:	430a      	orrs	r2, r1
 801506a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Prepare DMA Channel Transfer Register 2 (CTR2) value *************************************************************/
  tmpreg = hdma->Init.BlkHWRequest | (hdma->Init.Request & DMA_CTR2_REQSEL) | hdma->Init.TransferEventMode;
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	689a      	ldr	r2, [r3, #8]
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	685b      	ldr	r3, [r3, #4]
 8015074:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8015078:	431a      	orrs	r2, r3
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801507e:	4313      	orrs	r3, r2
 8015080:	60fb      	str	r3, [r7, #12]

  /* Memory to Peripheral Transfer */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	68db      	ldr	r3, [r3, #12]
 8015086:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801508a:	f040 80b0 	bne.w	80151ee <DMA_Init+0x3ce>
  {
    if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	681b      	ldr	r3, [r3, #0]
 8015092:	4a82      	ldr	r2, [pc, #520]	@ (801529c <DMA_Init+0x47c>)
 8015094:	4293      	cmp	r3, r2
 8015096:	f000 80a0 	beq.w	80151da <DMA_Init+0x3ba>
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	681b      	ldr	r3, [r3, #0]
 801509e:	4a80      	ldr	r2, [pc, #512]	@ (80152a0 <DMA_Init+0x480>)
 80150a0:	4293      	cmp	r3, r2
 80150a2:	f000 809a 	beq.w	80151da <DMA_Init+0x3ba>
 80150a6:	687b      	ldr	r3, [r7, #4]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	4a7e      	ldr	r2, [pc, #504]	@ (80152a4 <DMA_Init+0x484>)
 80150ac:	4293      	cmp	r3, r2
 80150ae:	f000 8094 	beq.w	80151da <DMA_Init+0x3ba>
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	4a7c      	ldr	r2, [pc, #496]	@ (80152a8 <DMA_Init+0x488>)
 80150b8:	4293      	cmp	r3, r2
 80150ba:	f000 808e 	beq.w	80151da <DMA_Init+0x3ba>
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	681b      	ldr	r3, [r3, #0]
 80150c2:	4a7a      	ldr	r2, [pc, #488]	@ (80152ac <DMA_Init+0x48c>)
 80150c4:	4293      	cmp	r3, r2
 80150c6:	f000 8088 	beq.w	80151da <DMA_Init+0x3ba>
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	4a78      	ldr	r2, [pc, #480]	@ (80152b0 <DMA_Init+0x490>)
 80150d0:	4293      	cmp	r3, r2
 80150d2:	f000 8082 	beq.w	80151da <DMA_Init+0x3ba>
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	4a76      	ldr	r2, [pc, #472]	@ (80152b4 <DMA_Init+0x494>)
 80150dc:	4293      	cmp	r3, r2
 80150de:	d07c      	beq.n	80151da <DMA_Init+0x3ba>
 80150e0:	687b      	ldr	r3, [r7, #4]
 80150e2:	681b      	ldr	r3, [r3, #0]
 80150e4:	4a74      	ldr	r2, [pc, #464]	@ (80152b8 <DMA_Init+0x498>)
 80150e6:	4293      	cmp	r3, r2
 80150e8:	d077      	beq.n	80151da <DMA_Init+0x3ba>
 80150ea:	687b      	ldr	r3, [r7, #4]
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	4a73      	ldr	r2, [pc, #460]	@ (80152bc <DMA_Init+0x49c>)
 80150f0:	4293      	cmp	r3, r2
 80150f2:	d072      	beq.n	80151da <DMA_Init+0x3ba>
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	681b      	ldr	r3, [r3, #0]
 80150f8:	4a71      	ldr	r2, [pc, #452]	@ (80152c0 <DMA_Init+0x4a0>)
 80150fa:	4293      	cmp	r3, r2
 80150fc:	d06d      	beq.n	80151da <DMA_Init+0x3ba>
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	4a70      	ldr	r2, [pc, #448]	@ (80152c4 <DMA_Init+0x4a4>)
 8015104:	4293      	cmp	r3, r2
 8015106:	d068      	beq.n	80151da <DMA_Init+0x3ba>
 8015108:	687b      	ldr	r3, [r7, #4]
 801510a:	681b      	ldr	r3, [r3, #0]
 801510c:	4a6e      	ldr	r2, [pc, #440]	@ (80152c8 <DMA_Init+0x4a8>)
 801510e:	4293      	cmp	r3, r2
 8015110:	d063      	beq.n	80151da <DMA_Init+0x3ba>
 8015112:	687b      	ldr	r3, [r7, #4]
 8015114:	681b      	ldr	r3, [r3, #0]
 8015116:	4a6d      	ldr	r2, [pc, #436]	@ (80152cc <DMA_Init+0x4ac>)
 8015118:	4293      	cmp	r3, r2
 801511a:	d05e      	beq.n	80151da <DMA_Init+0x3ba>
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	4a6b      	ldr	r2, [pc, #428]	@ (80152d0 <DMA_Init+0x4b0>)
 8015122:	4293      	cmp	r3, r2
 8015124:	d059      	beq.n	80151da <DMA_Init+0x3ba>
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	4a6a      	ldr	r2, [pc, #424]	@ (80152d4 <DMA_Init+0x4b4>)
 801512c:	4293      	cmp	r3, r2
 801512e:	d054      	beq.n	80151da <DMA_Init+0x3ba>
 8015130:	687b      	ldr	r3, [r7, #4]
 8015132:	681b      	ldr	r3, [r3, #0]
 8015134:	4a68      	ldr	r2, [pc, #416]	@ (80152d8 <DMA_Init+0x4b8>)
 8015136:	4293      	cmp	r3, r2
 8015138:	d04f      	beq.n	80151da <DMA_Init+0x3ba>
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	4a67      	ldr	r2, [pc, #412]	@ (80152dc <DMA_Init+0x4bc>)
 8015140:	4293      	cmp	r3, r2
 8015142:	d04a      	beq.n	80151da <DMA_Init+0x3ba>
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	681b      	ldr	r3, [r3, #0]
 8015148:	4a65      	ldr	r2, [pc, #404]	@ (80152e0 <DMA_Init+0x4c0>)
 801514a:	4293      	cmp	r3, r2
 801514c:	d045      	beq.n	80151da <DMA_Init+0x3ba>
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	681b      	ldr	r3, [r3, #0]
 8015152:	4a64      	ldr	r2, [pc, #400]	@ (80152e4 <DMA_Init+0x4c4>)
 8015154:	4293      	cmp	r3, r2
 8015156:	d040      	beq.n	80151da <DMA_Init+0x3ba>
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	4a62      	ldr	r2, [pc, #392]	@ (80152e8 <DMA_Init+0x4c8>)
 801515e:	4293      	cmp	r3, r2
 8015160:	d03b      	beq.n	80151da <DMA_Init+0x3ba>
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	4a61      	ldr	r2, [pc, #388]	@ (80152ec <DMA_Init+0x4cc>)
 8015168:	4293      	cmp	r3, r2
 801516a:	d036      	beq.n	80151da <DMA_Init+0x3ba>
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	681b      	ldr	r3, [r3, #0]
 8015170:	4a5f      	ldr	r2, [pc, #380]	@ (80152f0 <DMA_Init+0x4d0>)
 8015172:	4293      	cmp	r3, r2
 8015174:	d031      	beq.n	80151da <DMA_Init+0x3ba>
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	4a5e      	ldr	r2, [pc, #376]	@ (80152f4 <DMA_Init+0x4d4>)
 801517c:	4293      	cmp	r3, r2
 801517e:	d02c      	beq.n	80151da <DMA_Init+0x3ba>
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	4a5c      	ldr	r2, [pc, #368]	@ (80152f8 <DMA_Init+0x4d8>)
 8015186:	4293      	cmp	r3, r2
 8015188:	d027      	beq.n	80151da <DMA_Init+0x3ba>
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	681b      	ldr	r3, [r3, #0]
 801518e:	4a5b      	ldr	r2, [pc, #364]	@ (80152fc <DMA_Init+0x4dc>)
 8015190:	4293      	cmp	r3, r2
 8015192:	d022      	beq.n	80151da <DMA_Init+0x3ba>
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	4a59      	ldr	r2, [pc, #356]	@ (8015300 <DMA_Init+0x4e0>)
 801519a:	4293      	cmp	r3, r2
 801519c:	d01d      	beq.n	80151da <DMA_Init+0x3ba>
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	4a58      	ldr	r2, [pc, #352]	@ (8015304 <DMA_Init+0x4e4>)
 80151a4:	4293      	cmp	r3, r2
 80151a6:	d018      	beq.n	80151da <DMA_Init+0x3ba>
 80151a8:	687b      	ldr	r3, [r7, #4]
 80151aa:	681b      	ldr	r3, [r3, #0]
 80151ac:	4a56      	ldr	r2, [pc, #344]	@ (8015308 <DMA_Init+0x4e8>)
 80151ae:	4293      	cmp	r3, r2
 80151b0:	d013      	beq.n	80151da <DMA_Init+0x3ba>
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	681b      	ldr	r3, [r3, #0]
 80151b6:	4a55      	ldr	r2, [pc, #340]	@ (801530c <DMA_Init+0x4ec>)
 80151b8:	4293      	cmp	r3, r2
 80151ba:	d00e      	beq.n	80151da <DMA_Init+0x3ba>
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	681b      	ldr	r3, [r3, #0]
 80151c0:	4a53      	ldr	r2, [pc, #332]	@ (8015310 <DMA_Init+0x4f0>)
 80151c2:	4293      	cmp	r3, r2
 80151c4:	d009      	beq.n	80151da <DMA_Init+0x3ba>
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	4a52      	ldr	r2, [pc, #328]	@ (8015314 <DMA_Init+0x4f4>)
 80151cc:	4293      	cmp	r3, r2
 80151ce:	d004      	beq.n	80151da <DMA_Init+0x3ba>
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	4a50      	ldr	r2, [pc, #320]	@ (8015318 <DMA_Init+0x4f8>)
 80151d6:	4293      	cmp	r3, r2
 80151d8:	d101      	bne.n	80151de <DMA_Init+0x3be>
 80151da:	2301      	movs	r3, #1
 80151dc:	e000      	b.n	80151e0 <DMA_Init+0x3c0>
 80151de:	2300      	movs	r3, #0
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d00d      	beq.n	8015200 <DMA_Init+0x3e0>
    {
      tmpreg |= DMA_CTR2_DREQ;
 80151e4:	68fb      	ldr	r3, [r7, #12]
 80151e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80151ea:	60fb      	str	r3, [r7, #12]
 80151ec:	e008      	b.n	8015200 <DMA_Init+0x3e0>
    }
  }
  /* Memory to Memory Transfer */
  else if ((hdma->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	68db      	ldr	r3, [r3, #12]
 80151f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80151f6:	d103      	bne.n	8015200 <DMA_Init+0x3e0>
  {
    tmpreg |= DMA_CTR2_SWREQ;
 80151f8:	68fb      	ldr	r3, [r7, #12]
 80151fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80151fe:	60fb      	str	r3, [r7, #12]
  {
    /* Nothing to do */
  }

  /* Write DMA Channel Transfer Register 2 (CTR2) */
  MODIFY_REG(hdma->Instance->CTR2, (DMA_CTR2_TCEM  | DMA_CTR2_TRIGPOL | DMA_CTR2_TRIGSEL | DMA_CTR2_TRIGM |
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	681b      	ldr	r3, [r3, #0]
 8015204:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8015206:	4b45      	ldr	r3, [pc, #276]	@ (801531c <DMA_Init+0x4fc>)
 8015208:	4013      	ands	r3, r2
 801520a:	687a      	ldr	r2, [r7, #4]
 801520c:	6812      	ldr	r2, [r2, #0]
 801520e:	68f9      	ldr	r1, [r7, #12]
 8015210:	430b      	orrs	r3, r1
 8015212:	6453      	str	r3, [r2, #68]	@ 0x44
                                    DMA_CTR2_BREQ  | DMA_CTR2_DREQ    | DMA_CTR2_SWREQ   | DMA_CTR2_REQSEL), tmpreg);


  /* Write DMA Channel Block Register 1 (CBR1) ************************************************************************/
  WRITE_REG(hdma->Instance->CBR1, 0U);
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	2200      	movs	r2, #0
 801521a:	649a      	str	r2, [r3, #72]	@ 0x48

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 801521c:	687b      	ldr	r3, [r7, #4]
 801521e:	681b      	ldr	r3, [r3, #0]
 8015220:	4a36      	ldr	r2, [pc, #216]	@ (80152fc <DMA_Init+0x4dc>)
 8015222:	4293      	cmp	r3, r2
 8015224:	d022      	beq.n	801526c <DMA_Init+0x44c>
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	4a35      	ldr	r2, [pc, #212]	@ (8015300 <DMA_Init+0x4e0>)
 801522c:	4293      	cmp	r3, r2
 801522e:	d01d      	beq.n	801526c <DMA_Init+0x44c>
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	4a33      	ldr	r2, [pc, #204]	@ (8015304 <DMA_Init+0x4e4>)
 8015236:	4293      	cmp	r3, r2
 8015238:	d018      	beq.n	801526c <DMA_Init+0x44c>
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	4a32      	ldr	r2, [pc, #200]	@ (8015308 <DMA_Init+0x4e8>)
 8015240:	4293      	cmp	r3, r2
 8015242:	d013      	beq.n	801526c <DMA_Init+0x44c>
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	681b      	ldr	r3, [r3, #0]
 8015248:	4a30      	ldr	r2, [pc, #192]	@ (801530c <DMA_Init+0x4ec>)
 801524a:	4293      	cmp	r3, r2
 801524c:	d00e      	beq.n	801526c <DMA_Init+0x44c>
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	681b      	ldr	r3, [r3, #0]
 8015252:	4a2f      	ldr	r2, [pc, #188]	@ (8015310 <DMA_Init+0x4f0>)
 8015254:	4293      	cmp	r3, r2
 8015256:	d009      	beq.n	801526c <DMA_Init+0x44c>
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	4a2d      	ldr	r2, [pc, #180]	@ (8015314 <DMA_Init+0x4f4>)
 801525e:	4293      	cmp	r3, r2
 8015260:	d004      	beq.n	801526c <DMA_Init+0x44c>
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	681b      	ldr	r3, [r3, #0]
 8015266:	4a2c      	ldr	r2, [pc, #176]	@ (8015318 <DMA_Init+0x4f8>)
 8015268:	4293      	cmp	r3, r2
 801526a:	d101      	bne.n	8015270 <DMA_Init+0x450>
 801526c:	2301      	movs	r3, #1
 801526e:	e000      	b.n	8015272 <DMA_Init+0x452>
 8015270:	2300      	movs	r3, #0
 8015272:	2b00      	cmp	r3, #0
 8015274:	d007      	beq.n	8015286 <DMA_Init+0x466>
  {
    /* Write DMA Channel Transfer Register 3 (CTR3) *******************************************************************/
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	2200      	movs	r2, #0
 801527c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Block Register 2 (CBR2) **********************************************************************/
    WRITE_REG(hdma->Instance->CBR2, 0U);
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	2200      	movs	r2, #0
 8015284:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) ************************************************************/
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	681b      	ldr	r3, [r3, #0]
 801528a:	2200      	movs	r2, #0
 801528c:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 801528e:	bf00      	nop
 8015290:	3714      	adds	r7, #20
 8015292:	46bd      	mov	sp, r7
 8015294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015298:	4770      	bx	lr
 801529a:	bf00      	nop
 801529c:	40020050 	.word	0x40020050
 80152a0:	50020050 	.word	0x50020050
 80152a4:	400200d0 	.word	0x400200d0
 80152a8:	500200d0 	.word	0x500200d0
 80152ac:	40020150 	.word	0x40020150
 80152b0:	50020150 	.word	0x50020150
 80152b4:	400201d0 	.word	0x400201d0
 80152b8:	500201d0 	.word	0x500201d0
 80152bc:	40020250 	.word	0x40020250
 80152c0:	50020250 	.word	0x50020250
 80152c4:	400202d0 	.word	0x400202d0
 80152c8:	500202d0 	.word	0x500202d0
 80152cc:	40020350 	.word	0x40020350
 80152d0:	50020350 	.word	0x50020350
 80152d4:	400203d0 	.word	0x400203d0
 80152d8:	500203d0 	.word	0x500203d0
 80152dc:	40020450 	.word	0x40020450
 80152e0:	50020450 	.word	0x50020450
 80152e4:	400204d0 	.word	0x400204d0
 80152e8:	500204d0 	.word	0x500204d0
 80152ec:	40020550 	.word	0x40020550
 80152f0:	50020550 	.word	0x50020550
 80152f4:	400205d0 	.word	0x400205d0
 80152f8:	500205d0 	.word	0x500205d0
 80152fc:	40020650 	.word	0x40020650
 8015300:	50020650 	.word	0x50020650
 8015304:	400206d0 	.word	0x400206d0
 8015308:	500206d0 	.word	0x500206d0
 801530c:	40020750 	.word	0x40020750
 8015310:	50020750 	.word	0x50020750
 8015314:	400207d0 	.word	0x400207d0
 8015318:	500207d0 	.word	0x500207d0
 801531c:	3cc03180 	.word	0x3cc03180

08015320 <HAL_DMAEx_List_Start_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Start_IT(DMA_HandleTypeDef *const hdma)
{
 8015320:	b580      	push	{r7, lr}
 8015322:	b086      	sub	sp, #24
 8015324:	af00      	add	r7, sp, #0
 8015326:	6078      	str	r0, [r7, #4]
  HAL_DMA_StateTypeDef dma_state;
  uint32_t ccr_value;
  uint32_t cllr_mask;

  /* Check the DMA peripheral handle and the linked-list queue parameters */
  if ((hdma == NULL) || (hdma->LinkedListQueue == NULL))
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	2b00      	cmp	r3, #0
 801532c:	d003      	beq.n	8015336 <HAL_DMAEx_List_Start_IT+0x16>
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015332:	2b00      	cmp	r3, #0
 8015334:	d101      	bne.n	801533a <HAL_DMAEx_List_Start_IT+0x1a>
  {
    return HAL_ERROR;
 8015336:	2301      	movs	r3, #1
 8015338:	e082      	b.n	8015440 <HAL_DMAEx_List_Start_IT+0x120>
  }

  /* Check DMA channel state */
  dma_state = hdma->State;
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8015340:	75fb      	strb	r3, [r7, #23]
  ccr_value = hdma->Instance->CCR & DMA_CCR_LSM;
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	681b      	ldr	r3, [r3, #0]
 8015346:	695b      	ldr	r3, [r3, #20]
 8015348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801534c:	613b      	str	r3, [r7, #16]
  if ((dma_state == HAL_DMA_STATE_READY) || ((dma_state == HAL_DMA_STATE_BUSY) && (ccr_value != 0U)))
 801534e:	7dfb      	ldrb	r3, [r7, #23]
 8015350:	2b01      	cmp	r3, #1
 8015352:	d005      	beq.n	8015360 <HAL_DMAEx_List_Start_IT+0x40>
 8015354:	7dfb      	ldrb	r3, [r7, #23]
 8015356:	2b02      	cmp	r3, #2
 8015358:	d16a      	bne.n	8015430 <HAL_DMAEx_List_Start_IT+0x110>
 801535a:	693b      	ldr	r3, [r7, #16]
 801535c:	2b00      	cmp	r3, #0
 801535e:	d067      	beq.n	8015430 <HAL_DMAEx_List_Start_IT+0x110>
  {
    /* Check DMA channel state is ready */
    if (hdma->State == HAL_DMA_STATE_READY)
 8015360:	687b      	ldr	r3, [r7, #4]
 8015362:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8015366:	b2db      	uxtb	r3, r3
 8015368:	2b01      	cmp	r3, #1
 801536a:	d157      	bne.n	801541c <HAL_DMAEx_List_Start_IT+0xfc>
    {
      /* Process locked */
      __HAL_LOCK(hdma);
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8015372:	2b01      	cmp	r3, #1
 8015374:	d101      	bne.n	801537a <HAL_DMAEx_List_Start_IT+0x5a>
 8015376:	2302      	movs	r3, #2
 8015378:	e062      	b.n	8015440 <HAL_DMAEx_List_Start_IT+0x120>
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	2201      	movs	r2, #1
 801537e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Update the DMA channel and the queue states */
      hdma->State                  = HAL_DMA_STATE_BUSY;
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	2202      	movs	r2, #2
 8015386:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_BUSY;
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801538e:	2202      	movs	r2, #2
 8015390:	731a      	strb	r2, [r3, #12]

      /* Update the DMA channel and the queue error codes */
      hdma->ErrorCode                  = HAL_DMA_ERROR_NONE;
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	2200      	movs	r2, #0
 8015396:	659a      	str	r2, [r3, #88]	@ 0x58
      hdma->LinkedListQueue->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801539c:	2200      	movs	r2, #0
 801539e:	611a      	str	r2, [r3, #16]

      /* Enable common interrupts: Transfer Complete and Transfer Errors ITs */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_DTE | DMA_IT_ULE | DMA_IT_USE | DMA_IT_TO));
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	695a      	ldr	r2, [r3, #20]
 80153a6:	687b      	ldr	r3, [r7, #4]
 80153a8:	681b      	ldr	r3, [r3, #0]
 80153aa:	f442 42ba 	orr.w	r2, r2, #23808	@ 0x5d00
 80153ae:	615a      	str	r2, [r3, #20]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 80153b0:	687b      	ldr	r3, [r7, #4]
 80153b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d007      	beq.n	80153c8 <HAL_DMAEx_List_Start_IT+0xa8>
      {
        /* If half transfer complete callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	695a      	ldr	r2, [r3, #20]
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80153c6:	615a      	str	r2, [r3, #20]
      }

      /* Check suspend callback */
      if (hdma->XferSuspendCallback != NULL)
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d007      	beq.n	80153e0 <HAL_DMAEx_List_Start_IT+0xc0>
      {
        /* If transfer suspend callback is set, enable the corresponding IT */
        __HAL_DMA_ENABLE_IT(hdma, DMA_IT_SUSP);
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	695a      	ldr	r2, [r3, #20]
 80153d6:	687b      	ldr	r3, [r7, #4]
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80153de:	615a      	str	r2, [r3, #20]
      }

      /* Get CLLR register mask and offset */
      DMA_List_GetCLLRNodeInfo(hdma->LinkedListQueue->Head, &cllr_mask, NULL);
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153e4:	681b      	ldr	r3, [r3, #0]
 80153e6:	f107 010c 	add.w	r1, r7, #12
 80153ea:	2200      	movs	r2, #0
 80153ec:	4618      	mov	r0, r3
 80153ee:	f000 f95b 	bl	80156a8 <DMA_List_GetCLLRNodeInfo>

      /* Update DMA registers for linked-list transfer */
      hdma->Instance->CLBAR = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLBAR_LBA);
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	4619      	mov	r1, r3
 80153fa:	687b      	ldr	r3, [r7, #4]
 80153fc:	681a      	ldr	r2, [r3, #0]
 80153fe:	0c0b      	lsrs	r3, r1, #16
 8015400:	041b      	lsls	r3, r3, #16
 8015402:	6013      	str	r3, [r2, #0]
      hdma->Instance->CLLR  = ((uint32_t)hdma->LinkedListQueue->Head & DMA_CLLR_LA) | cllr_mask;
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	461a      	mov	r2, r3
 801540c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8015410:	4013      	ands	r3, r2
 8015412:	68f9      	ldr	r1, [r7, #12]
 8015414:	687a      	ldr	r2, [r7, #4]
 8015416:	6812      	ldr	r2, [r2, #0]
 8015418:	430b      	orrs	r3, r1
 801541a:	67d3      	str	r3, [r2, #124]	@ 0x7c
    }

    /* Enable DMA channel */
    __HAL_DMA_ENABLE(hdma);
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	681b      	ldr	r3, [r3, #0]
 8015420:	695a      	ldr	r2, [r3, #20]
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	681b      	ldr	r3, [r3, #0]
 8015426:	f042 0201 	orr.w	r2, r2, #1
 801542a:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hdma);

    return HAL_ERROR;
  }

  return HAL_OK;
 801542c:	2300      	movs	r3, #0
 801542e:	e007      	b.n	8015440 <HAL_DMAEx_List_Start_IT+0x120>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8015430:	687b      	ldr	r3, [r7, #4]
 8015432:	2240      	movs	r2, #64	@ 0x40
 8015434:	659a      	str	r2, [r3, #88]	@ 0x58
    __HAL_UNLOCK(hdma);
 8015436:	687b      	ldr	r3, [r7, #4]
 8015438:	2200      	movs	r2, #0
 801543a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    return HAL_ERROR;
 801543e:	2301      	movs	r3, #1
}
 8015440:	4618      	mov	r0, r3
 8015442:	3718      	adds	r7, #24
 8015444:	46bd      	mov	sp, r7
 8015446:	bd80      	pop	{r7, pc}

08015448 <HAL_DMAEx_List_GetNodeConfig>:
  *                       configurations.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                               DMA_NodeTypeDef const *const pNode)
{
 8015448:	b580      	push	{r7, lr}
 801544a:	b082      	sub	sp, #8
 801544c:	af00      	add	r7, sp, #0
 801544e:	6078      	str	r0, [r7, #4]
 8015450:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	2b00      	cmp	r3, #0
 8015456:	d002      	beq.n	801545e <HAL_DMAEx_List_GetNodeConfig+0x16>
 8015458:	683b      	ldr	r3, [r7, #0]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d101      	bne.n	8015462 <HAL_DMAEx_List_GetNodeConfig+0x1a>
  {
    return HAL_ERROR;
 801545e:	2301      	movs	r3, #1
 8015460:	e004      	b.n	801546c <HAL_DMAEx_List_GetNodeConfig+0x24>
  }

  /* Get the DMA channel node configuration */
  DMA_List_GetNodeConfig(pNodeConfig, pNode);
 8015462:	6839      	ldr	r1, [r7, #0]
 8015464:	6878      	ldr	r0, [r7, #4]
 8015466:	f000 f815 	bl	8015494 <DMA_List_GetNodeConfig>

  return HAL_OK;
 801546a:	2300      	movs	r3, #0
}
 801546c:	4618      	mov	r0, r3
 801546e:	3708      	adds	r7, #8
 8015470:	46bd      	mov	sp, r7
 8015472:	bd80      	pop	{r7, pc}

08015474 <HAL_DMAEx_GetFifoLevel>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval Returns the number of available beats in FIFO.
  */
uint32_t HAL_DMAEx_GetFifoLevel(DMA_HandleTypeDef const *const hdma)
{
 8015474:	b480      	push	{r7}
 8015476:	b083      	sub	sp, #12
 8015478:	af00      	add	r7, sp, #0
 801547a:	6078      	str	r0, [r7, #4]
  return ((hdma->Instance->CSR & DMA_CSR_FIFOL) >> DMA_CSR_FIFOL_Pos);
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	691b      	ldr	r3, [r3, #16]
 8015482:	0c1b      	lsrs	r3, r3, #16
 8015484:	b2db      	uxtb	r3, r3
}
 8015486:	4618      	mov	r0, r3
 8015488:	370c      	adds	r7, #12
 801548a:	46bd      	mov	sp, r7
 801548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015490:	4770      	bx	lr
	...

08015494 <DMA_List_GetNodeConfig>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_GetNodeConfig(DMA_NodeConfTypeDef *const pNodeConfig,
                                   DMA_NodeTypeDef const *const pNode)
{
 8015494:	b480      	push	{r7}
 8015496:	b085      	sub	sp, #20
 8015498:	af00      	add	r7, sp, #0
 801549a:	6078      	str	r0, [r7, #4]
 801549c:	6039      	str	r1, [r7, #0]
  uint16_t offset;

  /* Get node information *********************************************************************************************/
  pNodeConfig->NodeType = (pNode->NodeInfo & NODE_TYPE_MASK);
 801549e:	683b      	ldr	r3, [r7, #0]
 80154a0:	6a1b      	ldr	r3, [r3, #32]
 80154a2:	b2da      	uxtb	r2, r3
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	601a      	str	r2, [r3, #0]
  /*************************************************************************************** Node type value is updated */


  /* Get CTR1 fields values *******************************************************************************************/
  pNodeConfig->Init.SrcInc                      = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SINC;
 80154a8:	683b      	ldr	r3, [r7, #0]
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	f003 0208 	and.w	r2, r3, #8
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	611a      	str	r2, [r3, #16]
  pNodeConfig->Init.DestInc                     = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DINC;
 80154b4:	683b      	ldr	r3, [r7, #0]
 80154b6:	681b      	ldr	r3, [r3, #0]
 80154b8:	f403 2200 	and.w	r2, r3, #524288	@ 0x80000
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	615a      	str	r2, [r3, #20]
  pNodeConfig->Init.SrcDataWidth                = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_SDW_LOG2;
 80154c0:	683b      	ldr	r3, [r7, #0]
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	f003 0203 	and.w	r2, r3, #3
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	619a      	str	r2, [r3, #24]
  pNodeConfig->Init.DestDataWidth               = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_DDW_LOG2;
 80154cc:	683b      	ldr	r3, [r7, #0]
 80154ce:	681b      	ldr	r3, [r3, #0]
 80154d0:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80154d4:	687b      	ldr	r3, [r7, #4]
 80154d6:	61da      	str	r2, [r3, #28]
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80154d8:	683b      	ldr	r3, [r7, #0]
 80154da:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_SBL_1) >> DMA_CTR1_SBL_1_Pos) + 1U;
 80154dc:	091b      	lsrs	r3, r3, #4
 80154de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80154e2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.SrcBurstLength              = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	625a      	str	r2, [r3, #36]	@ 0x24
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80154e8:	683b      	ldr	r3, [r7, #0]
 80154ea:	681b      	ldr	r3, [r3, #0]
                                                    DMA_CTR1_DBL_1) >> DMA_CTR1_DBL_1_Pos) + 1U;
 80154ec:	0d1b      	lsrs	r3, r3, #20
 80154ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80154f2:	1c5a      	adds	r2, r3, #1
  pNodeConfig->Init.DestBurstLength             = ((pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] &
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	629a      	str	r2, [r3, #40]	@ 0x28
  pNodeConfig->Init.TransferAllocatedPort       = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 80154f8:	683b      	ldr	r3, [r7, #0]
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	f003 2240 	and.w	r2, r3, #1073758208	@ 0x40004000
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                  (DMA_CTR1_SAP | DMA_CTR1_DAP);
  pNodeConfig->DataHandlingConfig.DataExchange  = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   &
 8015504:	683b      	ldr	r3, [r7, #0]
 8015506:	681a      	ldr	r2, [r3, #0]
 8015508:	4b66      	ldr	r3, [pc, #408]	@ (80156a4 <DMA_List_GetNodeConfig+0x210>)
 801550a:	4013      	ands	r3, r2
 801550c:	687a      	ldr	r2, [r7, #4]
 801550e:	6393      	str	r3, [r2, #56]	@ 0x38
                                                  (DMA_CTR1_SBX | DMA_CTR1_DBX | DMA_CTR1_DHX);
  pNodeConfig->DataHandlingConfig.DataAlignment = pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET]   & DMA_CTR1_PAM;
 8015510:	683b      	ldr	r3, [r7, #0]
 8015512:	681b      	ldr	r3, [r3, #0]
 8015514:	f403 52c0 	and.w	r2, r3, #6144	@ 0x1800
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  /*********************************************************************************** CTR1 fields values are updated */


  /* Get CTR2 fields values *******************************************************************************************/
  if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_SWREQ) != 0U)
 801551c:	683b      	ldr	r3, [r7, #0]
 801551e:	685b      	ldr	r3, [r3, #4]
 8015520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015524:	2b00      	cmp	r3, #0
 8015526:	d008      	beq.n	801553a <DMA_List_GetNodeConfig+0xa6>
  {
    pNodeConfig->Init.Request   = DMA_REQUEST_SW;
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801552e:	605a      	str	r2, [r3, #4]
    pNodeConfig->Init.Direction = DMA_MEMORY_TO_MEMORY;
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015536:	60da      	str	r2, [r3, #12]
 8015538:	e013      	b.n	8015562 <DMA_List_GetNodeConfig+0xce>
  }
  else
  {
    pNodeConfig->Init.Request   = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_REQSEL;
 801553a:	683b      	ldr	r3, [r7, #0]
 801553c:	685b      	ldr	r3, [r3, #4]
 801553e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	605a      	str	r2, [r3, #4]

    if ((pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_DREQ) != 0U)
 8015546:	683b      	ldr	r3, [r7, #0]
 8015548:	685b      	ldr	r3, [r3, #4]
 801554a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801554e:	2b00      	cmp	r3, #0
 8015550:	d004      	beq.n	801555c <DMA_List_GetNodeConfig+0xc8>
    {
      pNodeConfig->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8015558:	60da      	str	r2, [r3, #12]
 801555a:	e002      	b.n	8015562 <DMA_List_GetNodeConfig+0xce>
    }
    else
    {
      pNodeConfig->Init.Direction = DMA_PERIPH_TO_MEMORY;
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	2200      	movs	r2, #0
 8015560:	60da      	str	r2, [r3, #12]
    }
  }

  pNodeConfig->Init.BlkHWRequest              = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] & DMA_CTR2_BREQ);
 8015562:	683b      	ldr	r3, [r7, #0]
 8015564:	685b      	ldr	r3, [r3, #4]
 8015566:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	609a      	str	r2, [r3, #8]
  pNodeConfig->TriggerConfig.TriggerMode      = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGM;
 801556e:	683b      	ldr	r3, [r7, #0]
 8015570:	685b      	ldr	r3, [r3, #4]
 8015572:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8015576:	687b      	ldr	r3, [r7, #4]
 8015578:	641a      	str	r2, [r3, #64]	@ 0x40
  pNodeConfig->TriggerConfig.TriggerPolarity  = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TRIGPOL;
 801557a:	683b      	ldr	r3, [r7, #0]
 801557c:	685b      	ldr	r3, [r3, #4]
 801557e:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	645a      	str	r2, [r3, #68]	@ 0x44
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8015586:	683b      	ldr	r3, [r7, #0]
 8015588:	685b      	ldr	r3, [r3, #4]
                                                 DMA_CTR2_TRIGSEL) >> DMA_CTR2_TRIGSEL_Pos;
 801558a:	0c1b      	lsrs	r3, r3, #16
 801558c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
  pNodeConfig->TriggerConfig.TriggerSelection = (pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] &
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	649a      	str	r2, [r3, #72]	@ 0x48
  pNodeConfig->Init.TransferEventMode         = pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET]  & DMA_CTR2_TCEM;
 8015594:	683b      	ldr	r3, [r7, #0]
 8015596:	685b      	ldr	r3, [r3, #4]
 8015598:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	631a      	str	r2, [r3, #48]	@ 0x30
  /*********************************************************************************** CTR2 fields values are updated */


  /* Get CBR1 fields **************************************************************************************************/
  pNodeConfig->DataSize = pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BNDT;
 80155a0:	683b      	ldr	r3, [r7, #0]
 80155a2:	689b      	ldr	r3, [r3, #8]
 80155a4:	b29a      	uxth	r2, r3
 80155a6:	687b      	ldr	r3, [r7, #4]
 80155a8:	669a      	str	r2, [r3, #104]	@ 0x68

  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	f003 0302 	and.w	r3, r3, #2
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d008      	beq.n	80155c8 <DMA_List_GetNodeConfig+0x134>
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount =
      ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRC) >> DMA_CBR1_BRC_Pos) + 1U;
 80155b6:	683b      	ldr	r3, [r7, #0]
 80155b8:	689b      	ldr	r3, [r3, #8]
 80155ba:	0c1b      	lsrs	r3, r3, #16
 80155bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80155c0:	1c5a      	adds	r2, r3, #1
    pNodeConfig->RepeatBlockConfig.RepeatCount =
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80155c6:	e002      	b.n	80155ce <DMA_List_GetNodeConfig+0x13a>
  }
  else
  {
    pNodeConfig->RepeatBlockConfig.RepeatCount = 1U;
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	2201      	movs	r2, #1
 80155cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
  /*********************************************************************************** CBR1 fields values are updated */


  /* Get CSAR field ***************************************************************************************************/
  pNodeConfig->SrcAddress = pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET];
 80155ce:	683b      	ldr	r3, [r7, #0]
 80155d0:	68da      	ldr	r2, [r3, #12]
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	661a      	str	r2, [r3, #96]	@ 0x60
  /************************************************************************************** CSAR field value is updated */


  /* Get CDAR field ***************************************************************************************************/
  pNodeConfig->DstAddress = pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET];
 80155d6:	683b      	ldr	r3, [r7, #0]
 80155d8:	691a      	ldr	r2, [r3, #16]
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	665a      	str	r2, [r3, #100]	@ 0x64
  /************************************************************************************** CDAR field value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	f003 0302 	and.w	r3, r3, #2
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d04a      	beq.n	8015680 <DMA_List_GetNodeConfig+0x1ec>
  {
    /* Get CTR3 field *************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_SAO);
 80155ea:	683b      	ldr	r3, [r7, #0]
 80155ec:	695b      	ldr	r3, [r3, #20]
 80155ee:	b29b      	uxth	r3, r3
 80155f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80155f4:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset  = (int32_t)offset;
 80155f6:	89fa      	ldrh	r2, [r7, #14]
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	651a      	str	r2, [r3, #80]	@ 0x50

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] & DMA_CTR3_DAO) >> DMA_CTR3_DAO_Pos);
 80155fc:	683b      	ldr	r3, [r7, #0]
 80155fe:	695b      	ldr	r3, [r3, #20]
 8015600:	0c1b      	lsrs	r3, r3, #16
 8015602:	b29b      	uxth	r3, r3
 8015604:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015608:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.DestAddrOffset = (int32_t)offset;
 801560a:	89fa      	ldrh	r2, [r7, #14]
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	655a      	str	r2, [r3, #84]	@ 0x54

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_SDEC) != 0U)
 8015610:	683b      	ldr	r3, [r7, #0]
 8015612:	689b      	ldr	r3, [r3, #8]
 8015614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8015618:	2b00      	cmp	r3, #0
 801561a:	d004      	beq.n	8015626 <DMA_List_GetNodeConfig+0x192>
    {
      pNodeConfig->RepeatBlockConfig.SrcAddrOffset *= (-1);
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015620:	425a      	negs	r2, r3
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_DDEC) != 0U)
 8015626:	683b      	ldr	r3, [r7, #0]
 8015628:	689b      	ldr	r3, [r3, #8]
 801562a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801562e:	2b00      	cmp	r3, #0
 8015630:	d004      	beq.n	801563c <DMA_List_GetNodeConfig+0x1a8>
    {
      pNodeConfig->RepeatBlockConfig.DestAddrOffset *= (-1);
 8015632:	687b      	ldr	r3, [r7, #4]
 8015634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015636:	425a      	negs	r2, r3
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /************************************************************************************ CTR3 field value is updated */


    /* Get CBR2 fields ************************************************************************************************/
    offset = (uint16_t)(pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRSAO);
 801563c:	683b      	ldr	r3, [r7, #0]
 801563e:	699b      	ldr	r3, [r3, #24]
 8015640:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset = (int32_t)offset;
 8015642:	89fa      	ldrh	r2, [r7, #14]
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	659a      	str	r2, [r3, #88]	@ 0x58

    offset = (uint16_t)((pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] & DMA_CBR2_BRDAO) >> DMA_CBR2_BRDAO_Pos);
 8015648:	683b      	ldr	r3, [r7, #0]
 801564a:	699b      	ldr	r3, [r3, #24]
 801564c:	0c1b      	lsrs	r3, r3, #16
 801564e:	81fb      	strh	r3, [r7, #14]
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = (int32_t)offset;
 8015650:	89fa      	ldrh	r2, [r7, #14]
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	65da      	str	r2, [r3, #92]	@ 0x5c

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRSDEC) != 0U)
 8015656:	683b      	ldr	r3, [r7, #0]
 8015658:	689b      	ldr	r3, [r3, #8]
 801565a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801565e:	2b00      	cmp	r3, #0
 8015660:	d004      	beq.n	801566c <DMA_List_GetNodeConfig+0x1d8>
    {
      pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset *= (-1);
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015666:	425a      	negs	r2, r3
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    if ((pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] & DMA_CBR1_BRDDEC) != 0U)
 801566c:	683b      	ldr	r3, [r7, #0]
 801566e:	689b      	ldr	r3, [r3, #8]
 8015670:	2b00      	cmp	r3, #0
 8015672:	da11      	bge.n	8015698 <DMA_List_GetNodeConfig+0x204>
    {
      pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset *= (-1);
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015678:	425a      	negs	r2, r3
 801567a:	687b      	ldr	r3, [r7, #4]
 801567c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Get CBR2 fields ************************************************************************************************/
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
    /************************************************************************************ CBR2 field value is updated */
  }
}
 801567e:	e00b      	b.n	8015698 <DMA_List_GetNodeConfig+0x204>
    pNodeConfig->RepeatBlockConfig.SrcAddrOffset     = 0;
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	2200      	movs	r2, #0
 8015684:	651a      	str	r2, [r3, #80]	@ 0x50
    pNodeConfig->RepeatBlockConfig.DestAddrOffset    = 0;
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	2200      	movs	r2, #0
 801568a:	655a      	str	r2, [r3, #84]	@ 0x54
    pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset  = 0;
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	2200      	movs	r2, #0
 8015690:	659a      	str	r2, [r3, #88]	@ 0x58
    pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset = 0;
 8015692:	687b      	ldr	r3, [r7, #4]
 8015694:	2200      	movs	r2, #0
 8015696:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8015698:	bf00      	nop
 801569a:	3714      	adds	r7, #20
 801569c:	46bd      	mov	sp, r7
 801569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156a2:	4770      	bx	lr
 80156a4:	0c002000 	.word	0x0c002000

080156a8 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 80156a8:	b480      	push	{r7}
 80156aa:	b085      	sub	sp, #20
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	60f8      	str	r0, [r7, #12]
 80156b0:	60b9      	str	r1, [r7, #8]
 80156b2:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	6a1b      	ldr	r3, [r3, #32]
 80156b8:	f003 0302 	and.w	r3, r3, #2
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d00c      	beq.n	80156da <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 80156c0:	68bb      	ldr	r3, [r7, #8]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d002      	beq.n	80156cc <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	4a0d      	ldr	r2, [pc, #52]	@ (8015700 <DMA_List_GetCLLRNodeInfo+0x58>)
 80156ca:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 80156cc:	687b      	ldr	r3, [r7, #4]
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d00f      	beq.n	80156f2 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	2207      	movs	r2, #7
 80156d6:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 80156d8:	e00b      	b.n	80156f2 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 80156da:	68bb      	ldr	r3, [r7, #8]
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d002      	beq.n	80156e6 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 80156e0:	68bb      	ldr	r3, [r7, #8]
 80156e2:	4a08      	ldr	r2, [pc, #32]	@ (8015704 <DMA_List_GetCLLRNodeInfo+0x5c>)
 80156e4:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d002      	beq.n	80156f2 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	2205      	movs	r2, #5
 80156f0:	601a      	str	r2, [r3, #0]
}
 80156f2:	bf00      	nop
 80156f4:	3714      	adds	r7, #20
 80156f6:	46bd      	mov	sp, r7
 80156f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156fc:	4770      	bx	lr
 80156fe:	bf00      	nop
 8015700:	fe010000 	.word	0xfe010000
 8015704:	f8010000 	.word	0xf8010000

08015708 <HAL_FLASH_Program>:
  *         This parameter shall be 32-bit aligned
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint32_t DataAddress)
{
 8015708:	b580      	push	{r7, lr}
 801570a:	b086      	sub	sp, #24
 801570c:	af00      	add	r7, sp, #0
 801570e:	60f8      	str	r0, [r7, #12]
 8015710:	60b9      	str	r1, [r7, #8]
 8015712:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8015714:	4b1f      	ldr	r3, [pc, #124]	@ (8015794 <HAL_FLASH_Program+0x8c>)
 8015716:	781b      	ldrb	r3, [r3, #0]
 8015718:	2b01      	cmp	r3, #1
 801571a:	d101      	bne.n	8015720 <HAL_FLASH_Program+0x18>
 801571c:	2302      	movs	r3, #2
 801571e:	e034      	b.n	801578a <HAL_FLASH_Program+0x82>
 8015720:	4b1c      	ldr	r3, [pc, #112]	@ (8015794 <HAL_FLASH_Program+0x8c>)
 8015722:	2201      	movs	r2, #1
 8015724:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8015726:	4b1b      	ldr	r3, [pc, #108]	@ (8015794 <HAL_FLASH_Program+0x8c>)
 8015728:	2200      	movs	r2, #0
 801572a:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 801572c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015730:	f000 f8a2 	bl	8015878 <FLASH_WaitForLastOperation>
 8015734:	4603      	mov	r3, r0
 8015736:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8015738:	7dfb      	ldrb	r3, [r7, #23]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d121      	bne.n	8015782 <HAL_FLASH_Program+0x7a>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 801573e:	4a15      	ldr	r2, [pc, #84]	@ (8015794 <HAL_FLASH_Program+0x8c>)
 8015740:	68fb      	ldr	r3, [r7, #12]
 8015742:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8015744:	4b14      	ldr	r3, [pc, #80]	@ (8015798 <HAL_FLASH_Program+0x90>)
 8015746:	613b      	str	r3, [r7, #16]

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801574e:	2b01      	cmp	r3, #1
 8015750:	d104      	bne.n	801575c <HAL_FLASH_Program+0x54>
    {
      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(Address, DataAddress);
 8015752:	6879      	ldr	r1, [r7, #4]
 8015754:	68b8      	ldr	r0, [r7, #8]
 8015756:	f000 f8d5 	bl	8015904 <FLASH_Program_QuadWord>
 801575a:	e003      	b.n	8015764 <HAL_FLASH_Program+0x5c>
    }
    else
    {
      /* Program a burst of 8 quad-words at a specified address */
      FLASH_Program_Burst(Address, DataAddress);
 801575c:	6879      	ldr	r1, [r7, #4]
 801575e:	68b8      	ldr	r0, [r7, #8]
 8015760:	f000 f90c 	bl	801597c <FLASH_Program_Burst>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015764:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015768:	f000 f886 	bl	8015878 <FLASH_WaitForLastOperation>
 801576c:	4603      	mov	r3, r0
 801576e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG (and BWR Bit in Burst programming mode) */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK)));
 8015770:	693b      	ldr	r3, [r7, #16]
 8015772:	681a      	ldr	r2, [r3, #0]
 8015774:	68fb      	ldr	r3, [r7, #12]
 8015776:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801577a:	43db      	mvns	r3, r3
 801577c:	401a      	ands	r2, r3
 801577e:	693b      	ldr	r3, [r7, #16]
 8015780:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8015782:	4b04      	ldr	r3, [pc, #16]	@ (8015794 <HAL_FLASH_Program+0x8c>)
 8015784:	2200      	movs	r2, #0
 8015786:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8015788:	7dfb      	ldrb	r3, [r7, #23]
}
 801578a:	4618      	mov	r0, r3
 801578c:	3718      	adds	r7, #24
 801578e:	46bd      	mov	sp, r7
 8015790:	bd80      	pop	{r7, pc}
 8015792:	bf00      	nop
 8015794:	20001a5c 	.word	0x20001a5c
 8015798:	40022028 	.word	0x40022028

0801579c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 801579c:	b480      	push	{r7}
 801579e:	b083      	sub	sp, #12
 80157a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80157a2:	2300      	movs	r3, #0
 80157a4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80157a6:	4b0b      	ldr	r3, [pc, #44]	@ (80157d4 <HAL_FLASH_Unlock+0x38>)
 80157a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	da0b      	bge.n	80157c6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80157ae:	4b09      	ldr	r3, [pc, #36]	@ (80157d4 <HAL_FLASH_Unlock+0x38>)
 80157b0:	4a09      	ldr	r2, [pc, #36]	@ (80157d8 <HAL_FLASH_Unlock+0x3c>)
 80157b2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80157b4:	4b07      	ldr	r3, [pc, #28]	@ (80157d4 <HAL_FLASH_Unlock+0x38>)
 80157b6:	4a09      	ldr	r2, [pc, #36]	@ (80157dc <HAL_FLASH_Unlock+0x40>)
 80157b8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80157ba:	4b06      	ldr	r3, [pc, #24]	@ (80157d4 <HAL_FLASH_Unlock+0x38>)
 80157bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157be:	2b00      	cmp	r3, #0
 80157c0:	da01      	bge.n	80157c6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80157c2:	2301      	movs	r3, #1
 80157c4:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80157c6:	79fb      	ldrb	r3, [r7, #7]
}
 80157c8:	4618      	mov	r0, r3
 80157ca:	370c      	adds	r7, #12
 80157cc:	46bd      	mov	sp, r7
 80157ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157d2:	4770      	bx	lr
 80157d4:	40022000 	.word	0x40022000
 80157d8:	45670123 	.word	0x45670123
 80157dc:	cdef89ab 	.word	0xcdef89ab

080157e0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80157e0:	b480      	push	{r7}
 80157e2:	b083      	sub	sp, #12
 80157e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80157e6:	2301      	movs	r3, #1
 80157e8:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_LOCK);
 80157ea:	4b09      	ldr	r3, [pc, #36]	@ (8015810 <HAL_FLASH_Lock+0x30>)
 80157ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157ee:	4a08      	ldr	r2, [pc, #32]	@ (8015810 <HAL_FLASH_Lock+0x30>)
 80157f0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80157f4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_LOCK) != 0U)
 80157f6:	4b06      	ldr	r3, [pc, #24]	@ (8015810 <HAL_FLASH_Lock+0x30>)
 80157f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	da01      	bge.n	8015802 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 80157fe:	2300      	movs	r3, #0
 8015800:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 8015802:	79fb      	ldrb	r3, [r7, #7]
}
 8015804:	4618      	mov	r0, r3
 8015806:	370c      	adds	r7, #12
 8015808:	46bd      	mov	sp, r7
 801580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801580e:	4770      	bx	lr
 8015810:	40022000 	.word	0x40022000

08015814 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8015814:	b480      	push	{r7}
 8015816:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
 8015818:	4b0c      	ldr	r3, [pc, #48]	@ (801584c <HAL_FLASH_OB_Unlock+0x38>)
 801581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801581c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8015820:	2b00      	cmp	r3, #0
 8015822:	d00d      	beq.n	8015840 <HAL_FLASH_OB_Unlock+0x2c>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8015824:	4b09      	ldr	r3, [pc, #36]	@ (801584c <HAL_FLASH_OB_Unlock+0x38>)
 8015826:	4a0a      	ldr	r2, [pc, #40]	@ (8015850 <HAL_FLASH_OB_Unlock+0x3c>)
 8015828:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 801582a:	4b08      	ldr	r3, [pc, #32]	@ (801584c <HAL_FLASH_OB_Unlock+0x38>)
 801582c:	4a09      	ldr	r2, [pc, #36]	@ (8015854 <HAL_FLASH_OB_Unlock+0x40>)
 801582e:	611a      	str	r2, [r3, #16]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0U)
 8015830:	4b06      	ldr	r3, [pc, #24]	@ (801584c <HAL_FLASH_OB_Unlock+0x38>)
 8015832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015834:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8015838:	2b00      	cmp	r3, #0
 801583a:	d001      	beq.n	8015840 <HAL_FLASH_OB_Unlock+0x2c>
    {
      return HAL_ERROR;
 801583c:	2301      	movs	r3, #1
 801583e:	e000      	b.n	8015842 <HAL_FLASH_OB_Unlock+0x2e>
    }
  }

  return HAL_OK;
 8015840:	2300      	movs	r3, #0
}
 8015842:	4618      	mov	r0, r3
 8015844:	46bd      	mov	sp, r7
 8015846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801584a:	4770      	bx	lr
 801584c:	40022000 	.word	0x40022000
 8015850:	08192a3b 	.word	0x08192a3b
 8015854:	4c5d6e7f 	.word	0x4c5d6e7f

08015858 <HAL_FLASH_OB_Launch>:
/**
  * @brief  Launch the option byte loading.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
{
 8015858:	b480      	push	{r7}
 801585a:	af00      	add	r7, sp, #0
  /* Set the bit to force the option byte reloading */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
 801585c:	4b05      	ldr	r3, [pc, #20]	@ (8015874 <HAL_FLASH_OB_Launch+0x1c>)
 801585e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015860:	4a04      	ldr	r2, [pc, #16]	@ (8015874 <HAL_FLASH_OB_Launch+0x1c>)
 8015862:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015866:	6293      	str	r3, [r2, #40]	@ 0x28

  /* We should not reach here : Option byte launch generates Option byte reset
     so return error */
  return HAL_ERROR;
 8015868:	2301      	movs	r3, #1
}
 801586a:	4618      	mov	r0, r3
 801586c:	46bd      	mov	sp, r7
 801586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015872:	4770      	bx	lr
 8015874:	40022000 	.word	0x40022000

08015878 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8015878:	b580      	push	{r7, lr}
 801587a:	b086      	sub	sp, #24
 801587c:	af00      	add	r7, sp, #0
 801587e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY and WDW flags to be reset.
     Even if the FLASH operation fails, the BUSY & WDW flags will be reset, and an error flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 8015880:	f7fb fa44 	bl	8010d0c <HAL_GetTick>
 8015884:	4602      	mov	r2, r0
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	4413      	add	r3, r2
 801588a:	617b      	str	r3, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 801588c:	4b1b      	ldr	r3, [pc, #108]	@ (80158fc <FLASH_WaitForLastOperation+0x84>)
 801588e:	613b      	str	r3, [r7, #16]

  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
 8015890:	e00b      	b.n	80158aa <FLASH_WaitForLastOperation+0x32>
  {
    if (Timeout != HAL_MAX_DELAY)
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015898:	d007      	beq.n	80158aa <FLASH_WaitForLastOperation+0x32>
    {
      if (HAL_GetTick() >= timeout)
 801589a:	f7fb fa37 	bl	8010d0c <HAL_GetTick>
 801589e:	4602      	mov	r2, r0
 80158a0:	697b      	ldr	r3, [r7, #20]
 80158a2:	4293      	cmp	r3, r2
 80158a4:	d801      	bhi.n	80158aa <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80158a6:	2303      	movs	r3, #3
 80158a8:	e023      	b.n	80158f2 <FLASH_WaitForLastOperation+0x7a>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WDW)) != 0U)
 80158aa:	693b      	ldr	r3, [r7, #16]
 80158ac:	681b      	ldr	r3, [r3, #0]
 80158ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d1ed      	bne.n	8015892 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 80158b6:	693b      	ldr	r3, [r7, #16]
 80158b8:	681a      	ldr	r2, [r3, #0]
 80158ba:	f242 03fa 	movw	r3, #8442	@ 0x20fa
 80158be:	4013      	ands	r3, r2
 80158c0:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */

  if (error != 0U)
 80158c2:	68fb      	ldr	r3, [r7, #12]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d00a      	beq.n	80158de <FLASH_WaitForLastOperation+0x66>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 80158c8:	4b0d      	ldr	r3, [pc, #52]	@ (8015900 <FLASH_WaitForLastOperation+0x88>)
 80158ca:	685a      	ldr	r2, [r3, #4]
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	4313      	orrs	r3, r2
 80158d0:	4a0b      	ldr	r2, [pc, #44]	@ (8015900 <FLASH_WaitForLastOperation+0x88>)
 80158d2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
 80158d4:	693b      	ldr	r3, [r7, #16]
 80158d6:	68fa      	ldr	r2, [r7, #12]
 80158d8:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80158da:	2301      	movs	r3, #1
 80158dc:	e009      	b.n	80158f2 <FLASH_WaitForLastOperation+0x7a>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80158de:	693b      	ldr	r3, [r7, #16]
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	f003 0301 	and.w	r3, r3, #1
 80158e6:	2b00      	cmp	r3, #0
 80158e8:	d002      	beq.n	80158f0 <FLASH_WaitForLastOperation+0x78>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
 80158ea:	693b      	ldr	r3, [r7, #16]
 80158ec:	2201      	movs	r2, #1
 80158ee:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 80158f0:	2300      	movs	r3, #0
}
 80158f2:	4618      	mov	r0, r3
 80158f4:	3718      	adds	r7, #24
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bd80      	pop	{r7, pc}
 80158fa:	bf00      	nop
 80158fc:	40022020 	.word	0x40022020
 8015900:	20001a5c 	.word	0x20001a5c

08015904 <FLASH_Program_QuadWord>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t Address, uint32_t DataAddress)
{
 8015904:	b480      	push	{r7}
 8015906:	b08b      	sub	sp, #44	@ 0x2c
 8015908:	af00      	add	r7, sp, #0
 801590a:	6078      	str	r0, [r7, #4]
 801590c:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 801590e:	2304      	movs	r3, #4
 8015910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 8015918:	683b      	ldr	r3, [r7, #0]
 801591a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 801591c:	4b16      	ldr	r3, [pc, #88]	@ (8015978 <FLASH_Program_QuadWord+0x74>)
 801591e:	61bb      	str	r3, [r7, #24]

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_NSCR_PG);
 8015920:	69bb      	ldr	r3, [r7, #24]
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	f043 0201 	orr.w	r2, r3, #1
 8015928:	69bb      	ldr	r3, [r7, #24]
 801592a:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801592c:	f3ef 8310 	mrs	r3, PRIMASK
 8015930:	613b      	str	r3, [r7, #16]
  return(result);
 8015932:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8015934:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8015936:	b672      	cpsid	i
}
 8015938:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 801593a:	69fb      	ldr	r3, [r7, #28]
 801593c:	681a      	ldr	r2, [r3, #0]
 801593e:	6a3b      	ldr	r3, [r7, #32]
 8015940:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8015942:	6a3b      	ldr	r3, [r7, #32]
 8015944:	3304      	adds	r3, #4
 8015946:	623b      	str	r3, [r7, #32]
    src_addr++;
 8015948:	69fb      	ldr	r3, [r7, #28]
 801594a:	3304      	adds	r3, #4
 801594c:	61fb      	str	r3, [r7, #28]
    index--;
 801594e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015952:	3b01      	subs	r3, #1
 8015954:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8015958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801595c:	2b00      	cmp	r3, #0
 801595e:	d1ec      	bne.n	801593a <FLASH_Program_QuadWord+0x36>
 8015960:	697b      	ldr	r3, [r7, #20]
 8015962:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8015964:	68fb      	ldr	r3, [r7, #12]
 8015966:	f383 8810 	msr	PRIMASK, r3
}
 801596a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 801596c:	bf00      	nop
 801596e:	372c      	adds	r7, #44	@ 0x2c
 8015970:	46bd      	mov	sp, r7
 8015972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015976:	4770      	bx	lr
 8015978:	40022028 	.word	0x40022028

0801597c <FLASH_Program_Burst>:
  * @param  Address: specifies the address to be programmed.
  * @param  DataAddress: specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Burst(uint32_t Address, uint32_t DataAddress)
{
 801597c:	b480      	push	{r7}
 801597e:	b08b      	sub	sp, #44	@ 0x2c
 8015980:	af00      	add	r7, sp, #0
 8015982:	6078      	str	r0, [r7, #4]
 8015984:	6039      	str	r1, [r7, #0]
  uint8_t burst_index = FLASH_NB_WORDS_IN_BURST;
 8015986:	2320      	movs	r3, #32
 8015988:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)Address;
 801598c:	687b      	ldr	r3, [r7, #4]
 801598e:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8015990:	683b      	ldr	r3, [r7, #0]
 8015992:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8015994:	4b17      	ldr	r3, [pc, #92]	@ (80159f4 <FLASH_Program_Burst+0x78>)
 8015996:	61bb      	str	r3, [r7, #24]

  /* Set PG and BWR bits */
  SET_BIT((*reg_cr), (FLASH_NSCR_PG | FLASH_NSCR_BWR));
 8015998:	69bb      	ldr	r3, [r7, #24]
 801599a:	681b      	ldr	r3, [r3, #0]
 801599c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80159a0:	f043 0301 	orr.w	r3, r3, #1
 80159a4:	69ba      	ldr	r2, [r7, #24]
 80159a6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80159a8:	f3ef 8310 	mrs	r3, PRIMASK
 80159ac:	613b      	str	r3, [r7, #16]
  return(result);
 80159ae:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 80159b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80159b2:	b672      	cpsid	i
}
 80159b4:	bf00      	nop
  __disable_irq();

  /* Program the burst */
  do
  {
    *dest_addr = *src_addr;
 80159b6:	69fb      	ldr	r3, [r7, #28]
 80159b8:	681a      	ldr	r2, [r3, #0]
 80159ba:	6a3b      	ldr	r3, [r7, #32]
 80159bc:	601a      	str	r2, [r3, #0]
    dest_addr++;
 80159be:	6a3b      	ldr	r3, [r7, #32]
 80159c0:	3304      	adds	r3, #4
 80159c2:	623b      	str	r3, [r7, #32]
    src_addr++;
 80159c4:	69fb      	ldr	r3, [r7, #28]
 80159c6:	3304      	adds	r3, #4
 80159c8:	61fb      	str	r3, [r7, #28]
    burst_index--;
 80159ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159ce:	3b01      	subs	r3, #1
 80159d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (burst_index != 0U);
 80159d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d1ec      	bne.n	80159b6 <FLASH_Program_Burst+0x3a>
 80159dc:	697b      	ldr	r3, [r7, #20]
 80159de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80159e0:	68fb      	ldr	r3, [r7, #12]
 80159e2:	f383 8810 	msr	PRIMASK, r3
}
 80159e6:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80159e8:	bf00      	nop
 80159ea:	372c      	adds	r7, #44	@ 0x2c
 80159ec:	46bd      	mov	sp, r7
 80159ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159f2:	4770      	bx	lr
 80159f4:	40022028 	.word	0x40022028

080159f8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80159f8:	b580      	push	{r7, lr}
 80159fa:	b086      	sub	sp, #24
 80159fc:	af00      	add	r7, sp, #0
 80159fe:	6078      	str	r0, [r7, #4]
 8015a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8015a02:	4b33      	ldr	r3, [pc, #204]	@ (8015ad0 <HAL_FLASHEx_Erase+0xd8>)
 8015a04:	781b      	ldrb	r3, [r3, #0]
 8015a06:	2b01      	cmp	r3, #1
 8015a08:	d101      	bne.n	8015a0e <HAL_FLASHEx_Erase+0x16>
 8015a0a:	2302      	movs	r3, #2
 8015a0c:	e05c      	b.n	8015ac8 <HAL_FLASHEx_Erase+0xd0>
 8015a0e:	4b30      	ldr	r3, [pc, #192]	@ (8015ad0 <HAL_FLASHEx_Erase+0xd8>)
 8015a10:	2201      	movs	r2, #1
 8015a12:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8015a14:	4b2e      	ldr	r3, [pc, #184]	@ (8015ad0 <HAL_FLASHEx_Erase+0xd8>)
 8015a16:	2200      	movs	r2, #0
 8015a18:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015a1a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015a1e:	f7ff ff2b 	bl	8015878 <FLASH_WaitForLastOperation>
 8015a22:	4603      	mov	r3, r0
 8015a24:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8015a26:	7dfb      	ldrb	r3, [r7, #23]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d149      	bne.n	8015ac0 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	4a27      	ldr	r2, [pc, #156]	@ (8015ad0 <HAL_FLASHEx_Erase+0xd8>)
 8015a32:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 8015a34:	4b27      	ldr	r3, [pc, #156]	@ (8015ad4 <HAL_FLASHEx_Erase+0xdc>)
 8015a36:	60fb      	str	r3, [r7, #12]

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	681b      	ldr	r3, [r3, #0]
 8015a3c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015a40:	f248 0204 	movw	r2, #32772	@ 0x8004
 8015a44:	4293      	cmp	r3, r2
 8015a46:	d10b      	bne.n	8015a60 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	685b      	ldr	r3, [r3, #4]
 8015a4c:	4618      	mov	r0, r3
 8015a4e:	f000 f909 	bl	8015c64 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015a52:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015a56:	f7ff ff0f 	bl	8015878 <FLASH_WaitForLastOperation>
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	75fb      	strb	r3, [r7, #23]
 8015a5e:	e025      	b.n	8015aac <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8015a60:	683b      	ldr	r3, [r7, #0]
 8015a62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015a66:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	689b      	ldr	r3, [r3, #8]
 8015a6c:	613b      	str	r3, [r7, #16]
 8015a6e:	e015      	b.n	8015a9c <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	685b      	ldr	r3, [r3, #4]
 8015a74:	4619      	mov	r1, r3
 8015a76:	6938      	ldr	r0, [r7, #16]
 8015a78:	f000 f91a 	bl	8015cb0 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015a7c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015a80:	f7ff fefa 	bl	8015878 <FLASH_WaitForLastOperation>
 8015a84:	4603      	mov	r3, r0
 8015a86:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 8015a88:	7dfb      	ldrb	r3, [r7, #23]
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d003      	beq.n	8015a96 <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8015a8e:	683b      	ldr	r3, [r7, #0]
 8015a90:	693a      	ldr	r2, [r7, #16]
 8015a92:	601a      	str	r2, [r3, #0]
          break;
 8015a94:	e00a      	b.n	8015aac <HAL_FLASHEx_Erase+0xb4>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8015a96:	693b      	ldr	r3, [r7, #16]
 8015a98:	3301      	adds	r3, #1
 8015a9a:	613b      	str	r3, [r7, #16]
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	689a      	ldr	r2, [r3, #8]
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	68db      	ldr	r3, [r3, #12]
 8015aa4:	4413      	add	r3, r2
 8015aa6:	693a      	ldr	r2, [r7, #16]
 8015aa8:	429a      	cmp	r2, r3
 8015aaa:	d3e1      	bcc.n	8015a70 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	681a      	ldr	r2, [r3, #0]
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015ab8:	43db      	mvns	r3, r3
 8015aba:	401a      	ands	r2, r3
 8015abc:	68fb      	ldr	r3, [r7, #12]
 8015abe:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8015ac0:	4b03      	ldr	r3, [pc, #12]	@ (8015ad0 <HAL_FLASHEx_Erase+0xd8>)
 8015ac2:	2200      	movs	r2, #0
 8015ac4:	701a      	strb	r2, [r3, #0]

  return status;
 8015ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ac8:	4618      	mov	r0, r3
 8015aca:	3718      	adds	r7, #24
 8015acc:	46bd      	mov	sp, r7
 8015ace:	bd80      	pop	{r7, pc}
 8015ad0:	20001a5c 	.word	0x20001a5c
 8015ad4:	40022028 	.word	0x40022028

08015ad8 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8015ad8:	b580      	push	{r7, lr}
 8015ada:	b084      	sub	sp, #16
 8015adc:	af00      	add	r7, sp, #0
 8015ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8015ae0:	4b37      	ldr	r3, [pc, #220]	@ (8015bc0 <HAL_FLASHEx_OBProgram+0xe8>)
 8015ae2:	781b      	ldrb	r3, [r3, #0]
 8015ae4:	2b01      	cmp	r3, #1
 8015ae6:	d101      	bne.n	8015aec <HAL_FLASHEx_OBProgram+0x14>
 8015ae8:	2302      	movs	r3, #2
 8015aea:	e064      	b.n	8015bb6 <HAL_FLASHEx_OBProgram+0xde>
 8015aec:	4b34      	ldr	r3, [pc, #208]	@ (8015bc0 <HAL_FLASHEx_OBProgram+0xe8>)
 8015aee:	2201      	movs	r2, #1
 8015af0:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8015af2:	4b33      	ldr	r3, [pc, #204]	@ (8015bc0 <HAL_FLASHEx_OBProgram+0xe8>)
 8015af4:	2200      	movs	r2, #0
 8015af6:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015af8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015afc:	f7ff febc 	bl	8015878 <FLASH_WaitForLastOperation>
 8015b00:	4603      	mov	r3, r0
 8015b02:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8015b04:	7bfb      	ldrb	r3, [r7, #15]
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d151      	bne.n	8015bae <HAL_FLASHEx_OBProgram+0xd6>
  {
    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	f003 0301 	and.w	r3, r3, #1
 8015b12:	2b00      	cmp	r3, #0
 8015b14:	d009      	beq.n	8015b2a <HAL_FLASHEx_OBProgram+0x52>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset, pOBInit->WRPLock);
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	6858      	ldr	r0, [r3, #4]
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	6899      	ldr	r1, [r3, #8]
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	68da      	ldr	r2, [r3, #12]
 8015b22:	687b      	ldr	r3, [r7, #4]
 8015b24:	7c1b      	ldrb	r3, [r3, #16]
 8015b26:	f000 f8f3 	bl	8015d10 <FLASH_OB_WRPConfig>
    }

    /* Read protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	681b      	ldr	r3, [r3, #0]
 8015b2e:	f003 0302 	and.w	r3, r3, #2
 8015b32:	2b00      	cmp	r3, #0
 8015b34:	d004      	beq.n	8015b40 <HAL_FLASHEx_OBProgram+0x68>
    {
      /* Configure the Read protection level */
      FLASH_OB_RDPConfig(pOBInit->RDPLevel);
 8015b36:	687b      	ldr	r3, [r7, #4]
 8015b38:	695b      	ldr	r3, [r3, #20]
 8015b3a:	4618      	mov	r0, r3
 8015b3c:	f000 f92e 	bl	8015d9c <FLASH_OB_RDPConfig>
    }

    /* Read protection key configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_RDPKEY) != 0U)
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	681b      	ldr	r3, [r3, #0]
 8015b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d008      	beq.n	8015b5e <HAL_FLASHEx_OBProgram+0x86>
    {
      /* Configure the Read protection key */
      FLASH_OB_RDPKeyConfig(pOBInit->RDPKeyType, pOBInit->RDPKey1, pOBInit->RDPKey2);
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015b54:	687b      	ldr	r3, [r7, #4]
 8015b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015b58:	461a      	mov	r2, r3
 8015b5a:	f000 f933 	bl	8015dc4 <FLASH_OB_RDPKeyConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	f003 0304 	and.w	r3, r3, #4
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d007      	beq.n	8015b7a <HAL_FLASHEx_OBProgram+0xa2>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	699a      	ldr	r2, [r3, #24]
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	69db      	ldr	r3, [r3, #28]
 8015b72:	4619      	mov	r1, r3
 8015b74:	4610      	mov	r0, r2
 8015b76:	f000 f943 	bl	8015e00 <FLASH_OB_UserConfig>
      FLASH_OB_BootLockConfig(pOBInit->BootLock);
    }
#endif /* __ARM_FEATURE_CMSE */

    /* Boot address configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	f003 0308 	and.w	r3, r3, #8
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d007      	beq.n	8015b96 <HAL_FLASHEx_OBProgram+0xbe>
    {
      /* Configure the boot address */
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	6a1a      	ldr	r2, [r3, #32]
 8015b8a:	687b      	ldr	r3, [r7, #4]
 8015b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015b8e:	4619      	mov	r1, r3
 8015b90:	4610      	mov	r0, r2
 8015b92:	f000 fa8b 	bl	80160ac <FLASH_OB_BootAddrConfig>
    }

    /* Set OPTSTRT Bit */
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
 8015b96:	4b0b      	ldr	r3, [pc, #44]	@ (8015bc4 <HAL_FLASHEx_OBProgram+0xec>)
 8015b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8015bc4 <HAL_FLASHEx_OBProgram+0xec>)
 8015b9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015ba0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8015ba2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8015ba6:	f7ff fe67 	bl	8015878 <FLASH_WaitForLastOperation>
 8015baa:	4603      	mov	r3, r0
 8015bac:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8015bae:	4b04      	ldr	r3, [pc, #16]	@ (8015bc0 <HAL_FLASHEx_OBProgram+0xe8>)
 8015bb0:	2200      	movs	r2, #0
 8015bb2:	701a      	strb	r2, [r3, #0]

  return status;
 8015bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	3710      	adds	r7, #16
 8015bba:	46bd      	mov	sp, r7
 8015bbc:	bd80      	pop	{r7, pc}
 8015bbe:	bf00      	nop
 8015bc0:	20001a5c 	.word	0x20001a5c
 8015bc4:	40022000 	.word	0x40022000

08015bc8 <HAL_FLASHEx_OBGetConfig>:
  *         Boot Address, else no information will be returned
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8015bc8:	b580      	push	{r7, lr}
 8015bca:	b082      	sub	sp, #8
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 8015bd0:	687b      	ldr	r3, [r7, #4]
 8015bd2:	2206      	movs	r2, #6
 8015bd4:	601a      	str	r2, [r3, #0]

  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	685b      	ldr	r3, [r3, #4]
 8015bda:	2b01      	cmp	r3, #1
 8015bdc:	d00b      	beq.n	8015bf6 <HAL_FLASHEx_OBGetConfig+0x2e>
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	685b      	ldr	r3, [r3, #4]
 8015be2:	2b02      	cmp	r3, #2
 8015be4:	d007      	beq.n	8015bf6 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8015be6:	687b      	ldr	r3, [r7, #4]
 8015be8:	685b      	ldr	r3, [r3, #4]
  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 8015bea:	2b04      	cmp	r3, #4
 8015bec:	d003      	beq.n	8015bf6 <HAL_FLASHEx_OBGetConfig+0x2e>
      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	685b      	ldr	r3, [r3, #4]
 8015bf2:	2b08      	cmp	r3, #8
 8015bf4:	d111      	bne.n	8015c1a <HAL_FLASHEx_OBGetConfig+0x52>
  {
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	f043 0201 	orr.w	r2, r3, #1
 8015bfe:	687b      	ldr	r3, [r7, #4]
 8015c00:	601a      	str	r2, [r3, #0]
    /* Get write protection on the selected area */
    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset), &(pOBInit->WRPLock));
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	6858      	ldr	r0, [r3, #4]
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	f103 0108 	add.w	r1, r3, #8
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	f103 020c 	add.w	r2, r3, #12
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	3310      	adds	r3, #16
 8015c16:	f000 fa63 	bl	80160e0 <FLASH_OB_GetWRP>
  }

  /* Get Read protection level */
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 8015c1a:	f000 fad3 	bl	80161c4 <FLASH_OB_GetRDP>
 8015c1e:	4602      	mov	r2, r0
 8015c20:	687b      	ldr	r3, [r7, #4]
 8015c22:	615a      	str	r2, [r3, #20]

  /* Get the user option bytes */
  pOBInit->USERConfig = FLASH_OB_GetUser();
 8015c24:	f000 faea 	bl	80161fc <FLASH_OB_GetUser>
 8015c28:	4602      	mov	r2, r0
 8015c2a:	687b      	ldr	r3, [r7, #4]
 8015c2c:	61da      	str	r2, [r3, #28]
  /* Get the value of the selected boot address */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
      (pOBInit->BootAddrConfig == OB_BOOTADDR_SEC0))
#else
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1))
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	6a1b      	ldr	r3, [r3, #32]
 8015c32:	2b01      	cmp	r3, #1
 8015c34:	d003      	beq.n	8015c3e <HAL_FLASHEx_OBGetConfig+0x76>
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	6a1b      	ldr	r3, [r3, #32]
 8015c3a:	2b02      	cmp	r3, #2
 8015c3c:	d10d      	bne.n	8015c5a <HAL_FLASHEx_OBGetConfig+0x92>
#endif /* __ARM_FEATURE_CMSE */
  {
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	681b      	ldr	r3, [r3, #0]
 8015c42:	f043 0208 	orr.w	r2, r3, #8
 8015c46:	687b      	ldr	r3, [r7, #4]
 8015c48:	601a      	str	r2, [r3, #0]
    FLASH_OB_GetBootAddr(pOBInit->BootAddrConfig, &(pOBInit->BootAddr));
 8015c4a:	687b      	ldr	r3, [r7, #4]
 8015c4c:	6a1a      	ldr	r2, [r3, #32]
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	3324      	adds	r3, #36	@ 0x24
 8015c52:	4619      	mov	r1, r3
 8015c54:	4610      	mov	r0, r2
 8015c56:	f000 fae5 	bl	8016224 <FLASH_OB_GetBootAddr>
  }
}
 8015c5a:	bf00      	nop
 8015c5c:	3708      	adds	r7, #8
 8015c5e:	46bd      	mov	sp, r7
 8015c60:	bd80      	pop	{r7, pc}
	...

08015c64 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8015c64:	b480      	push	{r7}
 8015c66:	b085      	sub	sp, #20
 8015c68:	af00      	add	r7, sp, #0
 8015c6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8015c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8015cac <FLASH_MassErase+0x48>)
 8015c6e:	60fb      	str	r3, [r7, #12]

  /* Set the Mass Erase Bit for the bank 1 and proceed to erase */
  if ((Banks & FLASH_BANK_1) != 0U)
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	f003 0301 	and.w	r3, r3, #1
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d007      	beq.n	8015c8a <FLASH_MassErase+0x26>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER1 | FLASH_NSCR_STRT);
 8015c7a:	68fb      	ldr	r3, [r7, #12]
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015c82:	f043 0304 	orr.w	r3, r3, #4
 8015c86:	68fa      	ldr	r2, [r7, #12]
 8015c88:	6013      	str	r3, [r2, #0]
  }

  /* Set the Mass Erase Bit for the bank 2 and proceed to erase */
  if ((Banks & FLASH_BANK_2) != 0U)
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	f003 0302 	and.w	r3, r3, #2
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d005      	beq.n	8015ca0 <FLASH_MassErase+0x3c>
  {
    SET_BIT((*reg_cr), FLASH_NSCR_MER2 | FLASH_NSCR_STRT);
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	681b      	ldr	r3, [r3, #0]
 8015c98:	f443 32c0 	orr.w	r2, r3, #98304	@ 0x18000
 8015c9c:	68fb      	ldr	r3, [r7, #12]
 8015c9e:	601a      	str	r2, [r3, #0]
  }
}
 8015ca0:	bf00      	nop
 8015ca2:	3714      	adds	r7, #20
 8015ca4:	46bd      	mov	sp, r7
 8015ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015caa:	4770      	bx	lr
 8015cac:	40022028 	.word	0x40022028

08015cb0 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8015cb0:	b480      	push	{r7}
 8015cb2:	b085      	sub	sp, #20
 8015cb4:	af00      	add	r7, sp, #0
 8015cb6:	6078      	str	r0, [r7, #4]
 8015cb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));
  assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

  /* Access to SECCR or NSCR registers depends on operation type */
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8015cba:	4b14      	ldr	r3, [pc, #80]	@ (8015d0c <FLASH_PageErase+0x5c>)
 8015cbc:	60fb      	str	r3, [r7, #12]

  if ((Banks & FLASH_BANK_1) != 0U)
 8015cbe:	683b      	ldr	r3, [r7, #0]
 8015cc0:	f003 0301 	and.w	r3, r3, #1
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d006      	beq.n	8015cd6 <FLASH_PageErase+0x26>
  {
    CLEAR_BIT((*reg_cr), FLASH_NSCR_BKER);
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	681b      	ldr	r3, [r3, #0]
 8015ccc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8015cd0:	68fb      	ldr	r3, [r7, #12]
 8015cd2:	601a      	str	r2, [r3, #0]
 8015cd4:	e005      	b.n	8015ce2 <FLASH_PageErase+0x32>
  }
  else
  {
    SET_BIT((*reg_cr), FLASH_NSCR_BKER);
 8015cd6:	68fb      	ldr	r3, [r7, #12]
 8015cd8:	681b      	ldr	r3, [r3, #0]
 8015cda:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg_cr), (FLASH_NSCR_PNB | FLASH_NSCR_PER | FLASH_NSCR_STRT), \
 8015ce2:	68fb      	ldr	r3, [r7, #12]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	f423 3381 	bic.w	r3, r3, #66048	@ 0x10200
 8015cea:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8015cee:	687a      	ldr	r2, [r7, #4]
 8015cf0:	00d2      	lsls	r2, r2, #3
 8015cf2:	4313      	orrs	r3, r2
 8015cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015cf8:	f043 0302 	orr.w	r3, r3, #2
 8015cfc:	68fa      	ldr	r2, [r7, #12]
 8015cfe:	6013      	str	r3, [r2, #0]
             ((Page << FLASH_NSCR_PNB_Pos) | FLASH_NSCR_PER | FLASH_NSCR_STRT));
}
 8015d00:	bf00      	nop
 8015d02:	3714      	adds	r7, #20
 8015d04:	46bd      	mov	sp, r7
 8015d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d0a:	4770      	bx	lr
 8015d0c:	40022028 	.word	0x40022028

08015d10 <FLASH_OB_WRPConfig>:
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRPEndOffset,
                               FunctionalState WRPLock)
{
 8015d10:	b480      	push	{r7}
 8015d12:	b085      	sub	sp, #20
 8015d14:	af00      	add	r7, sp, #0
 8015d16:	60f8      	str	r0, [r7, #12]
 8015d18:	60b9      	str	r1, [r7, #8]
 8015d1a:	607a      	str	r2, [r7, #4]
 8015d1c:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));
  assert_param(IS_FUNCTIONAL_STATE(WRPLock));

  /* Configure the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	2b01      	cmp	r3, #1
 8015d22:	d10a      	bne.n	8015d3a <FLASH_OB_WRPConfig+0x2a>
  {
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
 8015d24:	78fb      	ldrb	r3, [r7, #3]
 8015d26:	43db      	mvns	r3, r3
 8015d28:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	041b      	lsls	r3, r3, #16
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
 8015d2e:	431a      	orrs	r2, r3
 8015d30:	4919      	ldr	r1, [pc, #100]	@ (8015d98 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1AR_WRP1A_PEND_Pos) | \
 8015d32:	68bb      	ldr	r3, [r7, #8]
 8015d34:	4313      	orrs	r3, r2
    FLASH->WRP1AR = (((uint32_t)(~WRPLock) << FLASH_WRP1AR_UNLOCK_Pos)       | \
 8015d36:	658b      	str	r3, [r1, #88]	@ 0x58
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 8015d38:	e028      	b.n	8015d8c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
 8015d3a:	68fb      	ldr	r3, [r7, #12]
 8015d3c:	2b02      	cmp	r3, #2
 8015d3e:	d10a      	bne.n	8015d56 <FLASH_OB_WRPConfig+0x46>
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
 8015d40:	78fb      	ldrb	r3, [r7, #3]
 8015d42:	43db      	mvns	r3, r3
 8015d44:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	041b      	lsls	r3, r3, #16
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
 8015d4a:	431a      	orrs	r2, r3
 8015d4c:	4912      	ldr	r1, [pc, #72]	@ (8015d98 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP1BR_WRP1B_PEND_Pos) | \
 8015d4e:	68bb      	ldr	r3, [r7, #8]
 8015d50:	4313      	orrs	r3, r2
    FLASH->WRP1BR = (((uint32_t)(~WRPLock) << FLASH_WRP1BR_UNLOCK_Pos)       | \
 8015d52:	65cb      	str	r3, [r1, #92]	@ 0x5c
}
 8015d54:	e01a      	b.n	8015d8c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
 8015d56:	68fb      	ldr	r3, [r7, #12]
 8015d58:	2b04      	cmp	r3, #4
 8015d5a:	d10a      	bne.n	8015d72 <FLASH_OB_WRPConfig+0x62>
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
 8015d5c:	78fb      	ldrb	r3, [r7, #3]
 8015d5e:	43db      	mvns	r3, r3
 8015d60:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	041b      	lsls	r3, r3, #16
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
 8015d66:	431a      	orrs	r2, r3
 8015d68:	490b      	ldr	r1, [pc, #44]	@ (8015d98 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2AR_WRP2A_PEND_Pos) | \
 8015d6a:	68bb      	ldr	r3, [r7, #8]
 8015d6c:	4313      	orrs	r3, r2
    FLASH->WRP2AR = (((uint32_t)(~WRPLock) << FLASH_WRP2AR_UNLOCK_Pos)       | \
 8015d6e:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8015d70:	e00c      	b.n	8015d8c <FLASH_OB_WRPConfig+0x7c>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	2b08      	cmp	r3, #8
 8015d76:	d109      	bne.n	8015d8c <FLASH_OB_WRPConfig+0x7c>
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
 8015d78:	78fb      	ldrb	r3, [r7, #3]
 8015d7a:	43db      	mvns	r3, r3
 8015d7c:	07da      	lsls	r2, r3, #31
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	041b      	lsls	r3, r3, #16
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
 8015d82:	431a      	orrs	r2, r3
 8015d84:	4904      	ldr	r1, [pc, #16]	@ (8015d98 <FLASH_OB_WRPConfig+0x88>)
                     (WRPEndOffset << FLASH_WRP2BR_WRP2B_PEND_Pos) | \
 8015d86:	68bb      	ldr	r3, [r7, #8]
 8015d88:	4313      	orrs	r3, r2
    FLASH->WRP2BR = (((uint32_t)(~WRPLock) << FLASH_WRP2BR_UNLOCK_Pos)       | \
 8015d8a:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8015d8c:	bf00      	nop
 8015d8e:	3714      	adds	r7, #20
 8015d90:	46bd      	mov	sp, r7
 8015d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d96:	4770      	bx	lr
 8015d98:	40022000 	.word	0x40022000

08015d9c <FLASH_OB_RDPConfig>:
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  *
  * @retval None
  */
static void FLASH_OB_RDPConfig(uint32_t RDPLevel)
{
 8015d9c:	b480      	push	{r7}
 8015d9e:	b083      	sub	sp, #12
 8015da0:	af00      	add	r7, sp, #0
 8015da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 8015da4:	4b06      	ldr	r3, [pc, #24]	@ (8015dc0 <FLASH_OB_RDPConfig+0x24>)
 8015da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015da8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8015dac:	4904      	ldr	r1, [pc, #16]	@ (8015dc0 <FLASH_OB_RDPConfig+0x24>)
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	4313      	orrs	r3, r2
 8015db2:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8015db4:	bf00      	nop
 8015db6:	370c      	adds	r7, #12
 8015db8:	46bd      	mov	sp, r7
 8015dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dbe:	4770      	bx	lr
 8015dc0:	40022000 	.word	0x40022000

08015dc4 <FLASH_OB_RDPKeyConfig>:
  * @param  RDPKey1 specifies the RDP key 1.
  * @param  RDPKey2 specifies the RDP key 2.
  * @retval None
  */
static void FLASH_OB_RDPKeyConfig(uint32_t RDPKeyType, uint32_t RDPKey1, uint32_t RDPKey2)
{
 8015dc4:	b480      	push	{r7}
 8015dc6:	b085      	sub	sp, #20
 8015dc8:	af00      	add	r7, sp, #0
 8015dca:	60f8      	str	r0, [r7, #12]
 8015dcc:	60b9      	str	r1, [r7, #8]
 8015dce:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_OB_RDP_KEY_TYPE(RDPKeyType));

  /* Configure the RDP OEM key */
  if (RDPKeyType == OB_RDP_KEY_OEM1)
 8015dd0:	68fb      	ldr	r3, [r7, #12]
 8015dd2:	2b01      	cmp	r3, #1
 8015dd4:	d106      	bne.n	8015de4 <FLASH_OB_RDPKeyConfig+0x20>
  {
    WRITE_REG(FLASH->OEM1KEYR1, RDPKey1);
 8015dd6:	4a09      	ldr	r2, [pc, #36]	@ (8015dfc <FLASH_OB_RDPKeyConfig+0x38>)
 8015dd8:	68bb      	ldr	r3, [r7, #8]
 8015dda:	6713      	str	r3, [r2, #112]	@ 0x70
    WRITE_REG(FLASH->OEM1KEYR2, RDPKey2);
 8015ddc:	4a07      	ldr	r2, [pc, #28]	@ (8015dfc <FLASH_OB_RDPKeyConfig+0x38>)
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	6753      	str	r3, [r2, #116]	@ 0x74
  else
  {
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
  }
}
 8015de2:	e005      	b.n	8015df0 <FLASH_OB_RDPKeyConfig+0x2c>
    WRITE_REG(FLASH->OEM2KEYR1, RDPKey1);
 8015de4:	4a05      	ldr	r2, [pc, #20]	@ (8015dfc <FLASH_OB_RDPKeyConfig+0x38>)
 8015de6:	68bb      	ldr	r3, [r7, #8]
 8015de8:	6793      	str	r3, [r2, #120]	@ 0x78
    WRITE_REG(FLASH->OEM2KEYR2, RDPKey2);
 8015dea:	4a04      	ldr	r2, [pc, #16]	@ (8015dfc <FLASH_OB_RDPKeyConfig+0x38>)
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	67d3      	str	r3, [r2, #124]	@ 0x7c
}
 8015df0:	bf00      	nop
 8015df2:	3714      	adds	r7, #20
 8015df4:	46bd      	mov	sp, r7
 8015df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dfa:	4770      	bx	lr
 8015dfc:	40022000 	.word	0x40022000

08015e00 <FLASH_OB_UserConfig>:
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)
{
 8015e00:	b480      	push	{r7}
 8015e02:	b085      	sub	sp, #20
 8015e04:	af00      	add	r7, sp, #0
 8015e06:	6078      	str	r0, [r7, #4]
 8015e08:	6039      	str	r1, [r7, #0]
  uint32_t optr_reg_val = 0;
 8015e0a:	2300      	movs	r3, #0
 8015e0c:	60fb      	str	r3, [r7, #12]
  uint32_t optr_reg_mask = 0;
 8015e0e:	2300      	movs	r3, #0
 8015e10:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	f003 0301 	and.w	r3, r3, #1
 8015e18:	2b00      	cmp	r3, #0
 8015e1a:	d009      	beq.n	8015e30 <FLASH_OB_UserConfig+0x30>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 8015e1c:	683b      	ldr	r3, [r7, #0]
 8015e1e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015e22:	68fa      	ldr	r2, [r7, #12]
 8015e24:	4313      	orrs	r3, r2
 8015e26:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 8015e28:	68bb      	ldr	r3, [r7, #8]
 8015e2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8015e2e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	f003 0302 	and.w	r3, r3, #2
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d009      	beq.n	8015e4e <FLASH_OB_UserConfig+0x4e>
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 8015e3a:	683b      	ldr	r3, [r7, #0]
 8015e3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015e40:	68fa      	ldr	r2, [r7, #12]
 8015e42:	4313      	orrs	r3, r2
 8015e44:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 8015e46:	68bb      	ldr	r3, [r7, #8]
 8015e48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015e4c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	f003 0304 	and.w	r3, r3, #4
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d009      	beq.n	8015e6c <FLASH_OB_UserConfig+0x6c>
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 8015e58:	683b      	ldr	r3, [r7, #0]
 8015e5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015e5e:	68fa      	ldr	r2, [r7, #12]
 8015e60:	4313      	orrs	r3, r2
 8015e62:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 8015e64:	68bb      	ldr	r3, [r7, #8]
 8015e66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015e6a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NRST_SHDW) != 0U)
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f003 0308 	and.w	r3, r3, #8
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d009      	beq.n	8015e8a <FLASH_OB_UserConfig+0x8a>
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 8015e76:	683b      	ldr	r3, [r7, #0]
 8015e78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8015e7c:	68fa      	ldr	r2, [r7, #12]
 8015e7e:	4313      	orrs	r3, r2
 8015e80:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 8015e82:	68bb      	ldr	r3, [r7, #8]
 8015e84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8015e88:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM_RST) != 0U)
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	f003 0310 	and.w	r3, r3, #16
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d009      	beq.n	8015ea8 <FLASH_OB_UserConfig+0xa8>
  {
    /* SRAM_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM_RST(UserConfig & FLASH_OPTR_SRAM_RST));

    /* Set value and mask for SRAM_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_RST);
 8015e94:	683b      	ldr	r3, [r7, #0]
 8015e96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015e9a:	68fa      	ldr	r2, [r7, #12]
 8015e9c:	4313      	orrs	r3, r2
 8015e9e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM_RST;
 8015ea0:	68bb      	ldr	r3, [r7, #8]
 8015ea2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8015ea6:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
 8015ea8:	687b      	ldr	r3, [r7, #4]
 8015eaa:	f003 0320 	and.w	r3, r3, #32
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d009      	beq.n	8015ec6 <FLASH_OB_UserConfig+0xc6>
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 8015eb2:	683b      	ldr	r3, [r7, #0]
 8015eb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015eb8:	68fa      	ldr	r2, [r7, #12]
 8015eba:	4313      	orrs	r3, r2
 8015ebc:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 8015ebe:	68bb      	ldr	r3, [r7, #8]
 8015ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015ec4:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d009      	beq.n	8015ee4 <FLASH_OB_UserConfig+0xe4>
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 8015ed0:	683b      	ldr	r3, [r7, #0]
 8015ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8015ed6:	68fa      	ldr	r2, [r7, #12]
 8015ed8:	4313      	orrs	r3, r2
 8015eda:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 8015edc:	68bb      	ldr	r3, [r7, #8]
 8015ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015ee2:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d009      	beq.n	8015f02 <FLASH_OB_UserConfig+0x102>
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 8015eee:	683b      	ldr	r3, [r7, #0]
 8015ef0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8015ef4:	68fa      	ldr	r2, [r7, #12]
 8015ef6:	4313      	orrs	r3, r2
 8015ef8:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 8015efa:	68bb      	ldr	r3, [r7, #8]
 8015efc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8015f00:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_WWDG_SW) != 0U)
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015f08:	2b00      	cmp	r3, #0
 8015f0a:	d009      	beq.n	8015f20 <FLASH_OB_UserConfig+0x120>
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 8015f0c:	683b      	ldr	r3, [r7, #0]
 8015f0e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8015f12:	68fa      	ldr	r2, [r7, #12]
 8015f14:	4313      	orrs	r3, r2
 8015f16:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 8015f18:	68bb      	ldr	r3, [r7, #8]
 8015f1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015f1e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SWAP_BANK) != 0U)
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d009      	beq.n	8015f3e <FLASH_OB_UserConfig+0x13e>
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
 8015f2a:	683b      	ldr	r3, [r7, #0]
 8015f2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8015f30:	68fa      	ldr	r2, [r7, #12]
 8015f32:	4313      	orrs	r3, r2
 8015f34:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
 8015f36:	68bb      	ldr	r3, [r7, #8]
 8015f38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015f3c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_DUALBANK) != 0U)
 8015f3e:	687b      	ldr	r3, [r7, #4]
 8015f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d009      	beq.n	8015f5c <FLASH_OB_UserConfig+0x15c>
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DUALBANK));

    /* Set value and mask for DUALBANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DUALBANK);
 8015f48:	683b      	ldr	r3, [r7, #0]
 8015f4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8015f4e:	68fa      	ldr	r2, [r7, #12]
 8015f50:	4313      	orrs	r3, r2
 8015f52:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_DUALBANK;
 8015f54:	68bb      	ldr	r3, [r7, #8]
 8015f56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015f5a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_BKPRAM_ECC) != 0U)
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	d009      	beq.n	8015f7a <FLASH_OB_UserConfig+0x17a>
  {
    /* BKPRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_BKPRAM_ECC(UserConfig & FLASH_OPTR_BKPRAM_ECC));

    /* Set value and mask for BKPRAM_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BKPRAM_ECC);
 8015f66:	683b      	ldr	r3, [r7, #0]
 8015f68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8015f6c:	68fa      	ldr	r2, [r7, #12]
 8015f6e:	4313      	orrs	r3, r2
 8015f70:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_BKPRAM_ECC;
 8015f72:	68bb      	ldr	r3, [r7, #8]
 8015f74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8015f78:	60bb      	str	r3, [r7, #8]
  }
#if defined(SRAM3_BASE)
  if ((UserType & OB_USER_SRAM3_ECC) != 0U)
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d009      	beq.n	8015f98 <FLASH_OB_UserConfig+0x198>
  {
    /* SRAM3_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM3_ECC(UserConfig & FLASH_OPTR_SRAM3_ECC));

    /* Set value and mask for SRAM3_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM3_ECC);
 8015f84:	683b      	ldr	r3, [r7, #0]
 8015f86:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8015f8a:	68fa      	ldr	r2, [r7, #12]
 8015f8c:	4313      	orrs	r3, r2
 8015f8e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM3_ECC;
 8015f90:	68bb      	ldr	r3, [r7, #8]
 8015f92:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8015f96:	60bb      	str	r3, [r7, #8]
  }
#endif /* SRAM3_BASE */
  if ((UserType & OB_USER_SRAM2_ECC) != 0U)
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d009      	beq.n	8015fb6 <FLASH_OB_UserConfig+0x1b6>
  {
    /* SRAM2_ECC option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_ECC(UserConfig & FLASH_OPTR_SRAM2_ECC));

    /* Set value and mask for SRAM2_ECC option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_ECC);
 8015fa2:	683b      	ldr	r3, [r7, #0]
 8015fa4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8015fa8:	68fa      	ldr	r2, [r7, #12]
 8015faa:	4313      	orrs	r3, r2
 8015fac:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_ECC;
 8015fae:	68bb      	ldr	r3, [r7, #8]
 8015fb0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8015fb4:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_SRAM2_RST) != 0U)
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d009      	beq.n	8015fd4 <FLASH_OB_UserConfig+0x1d4>
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 8015fc0:	683b      	ldr	r3, [r7, #0]
 8015fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015fc6:	68fa      	ldr	r2, [r7, #12]
 8015fc8:	4313      	orrs	r3, r2
 8015fca:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 8015fcc:	68bb      	ldr	r3, [r7, #8]
 8015fce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8015fd2:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NSWBOOT0) != 0U)
 8015fd4:	687b      	ldr	r3, [r7, #4]
 8015fd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d009      	beq.n	8015ff2 <FLASH_OB_UserConfig+0x1f2>
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
 8015fde:	683b      	ldr	r3, [r7, #0]
 8015fe0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8015fe4:	68fa      	ldr	r2, [r7, #12]
 8015fe6:	4313      	orrs	r3, r2
 8015fe8:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
 8015fea:	68bb      	ldr	r3, [r7, #8]
 8015fec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8015ff0:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_NBOOT0) != 0U)
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d009      	beq.n	8016010 <FLASH_OB_UserConfig+0x210>
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
 8015ffc:	683b      	ldr	r3, [r7, #0]
 8015ffe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016002:	68fa      	ldr	r2, [r7, #12]
 8016004:	4313      	orrs	r3, r2
 8016006:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
 8016008:	68bb      	ldr	r3, [r7, #8]
 801600a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801600e:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_PA15_PUPEN) != 0U)
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016016:	2b00      	cmp	r3, #0
 8016018:	d009      	beq.n	801602e <FLASH_OB_UserConfig+0x22e>
  {
    /* PA15_PUPEN option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8016020:	68fa      	ldr	r2, [r7, #12]
 8016022:	4313      	orrs	r3, r2
 8016024:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
 8016026:	68bb      	ldr	r3, [r7, #8]
 8016028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801602c:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDD_HSLV) != 0U)
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8016034:	2b00      	cmp	r3, #0
 8016036:	d009      	beq.n	801604c <FLASH_OB_UserConfig+0x24c>
  {
    /* IO_VDD_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDD_HSLV(UserConfig & FLASH_OPTR_IO_VDD_HSLV));

    /* Set value and mask for IO_VDD_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDD_HSLV);
 8016038:	683b      	ldr	r3, [r7, #0]
 801603a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801603e:	68fa      	ldr	r2, [r7, #12]
 8016040:	4313      	orrs	r3, r2
 8016042:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDD_HSLV;
 8016044:	68bb      	ldr	r3, [r7, #8]
 8016046:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801604a:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_IO_VDDIO2_HSLV) != 0U)
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8016052:	2b00      	cmp	r3, #0
 8016054:	d009      	beq.n	801606a <FLASH_OB_UserConfig+0x26a>
  {
    /* IO_VDDIO2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_IO_VDDIO2_HSLV(UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV));

    /* Set value and mask for IO_VDDIO2_HSLV option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IO_VDDIO2_HSLV);
 8016056:	683b      	ldr	r3, [r7, #0]
 8016058:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801605c:	68fa      	ldr	r2, [r7, #12]
 801605e:	4313      	orrs	r3, r2
 8016060:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_IO_VDDIO2_HSLV;
 8016062:	68bb      	ldr	r3, [r7, #8]
 8016064:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8016068:	60bb      	str	r3, [r7, #8]
  }

  if ((UserType & OB_USER_TZEN) != 0U)
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8016070:	2b00      	cmp	r3, #0
 8016072:	d009      	beq.n	8016088 <FLASH_OB_UserConfig+0x288>
  {
    /* TZEN option byte should be modified */
    assert_param(IS_OB_USER_TZEN(UserConfig & FLASH_OPTR_TZEN));

    /* Set value and mask for TZEN option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
 8016074:	683b      	ldr	r3, [r7, #0]
 8016076:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801607a:	68fa      	ldr	r2, [r7, #12]
 801607c:	4313      	orrs	r3, r2
 801607e:	60fb      	str	r3, [r7, #12]
    optr_reg_mask |= FLASH_OPTR_TZEN;
 8016080:	68bb      	ldr	r3, [r7, #8]
 8016082:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8016086:	60bb      	str	r3, [r7, #8]
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 8016088:	4b07      	ldr	r3, [pc, #28]	@ (80160a8 <FLASH_OB_UserConfig+0x2a8>)
 801608a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801608c:	68bb      	ldr	r3, [r7, #8]
 801608e:	43db      	mvns	r3, r3
 8016090:	401a      	ands	r2, r3
 8016092:	4905      	ldr	r1, [pc, #20]	@ (80160a8 <FLASH_OB_UserConfig+0x2a8>)
 8016094:	68fb      	ldr	r3, [r7, #12]
 8016096:	4313      	orrs	r3, r2
 8016098:	640b      	str	r3, [r1, #64]	@ 0x40
}
 801609a:	bf00      	nop
 801609c:	3714      	adds	r7, #20
 801609e:	46bd      	mov	sp, r7
 80160a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160a4:	4770      	bx	lr
 80160a6:	bf00      	nop
 80160a8:	40022000 	.word	0x40022000

080160ac <FLASH_OB_BootAddrConfig>:
  *          This parameter can be page number between 0 and 0xFFFFFF00
  *
  * @retval None
  */
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
 80160ac:	b480      	push	{r7}
 80160ae:	b083      	sub	sp, #12
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
 80160b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	2b01      	cmp	r3, #1
 80160ba:	d103      	bne.n	80160c4 <FLASH_OB_BootAddrConfig+0x18>
  {
    FLASH->NSBOOTADD0R = BootAddr;
 80160bc:	4a07      	ldr	r2, [pc, #28]	@ (80160dc <FLASH_OB_BootAddrConfig+0x30>)
 80160be:	683b      	ldr	r3, [r7, #0]
 80160c0:	6453      	str	r3, [r2, #68]	@ 0x44
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 80160c2:	e005      	b.n	80160d0 <FLASH_OB_BootAddrConfig+0x24>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	2b02      	cmp	r3, #2
 80160c8:	d102      	bne.n	80160d0 <FLASH_OB_BootAddrConfig+0x24>
    FLASH->NSBOOTADD1R = BootAddr;
 80160ca:	4a04      	ldr	r2, [pc, #16]	@ (80160dc <FLASH_OB_BootAddrConfig+0x30>)
 80160cc:	683b      	ldr	r3, [r7, #0]
 80160ce:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80160d0:	bf00      	nop
 80160d2:	370c      	adds	r7, #12
 80160d4:	46bd      	mov	sp, r7
 80160d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160da:	4770      	bx	lr
 80160dc:	40022000 	.word	0x40022000

080160e0 <FLASH_OB_GetWRP>:
  *
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRPEndOffset,
                            FunctionalState *WRPLock)
{
 80160e0:	b480      	push	{r7}
 80160e2:	b085      	sub	sp, #20
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	60f8      	str	r0, [r7, #12]
 80160e8:	60b9      	str	r1, [r7, #8]
 80160ea:	607a      	str	r2, [r7, #4]
 80160ec:	603b      	str	r3, [r7, #0]
  /* Get the configuration of the write protected area */
  if (WRPArea == OB_WRPAREA_BANK1_AREAA)
 80160ee:	68fb      	ldr	r3, [r7, #12]
 80160f0:	2b01      	cmp	r3, #1
 80160f2:	d115      	bne.n	8016120 <FLASH_OB_GetWRP+0x40>
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
 80160f4:	4b32      	ldr	r3, [pc, #200]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 80160f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80160f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80160fc:	68bb      	ldr	r3, [r7, #8]
 80160fe:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
 8016100:	4b2f      	ldr	r3, [pc, #188]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016104:	0c1b      	lsrs	r3, r3, #16
 8016106:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
 801610e:	4b2c      	ldr	r3, [pc, #176]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016112:	43db      	mvns	r3, r3
 8016114:	0fdb      	lsrs	r3, r3, #31
 8016116:	b2db      	uxtb	r3, r3
 8016118:	461a      	mov	r2, r3
 801611a:	683b      	ldr	r3, [r7, #0]
 801611c:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 801611e:	e049      	b.n	80161b4 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)
 8016120:	68fb      	ldr	r3, [r7, #12]
 8016122:	2b02      	cmp	r3, #2
 8016124:	d115      	bne.n	8016152 <FLASH_OB_GetWRP+0x72>
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
 8016126:	4b26      	ldr	r3, [pc, #152]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801612a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801612e:	68bb      	ldr	r3, [r7, #8]
 8016130:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
 8016132:	4b23      	ldr	r3, [pc, #140]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016136:	0c1b      	lsrs	r3, r3, #16
 8016138:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
 8016140:	4b1f      	ldr	r3, [pc, #124]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016142:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016144:	43db      	mvns	r3, r3
 8016146:	0fdb      	lsrs	r3, r3, #31
 8016148:	b2db      	uxtb	r3, r3
 801614a:	461a      	mov	r2, r3
 801614c:	683b      	ldr	r3, [r7, #0]
 801614e:	701a      	strb	r2, [r3, #0]
}
 8016150:	e030      	b.n	80161b4 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	2b04      	cmp	r3, #4
 8016156:	d115      	bne.n	8016184 <FLASH_OB_GetWRP+0xa4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
 8016158:	4b19      	ldr	r3, [pc, #100]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 801615a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801615c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016160:	68bb      	ldr	r3, [r7, #8]
 8016162:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
 8016164:	4b16      	ldr	r3, [pc, #88]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016166:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8016168:	0c1b      	lsrs	r3, r3, #16
 801616a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_UNLOCK) != 0U) ? DISABLE : ENABLE;
 8016172:	4b13      	ldr	r3, [pc, #76]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8016176:	43db      	mvns	r3, r3
 8016178:	0fdb      	lsrs	r3, r3, #31
 801617a:	b2db      	uxtb	r3, r3
 801617c:	461a      	mov	r2, r3
 801617e:	683b      	ldr	r3, [r7, #0]
 8016180:	701a      	strb	r2, [r3, #0]
}
 8016182:	e017      	b.n	80161b4 <FLASH_OB_GetWRP+0xd4>
  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)
 8016184:	68fb      	ldr	r3, [r7, #12]
 8016186:	2b08      	cmp	r3, #8
 8016188:	d114      	bne.n	80161b4 <FLASH_OB_GetWRP+0xd4>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
 801618a:	4b0d      	ldr	r3, [pc, #52]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 801618c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801618e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016192:	68bb      	ldr	r3, [r7, #8]
 8016194:	601a      	str	r2, [r3, #0]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
 8016196:	4b0a      	ldr	r3, [pc, #40]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 8016198:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801619a:	0c1b      	lsrs	r3, r3, #16
 801619c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	601a      	str	r2, [r3, #0]
    *WRPLock = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_UNLOCK) != 0U) ? DISABLE : ENABLE;
 80161a4:	4b06      	ldr	r3, [pc, #24]	@ (80161c0 <FLASH_OB_GetWRP+0xe0>)
 80161a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80161a8:	43db      	mvns	r3, r3
 80161aa:	0fdb      	lsrs	r3, r3, #31
 80161ac:	b2db      	uxtb	r3, r3
 80161ae:	461a      	mov	r2, r3
 80161b0:	683b      	ldr	r3, [r7, #0]
 80161b2:	701a      	strb	r2, [r3, #0]
}
 80161b4:	bf00      	nop
 80161b6:	3714      	adds	r7, #20
 80161b8:	46bd      	mov	sp, r7
 80161ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161be:	4770      	bx	lr
 80161c0:	40022000 	.word	0x40022000

080161c4 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0_5: No debug access to secure area
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
 80161c4:	b480      	push	{r7}
 80161c6:	b083      	sub	sp, #12
 80161c8:	af00      	add	r7, sp, #0
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 80161ca:	4b0b      	ldr	r3, [pc, #44]	@ (80161f8 <FLASH_OB_GetRDP+0x34>)
 80161cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80161ce:	b2db      	uxtb	r3, r3
 80161d0:	607b      	str	r3, [r7, #4]

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
 80161d2:	687b      	ldr	r3, [r7, #4]
 80161d4:	2baa      	cmp	r3, #170	@ 0xaa
 80161d6:	d007      	beq.n	80161e8 <FLASH_OB_GetRDP+0x24>
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	2b55      	cmp	r3, #85	@ 0x55
 80161dc:	d004      	beq.n	80161e8 <FLASH_OB_GetRDP+0x24>
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	2bcc      	cmp	r3, #204	@ 0xcc
 80161e2:	d001      	beq.n	80161e8 <FLASH_OB_GetRDP+0x24>
  {
    return (OB_RDP_LEVEL_1);
 80161e4:	23bb      	movs	r3, #187	@ 0xbb
 80161e6:	e000      	b.n	80161ea <FLASH_OB_GetRDP+0x26>
  }
  else
  {
    return rdp_level;
 80161e8:	687b      	ldr	r3, [r7, #4]
  }
}
 80161ea:	4618      	mov	r0, r3
 80161ec:	370c      	adds	r7, #12
 80161ee:	46bd      	mov	sp, r7
 80161f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161f4:	4770      	bx	lr
 80161f6:	bf00      	nop
 80161f8:	40022000 	.word	0x40022000

080161fc <FLASH_OB_GetUser>:
  *         @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0,
  *         @ref FLASH_OB_USER_PA15_PUPEN, @ref FLASH_OB_USER_IO_VDD_HSLV,
  *         @ref FLASH_OB_USER_IO_VDDIO2_HSLV and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
 80161fc:	b480      	push	{r7}
 80161fe:	b083      	sub	sp, #12
 8016200:	af00      	add	r7, sp, #0
  uint32_t user_config = READ_REG(FLASH->OPTR);
 8016202:	4b07      	ldr	r3, [pc, #28]	@ (8016220 <FLASH_OB_GetUser+0x24>)
 8016204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016206:	607b      	str	r3, [r7, #4]
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801620e:	607b      	str	r3, [r7, #4]

  return user_config;
 8016210:	687b      	ldr	r3, [r7, #4]
}
 8016212:	4618      	mov	r0, r3
 8016214:	370c      	adds	r7, #12
 8016216:	46bd      	mov	sp, r7
 8016218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801621c:	4770      	bx	lr
 801621e:	bf00      	nop
 8016220:	40022000 	.word	0x40022000

08016224 <FLASH_OB_GetBootAddr>:
  * @param[out]  BootAddr specifies the boot address value
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t *BootAddr)
{
 8016224:	b480      	push	{r7}
 8016226:	b083      	sub	sp, #12
 8016228:	af00      	add	r7, sp, #0
 801622a:	6078      	str	r0, [r7, #4]
 801622c:	6039      	str	r1, [r7, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	2b01      	cmp	r3, #1
 8016232:	d106      	bne.n	8016242 <FLASH_OB_GetBootAddr+0x1e>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
 8016234:	4b0a      	ldr	r3, [pc, #40]	@ (8016260 <FLASH_OB_GetBootAddr+0x3c>)
 8016236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016238:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 801623c:	683b      	ldr	r3, [r7, #0]
 801623e:	601a      	str	r2, [r3, #0]
#endif /* __ARM_FEATURE_CMSE */
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 8016240:	e008      	b.n	8016254 <FLASH_OB_GetBootAddr+0x30>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	2b02      	cmp	r3, #2
 8016246:	d105      	bne.n	8016254 <FLASH_OB_GetBootAddr+0x30>
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
 8016248:	4b05      	ldr	r3, [pc, #20]	@ (8016260 <FLASH_OB_GetBootAddr+0x3c>)
 801624a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801624c:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8016250:	683b      	ldr	r3, [r7, #0]
 8016252:	601a      	str	r2, [r3, #0]
}
 8016254:	bf00      	nop
 8016256:	370c      	adds	r7, #12
 8016258:	46bd      	mov	sp, r7
 801625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801625e:	4770      	bx	lr
 8016260:	40022000 	.word	0x40022000

08016264 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8016264:	b480      	push	{r7}
 8016266:	b089      	sub	sp, #36	@ 0x24
 8016268:	af00      	add	r7, sp, #0
 801626a:	6078      	str	r0, [r7, #4]
 801626c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 801626e:	2300      	movs	r3, #0
 8016270:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8016276:	e1ba      	b.n	80165ee <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8016278:	683b      	ldr	r3, [r7, #0]
 801627a:	681a      	ldr	r2, [r3, #0]
 801627c:	2101      	movs	r1, #1
 801627e:	697b      	ldr	r3, [r7, #20]
 8016280:	fa01 f303 	lsl.w	r3, r1, r3
 8016284:	4013      	ands	r3, r2
 8016286:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8016288:	697b      	ldr	r3, [r7, #20]
 801628a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	2b00      	cmp	r3, #0
 8016290:	f000 81aa 	beq.w	80165e8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	4a55      	ldr	r2, [pc, #340]	@ (80163ec <HAL_GPIO_Init+0x188>)
 8016298:	4293      	cmp	r3, r2
 801629a:	d15d      	bne.n	8016358 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	681b      	ldr	r3, [r3, #0]
 80162a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80162a2:	2201      	movs	r2, #1
 80162a4:	697b      	ldr	r3, [r7, #20]
 80162a6:	fa02 f303 	lsl.w	r3, r2, r3
 80162aa:	43db      	mvns	r3, r3
 80162ac:	69fa      	ldr	r2, [r7, #28]
 80162ae:	4013      	ands	r3, r2
 80162b0:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80162b2:	683b      	ldr	r3, [r7, #0]
 80162b4:	685b      	ldr	r3, [r3, #4]
 80162b6:	f003 0201 	and.w	r2, r3, #1
 80162ba:	697b      	ldr	r3, [r7, #20]
 80162bc:	fa02 f303 	lsl.w	r3, r2, r3
 80162c0:	69fa      	ldr	r2, [r7, #28]
 80162c2:	4313      	orrs	r3, r2
 80162c4:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	69fa      	ldr	r2, [r7, #28]
 80162ca:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80162cc:	4a48      	ldr	r2, [pc, #288]	@ (80163f0 <HAL_GPIO_Init+0x18c>)
 80162ce:	697b      	ldr	r3, [r7, #20]
 80162d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80162d4:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 80162d6:	4a46      	ldr	r2, [pc, #280]	@ (80163f0 <HAL_GPIO_Init+0x18c>)
 80162d8:	697b      	ldr	r3, [r7, #20]
 80162da:	00db      	lsls	r3, r3, #3
 80162dc:	4413      	add	r3, r2
 80162de:	685b      	ldr	r3, [r3, #4]
 80162e0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80162e2:	69bb      	ldr	r3, [r7, #24]
 80162e4:	08da      	lsrs	r2, r3, #3
 80162e6:	693b      	ldr	r3, [r7, #16]
 80162e8:	3208      	adds	r2, #8
 80162ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162ee:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80162f0:	69bb      	ldr	r3, [r7, #24]
 80162f2:	f003 0307 	and.w	r3, r3, #7
 80162f6:	009b      	lsls	r3, r3, #2
 80162f8:	220f      	movs	r2, #15
 80162fa:	fa02 f303 	lsl.w	r3, r2, r3
 80162fe:	43db      	mvns	r3, r3
 8016300:	69fa      	ldr	r2, [r7, #28]
 8016302:	4013      	ands	r3, r2
 8016304:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8016306:	69bb      	ldr	r3, [r7, #24]
 8016308:	f003 0307 	and.w	r3, r3, #7
 801630c:	009b      	lsls	r3, r3, #2
 801630e:	220b      	movs	r2, #11
 8016310:	fa02 f303 	lsl.w	r3, r2, r3
 8016314:	69fa      	ldr	r2, [r7, #28]
 8016316:	4313      	orrs	r3, r2
 8016318:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 801631a:	69bb      	ldr	r3, [r7, #24]
 801631c:	08da      	lsrs	r2, r3, #3
 801631e:	693b      	ldr	r3, [r7, #16]
 8016320:	3208      	adds	r2, #8
 8016322:	69f9      	ldr	r1, [r7, #28]
 8016324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8016328:	693b      	ldr	r3, [r7, #16]
 801632a:	681b      	ldr	r3, [r3, #0]
 801632c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 801632e:	69bb      	ldr	r3, [r7, #24]
 8016330:	005b      	lsls	r3, r3, #1
 8016332:	2203      	movs	r2, #3
 8016334:	fa02 f303 	lsl.w	r3, r2, r3
 8016338:	43db      	mvns	r3, r3
 801633a:	69fa      	ldr	r2, [r7, #28]
 801633c:	4013      	ands	r3, r2
 801633e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8016340:	69bb      	ldr	r3, [r7, #24]
 8016342:	005b      	lsls	r3, r3, #1
 8016344:	2202      	movs	r2, #2
 8016346:	fa02 f303 	lsl.w	r3, r2, r3
 801634a:	69fa      	ldr	r2, [r7, #28]
 801634c:	4313      	orrs	r3, r2
 801634e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8016350:	693b      	ldr	r3, [r7, #16]
 8016352:	69fa      	ldr	r2, [r7, #28]
 8016354:	601a      	str	r2, [r3, #0]
 8016356:	e067      	b.n	8016428 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8016358:	683b      	ldr	r3, [r7, #0]
 801635a:	685b      	ldr	r3, [r3, #4]
 801635c:	2b02      	cmp	r3, #2
 801635e:	d003      	beq.n	8016368 <HAL_GPIO_Init+0x104>
 8016360:	683b      	ldr	r3, [r7, #0]
 8016362:	685b      	ldr	r3, [r3, #4]
 8016364:	2b12      	cmp	r3, #18
 8016366:	d145      	bne.n	80163f4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	08da      	lsrs	r2, r3, #3
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	3208      	adds	r2, #8
 8016370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016374:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8016376:	697b      	ldr	r3, [r7, #20]
 8016378:	f003 0307 	and.w	r3, r3, #7
 801637c:	009b      	lsls	r3, r3, #2
 801637e:	220f      	movs	r2, #15
 8016380:	fa02 f303 	lsl.w	r3, r2, r3
 8016384:	43db      	mvns	r3, r3
 8016386:	69fa      	ldr	r2, [r7, #28]
 8016388:	4013      	ands	r3, r2
 801638a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 801638c:	683b      	ldr	r3, [r7, #0]
 801638e:	691b      	ldr	r3, [r3, #16]
 8016390:	f003 020f 	and.w	r2, r3, #15
 8016394:	697b      	ldr	r3, [r7, #20]
 8016396:	f003 0307 	and.w	r3, r3, #7
 801639a:	009b      	lsls	r3, r3, #2
 801639c:	fa02 f303 	lsl.w	r3, r2, r3
 80163a0:	69fa      	ldr	r2, [r7, #28]
 80163a2:	4313      	orrs	r3, r2
 80163a4:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80163a6:	697b      	ldr	r3, [r7, #20]
 80163a8:	08da      	lsrs	r2, r3, #3
 80163aa:	687b      	ldr	r3, [r7, #4]
 80163ac:	3208      	adds	r2, #8
 80163ae:	69f9      	ldr	r1, [r7, #28]
 80163b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80163b4:	693b      	ldr	r3, [r7, #16]
 80163b6:	681b      	ldr	r3, [r3, #0]
 80163b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80163ba:	69bb      	ldr	r3, [r7, #24]
 80163bc:	005b      	lsls	r3, r3, #1
 80163be:	2203      	movs	r2, #3
 80163c0:	fa02 f303 	lsl.w	r3, r2, r3
 80163c4:	43db      	mvns	r3, r3
 80163c6:	69fa      	ldr	r2, [r7, #28]
 80163c8:	4013      	ands	r3, r2
 80163ca:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80163cc:	683b      	ldr	r3, [r7, #0]
 80163ce:	685b      	ldr	r3, [r3, #4]
 80163d0:	f003 0203 	and.w	r2, r3, #3
 80163d4:	69bb      	ldr	r3, [r7, #24]
 80163d6:	005b      	lsls	r3, r3, #1
 80163d8:	fa02 f303 	lsl.w	r3, r2, r3
 80163dc:	69fa      	ldr	r2, [r7, #28]
 80163de:	4313      	orrs	r3, r2
 80163e0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80163e2:	693b      	ldr	r3, [r7, #16]
 80163e4:	69fa      	ldr	r2, [r7, #28]
 80163e6:	601a      	str	r2, [r3, #0]
 80163e8:	e01e      	b.n	8016428 <HAL_GPIO_Init+0x1c4>
 80163ea:	bf00      	nop
 80163ec:	46020000 	.word	0x46020000
 80163f0:	0802b080 	.word	0x0802b080
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80163f4:	693b      	ldr	r3, [r7, #16]
 80163f6:	681b      	ldr	r3, [r3, #0]
 80163f8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80163fa:	69bb      	ldr	r3, [r7, #24]
 80163fc:	005b      	lsls	r3, r3, #1
 80163fe:	2203      	movs	r2, #3
 8016400:	fa02 f303 	lsl.w	r3, r2, r3
 8016404:	43db      	mvns	r3, r3
 8016406:	69fa      	ldr	r2, [r7, #28]
 8016408:	4013      	ands	r3, r2
 801640a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 801640c:	683b      	ldr	r3, [r7, #0]
 801640e:	685b      	ldr	r3, [r3, #4]
 8016410:	f003 0203 	and.w	r2, r3, #3
 8016414:	69bb      	ldr	r3, [r7, #24]
 8016416:	005b      	lsls	r3, r3, #1
 8016418:	fa02 f303 	lsl.w	r3, r2, r3
 801641c:	69fa      	ldr	r2, [r7, #28]
 801641e:	4313      	orrs	r3, r2
 8016420:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8016422:	693b      	ldr	r3, [r7, #16]
 8016424:	69fa      	ldr	r2, [r7, #28]
 8016426:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8016428:	683b      	ldr	r3, [r7, #0]
 801642a:	685b      	ldr	r3, [r3, #4]
 801642c:	2b01      	cmp	r3, #1
 801642e:	d00b      	beq.n	8016448 <HAL_GPIO_Init+0x1e4>
 8016430:	683b      	ldr	r3, [r7, #0]
 8016432:	685b      	ldr	r3, [r3, #4]
 8016434:	2b02      	cmp	r3, #2
 8016436:	d007      	beq.n	8016448 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8016438:	683b      	ldr	r3, [r7, #0]
 801643a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801643c:	2b11      	cmp	r3, #17
 801643e:	d003      	beq.n	8016448 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8016440:	683b      	ldr	r3, [r7, #0]
 8016442:	685b      	ldr	r3, [r3, #4]
 8016444:	2b12      	cmp	r3, #18
 8016446:	d130      	bne.n	80164aa <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8016448:	693b      	ldr	r3, [r7, #16]
 801644a:	689b      	ldr	r3, [r3, #8]
 801644c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 801644e:	69bb      	ldr	r3, [r7, #24]
 8016450:	005b      	lsls	r3, r3, #1
 8016452:	2203      	movs	r2, #3
 8016454:	fa02 f303 	lsl.w	r3, r2, r3
 8016458:	43db      	mvns	r3, r3
 801645a:	69fa      	ldr	r2, [r7, #28]
 801645c:	4013      	ands	r3, r2
 801645e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8016460:	683b      	ldr	r3, [r7, #0]
 8016462:	68da      	ldr	r2, [r3, #12]
 8016464:	69bb      	ldr	r3, [r7, #24]
 8016466:	005b      	lsls	r3, r3, #1
 8016468:	fa02 f303 	lsl.w	r3, r2, r3
 801646c:	69fa      	ldr	r2, [r7, #28]
 801646e:	4313      	orrs	r3, r2
 8016470:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8016472:	693b      	ldr	r3, [r7, #16]
 8016474:	69fa      	ldr	r2, [r7, #28]
 8016476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8016478:	693b      	ldr	r3, [r7, #16]
 801647a:	685b      	ldr	r3, [r3, #4]
 801647c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 801647e:	2201      	movs	r2, #1
 8016480:	69bb      	ldr	r3, [r7, #24]
 8016482:	fa02 f303 	lsl.w	r3, r2, r3
 8016486:	43db      	mvns	r3, r3
 8016488:	69fa      	ldr	r2, [r7, #28]
 801648a:	4013      	ands	r3, r2
 801648c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 801648e:	683b      	ldr	r3, [r7, #0]
 8016490:	685b      	ldr	r3, [r3, #4]
 8016492:	091b      	lsrs	r3, r3, #4
 8016494:	f003 0201 	and.w	r2, r3, #1
 8016498:	69bb      	ldr	r3, [r7, #24]
 801649a:	fa02 f303 	lsl.w	r3, r2, r3
 801649e:	69fa      	ldr	r2, [r7, #28]
 80164a0:	4313      	orrs	r3, r2
 80164a2:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80164a4:	693b      	ldr	r3, [r7, #16]
 80164a6:	69fa      	ldr	r2, [r7, #28]
 80164a8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80164aa:	683b      	ldr	r3, [r7, #0]
 80164ac:	685b      	ldr	r3, [r3, #4]
 80164ae:	2b03      	cmp	r3, #3
 80164b0:	d017      	beq.n	80164e2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80164b2:	693b      	ldr	r3, [r7, #16]
 80164b4:	68db      	ldr	r3, [r3, #12]
 80164b6:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80164b8:	69bb      	ldr	r3, [r7, #24]
 80164ba:	005b      	lsls	r3, r3, #1
 80164bc:	2203      	movs	r2, #3
 80164be:	fa02 f303 	lsl.w	r3, r2, r3
 80164c2:	43db      	mvns	r3, r3
 80164c4:	69fa      	ldr	r2, [r7, #28]
 80164c6:	4013      	ands	r3, r2
 80164c8:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80164ca:	683b      	ldr	r3, [r7, #0]
 80164cc:	689a      	ldr	r2, [r3, #8]
 80164ce:	69bb      	ldr	r3, [r7, #24]
 80164d0:	005b      	lsls	r3, r3, #1
 80164d2:	fa02 f303 	lsl.w	r3, r2, r3
 80164d6:	69fa      	ldr	r2, [r7, #28]
 80164d8:	4313      	orrs	r3, r2
 80164da:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 80164dc:	693b      	ldr	r3, [r7, #16]
 80164de:	69fa      	ldr	r2, [r7, #28]
 80164e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80164e2:	683b      	ldr	r3, [r7, #0]
 80164e4:	685b      	ldr	r3, [r3, #4]
 80164e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d07c      	beq.n	80165e8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80164ee:	4a47      	ldr	r2, [pc, #284]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 80164f0:	697b      	ldr	r3, [r7, #20]
 80164f2:	089b      	lsrs	r3, r3, #2
 80164f4:	3318      	adds	r3, #24
 80164f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80164fa:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80164fc:	697b      	ldr	r3, [r7, #20]
 80164fe:	f003 0303 	and.w	r3, r3, #3
 8016502:	00db      	lsls	r3, r3, #3
 8016504:	220f      	movs	r2, #15
 8016506:	fa02 f303 	lsl.w	r3, r2, r3
 801650a:	43db      	mvns	r3, r3
 801650c:	69fa      	ldr	r2, [r7, #28]
 801650e:	4013      	ands	r3, r2
 8016510:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	0a9a      	lsrs	r2, r3, #10
 8016516:	4b3e      	ldr	r3, [pc, #248]	@ (8016610 <HAL_GPIO_Init+0x3ac>)
 8016518:	4013      	ands	r3, r2
 801651a:	697a      	ldr	r2, [r7, #20]
 801651c:	f002 0203 	and.w	r2, r2, #3
 8016520:	00d2      	lsls	r2, r2, #3
 8016522:	4093      	lsls	r3, r2
 8016524:	69fa      	ldr	r2, [r7, #28]
 8016526:	4313      	orrs	r3, r2
 8016528:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 801652a:	4938      	ldr	r1, [pc, #224]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 801652c:	697b      	ldr	r3, [r7, #20]
 801652e:	089b      	lsrs	r3, r3, #2
 8016530:	3318      	adds	r3, #24
 8016532:	69fa      	ldr	r2, [r7, #28]
 8016534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8016538:	4b34      	ldr	r3, [pc, #208]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 801653e:	68fb      	ldr	r3, [r7, #12]
 8016540:	43db      	mvns	r3, r3
 8016542:	69fa      	ldr	r2, [r7, #28]
 8016544:	4013      	ands	r3, r2
 8016546:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8016548:	683b      	ldr	r3, [r7, #0]
 801654a:	685b      	ldr	r3, [r3, #4]
 801654c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8016550:	2b00      	cmp	r3, #0
 8016552:	d003      	beq.n	801655c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8016554:	69fa      	ldr	r2, [r7, #28]
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	4313      	orrs	r3, r2
 801655a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 801655c:	4a2b      	ldr	r2, [pc, #172]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 801655e:	69fb      	ldr	r3, [r7, #28]
 8016560:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8016562:	4b2a      	ldr	r3, [pc, #168]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 8016564:	685b      	ldr	r3, [r3, #4]
 8016566:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8016568:	68fb      	ldr	r3, [r7, #12]
 801656a:	43db      	mvns	r3, r3
 801656c:	69fa      	ldr	r2, [r7, #28]
 801656e:	4013      	ands	r3, r2
 8016570:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8016572:	683b      	ldr	r3, [r7, #0]
 8016574:	685b      	ldr	r3, [r3, #4]
 8016576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801657a:	2b00      	cmp	r3, #0
 801657c:	d003      	beq.n	8016586 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 801657e:	69fa      	ldr	r2, [r7, #28]
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	4313      	orrs	r3, r2
 8016584:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8016586:	4a21      	ldr	r2, [pc, #132]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 8016588:	69fb      	ldr	r3, [r7, #28]
 801658a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 801658c:	4b1f      	ldr	r3, [pc, #124]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 801658e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016592:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8016594:	68fb      	ldr	r3, [r7, #12]
 8016596:	43db      	mvns	r3, r3
 8016598:	69fa      	ldr	r2, [r7, #28]
 801659a:	4013      	ands	r3, r2
 801659c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 801659e:	683b      	ldr	r3, [r7, #0]
 80165a0:	685b      	ldr	r3, [r3, #4]
 80165a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	d003      	beq.n	80165b2 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 80165aa:	69fa      	ldr	r2, [r7, #28]
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	4313      	orrs	r3, r2
 80165b0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80165b2:	4a16      	ldr	r2, [pc, #88]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 80165b4:	69fb      	ldr	r3, [r7, #28]
 80165b6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80165ba:	4b14      	ldr	r3, [pc, #80]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 80165bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80165c0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80165c2:	68fb      	ldr	r3, [r7, #12]
 80165c4:	43db      	mvns	r3, r3
 80165c6:	69fa      	ldr	r2, [r7, #28]
 80165c8:	4013      	ands	r3, r2
 80165ca:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80165cc:	683b      	ldr	r3, [r7, #0]
 80165ce:	685b      	ldr	r3, [r3, #4]
 80165d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80165d4:	2b00      	cmp	r3, #0
 80165d6:	d003      	beq.n	80165e0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 80165d8:	69fa      	ldr	r2, [r7, #28]
 80165da:	68fb      	ldr	r3, [r7, #12]
 80165dc:	4313      	orrs	r3, r2
 80165de:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80165e0:	4a0a      	ldr	r2, [pc, #40]	@ (801660c <HAL_GPIO_Init+0x3a8>)
 80165e2:	69fb      	ldr	r3, [r7, #28]
 80165e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80165e8:	697b      	ldr	r3, [r7, #20]
 80165ea:	3301      	adds	r3, #1
 80165ec:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80165ee:	683b      	ldr	r3, [r7, #0]
 80165f0:	681a      	ldr	r2, [r3, #0]
 80165f2:	697b      	ldr	r3, [r7, #20]
 80165f4:	fa22 f303 	lsr.w	r3, r2, r3
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	f47f ae3d 	bne.w	8016278 <HAL_GPIO_Init+0x14>
  }
}
 80165fe:	bf00      	nop
 8016600:	bf00      	nop
 8016602:	3724      	adds	r7, #36	@ 0x24
 8016604:	46bd      	mov	sp, r7
 8016606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801660a:	4770      	bx	lr
 801660c:	46022000 	.word	0x46022000
 8016610:	002f7f7f 	.word	0x002f7f7f

08016614 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8016614:	b480      	push	{r7}
 8016616:	b089      	sub	sp, #36	@ 0x24
 8016618:	af00      	add	r7, sp, #0
 801661a:	6078      	str	r0, [r7, #4]
 801661c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 801661e:	2300      	movs	r3, #0
 8016620:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8016626:	e0bc      	b.n	80167a2 <HAL_GPIO_DeInit+0x18e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8016628:	2201      	movs	r2, #1
 801662a:	69bb      	ldr	r3, [r7, #24]
 801662c:	fa02 f303 	lsl.w	r3, r2, r3
 8016630:	683a      	ldr	r2, [r7, #0]
 8016632:	4013      	ands	r3, r2
 8016634:	613b      	str	r3, [r7, #16]

    /*Save Pin Position */
    pin_position = position;
 8016636:	69bb      	ldr	r3, [r7, #24]
 8016638:	61fb      	str	r3, [r7, #28]

    if (iocurrent != 0U)
 801663a:	693b      	ldr	r3, [r7, #16]
 801663c:	2b00      	cmp	r3, #0
 801663e:	f000 80ad 	beq.w	801679c <HAL_GPIO_DeInit+0x188>
    {
      /* In case of LPGPIO port selected */
      if (GPIOx == LPGPIO1)
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	4a5e      	ldr	r2, [pc, #376]	@ (80167c0 <HAL_GPIO_DeInit+0x1ac>)
 8016646:	4293      	cmp	r3, r2
 8016648:	d115      	bne.n	8016676 <HAL_GPIO_DeInit+0x62>
      {
        /* Configure LP/IO in Input Mode */
        p_gpio  = LPGPIO_Map[pin_position].GPIO_PORT;
 801664a:	4a5e      	ldr	r2, [pc, #376]	@ (80167c4 <HAL_GPIO_DeInit+0x1b0>)
 801664c:	69fb      	ldr	r3, [r7, #28]
 801664e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016652:	617b      	str	r3, [r7, #20]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8016654:	4a5b      	ldr	r2, [pc, #364]	@ (80167c4 <HAL_GPIO_DeInit+0x1b0>)
 8016656:	69bb      	ldr	r3, [r7, #24]
 8016658:	00db      	lsls	r3, r3, #3
 801665a:	4413      	add	r3, r2
 801665c:	685b      	ldr	r3, [r3, #4]
 801665e:	61fb      	str	r3, [r7, #28]
        LPGPIO1->MODER &= ~(1U << pin_position);
 8016660:	4b57      	ldr	r3, [pc, #348]	@ (80167c0 <HAL_GPIO_DeInit+0x1ac>)
 8016662:	681a      	ldr	r2, [r3, #0]
 8016664:	2101      	movs	r1, #1
 8016666:	69fb      	ldr	r3, [r7, #28]
 8016668:	fa01 f303 	lsl.w	r3, r1, r3
 801666c:	43db      	mvns	r3, r3
 801666e:	4954      	ldr	r1, [pc, #336]	@ (80167c0 <HAL_GPIO_DeInit+0x1ac>)
 8016670:	4013      	ands	r3, r2
 8016672:	600b      	str	r3, [r1, #0]
 8016674:	e053      	b.n	801671e <HAL_GPIO_DeInit+0x10a>
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /*------------------------- EXTI Mode Configuration --------------------*/
        /* Clear the External Interrupt or Event for the current IO */
        tmp = EXTI->EXTICR[position >> 2U];
 8016676:	4a54      	ldr	r2, [pc, #336]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 8016678:	69bb      	ldr	r3, [r7, #24]
 801667a:	089b      	lsrs	r3, r3, #2
 801667c:	3318      	adds	r3, #24
 801667e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016682:	60fb      	str	r3, [r7, #12]
        tmp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8016684:	69bb      	ldr	r3, [r7, #24]
 8016686:	f003 0303 	and.w	r3, r3, #3
 801668a:	00db      	lsls	r3, r3, #3
 801668c:	220f      	movs	r2, #15
 801668e:	fa02 f303 	lsl.w	r3, r2, r3
 8016692:	68fa      	ldr	r2, [r7, #12]
 8016694:	4013      	ands	r3, r2
 8016696:	60fb      	str	r3, [r7, #12]
        if (tmp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 8016698:	687b      	ldr	r3, [r7, #4]
 801669a:	0a9a      	lsrs	r2, r3, #10
 801669c:	4b4b      	ldr	r3, [pc, #300]	@ (80167cc <HAL_GPIO_DeInit+0x1b8>)
 801669e:	4013      	ands	r3, r2
 80166a0:	69ba      	ldr	r2, [r7, #24]
 80166a2:	f002 0203 	and.w	r2, r2, #3
 80166a6:	00d2      	lsls	r2, r2, #3
 80166a8:	4093      	lsls	r3, r2
 80166aa:	68fa      	ldr	r2, [r7, #12]
 80166ac:	429a      	cmp	r2, r3
 80166ae:	d136      	bne.n	801671e <HAL_GPIO_DeInit+0x10a>
        {
          /* Clear EXTI line configuration */
          EXTI->IMR1 &= ~(iocurrent);
 80166b0:	4b45      	ldr	r3, [pc, #276]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166b2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80166b6:	693b      	ldr	r3, [r7, #16]
 80166b8:	43db      	mvns	r3, r3
 80166ba:	4943      	ldr	r1, [pc, #268]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166bc:	4013      	ands	r3, r2
 80166be:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
          EXTI->EMR1 &= ~(iocurrent);
 80166c2:	4b41      	ldr	r3, [pc, #260]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166c4:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80166c8:	693b      	ldr	r3, [r7, #16]
 80166ca:	43db      	mvns	r3, r3
 80166cc:	493e      	ldr	r1, [pc, #248]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166ce:	4013      	ands	r3, r2
 80166d0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

          /* Clear Rising Falling edge configuration */
          EXTI->RTSR1 &= ~(iocurrent);
 80166d4:	4b3c      	ldr	r3, [pc, #240]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166d6:	681a      	ldr	r2, [r3, #0]
 80166d8:	693b      	ldr	r3, [r7, #16]
 80166da:	43db      	mvns	r3, r3
 80166dc:	493a      	ldr	r1, [pc, #232]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166de:	4013      	ands	r3, r2
 80166e0:	600b      	str	r3, [r1, #0]
          EXTI->FTSR1 &= ~(iocurrent);
 80166e2:	4b39      	ldr	r3, [pc, #228]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166e4:	685a      	ldr	r2, [r3, #4]
 80166e6:	693b      	ldr	r3, [r7, #16]
 80166e8:	43db      	mvns	r3, r3
 80166ea:	4937      	ldr	r1, [pc, #220]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 80166ec:	4013      	ands	r3, r2
 80166ee:	604b      	str	r3, [r1, #4]

          tmp = (0x0FUL) << (8U * (position & 0x03U));
 80166f0:	69bb      	ldr	r3, [r7, #24]
 80166f2:	f003 0303 	and.w	r3, r3, #3
 80166f6:	00db      	lsls	r3, r3, #3
 80166f8:	220f      	movs	r2, #15
 80166fa:	fa02 f303 	lsl.w	r3, r2, r3
 80166fe:	60fb      	str	r3, [r7, #12]
          EXTI->EXTICR[position >> 2U] &= ~tmp;
 8016700:	4a31      	ldr	r2, [pc, #196]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 8016702:	69bb      	ldr	r3, [r7, #24]
 8016704:	089b      	lsrs	r3, r3, #2
 8016706:	3318      	adds	r3, #24
 8016708:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	43da      	mvns	r2, r3
 8016710:	482d      	ldr	r0, [pc, #180]	@ (80167c8 <HAL_GPIO_DeInit+0x1b4>)
 8016712:	69bb      	ldr	r3, [r7, #24]
 8016714:	089b      	lsrs	r3, r3, #2
 8016716:	400a      	ands	r2, r1
 8016718:	3318      	adds	r3, #24
 801671a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        }
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      p_gpio->MODER |= (GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 801671e:	697b      	ldr	r3, [r7, #20]
 8016720:	681a      	ldr	r2, [r3, #0]
 8016722:	69fb      	ldr	r3, [r7, #28]
 8016724:	005b      	lsls	r3, r3, #1
 8016726:	2103      	movs	r1, #3
 8016728:	fa01 f303 	lsl.w	r3, r1, r3
 801672c:	431a      	orrs	r2, r3
 801672e:	697b      	ldr	r3, [r7, #20]
 8016730:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      p_gpio->AFR[pin_position >> 3U] &= ~(0x0FUL << ((pin_position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8016732:	69fb      	ldr	r3, [r7, #28]
 8016734:	08da      	lsrs	r2, r3, #3
 8016736:	697b      	ldr	r3, [r7, #20]
 8016738:	3208      	adds	r2, #8
 801673a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801673e:	69fb      	ldr	r3, [r7, #28]
 8016740:	f003 0307 	and.w	r3, r3, #7
 8016744:	009b      	lsls	r3, r3, #2
 8016746:	220f      	movs	r2, #15
 8016748:	fa02 f303 	lsl.w	r3, r2, r3
 801674c:	43db      	mvns	r3, r3
 801674e:	69fa      	ldr	r2, [r7, #28]
 8016750:	08d2      	lsrs	r2, r2, #3
 8016752:	4019      	ands	r1, r3
 8016754:	697b      	ldr	r3, [r7, #20]
 8016756:	3208      	adds	r2, #8
 8016758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      p_gpio->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 801675c:	697b      	ldr	r3, [r7, #20]
 801675e:	689a      	ldr	r2, [r3, #8]
 8016760:	69fb      	ldr	r3, [r7, #28]
 8016762:	005b      	lsls	r3, r3, #1
 8016764:	2103      	movs	r1, #3
 8016766:	fa01 f303 	lsl.w	r3, r1, r3
 801676a:	43db      	mvns	r3, r3
 801676c:	401a      	ands	r2, r3
 801676e:	697b      	ldr	r3, [r7, #20]
 8016770:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      p_gpio->OTYPER  &= ~(GPIO_OTYPER_OT0 << pin_position);
 8016772:	697b      	ldr	r3, [r7, #20]
 8016774:	685a      	ldr	r2, [r3, #4]
 8016776:	2101      	movs	r1, #1
 8016778:	69fb      	ldr	r3, [r7, #28]
 801677a:	fa01 f303 	lsl.w	r3, r1, r3
 801677e:	43db      	mvns	r3, r3
 8016780:	401a      	ands	r2, r3
 8016782:	697b      	ldr	r3, [r7, #20]
 8016784:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      p_gpio->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8016786:	697b      	ldr	r3, [r7, #20]
 8016788:	68da      	ldr	r2, [r3, #12]
 801678a:	69fb      	ldr	r3, [r7, #28]
 801678c:	005b      	lsls	r3, r3, #1
 801678e:	2103      	movs	r1, #3
 8016790:	fa01 f303 	lsl.w	r3, r1, r3
 8016794:	43db      	mvns	r3, r3
 8016796:	401a      	ands	r2, r3
 8016798:	697b      	ldr	r3, [r7, #20]
 801679a:	60da      	str	r2, [r3, #12]
    }

    position++;
 801679c:	69bb      	ldr	r3, [r7, #24]
 801679e:	3301      	adds	r3, #1
 80167a0:	61bb      	str	r3, [r7, #24]
  while ((GPIO_Pin >> position) != 0U)
 80167a2:	683a      	ldr	r2, [r7, #0]
 80167a4:	69bb      	ldr	r3, [r7, #24]
 80167a6:	fa22 f303 	lsr.w	r3, r2, r3
 80167aa:	2b00      	cmp	r3, #0
 80167ac:	f47f af3c 	bne.w	8016628 <HAL_GPIO_DeInit+0x14>
  }
}
 80167b0:	bf00      	nop
 80167b2:	bf00      	nop
 80167b4:	3724      	adds	r7, #36	@ 0x24
 80167b6:	46bd      	mov	sp, r7
 80167b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167bc:	4770      	bx	lr
 80167be:	bf00      	nop
 80167c0:	46020000 	.word	0x46020000
 80167c4:	0802b080 	.word	0x0802b080
 80167c8:	46022000 	.word	0x46022000
 80167cc:	002f7f7f 	.word	0x002f7f7f

080167d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80167d0:	b480      	push	{r7}
 80167d2:	b085      	sub	sp, #20
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	6078      	str	r0, [r7, #4]
 80167d8:	460b      	mov	r3, r1
 80167da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	691a      	ldr	r2, [r3, #16]
 80167e0:	887b      	ldrh	r3, [r7, #2]
 80167e2:	4013      	ands	r3, r2
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d002      	beq.n	80167ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80167e8:	2301      	movs	r3, #1
 80167ea:	73fb      	strb	r3, [r7, #15]
 80167ec:	e001      	b.n	80167f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80167ee:	2300      	movs	r3, #0
 80167f0:	73fb      	strb	r3, [r7, #15]
  }

  return bitstatus;
 80167f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80167f4:	4618      	mov	r0, r3
 80167f6:	3714      	adds	r7, #20
 80167f8:	46bd      	mov	sp, r7
 80167fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167fe:	4770      	bx	lr

08016800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8016800:	b480      	push	{r7}
 8016802:	b083      	sub	sp, #12
 8016804:	af00      	add	r7, sp, #0
 8016806:	6078      	str	r0, [r7, #4]
 8016808:	460b      	mov	r3, r1
 801680a:	807b      	strh	r3, [r7, #2]
 801680c:	4613      	mov	r3, r2
 801680e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8016810:	787b      	ldrb	r3, [r7, #1]
 8016812:	2b00      	cmp	r3, #0
 8016814:	d003      	beq.n	801681e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8016816:	887a      	ldrh	r2, [r7, #2]
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 801681c:	e002      	b.n	8016824 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 801681e:	887a      	ldrh	r2, [r7, #2]
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8016824:	bf00      	nop
 8016826:	370c      	adds	r7, #12
 8016828:	46bd      	mov	sp, r7
 801682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801682e:	4770      	bx	lr

08016830 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8016830:	b580      	push	{r7, lr}
 8016832:	b082      	sub	sp, #8
 8016834:	af00      	add	r7, sp, #0
 8016836:	4603      	mov	r3, r0
 8016838:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 801683a:	4b0f      	ldr	r3, [pc, #60]	@ (8016878 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 801683c:	68da      	ldr	r2, [r3, #12]
 801683e:	88fb      	ldrh	r3, [r7, #6]
 8016840:	4013      	ands	r3, r2
 8016842:	2b00      	cmp	r3, #0
 8016844:	d006      	beq.n	8016854 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8016846:	4a0c      	ldr	r2, [pc, #48]	@ (8016878 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8016848:	88fb      	ldrh	r3, [r7, #6]
 801684a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 801684c:	88fb      	ldrh	r3, [r7, #6]
 801684e:	4618      	mov	r0, r3
 8016850:	f7ea ff26 	bl	80016a0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8016854:	4b08      	ldr	r3, [pc, #32]	@ (8016878 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8016856:	691a      	ldr	r2, [r3, #16]
 8016858:	88fb      	ldrh	r3, [r7, #6]
 801685a:	4013      	ands	r3, r2
 801685c:	2b00      	cmp	r3, #0
 801685e:	d006      	beq.n	801686e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8016860:	4a05      	ldr	r2, [pc, #20]	@ (8016878 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8016862:	88fb      	ldrh	r3, [r7, #6]
 8016864:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8016866:	88fb      	ldrh	r3, [r7, #6]
 8016868:	4618      	mov	r0, r3
 801686a:	f7ea ff28 	bl	80016be <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 801686e:	bf00      	nop
 8016870:	3708      	adds	r7, #8
 8016872:	46bd      	mov	sp, r7
 8016874:	bd80      	pop	{r7, pc}
 8016876:	bf00      	nop
 8016878:	46022000 	.word	0x46022000

0801687c <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 801687c:	b580      	push	{r7, lr}
 801687e:	b082      	sub	sp, #8
 8016880:	af00      	add	r7, sp, #0
 8016882:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if (hhash == NULL)
 8016884:	687b      	ldr	r3, [r7, #4]
 8016886:	2b00      	cmp	r3, #0
 8016888:	d101      	bne.n	801688e <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 801688a:	2301      	movs	r3, #1
 801688c:	e043      	b.n	8016916 <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if (hhash->State == HAL_HASH_STATE_RESET)
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8016894:	b2db      	uxtb	r3, r3
 8016896:	2b00      	cmp	r3, #0
 8016898:	d106      	bne.n	80168a8 <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	2200      	movs	r2, #0
 801689e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 80168a2:	6878      	ldr	r0, [r7, #4]
 80168a4:	f7f8 fc86 	bl	800f1b4 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 80168a8:	687b      	ldr	r3, [r7, #4]
 80168aa:	2202      	movs	r2, #2
 80168ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	2200      	movs	r2, #0
 80168b4:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 80168b6:	687b      	ldr	r3, [r7, #4]
 80168b8:	2200      	movs	r2, #0
 80168ba:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 80168bc:	687b      	ldr	r3, [r7, #4]
 80168be:	2200      	movs	r2, #0
 80168c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hhash->NbWordsAlreadyPushed = 0;
 80168c2:	687b      	ldr	r3, [r7, #4]
 80168c4:	2200      	movs	r2, #0
 80168c6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	2200      	movs	r2, #0
 80168cc:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 80168d0:	687b      	ldr	r3, [r7, #4]
 80168d2:	2201      	movs	r2, #1
 80168d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	2200      	movs	r2, #0
 80168dc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 80168e0:	4b0f      	ldr	r3, [pc, #60]	@ (8016920 <HAL_HASH_Init+0xa4>)
 80168e2:	681b      	ldr	r3, [r3, #0]
 80168e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	490c      	ldr	r1, [pc, #48]	@ (8016920 <HAL_HASH_Init+0xa4>)
 80168ee:	4313      	orrs	r3, r2
 80168f0:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
  __HAL_HASH_RESET_MDMAT();
 80168f2:	4b0b      	ldr	r3, [pc, #44]	@ (8016920 <HAL_HASH_Init+0xa4>)
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	4a0a      	ldr	r2, [pc, #40]	@ (8016920 <HAL_HASH_Init+0xa4>)
 80168f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80168fc:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	2200      	movs	r2, #0
 8016902:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	2201      	movs	r2, #1
 801690a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	2200      	movs	r2, #0
 8016912:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8016914:	2300      	movs	r3, #0
}
 8016916:	4618      	mov	r0, r3
 8016918:	3708      	adds	r7, #8
 801691a:	46bd      	mov	sp, r7
 801691c:	bd80      	pop	{r7, pc}
 801691e:	bf00      	nop
 8016920:	420c0400 	.word	0x420c0400

08016924 <HAL_HASH_InCpltCallback>:
  *         to the Peripheral.
  * @param  hhash HASH handle.
  * @retval None
  */
__weak void HAL_HASH_InCpltCallback(HASH_HandleTypeDef *hhash)
{
 8016924:	b480      	push	{r7}
 8016926:	b083      	sub	sp, #12
 8016928:	af00      	add	r7, sp, #0
 801692a:	6078      	str	r0, [r7, #4]
  UNUSED(hhash);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_HASH_InCpltCallback() can be implemented in the user file.
   */
}
 801692c:	bf00      	nop
 801692e:	370c      	adds	r7, #12
 8016930:	46bd      	mov	sp, r7
 8016932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016936:	4770      	bx	lr

08016938 <HAL_HASH_DgstCpltCallback>:
  *         relevant with DMA.
  * @param  hhash HASH handle.
  * @retval None
  */
__weak void HAL_HASH_DgstCpltCallback(HASH_HandleTypeDef *hhash)
{
 8016938:	b480      	push	{r7}
 801693a:	b083      	sub	sp, #12
 801693c:	af00      	add	r7, sp, #0
 801693e:	6078      	str	r0, [r7, #4]
  UNUSED(hhash);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_HASH_DgstCpltCallback() can be implemented in the user file.
   */
}
 8016940:	bf00      	nop
 8016942:	370c      	adds	r7, #12
 8016944:	46bd      	mov	sp, r7
 8016946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801694a:	4770      	bx	lr

0801694c <HAL_HASH_ErrorCallback>:
  *         to retrieve the error type.
  * @param  hhash HASH handle.
  * @retval None
  */
__weak void HAL_HASH_ErrorCallback(HASH_HandleTypeDef *hhash)
{
 801694c:	b480      	push	{r7}
 801694e:	b083      	sub	sp, #12
 8016950:	af00      	add	r7, sp, #0
 8016952:	6078      	str	r0, [r7, #4]
  UNUSED(hhash);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_HASH_ErrorCallback() can be implemented in the user file.
   */
}
 8016954:	bf00      	nop
 8016956:	370c      	adds	r7, #12
 8016958:	46bd      	mov	sp, r7
 801695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801695e:	4770      	bx	lr

08016960 <HAL_HASH_IRQHandler>:
  *        HAL_HASH_ErrorCallback() API is called so that user code can
  *        manage the error. The error type is available in hhash->Status field.
  * @retval None
  */
void HAL_HASH_IRQHandler(HASH_HandleTypeDef *hhash)
{
 8016960:	b580      	push	{r7, lr}
 8016962:	b082      	sub	sp, #8
 8016964:	af00      	add	r7, sp, #0
 8016966:	6078      	str	r0, [r7, #4]
  hhash->Status = HASH_IT(hhash);
 8016968:	6878      	ldr	r0, [r7, #4]
 801696a:	f000 faab 	bl	8016ec4 <HASH_IT>
 801696e:	4603      	mov	r3, r0
 8016970:	461a      	mov	r2, r3
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  if (hhash->Status != HAL_OK)
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801697e:	2b00      	cmp	r3, #0
 8016980:	d00c      	beq.n	801699c <HAL_HASH_IRQHandler+0x3c>
  {
    hhash->ErrorCode |= HAL_HASH_ERROR_IT;
 8016982:	687b      	ldr	r3, [r7, #4]
 8016984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016986:	f043 0201 	orr.w	r2, r3, #1
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	63da      	str	r2, [r3, #60]	@ 0x3c
#if (USE_HAL_HASH_REGISTER_CALLBACKS == 1)
    hhash->ErrorCallback(hhash);
#else
    HAL_HASH_ErrorCallback(hhash);
 801698e:	6878      	ldr	r0, [r7, #4]
 8016990:	f7ff ffdc 	bl	801694c <HAL_HASH_ErrorCallback>
#endif /* USE_HAL_HASH_REGISTER_CALLBACKS */
    /* After error handling by code user, reset HASH handle HAL status */
    hhash->Status = HAL_OK;
 8016994:	687b      	ldr	r3, [r7, #4]
 8016996:	2200      	movs	r2, #0
 8016998:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  }
}
 801699c:	bf00      	nop
 801699e:	3708      	adds	r7, #8
 80169a0:	46bd      	mov	sp, r7
 80169a2:	bd80      	pop	{r7, pc}

080169a4 <HAL_HASH_GetState>:
  * @note   The API yields the current state of the handle (BUSY, READY,...).
  * @param  hhash HASH handle.
  * @retval HAL HASH state
  */
HAL_HASH_StateTypeDef HAL_HASH_GetState(HASH_HandleTypeDef *hhash)
{
 80169a4:	b480      	push	{r7}
 80169a6:	b083      	sub	sp, #12
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
  return hhash->State;
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80169b2:	b2db      	uxtb	r3, r3
}
 80169b4:	4618      	mov	r0, r3
 80169b6:	370c      	adds	r7, #12
 80169b8:	46bd      	mov	sp, r7
 80169ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169be:	4770      	bx	lr

080169c0 <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size)
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b088      	sub	sp, #32
 80169c4:	af00      	add	r7, sp, #0
 80169c6:	60f8      	str	r0, [r7, #12]
 80169c8:	60b9      	str	r1, [r7, #8]
 80169ca:	607a      	str	r2, [r7, #4]
  uint32_t buffercounter;
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 80169cc:	68bb      	ldr	r3, [r7, #8]
 80169ce:	617b      	str	r3, [r7, #20]
  uint8_t tmp1;
  uint8_t tmp2;
  uint8_t tmp3;

  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 80169d0:	2300      	movs	r3, #0
 80169d2:	61fb      	str	r3, [r7, #28]
 80169d4:	e06a      	b.n	8016aac <HASH_WriteData+0xec>
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t *)inputaddr;
 80169d6:	697b      	ldr	r3, [r7, #20]
 80169d8:	4a63      	ldr	r2, [pc, #396]	@ (8016b68 <HASH_WriteData+0x1a8>)
 80169da:	681b      	ldr	r3, [r3, #0]
 80169dc:	6053      	str	r3, [r2, #4]
    inputaddr += 4U;
 80169de:	697b      	ldr	r3, [r7, #20]
 80169e0:	3304      	adds	r3, #4
 80169e2:	617b      	str	r3, [r7, #20]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && (((buffercounter * 4U) + 4U) < Size))
 80169e4:	68fb      	ldr	r3, [r7, #12]
 80169e6:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80169ea:	2b01      	cmp	r3, #1
 80169ec:	d15b      	bne.n	8016aa6 <HASH_WriteData+0xe6>
 80169ee:	69fb      	ldr	r3, [r7, #28]
 80169f0:	3301      	adds	r3, #1
 80169f2:	009b      	lsls	r3, r3, #2
 80169f4:	687a      	ldr	r2, [r7, #4]
 80169f6:	429a      	cmp	r2, r3
 80169f8:	d955      	bls.n	8016aa6 <HASH_WriteData+0xe6>
    {
      /* wait for flag BUSY not set before  Wait for DINIS = 1*/
      if ((buffercounter * 4U) >= 64U)
 80169fa:	69fb      	ldr	r3, [r7, #28]
 80169fc:	009b      	lsls	r3, r3, #2
 80169fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8016a00:	d90b      	bls.n	8016a1a <HASH_WriteData+0x5a>
      {
        if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 8016a02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016a06:	2201      	movs	r2, #1
 8016a08:	2108      	movs	r1, #8
 8016a0a:	68f8      	ldr	r0, [r7, #12]
 8016a0c:	f000 f9d4 	bl	8016db8 <HASH_WaitOnFlagUntilTimeout>
 8016a10:	4603      	mov	r3, r0
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d001      	beq.n	8016a1a <HASH_WriteData+0x5a>
        {
          return HAL_TIMEOUT;
 8016a16:	2303      	movs	r3, #3
 8016a18:	e0a2      	b.n	8016b60 <HASH_WriteData+0x1a0>
        }
      }
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 8016a1a:	4b53      	ldr	r3, [pc, #332]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a1e:	f003 0301 	and.w	r3, r3, #1
 8016a22:	2b01      	cmp	r3, #1
 8016a24:	d13f      	bne.n	8016aa6 <HASH_WriteData+0xe6>
      {
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 8016a26:	68fb      	ldr	r3, [r7, #12]
 8016a28:	2200      	movs	r2, #0
 8016a2a:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 8016a2e:	68fb      	ldr	r3, [r7, #12]
 8016a30:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016a34:	2b02      	cmp	r3, #2
 8016a36:	d004      	beq.n	8016a42 <HASH_WriteData+0x82>
 8016a38:	68fb      	ldr	r3, [r7, #12]
 8016a3a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016a3e:	2b04      	cmp	r3, #4
 8016a40:	d10b      	bne.n	8016a5a <HASH_WriteData+0x9a>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr = (uint8_t *)inputaddr;
 8016a42:	697b      	ldr	r3, [r7, #20]
 8016a44:	461a      	mov	r2, r3
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	60da      	str	r2, [r3, #12]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - ((buffercounter * 4U) + 4U);
 8016a4a:	69fb      	ldr	r3, [r7, #28]
 8016a4c:	3301      	adds	r3, #1
 8016a4e:	009b      	lsls	r3, r3, #2
 8016a50:	687a      	ldr	r2, [r7, #4]
 8016a52:	1ad2      	subs	r2, r2, r3
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	621a      	str	r2, [r3, #32]
 8016a58:	e01f      	b.n	8016a9a <HASH_WriteData+0xda>
        }
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 8016a5a:	68fb      	ldr	r3, [r7, #12]
 8016a5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016a60:	2b03      	cmp	r3, #3
 8016a62:	d004      	beq.n	8016a6e <HASH_WriteData+0xae>
 8016a64:	68fb      	ldr	r3, [r7, #12]
 8016a66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016a6a:	2b05      	cmp	r3, #5
 8016a6c:	d10b      	bne.n	8016a86 <HASH_WriteData+0xc6>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashKeyBuffPtr  = (uint8_t *)inputaddr;
 8016a6e:	697b      	ldr	r3, [r7, #20]
 8016a70:	461a      	mov	r2, r3
 8016a72:	68fb      	ldr	r3, [r7, #12]
 8016a74:	615a      	str	r2, [r3, #20]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashKeyCount  =  Size - ((buffercounter * 4U) + 4U);
 8016a76:	69fb      	ldr	r3, [r7, #28]
 8016a78:	3301      	adds	r3, #1
 8016a7a:	009b      	lsls	r3, r3, #2
 8016a7c:	687a      	ldr	r2, [r7, #4]
 8016a7e:	1ad2      	subs	r2, r2, r3
 8016a80:	68fb      	ldr	r3, [r7, #12]
 8016a82:	629a      	str	r2, [r3, #40]	@ 0x28
 8016a84:	e009      	b.n	8016a9a <HASH_WriteData+0xda>
        }
        else
        {
          /* Unexpected phase: unlock process and report error */
          hhash->State = HAL_HASH_STATE_READY;
 8016a86:	68fb      	ldr	r3, [r7, #12]
 8016a88:	2201      	movs	r2, #1
 8016a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          __HAL_UNLOCK(hhash);
 8016a8e:	68fb      	ldr	r3, [r7, #12]
 8016a90:	2200      	movs	r2, #0
 8016a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          return HAL_ERROR;
 8016a96:	2301      	movs	r3, #1
 8016a98:	e062      	b.n	8016b60 <HASH_WriteData+0x1a0>
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 8016a9a:	68fb      	ldr	r3, [r7, #12]
 8016a9c:	2208      	movs	r2, #8
 8016a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_OK;
 8016aa2:	2300      	movs	r3, #0
 8016aa4:	e05c      	b.n	8016b60 <HASH_WriteData+0x1a0>
  for (buffercounter = 0U; buffercounter < (Size / 4U); buffercounter++)
 8016aa6:	69fb      	ldr	r3, [r7, #28]
 8016aa8:	3301      	adds	r3, #1
 8016aaa:	61fb      	str	r3, [r7, #28]
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	089b      	lsrs	r3, r3, #2
 8016ab0:	69fa      	ldr	r2, [r7, #28]
 8016ab2:	429a      	cmp	r2, r3
 8016ab4:	d38f      	bcc.n	80169d6 <HASH_WriteData+0x16>
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */

  if ((Size % 4U) != 0U)
 8016ab6:	687b      	ldr	r3, [r7, #4]
 8016ab8:	f003 0303 	and.w	r3, r3, #3
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d04e      	beq.n	8016b5e <HASH_WriteData+0x19e>
  {
    if (hhash->Init.DataType == HASH_DATATYPE_16B)
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	681b      	ldr	r3, [r3, #0]
 8016ac4:	2b10      	cmp	r3, #16
 8016ac6:	d112      	bne.n	8016aee <HASH_WriteData+0x12e>
    {
      /* Write remaining input data */

      if ((Size % 4U) <= 2U)
 8016ac8:	687b      	ldr	r3, [r7, #4]
 8016aca:	f003 0303 	and.w	r3, r3, #3
 8016ace:	2b02      	cmp	r3, #2
 8016ad0:	d803      	bhi.n	8016ada <HASH_WriteData+0x11a>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 8016ad2:	697b      	ldr	r3, [r7, #20]
 8016ad4:	881a      	ldrh	r2, [r3, #0]
 8016ad6:	4b24      	ldr	r3, [pc, #144]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016ad8:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	f003 0303 	and.w	r3, r3, #3
 8016ae0:	2b03      	cmp	r3, #3
 8016ae2:	d13c      	bne.n	8016b5e <HASH_WriteData+0x19e>
      {
        HASH->DIN = *(uint32_t *)inputaddr;
 8016ae4:	697b      	ldr	r3, [r7, #20]
 8016ae6:	4a20      	ldr	r2, [pc, #128]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	6053      	str	r3, [r2, #4]
 8016aec:	e037      	b.n	8016b5e <HASH_WriteData+0x19e>
      }

    }
    else if ((hhash->Init.DataType == HASH_DATATYPE_8B)
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	681b      	ldr	r3, [r3, #0]
 8016af2:	2b20      	cmp	r3, #32
 8016af4:	d003      	beq.n	8016afe <HASH_WriteData+0x13e>
             || (hhash->Init.DataType == HASH_DATATYPE_1B))  /* byte swap or bit swap or */
 8016af6:	68fb      	ldr	r3, [r7, #12]
 8016af8:	681b      	ldr	r3, [r3, #0]
 8016afa:	2b30      	cmp	r3, #48	@ 0x30
 8016afc:	d12b      	bne.n	8016b56 <HASH_WriteData+0x196>
    {
      /* Write remaining input data */
      if ((Size % 4U) == 1U)
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	f003 0303 	and.w	r3, r3, #3
 8016b04:	2b01      	cmp	r3, #1
 8016b06:	d103      	bne.n	8016b10 <HASH_WriteData+0x150>
      {
        HASH->DIN = (uint32_t) * (uint8_t *)inputaddr;
 8016b08:	697b      	ldr	r3, [r7, #20]
 8016b0a:	781a      	ldrb	r2, [r3, #0]
 8016b0c:	4b16      	ldr	r3, [pc, #88]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016b0e:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 2U)
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	f003 0303 	and.w	r3, r3, #3
 8016b16:	2b02      	cmp	r3, #2
 8016b18:	d103      	bne.n	8016b22 <HASH_WriteData+0x162>
      {
        HASH->DIN = (uint32_t) * (uint16_t *)inputaddr;
 8016b1a:	697b      	ldr	r3, [r7, #20]
 8016b1c:	881a      	ldrh	r2, [r3, #0]
 8016b1e:	4b12      	ldr	r3, [pc, #72]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016b20:	605a      	str	r2, [r3, #4]
      }
      if ((Size % 4U) == 3U)
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	f003 0303 	and.w	r3, r3, #3
 8016b28:	2b03      	cmp	r3, #3
 8016b2a:	d118      	bne.n	8016b5e <HASH_WriteData+0x19e>
      {
        tmp1 = *(uint8_t *)inputaddr;
 8016b2c:	697b      	ldr	r3, [r7, #20]
 8016b2e:	781b      	ldrb	r3, [r3, #0]
 8016b30:	76fb      	strb	r3, [r7, #27]
        tmp2 = *(((uint8_t *)inputaddr) + 1U);
 8016b32:	697b      	ldr	r3, [r7, #20]
 8016b34:	3301      	adds	r3, #1
 8016b36:	781b      	ldrb	r3, [r3, #0]
 8016b38:	76bb      	strb	r3, [r7, #26]
        tmp3 = *(((uint8_t *)inputaddr) + 2U);
 8016b3a:	697b      	ldr	r3, [r7, #20]
 8016b3c:	3302      	adds	r3, #2
 8016b3e:	781b      	ldrb	r3, [r3, #0]
 8016b40:	767b      	strb	r3, [r7, #25]
        HASH->DIN = ((uint32_t)tmp1) | ((uint32_t)tmp2 << 8U) | ((uint32_t)tmp3 << 16U);
 8016b42:	7efa      	ldrb	r2, [r7, #27]
 8016b44:	7ebb      	ldrb	r3, [r7, #26]
 8016b46:	021b      	lsls	r3, r3, #8
 8016b48:	431a      	orrs	r2, r3
 8016b4a:	7e7b      	ldrb	r3, [r7, #25]
 8016b4c:	041b      	lsls	r3, r3, #16
 8016b4e:	4906      	ldr	r1, [pc, #24]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016b50:	4313      	orrs	r3, r2
 8016b52:	604b      	str	r3, [r1, #4]
      if ((Size % 4U) == 3U)
 8016b54:	e003      	b.n	8016b5e <HASH_WriteData+0x19e>
      }
    }
    else
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 8016b56:	697b      	ldr	r3, [r7, #20]
 8016b58:	4a03      	ldr	r2, [pc, #12]	@ (8016b68 <HASH_WriteData+0x1a8>)
 8016b5a:	681b      	ldr	r3, [r3, #0]
 8016b5c:	6053      	str	r3, [r2, #4]
    }
  }


  return  HAL_OK;
 8016b5e:	2300      	movs	r3, #0
}
 8016b60:	4618      	mov	r0, r3
 8016b62:	3720      	adds	r7, #32
 8016b64:	46bd      	mov	sp, r7
 8016b66:	bd80      	pop	{r7, pc}
 8016b68:	420c0400 	.word	0x420c0400

08016b6c <HASH_GetDigest>:
  * @param  pMsgDigest pointer to the computed digest.
  * @param  Size message digest size in bytes.
  * @retval None
  */
static void HASH_GetDigest(const uint8_t *pMsgDigest, uint8_t Size)
{
 8016b6c:	b480      	push	{r7}
 8016b6e:	b09d      	sub	sp, #116	@ 0x74
 8016b70:	af00      	add	r7, sp, #0
 8016b72:	6078      	str	r0, [r7, #4]
 8016b74:	460b      	mov	r3, r1
 8016b76:	70fb      	strb	r3, [r7, #3]
  uint32_t msgdigest = (uint32_t)pMsgDigest;
 8016b78:	687b      	ldr	r3, [r7, #4]
 8016b7a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  switch (Size)
 8016b7c:	78fb      	ldrb	r3, [r7, #3]
 8016b7e:	3b10      	subs	r3, #16
 8016b80:	2b10      	cmp	r3, #16
 8016b82:	f200 810d 	bhi.w	8016da0 <HASH_GetDigest+0x234>
 8016b86:	a201      	add	r2, pc, #4	@ (adr r2, 8016b8c <HASH_GetDigest+0x20>)
 8016b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016b8c:	08016bd1 	.word	0x08016bd1
 8016b90:	08016da1 	.word	0x08016da1
 8016b94:	08016da1 	.word	0x08016da1
 8016b98:	08016da1 	.word	0x08016da1
 8016b9c:	08016c1d 	.word	0x08016c1d
 8016ba0:	08016da1 	.word	0x08016da1
 8016ba4:	08016da1 	.word	0x08016da1
 8016ba8:	08016da1 	.word	0x08016da1
 8016bac:	08016da1 	.word	0x08016da1
 8016bb0:	08016da1 	.word	0x08016da1
 8016bb4:	08016da1 	.word	0x08016da1
 8016bb8:	08016da1 	.word	0x08016da1
 8016bbc:	08016c7d 	.word	0x08016c7d
 8016bc0:	08016da1 	.word	0x08016da1
 8016bc4:	08016da1 	.word	0x08016da1
 8016bc8:	08016da1 	.word	0x08016da1
 8016bcc:	08016d05 	.word	0x08016d05
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8016bd0:	4b77      	ldr	r3, [pc, #476]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016bd2:	68da      	ldr	r2, [r3, #12]
 8016bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016bd6:	65fa      	str	r2, [r7, #92]	@ 0x5c
  return __builtin_bswap32(value);
 8016bd8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8016bda:	ba12      	rev	r2, r2
 8016bdc:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016bde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016be0:	3304      	adds	r3, #4
 8016be2:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8016be4:	4b72      	ldr	r3, [pc, #456]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016be6:	691a      	ldr	r2, [r3, #16]
 8016be8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016bea:	663a      	str	r2, [r7, #96]	@ 0x60
 8016bec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8016bee:	ba12      	rev	r2, r2
 8016bf0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016bf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016bf4:	3304      	adds	r3, #4
 8016bf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8016bf8:	4b6d      	ldr	r3, [pc, #436]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016bfa:	695a      	ldr	r2, [r3, #20]
 8016bfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016bfe:	667a      	str	r2, [r7, #100]	@ 0x64
 8016c00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8016c02:	ba12      	rev	r2, r2
 8016c04:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c08:	3304      	adds	r3, #4
 8016c0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8016c0c:	4b68      	ldr	r3, [pc, #416]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c0e:	699a      	ldr	r2, [r3, #24]
 8016c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c12:	66ba      	str	r2, [r7, #104]	@ 0x68
 8016c14:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8016c16:	ba12      	rev	r2, r2
 8016c18:	601a      	str	r2, [r3, #0]
      break;
 8016c1a:	e0c2      	b.n	8016da2 <HASH_GetDigest+0x236>
    case 20:  /* SHA1 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8016c1c:	4b64      	ldr	r3, [pc, #400]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c1e:	68da      	ldr	r2, [r3, #12]
 8016c20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c22:	64ba      	str	r2, [r7, #72]	@ 0x48
 8016c24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016c26:	ba12      	rev	r2, r2
 8016c28:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c2c:	3304      	adds	r3, #4
 8016c2e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8016c30:	4b5f      	ldr	r3, [pc, #380]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c32:	691a      	ldr	r2, [r3, #16]
 8016c34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c36:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8016c38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8016c3a:	ba12      	rev	r2, r2
 8016c3c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c40:	3304      	adds	r3, #4
 8016c42:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8016c44:	4b5a      	ldr	r3, [pc, #360]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c46:	695a      	ldr	r2, [r3, #20]
 8016c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c4a:	653a      	str	r2, [r7, #80]	@ 0x50
 8016c4c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016c4e:	ba12      	rev	r2, r2
 8016c50:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c54:	3304      	adds	r3, #4
 8016c56:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8016c58:	4b55      	ldr	r3, [pc, #340]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c5a:	699a      	ldr	r2, [r3, #24]
 8016c5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c5e:	657a      	str	r2, [r7, #84]	@ 0x54
 8016c60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8016c62:	ba12      	rev	r2, r2
 8016c64:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c68:	3304      	adds	r3, #4
 8016c6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8016c6c:	4b50      	ldr	r3, [pc, #320]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c6e:	69da      	ldr	r2, [r3, #28]
 8016c70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c72:	65ba      	str	r2, [r7, #88]	@ 0x58
 8016c74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8016c76:	ba12      	rev	r2, r2
 8016c78:	601a      	str	r2, [r3, #0]
      break;
 8016c7a:	e092      	b.n	8016da2 <HASH_GetDigest+0x236>
    case 28:  /* SHA224 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8016c7c:	4b4c      	ldr	r3, [pc, #304]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c7e:	68da      	ldr	r2, [r3, #12]
 8016c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8016c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016c86:	ba12      	rev	r2, r2
 8016c88:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c8c:	3304      	adds	r3, #4
 8016c8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8016c90:	4b47      	ldr	r3, [pc, #284]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016c92:	691a      	ldr	r2, [r3, #16]
 8016c94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016c96:	633a      	str	r2, [r7, #48]	@ 0x30
 8016c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016c9a:	ba12      	rev	r2, r2
 8016c9c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016c9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016ca0:	3304      	adds	r3, #4
 8016ca2:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8016ca4:	4b42      	ldr	r3, [pc, #264]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016ca6:	695a      	ldr	r2, [r3, #20]
 8016ca8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016caa:	637a      	str	r2, [r7, #52]	@ 0x34
 8016cac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016cae:	ba12      	rev	r2, r2
 8016cb0:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016cb2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cb4:	3304      	adds	r3, #4
 8016cb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8016cb8:	4b3d      	ldr	r3, [pc, #244]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016cba:	699a      	ldr	r2, [r3, #24]
 8016cbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cbe:	63ba      	str	r2, [r7, #56]	@ 0x38
 8016cc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016cc2:	ba12      	rev	r2, r2
 8016cc4:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016cc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cc8:	3304      	adds	r3, #4
 8016cca:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8016ccc:	4b38      	ldr	r3, [pc, #224]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016cce:	69da      	ldr	r2, [r3, #28]
 8016cd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cd2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8016cd4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8016cd6:	ba12      	rev	r2, r2
 8016cd8:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016cda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cdc:	3304      	adds	r3, #4
 8016cde:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8016ce0:	4b34      	ldr	r3, [pc, #208]	@ (8016db4 <HASH_GetDigest+0x248>)
 8016ce2:	695a      	ldr	r2, [r3, #20]
 8016ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016ce6:	643a      	str	r2, [r7, #64]	@ 0x40
 8016ce8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8016cea:	ba12      	rev	r2, r2
 8016cec:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016cee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cf0:	3304      	adds	r3, #4
 8016cf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8016cf4:	4b2f      	ldr	r3, [pc, #188]	@ (8016db4 <HASH_GetDigest+0x248>)
 8016cf6:	699a      	ldr	r2, [r3, #24]
 8016cf8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016cfa:	647a      	str	r2, [r7, #68]	@ 0x44
 8016cfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016cfe:	ba12      	rev	r2, r2
 8016d00:	601a      	str	r2, [r3, #0]
      break;
 8016d02:	e04e      	b.n	8016da2 <HASH_GetDigest+0x236>
    case 32:   /* SHA256 */
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[0]);
 8016d04:	4b2a      	ldr	r3, [pc, #168]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016d06:	68da      	ldr	r2, [r3, #12]
 8016d08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d0a:	60fa      	str	r2, [r7, #12]
 8016d0c:	68fa      	ldr	r2, [r7, #12]
 8016d0e:	ba12      	rev	r2, r2
 8016d10:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d14:	3304      	adds	r3, #4
 8016d16:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[1]);
 8016d18:	4b25      	ldr	r3, [pc, #148]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016d1a:	691a      	ldr	r2, [r3, #16]
 8016d1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d1e:	613a      	str	r2, [r7, #16]
 8016d20:	693a      	ldr	r2, [r7, #16]
 8016d22:	ba12      	rev	r2, r2
 8016d24:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d28:	3304      	adds	r3, #4
 8016d2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[2]);
 8016d2c:	4b20      	ldr	r3, [pc, #128]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016d2e:	695a      	ldr	r2, [r3, #20]
 8016d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d32:	617a      	str	r2, [r7, #20]
 8016d34:	697a      	ldr	r2, [r7, #20]
 8016d36:	ba12      	rev	r2, r2
 8016d38:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d3c:	3304      	adds	r3, #4
 8016d3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[3]);
 8016d40:	4b1b      	ldr	r3, [pc, #108]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016d42:	699a      	ldr	r2, [r3, #24]
 8016d44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d46:	61ba      	str	r2, [r7, #24]
 8016d48:	69ba      	ldr	r2, [r7, #24]
 8016d4a:	ba12      	rev	r2, r2
 8016d4c:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d50:	3304      	adds	r3, #4
 8016d52:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH->HR[4]);
 8016d54:	4b16      	ldr	r3, [pc, #88]	@ (8016db0 <HASH_GetDigest+0x244>)
 8016d56:	69da      	ldr	r2, [r3, #28]
 8016d58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d5a:	61fa      	str	r2, [r7, #28]
 8016d5c:	69fa      	ldr	r2, [r7, #28]
 8016d5e:	ba12      	rev	r2, r2
 8016d60:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d64:	3304      	adds	r3, #4
 8016d66:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 8016d68:	4b12      	ldr	r3, [pc, #72]	@ (8016db4 <HASH_GetDigest+0x248>)
 8016d6a:	695a      	ldr	r2, [r3, #20]
 8016d6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d6e:	623a      	str	r2, [r7, #32]
 8016d70:	6a3a      	ldr	r2, [r7, #32]
 8016d72:	ba12      	rev	r2, r2
 8016d74:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d78:	3304      	adds	r3, #4
 8016d7a:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 8016d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8016db4 <HASH_GetDigest+0x248>)
 8016d7e:	699a      	ldr	r2, [r3, #24]
 8016d80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d82:	627a      	str	r2, [r7, #36]	@ 0x24
 8016d84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016d86:	ba12      	rev	r2, r2
 8016d88:	601a      	str	r2, [r3, #0]
      msgdigest += 4U;
 8016d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d8c:	3304      	adds	r3, #4
 8016d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
      *(uint32_t *)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 8016d90:	4b08      	ldr	r3, [pc, #32]	@ (8016db4 <HASH_GetDigest+0x248>)
 8016d92:	69da      	ldr	r2, [r3, #28]
 8016d94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8016d96:	62ba      	str	r2, [r7, #40]	@ 0x28
 8016d98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016d9a:	ba12      	rev	r2, r2
 8016d9c:	601a      	str	r2, [r3, #0]
      break;
 8016d9e:	e000      	b.n	8016da2 <HASH_GetDigest+0x236>
    default:
      break;
 8016da0:	bf00      	nop
  }
}
 8016da2:	bf00      	nop
 8016da4:	3774      	adds	r7, #116	@ 0x74
 8016da6:	46bd      	mov	sp, r7
 8016da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dac:	4770      	bx	lr
 8016dae:	bf00      	nop
 8016db0:	420c0400 	.word	0x420c0400
 8016db4:	420c0710 	.word	0x420c0710

08016db8 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Timeout)
{
 8016db8:	b580      	push	{r7, lr}
 8016dba:	b086      	sub	sp, #24
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	60f8      	str	r0, [r7, #12]
 8016dc0:	60b9      	str	r1, [r7, #8]
 8016dc2:	603b      	str	r3, [r7, #0]
 8016dc4:	4613      	mov	r3, r2
 8016dc6:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 8016dc8:	f7f9 ffa0 	bl	8010d0c <HAL_GetTick>
 8016dcc:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if (Status == RESET)
 8016dce:	79fb      	ldrb	r3, [r7, #7]
 8016dd0:	2b00      	cmp	r3, #0
 8016dd2:	d155      	bne.n	8016e80 <HASH_WaitOnFlagUntilTimeout+0xc8>
  {
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8016dd4:	e01c      	b.n	8016e10 <HASH_WaitOnFlagUntilTimeout+0x58>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8016dd6:	683b      	ldr	r3, [r7, #0]
 8016dd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016ddc:	d018      	beq.n	8016e10 <HASH_WaitOnFlagUntilTimeout+0x58>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8016dde:	f7f9 ff95 	bl	8010d0c <HAL_GetTick>
 8016de2:	4602      	mov	r2, r0
 8016de4:	697b      	ldr	r3, [r7, #20]
 8016de6:	1ad3      	subs	r3, r2, r3
 8016de8:	683a      	ldr	r2, [r7, #0]
 8016dea:	429a      	cmp	r2, r3
 8016dec:	d302      	bcc.n	8016df4 <HASH_WaitOnFlagUntilTimeout+0x3c>
 8016dee:	683b      	ldr	r3, [r7, #0]
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	d10d      	bne.n	8016e10 <HASH_WaitOnFlagUntilTimeout+0x58>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8016df4:	68fb      	ldr	r3, [r7, #12]
 8016df6:	2201      	movs	r2, #1
 8016df8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8016dfc:	68fb      	ldr	r3, [r7, #12]
 8016dfe:	2203      	movs	r2, #3
 8016e00:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8016e04:	68fb      	ldr	r3, [r7, #12]
 8016e06:	2200      	movs	r2, #0
 8016e08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8016e0c:	2303      	movs	r3, #3
 8016e0e:	e052      	b.n	8016eb6 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) == RESET)
 8016e10:	68bb      	ldr	r3, [r7, #8]
 8016e12:	2b08      	cmp	r3, #8
 8016e14:	d90a      	bls.n	8016e2c <HASH_WaitOnFlagUntilTimeout+0x74>
 8016e16:	4b2a      	ldr	r3, [pc, #168]	@ (8016ec0 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8016e18:	681a      	ldr	r2, [r3, #0]
 8016e1a:	68bb      	ldr	r3, [r7, #8]
 8016e1c:	4013      	ands	r3, r2
 8016e1e:	68ba      	ldr	r2, [r7, #8]
 8016e20:	429a      	cmp	r2, r3
 8016e22:	bf14      	ite	ne
 8016e24:	2301      	movne	r3, #1
 8016e26:	2300      	moveq	r3, #0
 8016e28:	b2db      	uxtb	r3, r3
 8016e2a:	e009      	b.n	8016e40 <HASH_WaitOnFlagUntilTimeout+0x88>
 8016e2c:	4b24      	ldr	r3, [pc, #144]	@ (8016ec0 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8016e2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	4013      	ands	r3, r2
 8016e34:	68ba      	ldr	r2, [r7, #8]
 8016e36:	429a      	cmp	r2, r3
 8016e38:	bf14      	ite	ne
 8016e3a:	2301      	movne	r3, #1
 8016e3c:	2300      	moveq	r3, #0
 8016e3e:	b2db      	uxtb	r3, r3
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d1c8      	bne.n	8016dd6 <HASH_WaitOnFlagUntilTimeout+0x1e>
 8016e44:	e036      	b.n	8016eb4 <HASH_WaitOnFlagUntilTimeout+0xfc>
  else
  {
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8016e46:	683b      	ldr	r3, [r7, #0]
 8016e48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016e4c:	d018      	beq.n	8016e80 <HASH_WaitOnFlagUntilTimeout+0xc8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8016e4e:	f7f9 ff5d 	bl	8010d0c <HAL_GetTick>
 8016e52:	4602      	mov	r2, r0
 8016e54:	697b      	ldr	r3, [r7, #20]
 8016e56:	1ad3      	subs	r3, r2, r3
 8016e58:	683a      	ldr	r2, [r7, #0]
 8016e5a:	429a      	cmp	r2, r3
 8016e5c:	d302      	bcc.n	8016e64 <HASH_WaitOnFlagUntilTimeout+0xac>
 8016e5e:	683b      	ldr	r3, [r7, #0]
 8016e60:	2b00      	cmp	r3, #0
 8016e62:	d10d      	bne.n	8016e80 <HASH_WaitOnFlagUntilTimeout+0xc8>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 8016e64:	68fb      	ldr	r3, [r7, #12]
 8016e66:	2201      	movs	r2, #1
 8016e68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	2203      	movs	r2, #3
 8016e70:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	2200      	movs	r2, #0
 8016e78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          return HAL_TIMEOUT;
 8016e7c:	2303      	movs	r3, #3
 8016e7e:	e01a      	b.n	8016eb6 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while (__HAL_HASH_GET_FLAG(Flag) != RESET)
 8016e80:	68bb      	ldr	r3, [r7, #8]
 8016e82:	2b08      	cmp	r3, #8
 8016e84:	d90a      	bls.n	8016e9c <HASH_WaitOnFlagUntilTimeout+0xe4>
 8016e86:	4b0e      	ldr	r3, [pc, #56]	@ (8016ec0 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8016e88:	681a      	ldr	r2, [r3, #0]
 8016e8a:	68bb      	ldr	r3, [r7, #8]
 8016e8c:	4013      	ands	r3, r2
 8016e8e:	68ba      	ldr	r2, [r7, #8]
 8016e90:	429a      	cmp	r2, r3
 8016e92:	bf0c      	ite	eq
 8016e94:	2301      	moveq	r3, #1
 8016e96:	2300      	movne	r3, #0
 8016e98:	b2db      	uxtb	r3, r3
 8016e9a:	e009      	b.n	8016eb0 <HASH_WaitOnFlagUntilTimeout+0xf8>
 8016e9c:	4b08      	ldr	r3, [pc, #32]	@ (8016ec0 <HASH_WaitOnFlagUntilTimeout+0x108>)
 8016e9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016ea0:	68bb      	ldr	r3, [r7, #8]
 8016ea2:	4013      	ands	r3, r2
 8016ea4:	68ba      	ldr	r2, [r7, #8]
 8016ea6:	429a      	cmp	r2, r3
 8016ea8:	bf0c      	ite	eq
 8016eaa:	2301      	moveq	r3, #1
 8016eac:	2300      	movne	r3, #0
 8016eae:	b2db      	uxtb	r3, r3
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d1c8      	bne.n	8016e46 <HASH_WaitOnFlagUntilTimeout+0x8e>
        }
      }
    }
  }
  return HAL_OK;
 8016eb4:	2300      	movs	r3, #0
}
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	3718      	adds	r7, #24
 8016eba:	46bd      	mov	sp, r7
 8016ebc:	bd80      	pop	{r7, pc}
 8016ebe:	bf00      	nop
 8016ec0:	420c0400 	.word	0x420c0400

08016ec4 <HASH_IT>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_IT(HASH_HandleTypeDef *hhash)
{
 8016ec4:	b580      	push	{r7, lr}
 8016ec6:	b082      	sub	sp, #8
 8016ec8:	af00      	add	r7, sp, #0
 8016eca:	6078      	str	r0, [r7, #4]
  if (hhash->State == HAL_HASH_STATE_BUSY)
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8016ed2:	b2db      	uxtb	r3, r3
 8016ed4:	2b02      	cmp	r3, #2
 8016ed6:	f040 80f1 	bne.w	80170bc <HASH_IT+0x1f8>
  {
    /* ITCounter must not be equal to 0 at this point. Report an error if this is the case. */
    if (hhash->HashITCounter == 0U)
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016ede:	2b00      	cmp	r3, #0
 8016ee0:	d10b      	bne.n	8016efa <HASH_IT+0x36>
    {
      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI | HASH_IT_DCI);
 8016ee2:	4b79      	ldr	r3, [pc, #484]	@ (80170c8 <HASH_IT+0x204>)
 8016ee4:	6a1b      	ldr	r3, [r3, #32]
 8016ee6:	4a78      	ldr	r2, [pc, #480]	@ (80170c8 <HASH_IT+0x204>)
 8016ee8:	f023 0303 	bic.w	r3, r3, #3
 8016eec:	6213      	str	r3, [r2, #32]
      /* HASH state set back to Ready to prevent any issue in user code
         present in HAL_HASH_ErrorCallback() */
      hhash->State = HAL_HASH_STATE_READY;
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	2201      	movs	r2, #1
 8016ef2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      return HAL_ERROR;
 8016ef6:	2301      	movs	r3, #1
 8016ef8:	e0e1      	b.n	80170be <HASH_IT+0x1fa>
    }
    else if (hhash->HashITCounter == 1U)
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016efe:	2b01      	cmp	r3, #1
 8016f00:	d103      	bne.n	8016f0a <HASH_IT+0x46>
    {
      /* This is the first call to HASH_IT, the first input data are about to be
         entered in the Peripheral. A specific processing is carried out at this point to
         start-up the processing. */
      hhash->HashITCounter = 2U;
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	2202      	movs	r2, #2
 8016f06:	625a      	str	r2, [r3, #36]	@ 0x24
 8016f08:	e002      	b.n	8016f10 <HASH_IT+0x4c>
    }
    else
    {
      /* Cruise speed reached, HashITCounter remains equal to 3 until the end of
        the HASH processing or the end of the current step for HMAC processing. */
      hhash->HashITCounter = 3U;
 8016f0a:	687b      	ldr	r3, [r7, #4]
 8016f0c:	2203      	movs	r2, #3
 8016f0e:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* If digest is ready */
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DCIS))
 8016f10:	4b6d      	ldr	r3, [pc, #436]	@ (80170c8 <HASH_IT+0x204>)
 8016f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f14:	f003 0302 	and.w	r3, r3, #2
 8016f18:	2b02      	cmp	r3, #2
 8016f1a:	d133      	bne.n	8016f84 <HASH_IT+0xc0>
    {
      /* Read the digest */
      HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	691a      	ldr	r2, [r3, #16]
 8016f20:	4b69      	ldr	r3, [pc, #420]	@ (80170c8 <HASH_IT+0x204>)
 8016f22:	681b      	ldr	r3, [r3, #0]
 8016f24:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d013      	beq.n	8016f54 <HASH_IT+0x90>
 8016f2c:	4b66      	ldr	r3, [pc, #408]	@ (80170c8 <HASH_IT+0x204>)
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8016f34:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016f38:	d00a      	beq.n	8016f50 <HASH_IT+0x8c>
 8016f3a:	4b63      	ldr	r3, [pc, #396]	@ (80170c8 <HASH_IT+0x204>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8016f42:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8016f46:	d101      	bne.n	8016f4c <HASH_IT+0x88>
 8016f48:	2320      	movs	r3, #32
 8016f4a:	e004      	b.n	8016f56 <HASH_IT+0x92>
 8016f4c:	2310      	movs	r3, #16
 8016f4e:	e002      	b.n	8016f56 <HASH_IT+0x92>
 8016f50:	231c      	movs	r3, #28
 8016f52:	e000      	b.n	8016f56 <HASH_IT+0x92>
 8016f54:	2314      	movs	r3, #20
 8016f56:	4619      	mov	r1, r3
 8016f58:	4610      	mov	r0, r2
 8016f5a:	f7ff fe07 	bl	8016b6c <HASH_GetDigest>

      /* Disable Interrupts */
      __HAL_HASH_DISABLE_IT(HASH_IT_DINI | HASH_IT_DCI);
 8016f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80170c8 <HASH_IT+0x204>)
 8016f60:	6a1b      	ldr	r3, [r3, #32]
 8016f62:	4a59      	ldr	r2, [pc, #356]	@ (80170c8 <HASH_IT+0x204>)
 8016f64:	f023 0303 	bic.w	r3, r3, #3
 8016f68:	6213      	str	r3, [r2, #32]
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	2201      	movs	r2, #1
 8016f6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 8016f72:	687b      	ldr	r3, [r7, #4]
 8016f74:	2201      	movs	r2, #1
 8016f76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      /* Call digest computation complete call back */
#if (USE_HAL_HASH_REGISTER_CALLBACKS == 1)
      hhash->DgstCpltCallback(hhash);
#else
      HAL_HASH_DgstCpltCallback(hhash);
 8016f7a:	6878      	ldr	r0, [r7, #4]
 8016f7c:	f7ff fcdc 	bl	8016938 <HAL_HASH_DgstCpltCallback>
#endif /* USE_HAL_HASH_REGISTER_CALLBACKS */

      return HAL_OK;
 8016f80:	2300      	movs	r3, #0
 8016f82:	e09c      	b.n	80170be <HASH_IT+0x1fa>
    }

    /* If Peripheral ready to accept new data */
    if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 8016f84:	4b50      	ldr	r3, [pc, #320]	@ (80170c8 <HASH_IT+0x204>)
 8016f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f88:	f003 0301 	and.w	r3, r3, #1
 8016f8c:	2b01      	cmp	r3, #1
 8016f8e:	f040 8093 	bne.w	80170b8 <HASH_IT+0x1f4>
    {

      /* If the suspension flag has been raised and if the processing is not about
         to end, suspend processing */
      if ((hhash->HashInCount != 0U) && (hhash->SuspendRequest == HAL_HASH_SUSPEND))
 8016f92:	687b      	ldr	r3, [r7, #4]
 8016f94:	6a1b      	ldr	r3, [r3, #32]
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d014      	beq.n	8016fc4 <HASH_IT+0x100>
 8016f9a:	687b      	ldr	r3, [r7, #4]
 8016f9c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8016fa0:	2b01      	cmp	r3, #1
 8016fa2:	d10f      	bne.n	8016fc4 <HASH_IT+0x100>
      {
        /* Disable Interrupts */
        __HAL_HASH_DISABLE_IT(HASH_IT_DINI | HASH_IT_DCI);
 8016fa4:	4b48      	ldr	r3, [pc, #288]	@ (80170c8 <HASH_IT+0x204>)
 8016fa6:	6a1b      	ldr	r3, [r3, #32]
 8016fa8:	4a47      	ldr	r2, [pc, #284]	@ (80170c8 <HASH_IT+0x204>)
 8016faa:	f023 0303 	bic.w	r3, r3, #3
 8016fae:	6213      	str	r3, [r2, #32]

        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	2200      	movs	r2, #0
 8016fb4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

        /* Change the HASH state */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	2208      	movs	r2, #8
 8016fbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_OK;
 8016fc0:	2300      	movs	r3, #0
 8016fc2:	e07c      	b.n	80170be <HASH_IT+0x1fa>
      }

      /* Enter input data in the Peripheral through HASH_Write_Block_Data() call and
        check whether the digest calculation has been triggered */
      if (HASH_Write_Block_Data(hhash) == HASH_DIGEST_CALCULATION_STARTED)
 8016fc4:	6878      	ldr	r0, [r7, #4]
 8016fc6:	f000 f881 	bl	80170cc <HASH_Write_Block_Data>
 8016fca:	4603      	mov	r3, r0
 8016fcc:	2b01      	cmp	r3, #1
 8016fce:	d173      	bne.n	80170b8 <HASH_IT+0x1f4>
        /* Call Input data transfer complete call back
           (called at the end of each step for HMAC) */
#if (USE_HAL_HASH_REGISTER_CALLBACKS == 1)
        hhash->InCpltCallback(hhash);
#else
        HAL_HASH_InCpltCallback(hhash);
 8016fd0:	6878      	ldr	r0, [r7, #4]
 8016fd2:	f7ff fca7 	bl	8016924 <HAL_HASH_InCpltCallback>
#endif /* USE_HAL_HASH_REGISTER_CALLBACKS */

        if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1)
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016fdc:	2b03      	cmp	r3, #3
 8016fde:	d133      	bne.n	8017048 <HASH_IT+0x184>
        {
          /* Wait until Peripheral is not busy anymore */
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 8016fe0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016fe4:	2201      	movs	r2, #1
 8016fe6:	2108      	movs	r1, #8
 8016fe8:	6878      	ldr	r0, [r7, #4]
 8016fea:	f7ff fee5 	bl	8016db8 <HASH_WaitOnFlagUntilTimeout>
 8016fee:	4603      	mov	r3, r0
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d007      	beq.n	8017004 <HASH_IT+0x140>
          {
            /* Disable Interrupts */
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI | HASH_IT_DCI);
 8016ff4:	4b34      	ldr	r3, [pc, #208]	@ (80170c8 <HASH_IT+0x204>)
 8016ff6:	6a1b      	ldr	r3, [r3, #32]
 8016ff8:	4a33      	ldr	r2, [pc, #204]	@ (80170c8 <HASH_IT+0x204>)
 8016ffa:	f023 0303 	bic.w	r3, r3, #3
 8016ffe:	6213      	str	r3, [r2, #32]
            return HAL_TIMEOUT;
 8017000:	2303      	movs	r3, #3
 8017002:	e05c      	b.n	80170be <HASH_IT+0x1fa>
          }
          /* Initialization start for HMAC STEP 2 */
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;        /* Move phase from Step 1 to Step 2 */
 8017004:	687b      	ldr	r3, [r7, #4]
 8017006:	2204      	movs	r2, #4
 8017008:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);  /* Set NBLW for the input message */
 801700c:	4b2e      	ldr	r3, [pc, #184]	@ (80170c8 <HASH_IT+0x204>)
 801700e:	689b      	ldr	r3, [r3, #8]
 8017010:	f023 021f 	bic.w	r2, r3, #31
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	69db      	ldr	r3, [r3, #28]
 8017018:	f003 0303 	and.w	r3, r3, #3
 801701c:	00db      	lsls	r3, r3, #3
 801701e:	492a      	ldr	r1, [pc, #168]	@ (80170c8 <HASH_IT+0x204>)
 8017020:	4313      	orrs	r3, r2
 8017022:	608b      	str	r3, [r1, #8]
          hhash->HashInCount = hhash->HashBuffSize;         /* Set the input data size (in bytes) */
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	69da      	ldr	r2, [r3, #28]
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	621a      	str	r2, [r3, #32]
          hhash->pHashInBuffPtr = hhash->pHashMsgBuffPtr;   /* Set the input data address */
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	699a      	ldr	r2, [r3, #24]
 8017030:	687b      	ldr	r3, [r7, #4]
 8017032:	60da      	str	r2, [r3, #12]
          hhash->HashITCounter = 1;                         /* Set ITCounter to 1 to indicate the start
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	2201      	movs	r2, #1
 8017038:	625a      	str	r2, [r3, #36]	@ 0x24
                                                               of a new phase */
          __HAL_HASH_ENABLE_IT(HASH_IT_DINI);               /* Enable IT (was disabled in HASH_Write_Block_Data) */
 801703a:	4b23      	ldr	r3, [pc, #140]	@ (80170c8 <HASH_IT+0x204>)
 801703c:	6a1b      	ldr	r3, [r3, #32]
 801703e:	4a22      	ldr	r2, [pc, #136]	@ (80170c8 <HASH_IT+0x204>)
 8017040:	f043 0301 	orr.w	r3, r3, #1
 8017044:	6213      	str	r3, [r2, #32]
 8017046:	e037      	b.n	80170b8 <HASH_IT+0x1f4>
        }
        else if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801704e:	2b04      	cmp	r3, #4
 8017050:	d132      	bne.n	80170b8 <HASH_IT+0x1f4>
        {
          /* Wait until Peripheral is not busy anymore */
          if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, HASH_TIMEOUTVALUE) != HAL_OK)
 8017052:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017056:	2201      	movs	r2, #1
 8017058:	2108      	movs	r1, #8
 801705a:	6878      	ldr	r0, [r7, #4]
 801705c:	f7ff feac 	bl	8016db8 <HASH_WaitOnFlagUntilTimeout>
 8017060:	4603      	mov	r3, r0
 8017062:	2b00      	cmp	r3, #0
 8017064:	d007      	beq.n	8017076 <HASH_IT+0x1b2>
          {
            /* Disable Interrupts */
            __HAL_HASH_DISABLE_IT(HASH_IT_DINI | HASH_IT_DCI);
 8017066:	4b18      	ldr	r3, [pc, #96]	@ (80170c8 <HASH_IT+0x204>)
 8017068:	6a1b      	ldr	r3, [r3, #32]
 801706a:	4a17      	ldr	r2, [pc, #92]	@ (80170c8 <HASH_IT+0x204>)
 801706c:	f023 0303 	bic.w	r3, r3, #3
 8017070:	6213      	str	r3, [r2, #32]
            return HAL_TIMEOUT;
 8017072:	2303      	movs	r3, #3
 8017074:	e023      	b.n	80170be <HASH_IT+0x1fa>
          }
          /* Initialization start for HMAC STEP 3 */
          hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;         /* Move phase from Step 2 to Step 3 */
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	2205      	movs	r2, #5
 801707a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
          __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);   /* Set NBLW for the key */
 801707e:	4b12      	ldr	r3, [pc, #72]	@ (80170c8 <HASH_IT+0x204>)
 8017080:	689b      	ldr	r3, [r3, #8]
 8017082:	f023 021f 	bic.w	r2, r3, #31
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	685b      	ldr	r3, [r3, #4]
 801708a:	f003 0303 	and.w	r3, r3, #3
 801708e:	00db      	lsls	r3, r3, #3
 8017090:	490d      	ldr	r1, [pc, #52]	@ (80170c8 <HASH_IT+0x204>)
 8017092:	4313      	orrs	r3, r2
 8017094:	608b      	str	r3, [r1, #8]
          hhash->HashInCount = hhash->Init.KeySize;          /* Set the key size (in bytes) */
 8017096:	687b      	ldr	r3, [r7, #4]
 8017098:	685a      	ldr	r2, [r3, #4]
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	621a      	str	r2, [r3, #32]
          hhash->pHashInBuffPtr = hhash->Init.pKey;          /* Set the key address */
 801709e:	687b      	ldr	r3, [r7, #4]
 80170a0:	689a      	ldr	r2, [r3, #8]
 80170a2:	687b      	ldr	r3, [r7, #4]
 80170a4:	60da      	str	r2, [r3, #12]
          hhash->HashITCounter = 1;                          /* Set ITCounter to 1 to indicate the start
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	2201      	movs	r2, #1
 80170aa:	625a      	str	r2, [r3, #36]	@ 0x24
                                                                of a new phase */
          __HAL_HASH_ENABLE_IT(HASH_IT_DINI);                /* Enable IT (was disabled in HASH_Write_Block_Data) */
 80170ac:	4b06      	ldr	r3, [pc, #24]	@ (80170c8 <HASH_IT+0x204>)
 80170ae:	6a1b      	ldr	r3, [r3, #32]
 80170b0:	4a05      	ldr	r2, [pc, #20]	@ (80170c8 <HASH_IT+0x204>)
 80170b2:	f043 0301 	orr.w	r3, r3, #1
 80170b6:	6213      	str	r3, [r2, #32]
        }
      } /* if (HASH_Write_Block_Data(hhash) == HASH_DIGEST_CALCULATION_STARTED) */
    }  /* if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))*/

    /* Return function status */
    return HAL_OK;
 80170b8:	2300      	movs	r3, #0
 80170ba:	e000      	b.n	80170be <HASH_IT+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 80170bc:	2302      	movs	r3, #2
  }
}
 80170be:	4618      	mov	r0, r3
 80170c0:	3708      	adds	r7, #8
 80170c2:	46bd      	mov	sp, r7
 80170c4:	bd80      	pop	{r7, pc}
 80170c6:	bf00      	nop
 80170c8:	420c0400 	.word	0x420c0400

080170cc <HASH_Write_Block_Data>:
  * @param  hhash HASH handle.
  * @note   HASH_Write_Block_Data() is called under interruption by HASH_IT().
  * @retval HAL status
  */
static uint32_t HASH_Write_Block_Data(HASH_HandleTypeDef *hhash)
{
 80170cc:	b580      	push	{r7, lr}
 80170ce:	b086      	sub	sp, #24
 80170d0:	af00      	add	r7, sp, #0
 80170d2:	6078      	str	r0, [r7, #4]
  uint32_t inputaddr;
  uint32_t buffercounter;
  uint32_t inputcounter;
  uint32_t ret = HASH_DIGEST_CALCULATION_NOT_STARTED;
 80170d4:	2300      	movs	r3, #0
 80170d6:	60fb      	str	r3, [r7, #12]

  /* If there are more than 64 bytes remaining to be entered */
  if (hhash->HashInCount > 64U)
 80170d8:	687b      	ldr	r3, [r7, #4]
 80170da:	6a1b      	ldr	r3, [r3, #32]
 80170dc:	2b40      	cmp	r3, #64	@ 0x40
 80170de:	d93c      	bls.n	801715a <HASH_Write_Block_Data+0x8e>
  {
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	68db      	ldr	r3, [r3, #12]
 80170e4:	617b      	str	r3, [r7, #20]
    /* Write the Input block in the Data IN register
      (16 32-bit words, or 64 bytes are entered) */
    for (buffercounter = 0U; buffercounter < 64U; buffercounter += 4U)
 80170e6:	2300      	movs	r3, #0
 80170e8:	613b      	str	r3, [r7, #16]
 80170ea:	e009      	b.n	8017100 <HASH_Write_Block_Data+0x34>
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 80170ec:	697b      	ldr	r3, [r7, #20]
 80170ee:	4a3a      	ldr	r2, [pc, #232]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 80170f0:	681b      	ldr	r3, [r3, #0]
 80170f2:	6053      	str	r3, [r2, #4]
      inputaddr += 4U;
 80170f4:	697b      	ldr	r3, [r7, #20]
 80170f6:	3304      	adds	r3, #4
 80170f8:	617b      	str	r3, [r7, #20]
    for (buffercounter = 0U; buffercounter < 64U; buffercounter += 4U)
 80170fa:	693b      	ldr	r3, [r7, #16]
 80170fc:	3304      	adds	r3, #4
 80170fe:	613b      	str	r3, [r7, #16]
 8017100:	693b      	ldr	r3, [r7, #16]
 8017102:	2b3f      	cmp	r3, #63	@ 0x3f
 8017104:	d9f2      	bls.n	80170ec <HASH_Write_Block_Data+0x20>
    }
    /* If this is the start of input data entering, an additional word
      must be entered to start up the HASH processing */
    if (hhash->HashITCounter == 2U)
 8017106:	687b      	ldr	r3, [r7, #4]
 8017108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801710a:	2b02      	cmp	r3, #2
 801710c:	d118      	bne.n	8017140 <HASH_Write_Block_Data+0x74>
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 801710e:	697b      	ldr	r3, [r7, #20]
 8017110:	4a31      	ldr	r2, [pc, #196]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	6053      	str	r3, [r2, #4]
      if (hhash->HashInCount >= 68U)
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	6a1b      	ldr	r3, [r3, #32]
 801711a:	2b43      	cmp	r3, #67	@ 0x43
 801711c:	d90c      	bls.n	8017138 <HASH_Write_Block_Data+0x6c>
      {
        /* There are still data waiting to be entered in the Peripheral.
           Decrement buffer counter and set pointer to the proper
           memory location for the next data entering round. */
        hhash->HashInCount -= 68U;
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	6a1b      	ldr	r3, [r3, #32]
 8017122:	f1a3 0244 	sub.w	r2, r3, #68	@ 0x44
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	621a      	str	r2, [r3, #32]
        hhash->pHashInBuffPtr += 68U;
 801712a:	687b      	ldr	r3, [r7, #4]
 801712c:	68db      	ldr	r3, [r3, #12]
 801712e:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8017132:	687b      	ldr	r3, [r7, #4]
 8017134:	60da      	str	r2, [r3, #12]
 8017136:	e049      	b.n	80171cc <HASH_Write_Block_Data+0x100>
      }
      else
      {
        /* All the input buffer has been fed to the HW. */
        hhash->HashInCount = 0U;
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	2200      	movs	r2, #0
 801713c:	621a      	str	r2, [r3, #32]
 801713e:	e045      	b.n	80171cc <HASH_Write_Block_Data+0x100>
    else
    {
      /* 64 bytes have been entered and there are still some remaining:
         Decrement buffer counter and set pointer to the proper
        memory location for the next data entering round.*/
      hhash->HashInCount -= 64U;
 8017140:	687b      	ldr	r3, [r7, #4]
 8017142:	6a1b      	ldr	r3, [r3, #32]
 8017144:	f1a3 0240 	sub.w	r2, r3, #64	@ 0x40
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	621a      	str	r2, [r3, #32]
      hhash->pHashInBuffPtr += 64U;
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8017154:	687b      	ldr	r3, [r7, #4]
 8017156:	60da      	str	r2, [r3, #12]
 8017158:	e038      	b.n	80171cc <HASH_Write_Block_Data+0x100>
  {
    /* 64 or less bytes remain to be entered. This is the last
      data entering round. */

    /* Get the buffer address */
    inputaddr = (uint32_t)hhash->pHashInBuffPtr;
 801715a:	687b      	ldr	r3, [r7, #4]
 801715c:	68db      	ldr	r3, [r3, #12]
 801715e:	617b      	str	r3, [r7, #20]
    /* Get the buffer counter */
    inputcounter = hhash->HashInCount;
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	6a1b      	ldr	r3, [r3, #32]
 8017164:	60bb      	str	r3, [r7, #8]
    /* Disable Interrupts */
    __HAL_HASH_DISABLE_IT(HASH_IT_DINI);
 8017166:	4b1c      	ldr	r3, [pc, #112]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 8017168:	6a1b      	ldr	r3, [r3, #32]
 801716a:	4a1b      	ldr	r2, [pc, #108]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 801716c:	f023 0301 	bic.w	r3, r3, #1
 8017170:	6213      	str	r3, [r2, #32]

    /* Write the Input block in the Data IN register */
    for (buffercounter = 0U; buffercounter < ((inputcounter + 3U) / 4U); buffercounter++)
 8017172:	2300      	movs	r3, #0
 8017174:	613b      	str	r3, [r7, #16]
 8017176:	e009      	b.n	801718c <HASH_Write_Block_Data+0xc0>
    {
      HASH->DIN = *(uint32_t *)inputaddr;
 8017178:	697b      	ldr	r3, [r7, #20]
 801717a:	4a17      	ldr	r2, [pc, #92]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	6053      	str	r3, [r2, #4]
      inputaddr += 4U;
 8017180:	697b      	ldr	r3, [r7, #20]
 8017182:	3304      	adds	r3, #4
 8017184:	617b      	str	r3, [r7, #20]
    for (buffercounter = 0U; buffercounter < ((inputcounter + 3U) / 4U); buffercounter++)
 8017186:	693b      	ldr	r3, [r7, #16]
 8017188:	3301      	adds	r3, #1
 801718a:	613b      	str	r3, [r7, #16]
 801718c:	68bb      	ldr	r3, [r7, #8]
 801718e:	3303      	adds	r3, #3
 8017190:	089b      	lsrs	r3, r3, #2
 8017192:	693a      	ldr	r2, [r7, #16]
 8017194:	429a      	cmp	r2, r3
 8017196:	d3ef      	bcc.n	8017178 <HASH_Write_Block_Data+0xac>
    }

    if (hhash->Accumulation == 1U)
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801719c:	2b01      	cmp	r3, #1
 801719e:	d10a      	bne.n	80171b6 <HASH_Write_Block_Data+0xea>
    {
      /* Field accumulation is set, API only feeds data to the Peripheral and under interruption.
         The digest computation will be started when the last buffer data are entered. */

      /* Reset multi buffers accumulation flag */
      hhash->Accumulation = 0U;
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	2200      	movs	r2, #0
 80171a4:	641a      	str	r2, [r3, #64]	@ 0x40
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 80171a6:	687b      	ldr	r3, [r7, #4]
 80171a8:	2201      	movs	r2, #1
 80171aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      /* Call Input data transfer complete call back */
#if (USE_HAL_HASH_REGISTER_CALLBACKS == 1)
      hhash->InCpltCallback(hhash);
#else
      HAL_HASH_InCpltCallback(hhash);
 80171ae:	6878      	ldr	r0, [r7, #4]
 80171b0:	f7ff fbb8 	bl	8016924 <HAL_HASH_InCpltCallback>
 80171b4:	e007      	b.n	80171c6 <HASH_Write_Block_Data+0xfa>
#endif /* USE_HAL_HASH_REGISTER_CALLBACKS */
    }
    else
    {
      /* Start the Digest calculation */
      __HAL_HASH_START_DIGEST();
 80171b6:	4b08      	ldr	r3, [pc, #32]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 80171b8:	689b      	ldr	r3, [r3, #8]
 80171ba:	4a07      	ldr	r2, [pc, #28]	@ (80171d8 <HASH_Write_Block_Data+0x10c>)
 80171bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80171c0:	6093      	str	r3, [r2, #8]
      /* Return indication that digest calculation has started:
         this return value triggers the call to Input data transfer
         complete call back as well as the proper transition from
         one step to another in HMAC mode. */
      ret = HASH_DIGEST_CALCULATION_STARTED;
 80171c2:	2301      	movs	r3, #1
 80171c4:	60fb      	str	r3, [r7, #12]
    }
    /* Reset buffer counter */
    hhash->HashInCount = 0;
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	2200      	movs	r2, #0
 80171ca:	621a      	str	r2, [r3, #32]
  }

  /* Return whether or digest calculation has started */
  return ret;
 80171cc:	68fb      	ldr	r3, [r7, #12]
}
 80171ce:	4618      	mov	r0, r3
 80171d0:	3718      	adds	r7, #24
 80171d2:	46bd      	mov	sp, r7
 80171d4:	bd80      	pop	{r7, pc}
 80171d6:	bf00      	nop
 80171d8:	420c0400 	.word	0x420c0400

080171dc <HASH_Start>:
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Start(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size, uint8_t *pOutBuffer,
                             uint32_t Timeout, uint32_t Algorithm)
{
 80171dc:	b580      	push	{r7, lr}
 80171de:	b088      	sub	sp, #32
 80171e0:	af00      	add	r7, sp, #0
 80171e2:	60f8      	str	r0, [r7, #12]
 80171e4:	60b9      	str	r1, [r7, #8]
 80171e6:	607a      	str	r2, [r7, #4]
 80171e8:	603b      	str	r3, [r7, #0]
  const uint8_t *pInBuffer_tmp;  /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp; /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 80171ea:	68fb      	ldr	r3, [r7, #12]
 80171ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80171f0:	75fb      	strb	r3, [r7, #23]


  /* Initiate HASH processing in case of start or resumption */
  if ((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 80171f2:	7dfb      	ldrb	r3, [r7, #23]
 80171f4:	2b01      	cmp	r3, #1
 80171f6:	d003      	beq.n	8017200 <HASH_Start+0x24>
 80171f8:	7dfb      	ldrb	r3, [r7, #23]
 80171fa:	2b08      	cmp	r3, #8
 80171fc:	f040 80c7 	bne.w	801738e <HASH_Start+0x1b2>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (pOutBuffer == NULL))
 8017200:	68bb      	ldr	r3, [r7, #8]
 8017202:	2b00      	cmp	r3, #0
 8017204:	d002      	beq.n	801720c <HASH_Start+0x30>
 8017206:	683b      	ldr	r3, [r7, #0]
 8017208:	2b00      	cmp	r3, #0
 801720a:	d105      	bne.n	8017218 <HASH_Start+0x3c>
    {
      hhash->State = HAL_HASH_STATE_READY;
 801720c:	68fb      	ldr	r3, [r7, #12]
 801720e:	2201      	movs	r2, #1
 8017210:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      return  HAL_ERROR;
 8017214:	2301      	movs	r3, #1
 8017216:	e0bb      	b.n	8017390 <HASH_Start+0x1b4>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 8017218:	68fb      	ldr	r3, [r7, #12]
 801721a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801721e:	2b01      	cmp	r3, #1
 8017220:	d101      	bne.n	8017226 <HASH_Start+0x4a>
 8017222:	2302      	movs	r3, #2
 8017224:	e0b4      	b.n	8017390 <HASH_Start+0x1b4>
 8017226:	68fb      	ldr	r3, [r7, #12]
 8017228:	2201      	movs	r2, #1
 801722a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Check if initialization phase has not been already performed */
    if (hhash->Phase == HAL_HASH_PHASE_READY)
 801722e:	68fb      	ldr	r3, [r7, #12]
 8017230:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017234:	2b01      	cmp	r3, #1
 8017236:	d123      	bne.n	8017280 <HASH_Start+0xa4>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	2202      	movs	r2, #2
 801723c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Select the HASH algorithm, clear HMAC mode and long key selection bit, reset the HASH processor core */
      MODIFY_REG(HASH->CR, HASH_CR_LKEY | HASH_CR_ALGO | HASH_CR_MODE | HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 8017240:	4b55      	ldr	r3, [pc, #340]	@ (8017398 <HASH_Start+0x1bc>)
 8017242:	681b      	ldr	r3, [r3, #0]
 8017244:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8017248:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 801724c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801724e:	4313      	orrs	r3, r2
 8017250:	4a51      	ldr	r2, [pc, #324]	@ (8017398 <HASH_Start+0x1bc>)
 8017252:	f043 0304 	orr.w	r3, r3, #4
 8017256:	6013      	str	r3, [r2, #0]

      /* Configure the number of valid bits in last word of the message */
      __HAL_HASH_SET_NBVALIDBITS(Size);
 8017258:	4b4f      	ldr	r3, [pc, #316]	@ (8017398 <HASH_Start+0x1bc>)
 801725a:	689b      	ldr	r3, [r3, #8]
 801725c:	f023 021f 	bic.w	r2, r3, #31
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	f003 0303 	and.w	r3, r3, #3
 8017266:	00db      	lsls	r3, r3, #3
 8017268:	494b      	ldr	r1, [pc, #300]	@ (8017398 <HASH_Start+0x1bc>)
 801726a:	4313      	orrs	r3, r2
 801726c:	608b      	str	r3, [r1, #8]

      /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
      input parameters of HASH_WriteData() */
      pInBuffer_tmp = (const uint8_t *)pInBuffer;   /* pInBuffer_tmp is set to the input data address */
 801726e:	68bb      	ldr	r3, [r7, #8]
 8017270:	61fb      	str	r3, [r7, #28]
      Size_tmp = Size;             /* Size_tmp contains the input data size in bytes */
 8017272:	687b      	ldr	r3, [r7, #4]
 8017274:	61bb      	str	r3, [r7, #24]

      /* Set the phase */
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 8017276:	68fb      	ldr	r3, [r7, #12]
 8017278:	2202      	movs	r2, #2
 801727a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 801727e:	e02f      	b.n	80172e0 <HASH_Start+0x104>
    }
    else if (hhash->Phase == HAL_HASH_PHASE_PROCESS)
 8017280:	68fb      	ldr	r3, [r7, #12]
 8017282:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017286:	2b02      	cmp	r3, #2
 8017288:	d120      	bne.n	80172cc <HASH_Start+0xf0>
    {
      /* if the Peripheral has already been initialized, two cases are possible */

      /* Process resumption time ... */
      if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 801728a:	68fb      	ldr	r3, [r7, #12]
 801728c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8017290:	b2db      	uxtb	r3, r3
 8017292:	2b08      	cmp	r3, #8
 8017294:	d106      	bne.n	80172a4 <HASH_Start+0xc8>
      {
        /* Since this is resumption, pInBuffer_tmp and Size_tmp are not set
        to the API input parameters but to those saved beforehand by HASH_WriteData()
        when the processing was suspended */
        pInBuffer_tmp = (const uint8_t *)hhash->pHashInBuffPtr;
 8017296:	68fb      	ldr	r3, [r7, #12]
 8017298:	68db      	ldr	r3, [r3, #12]
 801729a:	61fb      	str	r3, [r7, #28]
        Size_tmp = hhash->HashInCount;
 801729c:	68fb      	ldr	r3, [r7, #12]
 801729e:	6a1b      	ldr	r3, [r3, #32]
 80172a0:	61bb      	str	r3, [r7, #24]
 80172a2:	e00e      	b.n	80172c2 <HASH_Start+0xe6>
      /* ... or multi-buffer HASH processing end */
      else
      {
        /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
        input parameters of HASH_WriteData() */
        pInBuffer_tmp = (const uint8_t *)pInBuffer;
 80172a4:	68bb      	ldr	r3, [r7, #8]
 80172a6:	61fb      	str	r3, [r7, #28]
        Size_tmp = Size;
 80172a8:	687b      	ldr	r3, [r7, #4]
 80172aa:	61bb      	str	r3, [r7, #24]
        /* Configure the number of valid bits in last word of the message */
        __HAL_HASH_SET_NBVALIDBITS(Size);
 80172ac:	4b3a      	ldr	r3, [pc, #232]	@ (8017398 <HASH_Start+0x1bc>)
 80172ae:	689b      	ldr	r3, [r3, #8]
 80172b0:	f023 021f 	bic.w	r2, r3, #31
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	f003 0303 	and.w	r3, r3, #3
 80172ba:	00db      	lsls	r3, r3, #3
 80172bc:	4936      	ldr	r1, [pc, #216]	@ (8017398 <HASH_Start+0x1bc>)
 80172be:	4313      	orrs	r3, r2
 80172c0:	608b      	str	r3, [r1, #8]
      }
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 80172c2:	68fb      	ldr	r3, [r7, #12]
 80172c4:	2202      	movs	r2, #2
 80172c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80172ca:	e009      	b.n	80172e0 <HASH_Start+0x104>
    }
    else
    {
      /* Phase error */
      hhash->State = HAL_HASH_STATE_READY;
 80172cc:	68fb      	ldr	r3, [r7, #12]
 80172ce:	2201      	movs	r2, #1
 80172d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 80172d4:	68fb      	ldr	r3, [r7, #12]
 80172d6:	2200      	movs	r2, #0
 80172d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Return function status */
      return HAL_ERROR;
 80172dc:	2301      	movs	r3, #1
 80172de:	e057      	b.n	8017390 <HASH_Start+0x1b4>
    }


    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 80172e0:	69ba      	ldr	r2, [r7, #24]
 80172e2:	69f9      	ldr	r1, [r7, #28]
 80172e4:	68f8      	ldr	r0, [r7, #12]
 80172e6:	f7ff fb6b 	bl	80169c0 <HASH_WriteData>
 80172ea:	4603      	mov	r3, r0
 80172ec:	461a      	mov	r2, r3
 80172ee:	68fb      	ldr	r3, [r7, #12]
 80172f0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (hhash->Status != HAL_OK)
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d003      	beq.n	8017306 <HASH_Start+0x12a>
    {
      return hhash->Status;
 80172fe:	68fb      	ldr	r3, [r7, #12]
 8017300:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017304:	e044      	b.n	8017390 <HASH_Start+0x1b4>
    }

    /* If the process has not been suspended, carry on to digest calculation */
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 8017306:	68fb      	ldr	r3, [r7, #12]
 8017308:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 801730c:	b2db      	uxtb	r3, r3
 801730e:	2b08      	cmp	r3, #8
 8017310:	d037      	beq.n	8017382 <HASH_Start+0x1a6>
    {
      /* Start the Digest calculation */
      __HAL_HASH_START_DIGEST();
 8017312:	4b21      	ldr	r3, [pc, #132]	@ (8017398 <HASH_Start+0x1bc>)
 8017314:	689b      	ldr	r3, [r3, #8]
 8017316:	4a20      	ldr	r2, [pc, #128]	@ (8017398 <HASH_Start+0x1bc>)
 8017318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801731c:	6093      	str	r3, [r2, #8]

      /* Wait for DCIS flag to be set */
      if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 801731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017320:	2200      	movs	r2, #0
 8017322:	2102      	movs	r1, #2
 8017324:	68f8      	ldr	r0, [r7, #12]
 8017326:	f7ff fd47 	bl	8016db8 <HASH_WaitOnFlagUntilTimeout>
 801732a:	4603      	mov	r3, r0
 801732c:	2b00      	cmp	r3, #0
 801732e:	d001      	beq.n	8017334 <HASH_Start+0x158>
      {
        return HAL_TIMEOUT;
 8017330:	2303      	movs	r3, #3
 8017332:	e02d      	b.n	8017390 <HASH_Start+0x1b4>
      }

      /* Read the message digest */
      HASH_GetDigest(pOutBuffer, HASH_DIGEST_LENGTH());
 8017334:	4b18      	ldr	r3, [pc, #96]	@ (8017398 <HASH_Start+0x1bc>)
 8017336:	681b      	ldr	r3, [r3, #0]
 8017338:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 801733c:	2b00      	cmp	r3, #0
 801733e:	d013      	beq.n	8017368 <HASH_Start+0x18c>
 8017340:	4b15      	ldr	r3, [pc, #84]	@ (8017398 <HASH_Start+0x1bc>)
 8017342:	681b      	ldr	r3, [r3, #0]
 8017344:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8017348:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801734c:	d00a      	beq.n	8017364 <HASH_Start+0x188>
 801734e:	4b12      	ldr	r3, [pc, #72]	@ (8017398 <HASH_Start+0x1bc>)
 8017350:	681b      	ldr	r3, [r3, #0]
 8017352:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8017356:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 801735a:	d101      	bne.n	8017360 <HASH_Start+0x184>
 801735c:	2320      	movs	r3, #32
 801735e:	e004      	b.n	801736a <HASH_Start+0x18e>
 8017360:	2310      	movs	r3, #16
 8017362:	e002      	b.n	801736a <HASH_Start+0x18e>
 8017364:	231c      	movs	r3, #28
 8017366:	e000      	b.n	801736a <HASH_Start+0x18e>
 8017368:	2314      	movs	r3, #20
 801736a:	4619      	mov	r1, r3
 801736c:	6838      	ldr	r0, [r7, #0]
 801736e:	f7ff fbfd 	bl	8016b6c <HASH_GetDigest>

      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 8017372:	68fb      	ldr	r3, [r7, #12]
 8017374:	2201      	movs	r2, #1
 8017376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Reset HASH state machine */
      hhash->Phase = HAL_HASH_PHASE_READY;
 801737a:	68fb      	ldr	r3, [r7, #12]
 801737c:	2201      	movs	r2, #1
 801737e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    }

    /* Process Unlocked */
    __HAL_UNLOCK(hhash);
 8017382:	68fb      	ldr	r3, [r7, #12]
 8017384:	2200      	movs	r2, #0
 8017386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return function status */
    return HAL_OK;
 801738a:	2300      	movs	r3, #0
 801738c:	e000      	b.n	8017390 <HASH_Start+0x1b4>

  }
  else
  {
    return HAL_BUSY;
 801738e:	2302      	movs	r3, #2
  }
}
 8017390:	4618      	mov	r0, r3
 8017392:	3720      	adds	r7, #32
 8017394:	46bd      	mov	sp, r7
 8017396:	bd80      	pop	{r7, pc}
 8017398:	420c0400 	.word	0x420c0400

0801739c <HASH_Accumulate>:
  * @param  Size length of the input buffer in bytes, must be a multiple of 4.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HASH_Accumulate(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size, uint32_t Algorithm)
{
 801739c:	b580      	push	{r7, lr}
 801739e:	b088      	sub	sp, #32
 80173a0:	af00      	add	r7, sp, #0
 80173a2:	60f8      	str	r0, [r7, #12]
 80173a4:	60b9      	str	r1, [r7, #8]
 80173a6:	607a      	str	r2, [r7, #4]
 80173a8:	603b      	str	r3, [r7, #0]
  const uint8_t *pInBuffer_tmp;   /* input data address, input parameter of HASH_WriteData()         */
  uint32_t Size_tmp;  /* input data size (in bytes), input parameter of HASH_WriteData() */
  HAL_HASH_StateTypeDef State_tmp = hhash->State;
 80173aa:	68fb      	ldr	r3, [r7, #12]
 80173ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80173b0:	75fb      	strb	r3, [r7, #23]

  /* Make sure the input buffer size (in bytes) is a multiple of 4 */
  if ((Size % 4U) != 0U)
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	f003 0303 	and.w	r3, r3, #3
 80173b8:	2b00      	cmp	r3, #0
 80173ba:	d001      	beq.n	80173c0 <HASH_Accumulate+0x24>
  {
    return  HAL_ERROR;
 80173bc:	2301      	movs	r3, #1
 80173be:	e06e      	b.n	801749e <HASH_Accumulate+0x102>
  }

  /* Initiate HASH processing in case of start or resumption */
  if ((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 80173c0:	7dfb      	ldrb	r3, [r7, #23]
 80173c2:	2b01      	cmp	r3, #1
 80173c4:	d002      	beq.n	80173cc <HASH_Accumulate+0x30>
 80173c6:	7dfb      	ldrb	r3, [r7, #23]
 80173c8:	2b08      	cmp	r3, #8
 80173ca:	d167      	bne.n	801749c <HASH_Accumulate+0x100>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (Size == 0U))
 80173cc:	68bb      	ldr	r3, [r7, #8]
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d002      	beq.n	80173d8 <HASH_Accumulate+0x3c>
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d105      	bne.n	80173e4 <HASH_Accumulate+0x48>
    {
      hhash->State = HAL_HASH_STATE_READY;
 80173d8:	68fb      	ldr	r3, [r7, #12]
 80173da:	2201      	movs	r2, #1
 80173dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      return  HAL_ERROR;
 80173e0:	2301      	movs	r3, #1
 80173e2:	e05c      	b.n	801749e <HASH_Accumulate+0x102>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 80173e4:	68fb      	ldr	r3, [r7, #12]
 80173e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80173ea:	2b01      	cmp	r3, #1
 80173ec:	d101      	bne.n	80173f2 <HASH_Accumulate+0x56>
 80173ee:	2302      	movs	r3, #2
 80173f0:	e055      	b.n	801749e <HASH_Accumulate+0x102>
 80173f2:	68fb      	ldr	r3, [r7, #12]
 80173f4:	2201      	movs	r2, #1
 80173f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* If resuming the HASH processing */
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8017400:	b2db      	uxtb	r3, r3
 8017402:	2b08      	cmp	r3, #8
 8017404:	d10a      	bne.n	801741c <HASH_Accumulate+0x80>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	2202      	movs	r2, #2
 801740a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Since this is resumption, pInBuffer_tmp and Size_tmp are not set
         to the API input parameters but to those saved beforehand by HASH_WriteData()
         when the processing was suspended */
      pInBuffer_tmp = (const uint8_t *)hhash->pHashInBuffPtr;  /* pInBuffer_tmp is set to the input data address */
 801740e:	68fb      	ldr	r3, [r7, #12]
 8017410:	68db      	ldr	r3, [r3, #12]
 8017412:	61fb      	str	r3, [r7, #28]
      Size_tmp = hhash->HashInCount;          /* Size_tmp contains the input data size in bytes */
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	6a1b      	ldr	r3, [r3, #32]
 8017418:	61bb      	str	r3, [r7, #24]
 801741a:	e01c      	b.n	8017456 <HASH_Accumulate+0xba>

    }
    else
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_BUSY;
 801741c:	68fb      	ldr	r3, [r7, #12]
 801741e:	2202      	movs	r2, #2
 8017420:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* pInBuffer_tmp and Size_tmp are initialized to be used afterwards as
         input parameters of HASH_WriteData() */
      pInBuffer_tmp = (const uint8_t *)pInBuffer;    /* pInBuffer_tmp is set to the input data address */
 8017424:	68bb      	ldr	r3, [r7, #8]
 8017426:	61fb      	str	r3, [r7, #28]
      Size_tmp = Size;              /* Size_tmp contains the input data size in bytes */
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	61bb      	str	r3, [r7, #24]

      /* Check if initialization phase has already be performed */
      if (hhash->Phase == HAL_HASH_PHASE_READY)
 801742c:	68fb      	ldr	r3, [r7, #12]
 801742e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8017432:	2b01      	cmp	r3, #1
 8017434:	d10b      	bne.n	801744e <HASH_Accumulate+0xb2>
      {
        /* Select the HASH algorithm, clear HMAC mode and long key selection bit, reset the HASH processor core */
        MODIFY_REG(HASH->CR, HASH_CR_LKEY | HASH_CR_ALGO | HASH_CR_MODE | HASH_CR_INIT, Algorithm | HASH_CR_INIT);
 8017436:	4b1c      	ldr	r3, [pc, #112]	@ (80174a8 <HASH_Accumulate+0x10c>)
 8017438:	681b      	ldr	r3, [r3, #0]
 801743a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 801743e:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8017442:	683a      	ldr	r2, [r7, #0]
 8017444:	4313      	orrs	r3, r2
 8017446:	4a18      	ldr	r2, [pc, #96]	@ (80174a8 <HASH_Accumulate+0x10c>)
 8017448:	f043 0304 	orr.w	r3, r3, #4
 801744c:	6013      	str	r3, [r2, #0]
      }

      /* Set the phase */
      hhash->Phase = HAL_HASH_PHASE_PROCESS;
 801744e:	68fb      	ldr	r3, [r7, #12]
 8017450:	2202      	movs	r2, #2
 8017452:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    }

    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, pInBuffer_tmp, Size_tmp);
 8017456:	69ba      	ldr	r2, [r7, #24]
 8017458:	69f9      	ldr	r1, [r7, #28]
 801745a:	68f8      	ldr	r0, [r7, #12]
 801745c:	f7ff fab0 	bl	80169c0 <HASH_WriteData>
 8017460:	4603      	mov	r3, r0
 8017462:	461a      	mov	r2, r3
 8017464:	68fb      	ldr	r3, [r7, #12]
 8017466:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (hhash->Status != HAL_OK)
 801746a:	68fb      	ldr	r3, [r7, #12]
 801746c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017470:	2b00      	cmp	r3, #0
 8017472:	d003      	beq.n	801747c <HASH_Accumulate+0xe0>
    {
      return hhash->Status;
 8017474:	68fb      	ldr	r3, [r7, #12]
 8017476:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801747a:	e010      	b.n	801749e <HASH_Accumulate+0x102>
    }

    /* If the process has not been suspended, move the state to Ready */
    if (hhash->State != HAL_HASH_STATE_SUSPENDED)
 801747c:	68fb      	ldr	r3, [r7, #12]
 801747e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8017482:	b2db      	uxtb	r3, r3
 8017484:	2b08      	cmp	r3, #8
 8017486:	d003      	beq.n	8017490 <HASH_Accumulate+0xf4>
    {
      /* Change the HASH state */
      hhash->State = HAL_HASH_STATE_READY;
 8017488:	68fb      	ldr	r3, [r7, #12]
 801748a:	2201      	movs	r2, #1
 801748c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hhash);
 8017490:	68fb      	ldr	r3, [r7, #12]
 8017492:	2200      	movs	r2, #0
 8017494:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return function status */
    return HAL_OK;
 8017498:	2300      	movs	r3, #0
 801749a:	e000      	b.n	801749e <HASH_Accumulate+0x102>

  }
  else
  {
    return HAL_BUSY;
 801749c:	2302      	movs	r3, #2
  }


}
 801749e:	4618      	mov	r0, r3
 80174a0:	3720      	adds	r7, #32
 80174a2:	46bd      	mov	sp, r7
 80174a4:	bd80      	pop	{r7, pc}
 80174a6:	bf00      	nop
 80174a8:	420c0400 	.word	0x420c0400

080174ac <HAL_HASHEx_SHA256_Start>:
  * @param  Timeout Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASHEx_SHA256_Start(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size,
                                          uint8_t *pOutBuffer, uint32_t Timeout)
{
 80174ac:	b580      	push	{r7, lr}
 80174ae:	b086      	sub	sp, #24
 80174b0:	af02      	add	r7, sp, #8
 80174b2:	60f8      	str	r0, [r7, #12]
 80174b4:	60b9      	str	r1, [r7, #8]
 80174b6:	607a      	str	r2, [r7, #4]
 80174b8:	603b      	str	r3, [r7, #0]
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 80174ba:	f44f 23c0 	mov.w	r3, #393216	@ 0x60000
 80174be:	9301      	str	r3, [sp, #4]
 80174c0:	69bb      	ldr	r3, [r7, #24]
 80174c2:	9300      	str	r3, [sp, #0]
 80174c4:	683b      	ldr	r3, [r7, #0]
 80174c6:	687a      	ldr	r2, [r7, #4]
 80174c8:	68b9      	ldr	r1, [r7, #8]
 80174ca:	68f8      	ldr	r0, [r7, #12]
 80174cc:	f7ff fe86 	bl	80171dc <HASH_Start>
 80174d0:	4603      	mov	r3, r0
}
 80174d2:	4618      	mov	r0, r3
 80174d4:	3710      	adds	r7, #16
 80174d6:	46bd      	mov	sp, r7
 80174d8:	bd80      	pop	{r7, pc}

080174da <HAL_HASHEx_SHA256_Accmlt>:
  * @param  pInBuffer pointer to the input buffer (buffer to be hashed).
  * @param  Size length of the input buffer in bytes, must be a multiple of 4.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASHEx_SHA256_Accmlt(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size)
{
 80174da:	b580      	push	{r7, lr}
 80174dc:	b084      	sub	sp, #16
 80174de:	af00      	add	r7, sp, #0
 80174e0:	60f8      	str	r0, [r7, #12]
 80174e2:	60b9      	str	r1, [r7, #8]
 80174e4:	607a      	str	r2, [r7, #4]
  return  HASH_Accumulate(hhash, pInBuffer, Size, HASH_ALGOSELECTION_SHA256);
 80174e6:	f44f 23c0 	mov.w	r3, #393216	@ 0x60000
 80174ea:	687a      	ldr	r2, [r7, #4]
 80174ec:	68b9      	ldr	r1, [r7, #8]
 80174ee:	68f8      	ldr	r0, [r7, #12]
 80174f0:	f7ff ff54 	bl	801739c <HASH_Accumulate>
 80174f4:	4603      	mov	r3, r0
}
 80174f6:	4618      	mov	r0, r3
 80174f8:	3710      	adds	r7, #16
 80174fa:	46bd      	mov	sp, r7
 80174fc:	bd80      	pop	{r7, pc}

080174fe <HAL_HASHEx_SHA256_Accmlt_End>:
  * @param  Timeout Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASHEx_SHA256_Accmlt_End(HASH_HandleTypeDef *hhash, const uint8_t *const pInBuffer, uint32_t Size,
                                               uint8_t *pOutBuffer, uint32_t Timeout)
{
 80174fe:	b580      	push	{r7, lr}
 8017500:	b086      	sub	sp, #24
 8017502:	af02      	add	r7, sp, #8
 8017504:	60f8      	str	r0, [r7, #12]
 8017506:	60b9      	str	r1, [r7, #8]
 8017508:	607a      	str	r2, [r7, #4]
 801750a:	603b      	str	r3, [r7, #0]
  return HASH_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 801750c:	f44f 23c0 	mov.w	r3, #393216	@ 0x60000
 8017510:	9301      	str	r3, [sp, #4]
 8017512:	69bb      	ldr	r3, [r7, #24]
 8017514:	9300      	str	r3, [sp, #0]
 8017516:	683b      	ldr	r3, [r7, #0]
 8017518:	687a      	ldr	r2, [r7, #4]
 801751a:	68b9      	ldr	r1, [r7, #8]
 801751c:	68f8      	ldr	r0, [r7, #12]
 801751e:	f7ff fe5d 	bl	80171dc <HASH_Start>
 8017522:	4603      	mov	r3, r0
}
 8017524:	4618      	mov	r0, r3
 8017526:	3710      	adds	r7, #16
 8017528:	46bd      	mov	sp, r7
 801752a:	bd80      	pop	{r7, pc}

0801752c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 801752c:	b580      	push	{r7, lr}
 801752e:	b082      	sub	sp, #8
 8017530:	af00      	add	r7, sp, #0
 8017532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	2b00      	cmp	r3, #0
 8017538:	d101      	bne.n	801753e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801753a:	2301      	movs	r3, #1
 801753c:	e08d      	b.n	801765a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 801753e:	687b      	ldr	r3, [r7, #4]
 8017540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017544:	b2db      	uxtb	r3, r3
 8017546:	2b00      	cmp	r3, #0
 8017548:	d106      	bne.n	8017558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	2200      	movs	r2, #0
 801754e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8017552:	6878      	ldr	r0, [r7, #4]
 8017554:	f7f7 fed0 	bl	800f2f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	2224      	movs	r2, #36	@ 0x24
 801755c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	681b      	ldr	r3, [r3, #0]
 8017564:	681a      	ldr	r2, [r3, #0]
 8017566:	687b      	ldr	r3, [r7, #4]
 8017568:	681b      	ldr	r3, [r3, #0]
 801756a:	f022 0201 	bic.w	r2, r2, #1
 801756e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	685a      	ldr	r2, [r3, #4]
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	681b      	ldr	r3, [r3, #0]
 8017578:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 801757c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	689a      	ldr	r2, [r3, #8]
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	681b      	ldr	r3, [r3, #0]
 8017588:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 801758c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	68db      	ldr	r3, [r3, #12]
 8017592:	2b01      	cmp	r3, #1
 8017594:	d107      	bne.n	80175a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	689a      	ldr	r2, [r3, #8]
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80175a2:	609a      	str	r2, [r3, #8]
 80175a4:	e006      	b.n	80175b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	689a      	ldr	r2, [r3, #8]
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	681b      	ldr	r3, [r3, #0]
 80175ae:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80175b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	68db      	ldr	r3, [r3, #12]
 80175b8:	2b02      	cmp	r3, #2
 80175ba:	d108      	bne.n	80175ce <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	681b      	ldr	r3, [r3, #0]
 80175c0:	685a      	ldr	r2, [r3, #4]
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	681b      	ldr	r3, [r3, #0]
 80175c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80175ca:	605a      	str	r2, [r3, #4]
 80175cc:	e007      	b.n	80175de <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	685a      	ldr	r2, [r3, #4]
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80175dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	685b      	ldr	r3, [r3, #4]
 80175e4:	687a      	ldr	r2, [r7, #4]
 80175e6:	6812      	ldr	r2, [r2, #0]
 80175e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80175ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80175f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	68da      	ldr	r2, [r3, #12]
 80175f8:	687b      	ldr	r3, [r7, #4]
 80175fa:	681b      	ldr	r3, [r3, #0]
 80175fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8017600:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	691a      	ldr	r2, [r3, #16]
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	695b      	ldr	r3, [r3, #20]
 801760a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 801760e:	687b      	ldr	r3, [r7, #4]
 8017610:	699b      	ldr	r3, [r3, #24]
 8017612:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	681b      	ldr	r3, [r3, #0]
 8017618:	430a      	orrs	r2, r1
 801761a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	69d9      	ldr	r1, [r3, #28]
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	6a1a      	ldr	r2, [r3, #32]
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	681b      	ldr	r3, [r3, #0]
 8017628:	430a      	orrs	r2, r1
 801762a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	681b      	ldr	r3, [r3, #0]
 8017630:	681a      	ldr	r2, [r3, #0]
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	f042 0201 	orr.w	r2, r2, #1
 801763a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801763c:	687b      	ldr	r3, [r7, #4]
 801763e:	2200      	movs	r2, #0
 8017640:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	2220      	movs	r2, #32
 8017646:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	2200      	movs	r2, #0
 801764e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	2200      	movs	r2, #0
 8017654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8017658:	2300      	movs	r3, #0
}
 801765a:	4618      	mov	r0, r3
 801765c:	3708      	adds	r7, #8
 801765e:	46bd      	mov	sp, r7
 8017660:	bd80      	pop	{r7, pc}
	...

08017664 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8017664:	b580      	push	{r7, lr}
 8017666:	b088      	sub	sp, #32
 8017668:	af02      	add	r7, sp, #8
 801766a:	60f8      	str	r0, [r7, #12]
 801766c:	4608      	mov	r0, r1
 801766e:	4611      	mov	r1, r2
 8017670:	461a      	mov	r2, r3
 8017672:	4603      	mov	r3, r0
 8017674:	817b      	strh	r3, [r7, #10]
 8017676:	460b      	mov	r3, r1
 8017678:	813b      	strh	r3, [r7, #8]
 801767a:	4613      	mov	r3, r2
 801767c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801767e:	68fb      	ldr	r3, [r7, #12]
 8017680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017684:	b2db      	uxtb	r3, r3
 8017686:	2b20      	cmp	r3, #32
 8017688:	f040 80f9 	bne.w	801787e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 801768c:	6a3b      	ldr	r3, [r7, #32]
 801768e:	2b00      	cmp	r3, #0
 8017690:	d002      	beq.n	8017698 <HAL_I2C_Mem_Write+0x34>
 8017692:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017694:	2b00      	cmp	r3, #0
 8017696:	d105      	bne.n	80176a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8017698:	68fb      	ldr	r3, [r7, #12]
 801769a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801769e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80176a0:	2301      	movs	r3, #1
 80176a2:	e0ed      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80176a4:	68fb      	ldr	r3, [r7, #12]
 80176a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80176aa:	2b01      	cmp	r3, #1
 80176ac:	d101      	bne.n	80176b2 <HAL_I2C_Mem_Write+0x4e>
 80176ae:	2302      	movs	r3, #2
 80176b0:	e0e6      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
 80176b2:	68fb      	ldr	r3, [r7, #12]
 80176b4:	2201      	movs	r2, #1
 80176b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80176ba:	f7f9 fb27 	bl	8010d0c <HAL_GetTick>
 80176be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80176c0:	697b      	ldr	r3, [r7, #20]
 80176c2:	9300      	str	r3, [sp, #0]
 80176c4:	2319      	movs	r3, #25
 80176c6:	2201      	movs	r2, #1
 80176c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80176cc:	68f8      	ldr	r0, [r7, #12]
 80176ce:	f001 ff72 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 80176d2:	4603      	mov	r3, r0
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d001      	beq.n	80176dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80176d8:	2301      	movs	r3, #1
 80176da:	e0d1      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80176dc:	68fb      	ldr	r3, [r7, #12]
 80176de:	2221      	movs	r2, #33	@ 0x21
 80176e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	2240      	movs	r2, #64	@ 0x40
 80176e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	2200      	movs	r2, #0
 80176f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80176f2:	68fb      	ldr	r3, [r7, #12]
 80176f4:	6a3a      	ldr	r2, [r7, #32]
 80176f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80176f8:	68fb      	ldr	r3, [r7, #12]
 80176fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80176fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	2200      	movs	r2, #0
 8017702:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8017704:	88f8      	ldrh	r0, [r7, #6]
 8017706:	893a      	ldrh	r2, [r7, #8]
 8017708:	8979      	ldrh	r1, [r7, #10]
 801770a:	697b      	ldr	r3, [r7, #20]
 801770c:	9301      	str	r3, [sp, #4]
 801770e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017710:	9300      	str	r3, [sp, #0]
 8017712:	4603      	mov	r3, r0
 8017714:	68f8      	ldr	r0, [r7, #12]
 8017716:	f001 f991 	bl	8018a3c <I2C_RequestMemoryWrite>
 801771a:	4603      	mov	r3, r0
 801771c:	2b00      	cmp	r3, #0
 801771e:	d005      	beq.n	801772c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8017720:	68fb      	ldr	r3, [r7, #12]
 8017722:	2200      	movs	r2, #0
 8017724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8017728:	2301      	movs	r3, #1
 801772a:	e0a9      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801772c:	68fb      	ldr	r3, [r7, #12]
 801772e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017730:	b29b      	uxth	r3, r3
 8017732:	2bff      	cmp	r3, #255	@ 0xff
 8017734:	d90e      	bls.n	8017754 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8017736:	68fb      	ldr	r3, [r7, #12]
 8017738:	22ff      	movs	r2, #255	@ 0xff
 801773a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017740:	b2da      	uxtb	r2, r3
 8017742:	8979      	ldrh	r1, [r7, #10]
 8017744:	2300      	movs	r3, #0
 8017746:	9300      	str	r3, [sp, #0]
 8017748:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801774c:	68f8      	ldr	r0, [r7, #12]
 801774e:	f002 f8f5 	bl	801993c <I2C_TransferConfig>
 8017752:	e00f      	b.n	8017774 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8017754:	68fb      	ldr	r3, [r7, #12]
 8017756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017758:	b29a      	uxth	r2, r3
 801775a:	68fb      	ldr	r3, [r7, #12]
 801775c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017762:	b2da      	uxtb	r2, r3
 8017764:	8979      	ldrh	r1, [r7, #10]
 8017766:	2300      	movs	r3, #0
 8017768:	9300      	str	r3, [sp, #0]
 801776a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801776e:	68f8      	ldr	r0, [r7, #12]
 8017770:	f002 f8e4 	bl	801993c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017774:	697a      	ldr	r2, [r7, #20]
 8017776:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017778:	68f8      	ldr	r0, [r7, #12]
 801777a:	f001 ff75 	bl	8019668 <I2C_WaitOnTXISFlagUntilTimeout>
 801777e:	4603      	mov	r3, r0
 8017780:	2b00      	cmp	r3, #0
 8017782:	d001      	beq.n	8017788 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8017784:	2301      	movs	r3, #1
 8017786:	e07b      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8017788:	68fb      	ldr	r3, [r7, #12]
 801778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801778c:	781a      	ldrb	r2, [r3, #0]
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8017794:	68fb      	ldr	r3, [r7, #12]
 8017796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017798:	1c5a      	adds	r2, r3, #1
 801779a:	68fb      	ldr	r3, [r7, #12]
 801779c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 801779e:	68fb      	ldr	r3, [r7, #12]
 80177a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80177a2:	b29b      	uxth	r3, r3
 80177a4:	3b01      	subs	r3, #1
 80177a6:	b29a      	uxth	r2, r3
 80177a8:	68fb      	ldr	r3, [r7, #12]
 80177aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80177ac:	68fb      	ldr	r3, [r7, #12]
 80177ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80177b0:	3b01      	subs	r3, #1
 80177b2:	b29a      	uxth	r2, r3
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80177b8:	68fb      	ldr	r3, [r7, #12]
 80177ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80177bc:	b29b      	uxth	r3, r3
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d034      	beq.n	801782c <HAL_I2C_Mem_Write+0x1c8>
 80177c2:	68fb      	ldr	r3, [r7, #12]
 80177c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d130      	bne.n	801782c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80177ca:	697b      	ldr	r3, [r7, #20]
 80177cc:	9300      	str	r3, [sp, #0]
 80177ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80177d0:	2200      	movs	r2, #0
 80177d2:	2180      	movs	r1, #128	@ 0x80
 80177d4:	68f8      	ldr	r0, [r7, #12]
 80177d6:	f001 feee 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 80177da:	4603      	mov	r3, r0
 80177dc:	2b00      	cmp	r3, #0
 80177de:	d001      	beq.n	80177e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80177e0:	2301      	movs	r3, #1
 80177e2:	e04d      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80177e4:	68fb      	ldr	r3, [r7, #12]
 80177e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80177e8:	b29b      	uxth	r3, r3
 80177ea:	2bff      	cmp	r3, #255	@ 0xff
 80177ec:	d90e      	bls.n	801780c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80177ee:	68fb      	ldr	r3, [r7, #12]
 80177f0:	22ff      	movs	r2, #255	@ 0xff
 80177f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80177f8:	b2da      	uxtb	r2, r3
 80177fa:	8979      	ldrh	r1, [r7, #10]
 80177fc:	2300      	movs	r3, #0
 80177fe:	9300      	str	r3, [sp, #0]
 8017800:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017804:	68f8      	ldr	r0, [r7, #12]
 8017806:	f002 f899 	bl	801993c <I2C_TransferConfig>
 801780a:	e00f      	b.n	801782c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 801780c:	68fb      	ldr	r3, [r7, #12]
 801780e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017810:	b29a      	uxth	r2, r3
 8017812:	68fb      	ldr	r3, [r7, #12]
 8017814:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8017816:	68fb      	ldr	r3, [r7, #12]
 8017818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801781a:	b2da      	uxtb	r2, r3
 801781c:	8979      	ldrh	r1, [r7, #10]
 801781e:	2300      	movs	r3, #0
 8017820:	9300      	str	r3, [sp, #0]
 8017822:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8017826:	68f8      	ldr	r0, [r7, #12]
 8017828:	f002 f888 	bl	801993c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017830:	b29b      	uxth	r3, r3
 8017832:	2b00      	cmp	r3, #0
 8017834:	d19e      	bne.n	8017774 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017836:	697a      	ldr	r2, [r7, #20]
 8017838:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801783a:	68f8      	ldr	r0, [r7, #12]
 801783c:	f001 ff5b 	bl	80196f6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8017840:	4603      	mov	r3, r0
 8017842:	2b00      	cmp	r3, #0
 8017844:	d001      	beq.n	801784a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8017846:	2301      	movs	r3, #1
 8017848:	e01a      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801784a:	68fb      	ldr	r3, [r7, #12]
 801784c:	681b      	ldr	r3, [r3, #0]
 801784e:	2220      	movs	r2, #32
 8017850:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8017852:	68fb      	ldr	r3, [r7, #12]
 8017854:	681b      	ldr	r3, [r3, #0]
 8017856:	6859      	ldr	r1, [r3, #4]
 8017858:	68fb      	ldr	r3, [r7, #12]
 801785a:	681a      	ldr	r2, [r3, #0]
 801785c:	4b0a      	ldr	r3, [pc, #40]	@ (8017888 <HAL_I2C_Mem_Write+0x224>)
 801785e:	400b      	ands	r3, r1
 8017860:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8017862:	68fb      	ldr	r3, [r7, #12]
 8017864:	2220      	movs	r2, #32
 8017866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 801786a:	68fb      	ldr	r3, [r7, #12]
 801786c:	2200      	movs	r2, #0
 801786e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017872:	68fb      	ldr	r3, [r7, #12]
 8017874:	2200      	movs	r2, #0
 8017876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 801787a:	2300      	movs	r3, #0
 801787c:	e000      	b.n	8017880 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 801787e:	2302      	movs	r3, #2
  }
}
 8017880:	4618      	mov	r0, r3
 8017882:	3718      	adds	r7, #24
 8017884:	46bd      	mov	sp, r7
 8017886:	bd80      	pop	{r7, pc}
 8017888:	fe00e800 	.word	0xfe00e800

0801788c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801788c:	b580      	push	{r7, lr}
 801788e:	b088      	sub	sp, #32
 8017890:	af02      	add	r7, sp, #8
 8017892:	60f8      	str	r0, [r7, #12]
 8017894:	4608      	mov	r0, r1
 8017896:	4611      	mov	r1, r2
 8017898:	461a      	mov	r2, r3
 801789a:	4603      	mov	r3, r0
 801789c:	817b      	strh	r3, [r7, #10]
 801789e:	460b      	mov	r3, r1
 80178a0:	813b      	strh	r3, [r7, #8]
 80178a2:	4613      	mov	r3, r2
 80178a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80178a6:	68fb      	ldr	r3, [r7, #12]
 80178a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80178ac:	b2db      	uxtb	r3, r3
 80178ae:	2b20      	cmp	r3, #32
 80178b0:	f040 80fd 	bne.w	8017aae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80178b4:	6a3b      	ldr	r3, [r7, #32]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d002      	beq.n	80178c0 <HAL_I2C_Mem_Read+0x34>
 80178ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80178bc:	2b00      	cmp	r3, #0
 80178be:	d105      	bne.n	80178cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80178c0:	68fb      	ldr	r3, [r7, #12]
 80178c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80178c6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80178c8:	2301      	movs	r3, #1
 80178ca:	e0f1      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80178cc:	68fb      	ldr	r3, [r7, #12]
 80178ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80178d2:	2b01      	cmp	r3, #1
 80178d4:	d101      	bne.n	80178da <HAL_I2C_Mem_Read+0x4e>
 80178d6:	2302      	movs	r3, #2
 80178d8:	e0ea      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
 80178da:	68fb      	ldr	r3, [r7, #12]
 80178dc:	2201      	movs	r2, #1
 80178de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80178e2:	f7f9 fa13 	bl	8010d0c <HAL_GetTick>
 80178e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80178e8:	697b      	ldr	r3, [r7, #20]
 80178ea:	9300      	str	r3, [sp, #0]
 80178ec:	2319      	movs	r3, #25
 80178ee:	2201      	movs	r2, #1
 80178f0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80178f4:	68f8      	ldr	r0, [r7, #12]
 80178f6:	f001 fe5e 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 80178fa:	4603      	mov	r3, r0
 80178fc:	2b00      	cmp	r3, #0
 80178fe:	d001      	beq.n	8017904 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8017900:	2301      	movs	r3, #1
 8017902:	e0d5      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8017904:	68fb      	ldr	r3, [r7, #12]
 8017906:	2222      	movs	r2, #34	@ 0x22
 8017908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 801790c:	68fb      	ldr	r3, [r7, #12]
 801790e:	2240      	movs	r2, #64	@ 0x40
 8017910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017914:	68fb      	ldr	r3, [r7, #12]
 8017916:	2200      	movs	r2, #0
 8017918:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 801791a:	68fb      	ldr	r3, [r7, #12]
 801791c:	6a3a      	ldr	r2, [r7, #32]
 801791e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8017920:	68fb      	ldr	r3, [r7, #12]
 8017922:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8017924:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8017926:	68fb      	ldr	r3, [r7, #12]
 8017928:	2200      	movs	r2, #0
 801792a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 801792c:	88f8      	ldrh	r0, [r7, #6]
 801792e:	893a      	ldrh	r2, [r7, #8]
 8017930:	8979      	ldrh	r1, [r7, #10]
 8017932:	697b      	ldr	r3, [r7, #20]
 8017934:	9301      	str	r3, [sp, #4]
 8017936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017938:	9300      	str	r3, [sp, #0]
 801793a:	4603      	mov	r3, r0
 801793c:	68f8      	ldr	r0, [r7, #12]
 801793e:	f001 f8d1 	bl	8018ae4 <I2C_RequestMemoryRead>
 8017942:	4603      	mov	r3, r0
 8017944:	2b00      	cmp	r3, #0
 8017946:	d005      	beq.n	8017954 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	2200      	movs	r2, #0
 801794c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8017950:	2301      	movs	r3, #1
 8017952:	e0ad      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017954:	68fb      	ldr	r3, [r7, #12]
 8017956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017958:	b29b      	uxth	r3, r3
 801795a:	2bff      	cmp	r3, #255	@ 0xff
 801795c:	d90e      	bls.n	801797c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	22ff      	movs	r2, #255	@ 0xff
 8017962:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8017964:	68fb      	ldr	r3, [r7, #12]
 8017966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017968:	b2da      	uxtb	r2, r3
 801796a:	8979      	ldrh	r1, [r7, #10]
 801796c:	4b52      	ldr	r3, [pc, #328]	@ (8017ab8 <HAL_I2C_Mem_Read+0x22c>)
 801796e:	9300      	str	r3, [sp, #0]
 8017970:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017974:	68f8      	ldr	r0, [r7, #12]
 8017976:	f001 ffe1 	bl	801993c <I2C_TransferConfig>
 801797a:	e00f      	b.n	801799c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 801797c:	68fb      	ldr	r3, [r7, #12]
 801797e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017980:	b29a      	uxth	r2, r3
 8017982:	68fb      	ldr	r3, [r7, #12]
 8017984:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8017986:	68fb      	ldr	r3, [r7, #12]
 8017988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801798a:	b2da      	uxtb	r2, r3
 801798c:	8979      	ldrh	r1, [r7, #10]
 801798e:	4b4a      	ldr	r3, [pc, #296]	@ (8017ab8 <HAL_I2C_Mem_Read+0x22c>)
 8017990:	9300      	str	r3, [sp, #0]
 8017992:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8017996:	68f8      	ldr	r0, [r7, #12]
 8017998:	f001 ffd0 	bl	801993c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 801799c:	697b      	ldr	r3, [r7, #20]
 801799e:	9300      	str	r3, [sp, #0]
 80179a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80179a2:	2200      	movs	r2, #0
 80179a4:	2104      	movs	r1, #4
 80179a6:	68f8      	ldr	r0, [r7, #12]
 80179a8:	f001 fe05 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 80179ac:	4603      	mov	r3, r0
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d001      	beq.n	80179b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80179b2:	2301      	movs	r3, #1
 80179b4:	e07c      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80179b6:	68fb      	ldr	r3, [r7, #12]
 80179b8:	681b      	ldr	r3, [r3, #0]
 80179ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80179c0:	b2d2      	uxtb	r2, r2
 80179c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80179c4:	68fb      	ldr	r3, [r7, #12]
 80179c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80179c8:	1c5a      	adds	r2, r3, #1
 80179ca:	68fb      	ldr	r3, [r7, #12]
 80179cc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80179d2:	3b01      	subs	r3, #1
 80179d4:	b29a      	uxth	r2, r3
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80179da:	68fb      	ldr	r3, [r7, #12]
 80179dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80179de:	b29b      	uxth	r3, r3
 80179e0:	3b01      	subs	r3, #1
 80179e2:	b29a      	uxth	r2, r3
 80179e4:	68fb      	ldr	r3, [r7, #12]
 80179e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80179ec:	b29b      	uxth	r3, r3
 80179ee:	2b00      	cmp	r3, #0
 80179f0:	d034      	beq.n	8017a5c <HAL_I2C_Mem_Read+0x1d0>
 80179f2:	68fb      	ldr	r3, [r7, #12]
 80179f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d130      	bne.n	8017a5c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80179fa:	697b      	ldr	r3, [r7, #20]
 80179fc:	9300      	str	r3, [sp, #0]
 80179fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017a00:	2200      	movs	r2, #0
 8017a02:	2180      	movs	r1, #128	@ 0x80
 8017a04:	68f8      	ldr	r0, [r7, #12]
 8017a06:	f001 fdd6 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 8017a0a:	4603      	mov	r3, r0
 8017a0c:	2b00      	cmp	r3, #0
 8017a0e:	d001      	beq.n	8017a14 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8017a10:	2301      	movs	r3, #1
 8017a12:	e04d      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017a14:	68fb      	ldr	r3, [r7, #12]
 8017a16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017a18:	b29b      	uxth	r3, r3
 8017a1a:	2bff      	cmp	r3, #255	@ 0xff
 8017a1c:	d90e      	bls.n	8017a3c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8017a1e:	68fb      	ldr	r3, [r7, #12]
 8017a20:	22ff      	movs	r2, #255	@ 0xff
 8017a22:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8017a24:	68fb      	ldr	r3, [r7, #12]
 8017a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017a28:	b2da      	uxtb	r2, r3
 8017a2a:	8979      	ldrh	r1, [r7, #10]
 8017a2c:	2300      	movs	r3, #0
 8017a2e:	9300      	str	r3, [sp, #0]
 8017a30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017a34:	68f8      	ldr	r0, [r7, #12]
 8017a36:	f001 ff81 	bl	801993c <I2C_TransferConfig>
 8017a3a:	e00f      	b.n	8017a5c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8017a3c:	68fb      	ldr	r3, [r7, #12]
 8017a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017a40:	b29a      	uxth	r2, r3
 8017a42:	68fb      	ldr	r3, [r7, #12]
 8017a44:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8017a46:	68fb      	ldr	r3, [r7, #12]
 8017a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017a4a:	b2da      	uxtb	r2, r3
 8017a4c:	8979      	ldrh	r1, [r7, #10]
 8017a4e:	2300      	movs	r3, #0
 8017a50:	9300      	str	r3, [sp, #0]
 8017a52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8017a56:	68f8      	ldr	r0, [r7, #12]
 8017a58:	f001 ff70 	bl	801993c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8017a5c:	68fb      	ldr	r3, [r7, #12]
 8017a5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8017a60:	b29b      	uxth	r3, r3
 8017a62:	2b00      	cmp	r3, #0
 8017a64:	d19a      	bne.n	801799c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017a66:	697a      	ldr	r2, [r7, #20]
 8017a68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017a6a:	68f8      	ldr	r0, [r7, #12]
 8017a6c:	f001 fe43 	bl	80196f6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8017a70:	4603      	mov	r3, r0
 8017a72:	2b00      	cmp	r3, #0
 8017a74:	d001      	beq.n	8017a7a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8017a76:	2301      	movs	r3, #1
 8017a78:	e01a      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017a7a:	68fb      	ldr	r3, [r7, #12]
 8017a7c:	681b      	ldr	r3, [r3, #0]
 8017a7e:	2220      	movs	r2, #32
 8017a80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8017a82:	68fb      	ldr	r3, [r7, #12]
 8017a84:	681b      	ldr	r3, [r3, #0]
 8017a86:	6859      	ldr	r1, [r3, #4]
 8017a88:	68fb      	ldr	r3, [r7, #12]
 8017a8a:	681a      	ldr	r2, [r3, #0]
 8017a8c:	4b0b      	ldr	r3, [pc, #44]	@ (8017abc <HAL_I2C_Mem_Read+0x230>)
 8017a8e:	400b      	ands	r3, r1
 8017a90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8017a92:	68fb      	ldr	r3, [r7, #12]
 8017a94:	2220      	movs	r2, #32
 8017a96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8017a9a:	68fb      	ldr	r3, [r7, #12]
 8017a9c:	2200      	movs	r2, #0
 8017a9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017aa2:	68fb      	ldr	r3, [r7, #12]
 8017aa4:	2200      	movs	r2, #0
 8017aa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8017aaa:	2300      	movs	r3, #0
 8017aac:	e000      	b.n	8017ab0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8017aae:	2302      	movs	r3, #2
  }
}
 8017ab0:	4618      	mov	r0, r3
 8017ab2:	3718      	adds	r7, #24
 8017ab4:	46bd      	mov	sp, r7
 8017ab6:	bd80      	pop	{r7, pc}
 8017ab8:	80002400 	.word	0x80002400
 8017abc:	fe00e800 	.word	0xfe00e800

08017ac0 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8017ac0:	b580      	push	{r7, lr}
 8017ac2:	b086      	sub	sp, #24
 8017ac4:	af02      	add	r7, sp, #8
 8017ac6:	60f8      	str	r0, [r7, #12]
 8017ac8:	4608      	mov	r0, r1
 8017aca:	4611      	mov	r1, r2
 8017acc:	461a      	mov	r2, r3
 8017ace:	4603      	mov	r3, r0
 8017ad0:	817b      	strh	r3, [r7, #10]
 8017ad2:	460b      	mov	r3, r1
 8017ad4:	813b      	strh	r3, [r7, #8]
 8017ad6:	4613      	mov	r3, r2
 8017ad8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017ada:	68fb      	ldr	r3, [r7, #12]
 8017adc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017ae0:	b2db      	uxtb	r3, r3
 8017ae2:	2b20      	cmp	r3, #32
 8017ae4:	d16a      	bne.n	8017bbc <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8017ae6:	69bb      	ldr	r3, [r7, #24]
 8017ae8:	2b00      	cmp	r3, #0
 8017aea:	d002      	beq.n	8017af2 <HAL_I2C_Mem_Write_IT+0x32>
 8017aec:	8bbb      	ldrh	r3, [r7, #28]
 8017aee:	2b00      	cmp	r3, #0
 8017af0:	d105      	bne.n	8017afe <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017af8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8017afa:	2301      	movs	r3, #1
 8017afc:	e05f      	b.n	8017bbe <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8017afe:	68fb      	ldr	r3, [r7, #12]
 8017b00:	681b      	ldr	r3, [r3, #0]
 8017b02:	699b      	ldr	r3, [r3, #24]
 8017b04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8017b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017b0c:	d101      	bne.n	8017b12 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8017b0e:	2302      	movs	r3, #2
 8017b10:	e055      	b.n	8017bbe <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017b12:	68fb      	ldr	r3, [r7, #12]
 8017b14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8017b18:	2b01      	cmp	r3, #1
 8017b1a:	d101      	bne.n	8017b20 <HAL_I2C_Mem_Write_IT+0x60>
 8017b1c:	2302      	movs	r3, #2
 8017b1e:	e04e      	b.n	8017bbe <HAL_I2C_Mem_Write_IT+0xfe>
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	2201      	movs	r2, #1
 8017b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8017b28:	68fb      	ldr	r3, [r7, #12]
 8017b2a:	2221      	movs	r2, #33	@ 0x21
 8017b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8017b30:	68fb      	ldr	r3, [r7, #12]
 8017b32:	2240      	movs	r2, #64	@ 0x40
 8017b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8017b38:	68fb      	ldr	r3, [r7, #12]
 8017b3a:	2200      	movs	r2, #0
 8017b3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	2200      	movs	r2, #0
 8017b42:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8017b44:	68fb      	ldr	r3, [r7, #12]
 8017b46:	69ba      	ldr	r2, [r7, #24]
 8017b48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	8bba      	ldrh	r2, [r7, #28]
 8017b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8017b50:	68fb      	ldr	r3, [r7, #12]
 8017b52:	4a1d      	ldr	r2, [pc, #116]	@ (8017bc8 <HAL_I2C_Mem_Write_IT+0x108>)
 8017b54:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8017b56:	68fb      	ldr	r3, [r7, #12]
 8017b58:	4a1c      	ldr	r2, [pc, #112]	@ (8017bcc <HAL_I2C_Mem_Write_IT+0x10c>)
 8017b5a:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8017b5c:	897a      	ldrh	r2, [r7, #10]
 8017b5e:	68fb      	ldr	r3, [r7, #12]
 8017b60:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8017b62:	88fb      	ldrh	r3, [r7, #6]
 8017b64:	2b01      	cmp	r3, #1
 8017b66:	d109      	bne.n	8017b7c <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8017b68:	893b      	ldrh	r3, [r7, #8]
 8017b6a:	b2da      	uxtb	r2, r3
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	681b      	ldr	r3, [r3, #0]
 8017b70:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8017b72:	68fb      	ldr	r3, [r7, #12]
 8017b74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017b78:	651a      	str	r2, [r3, #80]	@ 0x50
 8017b7a:	e00b      	b.n	8017b94 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8017b7c:	893b      	ldrh	r3, [r7, #8]
 8017b7e:	0a1b      	lsrs	r3, r3, #8
 8017b80:	b29b      	uxth	r3, r3
 8017b82:	b2da      	uxtb	r2, r3
 8017b84:	68fb      	ldr	r3, [r7, #12]
 8017b86:	681b      	ldr	r3, [r3, #0]
 8017b88:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8017b8a:	893b      	ldrh	r3, [r7, #8]
 8017b8c:	b2db      	uxtb	r3, r3
 8017b8e:	461a      	mov	r2, r3
 8017b90:	68fb      	ldr	r3, [r7, #12]
 8017b92:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8017b94:	88fb      	ldrh	r3, [r7, #6]
 8017b96:	b2da      	uxtb	r2, r3
 8017b98:	8979      	ldrh	r1, [r7, #10]
 8017b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8017bd0 <HAL_I2C_Mem_Write_IT+0x110>)
 8017b9c:	9300      	str	r3, [sp, #0]
 8017b9e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8017ba2:	68f8      	ldr	r0, [r7, #12]
 8017ba4:	f001 feca 	bl	801993c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017ba8:	68fb      	ldr	r3, [r7, #12]
 8017baa:	2200      	movs	r2, #0
 8017bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8017bb0:	2101      	movs	r1, #1
 8017bb2:	68f8      	ldr	r0, [r7, #12]
 8017bb4:	f001 fef4 	bl	80199a0 <I2C_Enable_IRQ>

    return HAL_OK;
 8017bb8:	2300      	movs	r3, #0
 8017bba:	e000      	b.n	8017bbe <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8017bbc:	2302      	movs	r3, #2
  }
}
 8017bbe:	4618      	mov	r0, r3
 8017bc0:	3710      	adds	r7, #16
 8017bc2:	46bd      	mov	sp, r7
 8017bc4:	bd80      	pop	{r7, pc}
 8017bc6:	bf00      	nop
 8017bc8:	ffff0000 	.word	0xffff0000
 8017bcc:	08017fa5 	.word	0x08017fa5
 8017bd0:	80002000 	.word	0x80002000

08017bd4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8017bd4:	b580      	push	{r7, lr}
 8017bd6:	b08a      	sub	sp, #40	@ 0x28
 8017bd8:	af02      	add	r7, sp, #8
 8017bda:	60f8      	str	r0, [r7, #12]
 8017bdc:	607a      	str	r2, [r7, #4]
 8017bde:	603b      	str	r3, [r7, #0]
 8017be0:	460b      	mov	r3, r1
 8017be2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8017be4:	2300      	movs	r3, #0
 8017be6:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8017be8:	2300      	movs	r3, #0
 8017bea:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8017bf2:	b2db      	uxtb	r3, r3
 8017bf4:	2b20      	cmp	r3, #32
 8017bf6:	f040 80ed 	bne.w	8017dd4 <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8017bfa:	68fb      	ldr	r3, [r7, #12]
 8017bfc:	681b      	ldr	r3, [r3, #0]
 8017bfe:	699b      	ldr	r3, [r3, #24]
 8017c00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8017c04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017c08:	d101      	bne.n	8017c0e <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8017c0a:	2302      	movs	r3, #2
 8017c0c:	e0e3      	b.n	8017dd6 <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017c0e:	68fb      	ldr	r3, [r7, #12]
 8017c10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8017c14:	2b01      	cmp	r3, #1
 8017c16:	d101      	bne.n	8017c1c <HAL_I2C_IsDeviceReady+0x48>
 8017c18:	2302      	movs	r3, #2
 8017c1a:	e0dc      	b.n	8017dd6 <HAL_I2C_IsDeviceReady+0x202>
 8017c1c:	68fb      	ldr	r3, [r7, #12]
 8017c1e:	2201      	movs	r2, #1
 8017c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8017c24:	68fb      	ldr	r3, [r7, #12]
 8017c26:	2224      	movs	r2, #36	@ 0x24
 8017c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	2200      	movs	r2, #0
 8017c30:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	68db      	ldr	r3, [r3, #12]
 8017c36:	2b01      	cmp	r3, #1
 8017c38:	d107      	bne.n	8017c4a <HAL_I2C_IsDeviceReady+0x76>
 8017c3a:	897b      	ldrh	r3, [r7, #10]
 8017c3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8017c40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8017c44:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8017c48:	e006      	b.n	8017c58 <HAL_I2C_IsDeviceReady+0x84>
 8017c4a:	897b      	ldrh	r3, [r7, #10]
 8017c4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8017c50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8017c54:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8017c58:	68fa      	ldr	r2, [r7, #12]
 8017c5a:	6812      	ldr	r2, [r2, #0]
 8017c5c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8017c5e:	f7f9 f855 	bl	8010d0c <HAL_GetTick>
 8017c62:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	681b      	ldr	r3, [r3, #0]
 8017c68:	699b      	ldr	r3, [r3, #24]
 8017c6a:	f003 0320 	and.w	r3, r3, #32
 8017c6e:	2b20      	cmp	r3, #32
 8017c70:	bf0c      	ite	eq
 8017c72:	2301      	moveq	r3, #1
 8017c74:	2300      	movne	r3, #0
 8017c76:	b2db      	uxtb	r3, r3
 8017c78:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8017c7a:	68fb      	ldr	r3, [r7, #12]
 8017c7c:	681b      	ldr	r3, [r3, #0]
 8017c7e:	699b      	ldr	r3, [r3, #24]
 8017c80:	f003 0310 	and.w	r3, r3, #16
 8017c84:	2b10      	cmp	r3, #16
 8017c86:	bf0c      	ite	eq
 8017c88:	2301      	moveq	r3, #1
 8017c8a:	2300      	movne	r3, #0
 8017c8c:	b2db      	uxtb	r3, r3
 8017c8e:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8017c90:	e034      	b.n	8017cfc <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 8017c92:	683b      	ldr	r3, [r7, #0]
 8017c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8017c98:	d01a      	beq.n	8017cd0 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8017c9a:	f7f9 f837 	bl	8010d0c <HAL_GetTick>
 8017c9e:	4602      	mov	r2, r0
 8017ca0:	69bb      	ldr	r3, [r7, #24]
 8017ca2:	1ad3      	subs	r3, r2, r3
 8017ca4:	683a      	ldr	r2, [r7, #0]
 8017ca6:	429a      	cmp	r2, r3
 8017ca8:	d302      	bcc.n	8017cb0 <HAL_I2C_IsDeviceReady+0xdc>
 8017caa:	683b      	ldr	r3, [r7, #0]
 8017cac:	2b00      	cmp	r3, #0
 8017cae:	d10f      	bne.n	8017cd0 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8017cb0:	68fb      	ldr	r3, [r7, #12]
 8017cb2:	2220      	movs	r2, #32
 8017cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8017cb8:	68fb      	ldr	r3, [r7, #12]
 8017cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017cbc:	f043 0220 	orr.w	r2, r3, #32
 8017cc0:	68fb      	ldr	r3, [r7, #12]
 8017cc2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	2200      	movs	r2, #0
 8017cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8017ccc:	2301      	movs	r3, #1
 8017cce:	e082      	b.n	8017dd6 <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8017cd0:	68fb      	ldr	r3, [r7, #12]
 8017cd2:	681b      	ldr	r3, [r3, #0]
 8017cd4:	699b      	ldr	r3, [r3, #24]
 8017cd6:	f003 0320 	and.w	r3, r3, #32
 8017cda:	2b20      	cmp	r3, #32
 8017cdc:	bf0c      	ite	eq
 8017cde:	2301      	moveq	r3, #1
 8017ce0:	2300      	movne	r3, #0
 8017ce2:	b2db      	uxtb	r3, r3
 8017ce4:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8017ce6:	68fb      	ldr	r3, [r7, #12]
 8017ce8:	681b      	ldr	r3, [r3, #0]
 8017cea:	699b      	ldr	r3, [r3, #24]
 8017cec:	f003 0310 	and.w	r3, r3, #16
 8017cf0:	2b10      	cmp	r3, #16
 8017cf2:	bf0c      	ite	eq
 8017cf4:	2301      	moveq	r3, #1
 8017cf6:	2300      	movne	r3, #0
 8017cf8:	b2db      	uxtb	r3, r3
 8017cfa:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8017cfc:	7fbb      	ldrb	r3, [r7, #30]
 8017cfe:	2b00      	cmp	r3, #0
 8017d00:	d102      	bne.n	8017d08 <HAL_I2C_IsDeviceReady+0x134>
 8017d02:	7f7b      	ldrb	r3, [r7, #29]
 8017d04:	2b00      	cmp	r3, #0
 8017d06:	d0c4      	beq.n	8017c92 <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8017d08:	68fb      	ldr	r3, [r7, #12]
 8017d0a:	681b      	ldr	r3, [r3, #0]
 8017d0c:	699b      	ldr	r3, [r3, #24]
 8017d0e:	f003 0310 	and.w	r3, r3, #16
 8017d12:	2b10      	cmp	r3, #16
 8017d14:	d027      	beq.n	8017d66 <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8017d16:	69bb      	ldr	r3, [r7, #24]
 8017d18:	9300      	str	r3, [sp, #0]
 8017d1a:	683b      	ldr	r3, [r7, #0]
 8017d1c:	2200      	movs	r2, #0
 8017d1e:	2120      	movs	r1, #32
 8017d20:	68f8      	ldr	r0, [r7, #12]
 8017d22:	f001 fc48 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 8017d26:	4603      	mov	r3, r0
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	d00e      	beq.n	8017d4a <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8017d2c:	68fb      	ldr	r3, [r7, #12]
 8017d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017d30:	2b04      	cmp	r3, #4
 8017d32:	d107      	bne.n	8017d44 <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	681b      	ldr	r3, [r3, #0]
 8017d38:	2220      	movs	r2, #32
 8017d3a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017d3c:	68fb      	ldr	r3, [r7, #12]
 8017d3e:	2200      	movs	r2, #0
 8017d40:	645a      	str	r2, [r3, #68]	@ 0x44
 8017d42:	e026      	b.n	8017d92 <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 8017d44:	2301      	movs	r3, #1
 8017d46:	77fb      	strb	r3, [r7, #31]
 8017d48:	e023      	b.n	8017d92 <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017d4a:	68fb      	ldr	r3, [r7, #12]
 8017d4c:	681b      	ldr	r3, [r3, #0]
 8017d4e:	2220      	movs	r2, #32
 8017d50:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8017d52:	68fb      	ldr	r3, [r7, #12]
 8017d54:	2220      	movs	r2, #32
 8017d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8017d5a:	68fb      	ldr	r3, [r7, #12]
 8017d5c:	2200      	movs	r2, #0
 8017d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8017d62:	2300      	movs	r3, #0
 8017d64:	e037      	b.n	8017dd6 <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	681b      	ldr	r3, [r3, #0]
 8017d6a:	2210      	movs	r2, #16
 8017d6c:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8017d6e:	69bb      	ldr	r3, [r7, #24]
 8017d70:	9300      	str	r3, [sp, #0]
 8017d72:	683b      	ldr	r3, [r7, #0]
 8017d74:	2200      	movs	r2, #0
 8017d76:	2120      	movs	r1, #32
 8017d78:	68f8      	ldr	r0, [r7, #12]
 8017d7a:	f001 fc1c 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 8017d7e:	4603      	mov	r3, r0
 8017d80:	2b00      	cmp	r3, #0
 8017d82:	d002      	beq.n	8017d8a <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 8017d84:	2301      	movs	r3, #1
 8017d86:	77fb      	strb	r3, [r7, #31]
 8017d88:	e003      	b.n	8017d92 <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017d8a:	68fb      	ldr	r3, [r7, #12]
 8017d8c:	681b      	ldr	r3, [r3, #0]
 8017d8e:	2220      	movs	r2, #32
 8017d90:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8017d92:	697b      	ldr	r3, [r7, #20]
 8017d94:	3301      	adds	r3, #1
 8017d96:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8017d98:	697b      	ldr	r3, [r7, #20]
 8017d9a:	687a      	ldr	r2, [r7, #4]
 8017d9c:	429a      	cmp	r2, r3
 8017d9e:	d904      	bls.n	8017daa <HAL_I2C_IsDeviceReady+0x1d6>
 8017da0:	7ffb      	ldrb	r3, [r7, #31]
 8017da2:	2b01      	cmp	r3, #1
 8017da4:	d101      	bne.n	8017daa <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 8017da6:	2300      	movs	r3, #0
 8017da8:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8017daa:	697b      	ldr	r3, [r7, #20]
 8017dac:	687a      	ldr	r2, [r7, #4]
 8017dae:	429a      	cmp	r2, r3
 8017db0:	f63f af3f 	bhi.w	8017c32 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8017db4:	68fb      	ldr	r3, [r7, #12]
 8017db6:	2220      	movs	r2, #32
 8017db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8017dbc:	68fb      	ldr	r3, [r7, #12]
 8017dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017dc0:	f043 0220 	orr.w	r2, r3, #32
 8017dc4:	68fb      	ldr	r3, [r7, #12]
 8017dc6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	2200      	movs	r2, #0
 8017dcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8017dd0:	2301      	movs	r3, #1
 8017dd2:	e000      	b.n	8017dd6 <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 8017dd4:	2302      	movs	r3, #2
  }
}
 8017dd6:	4618      	mov	r0, r3
 8017dd8:	3720      	adds	r7, #32
 8017dda:	46bd      	mov	sp, r7
 8017ddc:	bd80      	pop	{r7, pc}

08017dde <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8017dde:	b580      	push	{r7, lr}
 8017de0:	b084      	sub	sp, #16
 8017de2:	af00      	add	r7, sp, #0
 8017de4:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8017de6:	687b      	ldr	r3, [r7, #4]
 8017de8:	681b      	ldr	r3, [r3, #0]
 8017dea:	699b      	ldr	r3, [r3, #24]
 8017dec:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	681b      	ldr	r3, [r3, #0]
 8017df4:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017dfa:	2b00      	cmp	r3, #0
 8017dfc:	d005      	beq.n	8017e0a <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017e02:	68ba      	ldr	r2, [r7, #8]
 8017e04:	68f9      	ldr	r1, [r7, #12]
 8017e06:	6878      	ldr	r0, [r7, #4]
 8017e08:	4798      	blx	r3
  }
}
 8017e0a:	bf00      	nop
 8017e0c:	3710      	adds	r7, #16
 8017e0e:	46bd      	mov	sp, r7
 8017e10:	bd80      	pop	{r7, pc}

08017e12 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8017e12:	b580      	push	{r7, lr}
 8017e14:	b086      	sub	sp, #24
 8017e16:	af00      	add	r7, sp, #0
 8017e18:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	699b      	ldr	r3, [r3, #24]
 8017e20:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	681b      	ldr	r3, [r3, #0]
 8017e26:	681b      	ldr	r3, [r3, #0]
 8017e28:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8017e2a:	697b      	ldr	r3, [r7, #20]
 8017e2c:	0a1b      	lsrs	r3, r3, #8
 8017e2e:	f003 0301 	and.w	r3, r3, #1
 8017e32:	2b00      	cmp	r3, #0
 8017e34:	d010      	beq.n	8017e58 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017e36:	693b      	ldr	r3, [r7, #16]
 8017e38:	09db      	lsrs	r3, r3, #7
 8017e3a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d00a      	beq.n	8017e58 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017e46:	f043 0201 	orr.w	r2, r3, #1
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	681b      	ldr	r3, [r3, #0]
 8017e52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017e56:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8017e58:	697b      	ldr	r3, [r7, #20]
 8017e5a:	0a9b      	lsrs	r3, r3, #10
 8017e5c:	f003 0301 	and.w	r3, r3, #1
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d010      	beq.n	8017e86 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017e64:	693b      	ldr	r3, [r7, #16]
 8017e66:	09db      	lsrs	r3, r3, #7
 8017e68:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8017e6c:	2b00      	cmp	r3, #0
 8017e6e:	d00a      	beq.n	8017e86 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017e74:	f043 0208 	orr.w	r2, r3, #8
 8017e78:	687b      	ldr	r3, [r7, #4]
 8017e7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8017e7c:	687b      	ldr	r3, [r7, #4]
 8017e7e:	681b      	ldr	r3, [r3, #0]
 8017e80:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017e84:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8017e86:	697b      	ldr	r3, [r7, #20]
 8017e88:	0a5b      	lsrs	r3, r3, #9
 8017e8a:	f003 0301 	and.w	r3, r3, #1
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	d010      	beq.n	8017eb4 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017e92:	693b      	ldr	r3, [r7, #16]
 8017e94:	09db      	lsrs	r3, r3, #7
 8017e96:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8017e9a:	2b00      	cmp	r3, #0
 8017e9c:	d00a      	beq.n	8017eb4 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017ea2:	f043 0202 	orr.w	r2, r3, #2
 8017ea6:	687b      	ldr	r3, [r7, #4]
 8017ea8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017eb2:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8017eb4:	687b      	ldr	r3, [r7, #4]
 8017eb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017eb8:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8017eba:	68fb      	ldr	r3, [r7, #12]
 8017ebc:	f003 030b 	and.w	r3, r3, #11
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	d003      	beq.n	8017ecc <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8017ec4:	68f9      	ldr	r1, [r7, #12]
 8017ec6:	6878      	ldr	r0, [r7, #4]
 8017ec8:	f001 fa1c 	bl	8019304 <I2C_ITError>
  }
}
 8017ecc:	bf00      	nop
 8017ece:	3718      	adds	r7, #24
 8017ed0:	46bd      	mov	sp, r7
 8017ed2:	bd80      	pop	{r7, pc}

08017ed4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017ed4:	b480      	push	{r7}
 8017ed6:	b083      	sub	sp, #12
 8017ed8:	af00      	add	r7, sp, #0
 8017eda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8017edc:	bf00      	nop
 8017ede:	370c      	adds	r7, #12
 8017ee0:	46bd      	mov	sp, r7
 8017ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ee6:	4770      	bx	lr

08017ee8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017ee8:	b480      	push	{r7}
 8017eea:	b083      	sub	sp, #12
 8017eec:	af00      	add	r7, sp, #0
 8017eee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8017ef0:	bf00      	nop
 8017ef2:	370c      	adds	r7, #12
 8017ef4:	46bd      	mov	sp, r7
 8017ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017efa:	4770      	bx	lr

08017efc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017efc:	b480      	push	{r7}
 8017efe:	b083      	sub	sp, #12
 8017f00:	af00      	add	r7, sp, #0
 8017f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8017f04:	bf00      	nop
 8017f06:	370c      	adds	r7, #12
 8017f08:	46bd      	mov	sp, r7
 8017f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f0e:	4770      	bx	lr

08017f10 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f10:	b480      	push	{r7}
 8017f12:	b083      	sub	sp, #12
 8017f14:	af00      	add	r7, sp, #0
 8017f16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8017f18:	bf00      	nop
 8017f1a:	370c      	adds	r7, #12
 8017f1c:	46bd      	mov	sp, r7
 8017f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f22:	4770      	bx	lr

08017f24 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8017f24:	b480      	push	{r7}
 8017f26:	b083      	sub	sp, #12
 8017f28:	af00      	add	r7, sp, #0
 8017f2a:	6078      	str	r0, [r7, #4]
 8017f2c:	460b      	mov	r3, r1
 8017f2e:	70fb      	strb	r3, [r7, #3]
 8017f30:	4613      	mov	r3, r2
 8017f32:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8017f34:	bf00      	nop
 8017f36:	370c      	adds	r7, #12
 8017f38:	46bd      	mov	sp, r7
 8017f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f3e:	4770      	bx	lr

08017f40 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f40:	b480      	push	{r7}
 8017f42:	b083      	sub	sp, #12
 8017f44:	af00      	add	r7, sp, #0
 8017f46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8017f48:	bf00      	nop
 8017f4a:	370c      	adds	r7, #12
 8017f4c:	46bd      	mov	sp, r7
 8017f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f52:	4770      	bx	lr

08017f54 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f54:	b480      	push	{r7}
 8017f56:	b083      	sub	sp, #12
 8017f58:	af00      	add	r7, sp, #0
 8017f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8017f5c:	bf00      	nop
 8017f5e:	370c      	adds	r7, #12
 8017f60:	46bd      	mov	sp, r7
 8017f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f66:	4770      	bx	lr

08017f68 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f68:	b480      	push	{r7}
 8017f6a:	b083      	sub	sp, #12
 8017f6c:	af00      	add	r7, sp, #0
 8017f6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8017f70:	bf00      	nop
 8017f72:	370c      	adds	r7, #12
 8017f74:	46bd      	mov	sp, r7
 8017f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f7a:	4770      	bx	lr

08017f7c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8017f7c:	b480      	push	{r7}
 8017f7e:	b083      	sub	sp, #12
 8017f80:	af00      	add	r7, sp, #0
 8017f82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8017f84:	bf00      	nop
 8017f86:	370c      	adds	r7, #12
 8017f88:	46bd      	mov	sp, r7
 8017f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f8e:	4770      	bx	lr

08017f90 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f90:	b480      	push	{r7}
 8017f92:	b083      	sub	sp, #12
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8017f98:	bf00      	nop
 8017f9a:	370c      	adds	r7, #12
 8017f9c:	46bd      	mov	sp, r7
 8017f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fa2:	4770      	bx	lr

08017fa4 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8017fa4:	b580      	push	{r7, lr}
 8017fa6:	b088      	sub	sp, #32
 8017fa8:	af02      	add	r7, sp, #8
 8017faa:	60f8      	str	r0, [r7, #12]
 8017fac:	60b9      	str	r1, [r7, #8]
 8017fae:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8017fb0:	4b93      	ldr	r3, [pc, #588]	@ (8018200 <I2C_Mem_ISR_IT+0x25c>)
 8017fb2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8017fb4:	68bb      	ldr	r3, [r7, #8]
 8017fb6:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8017fb8:	68fb      	ldr	r3, [r7, #12]
 8017fba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8017fbe:	2b01      	cmp	r3, #1
 8017fc0:	d101      	bne.n	8017fc6 <I2C_Mem_ISR_IT+0x22>
 8017fc2:	2302      	movs	r3, #2
 8017fc4:	e118      	b.n	80181f8 <I2C_Mem_ISR_IT+0x254>
 8017fc6:	68fb      	ldr	r3, [r7, #12]
 8017fc8:	2201      	movs	r2, #1
 8017fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8017fce:	693b      	ldr	r3, [r7, #16]
 8017fd0:	091b      	lsrs	r3, r3, #4
 8017fd2:	f003 0301 	and.w	r3, r3, #1
 8017fd6:	2b00      	cmp	r3, #0
 8017fd8:	d013      	beq.n	8018002 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	091b      	lsrs	r3, r3, #4
 8017fde:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8017fe2:	2b00      	cmp	r3, #0
 8017fe4:	d00d      	beq.n	8018002 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8017fe6:	68fb      	ldr	r3, [r7, #12]
 8017fe8:	681b      	ldr	r3, [r3, #0]
 8017fea:	2210      	movs	r2, #16
 8017fec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8017fee:	68fb      	ldr	r3, [r7, #12]
 8017ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017ff2:	f043 0204 	orr.w	r2, r3, #4
 8017ff6:	68fb      	ldr	r3, [r7, #12]
 8017ff8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8017ffa:	68f8      	ldr	r0, [r7, #12]
 8017ffc:	f001 fa99 	bl	8019532 <I2C_Flush_TXDR>
 8018000:	e0e5      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8018002:	693b      	ldr	r3, [r7, #16]
 8018004:	089b      	lsrs	r3, r3, #2
 8018006:	f003 0301 	and.w	r3, r3, #1
 801800a:	2b00      	cmp	r3, #0
 801800c:	d023      	beq.n	8018056 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 801800e:	687b      	ldr	r3, [r7, #4]
 8018010:	089b      	lsrs	r3, r3, #2
 8018012:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8018016:	2b00      	cmp	r3, #0
 8018018:	d01d      	beq.n	8018056 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 801801a:	693b      	ldr	r3, [r7, #16]
 801801c:	f023 0304 	bic.w	r3, r3, #4
 8018020:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8018022:	68fb      	ldr	r3, [r7, #12]
 8018024:	681b      	ldr	r3, [r3, #0]
 8018026:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018028:	68fb      	ldr	r3, [r7, #12]
 801802a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801802c:	b2d2      	uxtb	r2, r2
 801802e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8018030:	68fb      	ldr	r3, [r7, #12]
 8018032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018034:	1c5a      	adds	r2, r3, #1
 8018036:	68fb      	ldr	r3, [r7, #12]
 8018038:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 801803a:	68fb      	ldr	r3, [r7, #12]
 801803c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801803e:	3b01      	subs	r3, #1
 8018040:	b29a      	uxth	r2, r3
 8018042:	68fb      	ldr	r3, [r7, #12]
 8018044:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8018046:	68fb      	ldr	r3, [r7, #12]
 8018048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801804a:	b29b      	uxth	r3, r3
 801804c:	3b01      	subs	r3, #1
 801804e:	b29a      	uxth	r2, r3
 8018050:	68fb      	ldr	r3, [r7, #12]
 8018052:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8018054:	e0bb      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8018056:	693b      	ldr	r3, [r7, #16]
 8018058:	085b      	lsrs	r3, r3, #1
 801805a:	f003 0301 	and.w	r3, r3, #1
 801805e:	2b00      	cmp	r3, #0
 8018060:	d02d      	beq.n	80180be <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	085b      	lsrs	r3, r3, #1
 8018066:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 801806a:	2b00      	cmp	r3, #0
 801806c:	d027      	beq.n	80180be <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 801806e:	68fb      	ldr	r3, [r7, #12]
 8018070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018072:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8018076:	d118      	bne.n	80180aa <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8018078:	68fb      	ldr	r3, [r7, #12]
 801807a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801807c:	781a      	ldrb	r2, [r3, #0]
 801807e:	68fb      	ldr	r3, [r7, #12]
 8018080:	681b      	ldr	r3, [r3, #0]
 8018082:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8018084:	68fb      	ldr	r3, [r7, #12]
 8018086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018088:	1c5a      	adds	r2, r3, #1
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 801808e:	68fb      	ldr	r3, [r7, #12]
 8018090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018092:	3b01      	subs	r3, #1
 8018094:	b29a      	uxth	r2, r3
 8018096:	68fb      	ldr	r3, [r7, #12]
 8018098:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 801809a:	68fb      	ldr	r3, [r7, #12]
 801809c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801809e:	b29b      	uxth	r3, r3
 80180a0:	3b01      	subs	r3, #1
 80180a2:	b29a      	uxth	r2, r3
 80180a4:	68fb      	ldr	r3, [r7, #12]
 80180a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80180a8:	e091      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 80180aa:	68fb      	ldr	r3, [r7, #12]
 80180ac:	681b      	ldr	r3, [r3, #0]
 80180ae:	68fa      	ldr	r2, [r7, #12]
 80180b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80180b2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80180b4:	68fb      	ldr	r3, [r7, #12]
 80180b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80180ba:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 80180bc:	e087      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80180be:	693b      	ldr	r3, [r7, #16]
 80180c0:	09db      	lsrs	r3, r3, #7
 80180c2:	f003 0301 	and.w	r3, r3, #1
 80180c6:	2b00      	cmp	r3, #0
 80180c8:	d03d      	beq.n	8018146 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	099b      	lsrs	r3, r3, #6
 80180ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d037      	beq.n	8018146 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80180d6:	68fb      	ldr	r3, [r7, #12]
 80180d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80180da:	b29b      	uxth	r3, r3
 80180dc:	2b00      	cmp	r3, #0
 80180de:	d02c      	beq.n	801813a <I2C_Mem_ISR_IT+0x196>
 80180e0:	68fb      	ldr	r3, [r7, #12]
 80180e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80180e4:	2b00      	cmp	r3, #0
 80180e6:	d128      	bne.n	801813a <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80180e8:	68fb      	ldr	r3, [r7, #12]
 80180ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80180ec:	b29b      	uxth	r3, r3
 80180ee:	2bff      	cmp	r3, #255	@ 0xff
 80180f0:	d910      	bls.n	8018114 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80180f2:	68fb      	ldr	r3, [r7, #12]
 80180f4:	22ff      	movs	r2, #255	@ 0xff
 80180f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80180f8:	68fb      	ldr	r3, [r7, #12]
 80180fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80180fc:	b299      	uxth	r1, r3
 80180fe:	68fb      	ldr	r3, [r7, #12]
 8018100:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018102:	b2da      	uxtb	r2, r3
 8018104:	2300      	movs	r3, #0
 8018106:	9300      	str	r3, [sp, #0]
 8018108:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801810c:	68f8      	ldr	r0, [r7, #12]
 801810e:	f001 fc15 	bl	801993c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8018112:	e017      	b.n	8018144 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8018114:	68fb      	ldr	r3, [r7, #12]
 8018116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018118:	b29a      	uxth	r2, r3
 801811a:	68fb      	ldr	r3, [r7, #12]
 801811c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801811e:	68fb      	ldr	r3, [r7, #12]
 8018120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018122:	b299      	uxth	r1, r3
 8018124:	68fb      	ldr	r3, [r7, #12]
 8018126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018128:	b2da      	uxtb	r2, r3
 801812a:	2300      	movs	r3, #0
 801812c:	9300      	str	r3, [sp, #0]
 801812e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8018132:	68f8      	ldr	r0, [r7, #12]
 8018134:	f001 fc02 	bl	801993c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8018138:	e004      	b.n	8018144 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 801813a:	2140      	movs	r1, #64	@ 0x40
 801813c:	68f8      	ldr	r0, [r7, #12]
 801813e:	f001 f8e1 	bl	8019304 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8018142:	e044      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
 8018144:	e043      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8018146:	693b      	ldr	r3, [r7, #16]
 8018148:	099b      	lsrs	r3, r3, #6
 801814a:	f003 0301 	and.w	r3, r3, #1
 801814e:	2b00      	cmp	r3, #0
 8018150:	d03d      	beq.n	80181ce <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8018152:	687b      	ldr	r3, [r7, #4]
 8018154:	099b      	lsrs	r3, r3, #6
 8018156:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 801815a:	2b00      	cmp	r3, #0
 801815c:	d037      	beq.n	80181ce <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 801815e:	2101      	movs	r1, #1
 8018160:	68f8      	ldr	r0, [r7, #12]
 8018162:	f001 fca1 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8018166:	2102      	movs	r1, #2
 8018168:	68f8      	ldr	r0, [r7, #12]
 801816a:	f001 fc19 	bl	80199a0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801816e:	68fb      	ldr	r3, [r7, #12]
 8018170:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018174:	b2db      	uxtb	r3, r3
 8018176:	2b22      	cmp	r3, #34	@ 0x22
 8018178:	d101      	bne.n	801817e <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 801817a:	4b22      	ldr	r3, [pc, #136]	@ (8018204 <I2C_Mem_ISR_IT+0x260>)
 801817c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801817e:	68fb      	ldr	r3, [r7, #12]
 8018180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018182:	b29b      	uxth	r3, r3
 8018184:	2bff      	cmp	r3, #255	@ 0xff
 8018186:	d910      	bls.n	80181aa <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8018188:	68fb      	ldr	r3, [r7, #12]
 801818a:	22ff      	movs	r2, #255	@ 0xff
 801818c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018192:	b299      	uxth	r1, r3
 8018194:	68fb      	ldr	r3, [r7, #12]
 8018196:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018198:	b2da      	uxtb	r2, r3
 801819a:	697b      	ldr	r3, [r7, #20]
 801819c:	9300      	str	r3, [sp, #0]
 801819e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80181a2:	68f8      	ldr	r0, [r7, #12]
 80181a4:	f001 fbca 	bl	801993c <I2C_TransferConfig>
 80181a8:	e011      	b.n	80181ce <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80181aa:	68fb      	ldr	r3, [r7, #12]
 80181ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80181ae:	b29a      	uxth	r2, r3
 80181b0:	68fb      	ldr	r3, [r7, #12]
 80181b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80181b4:	68fb      	ldr	r3, [r7, #12]
 80181b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80181b8:	b299      	uxth	r1, r3
 80181ba:	68fb      	ldr	r3, [r7, #12]
 80181bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80181be:	b2da      	uxtb	r2, r3
 80181c0:	697b      	ldr	r3, [r7, #20]
 80181c2:	9300      	str	r3, [sp, #0]
 80181c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80181c8:	68f8      	ldr	r0, [r7, #12]
 80181ca:	f001 fbb7 	bl	801993c <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80181ce:	693b      	ldr	r3, [r7, #16]
 80181d0:	095b      	lsrs	r3, r3, #5
 80181d2:	f003 0301 	and.w	r3, r3, #1
 80181d6:	2b00      	cmp	r3, #0
 80181d8:	d009      	beq.n	80181ee <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	095b      	lsrs	r3, r3, #5
 80181de:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d003      	beq.n	80181ee <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80181e6:	6939      	ldr	r1, [r7, #16]
 80181e8:	68f8      	ldr	r0, [r7, #12]
 80181ea:	f000 fdef 	bl	8018dcc <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80181ee:	68fb      	ldr	r3, [r7, #12]
 80181f0:	2200      	movs	r2, #0
 80181f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80181f6:	2300      	movs	r3, #0
}
 80181f8:	4618      	mov	r0, r3
 80181fa:	3718      	adds	r7, #24
 80181fc:	46bd      	mov	sp, r7
 80181fe:	bd80      	pop	{r7, pc}
 8018200:	80002000 	.word	0x80002000
 8018204:	80002400 	.word	0x80002400

08018208 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8018208:	b580      	push	{r7, lr}
 801820a:	b086      	sub	sp, #24
 801820c:	af00      	add	r7, sp, #0
 801820e:	60f8      	str	r0, [r7, #12]
 8018210:	60b9      	str	r1, [r7, #8]
 8018212:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018218:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 801821a:	68bb      	ldr	r3, [r7, #8]
 801821c:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 801821e:	68fb      	ldr	r3, [r7, #12]
 8018220:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8018224:	2b01      	cmp	r3, #1
 8018226:	d101      	bne.n	801822c <I2C_Slave_ISR_IT+0x24>
 8018228:	2302      	movs	r3, #2
 801822a:	e0ed      	b.n	8018408 <I2C_Slave_ISR_IT+0x200>
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	2201      	movs	r2, #1
 8018230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8018234:	693b      	ldr	r3, [r7, #16]
 8018236:	095b      	lsrs	r3, r3, #5
 8018238:	f003 0301 	and.w	r3, r3, #1
 801823c:	2b00      	cmp	r3, #0
 801823e:	d00a      	beq.n	8018256 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8018240:	687b      	ldr	r3, [r7, #4]
 8018242:	095b      	lsrs	r3, r3, #5
 8018244:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8018248:	2b00      	cmp	r3, #0
 801824a:	d004      	beq.n	8018256 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 801824c:	6939      	ldr	r1, [r7, #16]
 801824e:	68f8      	ldr	r0, [r7, #12]
 8018250:	f000 fe86 	bl	8018f60 <I2C_ITSlaveCplt>
 8018254:	e0d3      	b.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8018256:	693b      	ldr	r3, [r7, #16]
 8018258:	091b      	lsrs	r3, r3, #4
 801825a:	f003 0301 	and.w	r3, r3, #1
 801825e:	2b00      	cmp	r3, #0
 8018260:	d04d      	beq.n	80182fe <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	091b      	lsrs	r3, r3, #4
 8018266:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 801826a:	2b00      	cmp	r3, #0
 801826c:	d047      	beq.n	80182fe <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 801826e:	68fb      	ldr	r3, [r7, #12]
 8018270:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018272:	b29b      	uxth	r3, r3
 8018274:	2b00      	cmp	r3, #0
 8018276:	d128      	bne.n	80182ca <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8018278:	68fb      	ldr	r3, [r7, #12]
 801827a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801827e:	b2db      	uxtb	r3, r3
 8018280:	2b28      	cmp	r3, #40	@ 0x28
 8018282:	d108      	bne.n	8018296 <I2C_Slave_ISR_IT+0x8e>
 8018284:	697b      	ldr	r3, [r7, #20]
 8018286:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801828a:	d104      	bne.n	8018296 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 801828c:	6939      	ldr	r1, [r7, #16]
 801828e:	68f8      	ldr	r0, [r7, #12]
 8018290:	f000 ffe2 	bl	8019258 <I2C_ITListenCplt>
 8018294:	e032      	b.n	80182fc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8018296:	68fb      	ldr	r3, [r7, #12]
 8018298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801829c:	b2db      	uxtb	r3, r3
 801829e:	2b29      	cmp	r3, #41	@ 0x29
 80182a0:	d10e      	bne.n	80182c0 <I2C_Slave_ISR_IT+0xb8>
 80182a2:	697b      	ldr	r3, [r7, #20]
 80182a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80182a8:	d00a      	beq.n	80182c0 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80182aa:	68fb      	ldr	r3, [r7, #12]
 80182ac:	681b      	ldr	r3, [r3, #0]
 80182ae:	2210      	movs	r2, #16
 80182b0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80182b2:	68f8      	ldr	r0, [r7, #12]
 80182b4:	f001 f93d 	bl	8019532 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80182b8:	68f8      	ldr	r0, [r7, #12]
 80182ba:	f000 fd28 	bl	8018d0e <I2C_ITSlaveSeqCplt>
 80182be:	e01d      	b.n	80182fc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80182c0:	68fb      	ldr	r3, [r7, #12]
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	2210      	movs	r2, #16
 80182c6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80182c8:	e096      	b.n	80183f8 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	681b      	ldr	r3, [r3, #0]
 80182ce:	2210      	movs	r2, #16
 80182d0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80182d2:	68fb      	ldr	r3, [r7, #12]
 80182d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80182d6:	f043 0204 	orr.w	r2, r3, #4
 80182da:	68fb      	ldr	r3, [r7, #12]
 80182dc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80182de:	697b      	ldr	r3, [r7, #20]
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	d004      	beq.n	80182ee <I2C_Slave_ISR_IT+0xe6>
 80182e4:	697b      	ldr	r3, [r7, #20]
 80182e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80182ea:	f040 8085 	bne.w	80183f8 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80182ee:	68fb      	ldr	r3, [r7, #12]
 80182f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80182f2:	4619      	mov	r1, r3
 80182f4:	68f8      	ldr	r0, [r7, #12]
 80182f6:	f001 f805 	bl	8019304 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80182fa:	e07d      	b.n	80183f8 <I2C_Slave_ISR_IT+0x1f0>
 80182fc:	e07c      	b.n	80183f8 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80182fe:	693b      	ldr	r3, [r7, #16]
 8018300:	089b      	lsrs	r3, r3, #2
 8018302:	f003 0301 	and.w	r3, r3, #1
 8018306:	2b00      	cmp	r3, #0
 8018308:	d030      	beq.n	801836c <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	089b      	lsrs	r3, r3, #2
 801830e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8018312:	2b00      	cmp	r3, #0
 8018314:	d02a      	beq.n	801836c <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8018316:	68fb      	ldr	r3, [r7, #12]
 8018318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801831a:	b29b      	uxth	r3, r3
 801831c:	2b00      	cmp	r3, #0
 801831e:	d018      	beq.n	8018352 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8018320:	68fb      	ldr	r3, [r7, #12]
 8018322:	681b      	ldr	r3, [r3, #0]
 8018324:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8018326:	68fb      	ldr	r3, [r7, #12]
 8018328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801832a:	b2d2      	uxtb	r2, r2
 801832c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801832e:	68fb      	ldr	r3, [r7, #12]
 8018330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018332:	1c5a      	adds	r2, r3, #1
 8018334:	68fb      	ldr	r3, [r7, #12]
 8018336:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8018338:	68fb      	ldr	r3, [r7, #12]
 801833a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801833c:	3b01      	subs	r3, #1
 801833e:	b29a      	uxth	r2, r3
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8018344:	68fb      	ldr	r3, [r7, #12]
 8018346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018348:	b29b      	uxth	r3, r3
 801834a:	3b01      	subs	r3, #1
 801834c:	b29a      	uxth	r2, r3
 801834e:	68fb      	ldr	r3, [r7, #12]
 8018350:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8018352:	68fb      	ldr	r3, [r7, #12]
 8018354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018356:	b29b      	uxth	r3, r3
 8018358:	2b00      	cmp	r3, #0
 801835a:	d14f      	bne.n	80183fc <I2C_Slave_ISR_IT+0x1f4>
 801835c:	697b      	ldr	r3, [r7, #20]
 801835e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8018362:	d04b      	beq.n	80183fc <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8018364:	68f8      	ldr	r0, [r7, #12]
 8018366:	f000 fcd2 	bl	8018d0e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 801836a:	e047      	b.n	80183fc <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 801836c:	693b      	ldr	r3, [r7, #16]
 801836e:	08db      	lsrs	r3, r3, #3
 8018370:	f003 0301 	and.w	r3, r3, #1
 8018374:	2b00      	cmp	r3, #0
 8018376:	d00a      	beq.n	801838e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8018378:	687b      	ldr	r3, [r7, #4]
 801837a:	08db      	lsrs	r3, r3, #3
 801837c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8018380:	2b00      	cmp	r3, #0
 8018382:	d004      	beq.n	801838e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8018384:	6939      	ldr	r1, [r7, #16]
 8018386:	68f8      	ldr	r0, [r7, #12]
 8018388:	f000 fc00 	bl	8018b8c <I2C_ITAddrCplt>
 801838c:	e037      	b.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 801838e:	693b      	ldr	r3, [r7, #16]
 8018390:	085b      	lsrs	r3, r3, #1
 8018392:	f003 0301 	and.w	r3, r3, #1
 8018396:	2b00      	cmp	r3, #0
 8018398:	d031      	beq.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 801839a:	687b      	ldr	r3, [r7, #4]
 801839c:	085b      	lsrs	r3, r3, #1
 801839e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d02b      	beq.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80183a6:	68fb      	ldr	r3, [r7, #12]
 80183a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80183aa:	b29b      	uxth	r3, r3
 80183ac:	2b00      	cmp	r3, #0
 80183ae:	d018      	beq.n	80183e2 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80183b4:	781a      	ldrb	r2, [r3, #0]
 80183b6:	68fb      	ldr	r3, [r7, #12]
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80183bc:	68fb      	ldr	r3, [r7, #12]
 80183be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80183c0:	1c5a      	adds	r2, r3, #1
 80183c2:	68fb      	ldr	r3, [r7, #12]
 80183c4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80183c6:	68fb      	ldr	r3, [r7, #12]
 80183c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80183ca:	b29b      	uxth	r3, r3
 80183cc:	3b01      	subs	r3, #1
 80183ce:	b29a      	uxth	r2, r3
 80183d0:	68fb      	ldr	r3, [r7, #12]
 80183d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80183d4:	68fb      	ldr	r3, [r7, #12]
 80183d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80183d8:	3b01      	subs	r3, #1
 80183da:	b29a      	uxth	r2, r3
 80183dc:	68fb      	ldr	r3, [r7, #12]
 80183de:	851a      	strh	r2, [r3, #40]	@ 0x28
 80183e0:	e00d      	b.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80183e2:	697b      	ldr	r3, [r7, #20]
 80183e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80183e8:	d002      	beq.n	80183f0 <I2C_Slave_ISR_IT+0x1e8>
 80183ea:	697b      	ldr	r3, [r7, #20]
 80183ec:	2b00      	cmp	r3, #0
 80183ee:	d106      	bne.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80183f0:	68f8      	ldr	r0, [r7, #12]
 80183f2:	f000 fc8c 	bl	8018d0e <I2C_ITSlaveSeqCplt>
 80183f6:	e002      	b.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80183f8:	bf00      	nop
 80183fa:	e000      	b.n	80183fe <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80183fc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80183fe:	68fb      	ldr	r3, [r7, #12]
 8018400:	2200      	movs	r2, #0
 8018402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8018406:	2300      	movs	r3, #0
}
 8018408:	4618      	mov	r0, r3
 801840a:	3718      	adds	r7, #24
 801840c:	46bd      	mov	sp, r7
 801840e:	bd80      	pop	{r7, pc}

08018410 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8018410:	b580      	push	{r7, lr}
 8018412:	b088      	sub	sp, #32
 8018414:	af02      	add	r7, sp, #8
 8018416:	60f8      	str	r0, [r7, #12]
 8018418:	60b9      	str	r1, [r7, #8]
 801841a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 801841c:	68fb      	ldr	r3, [r7, #12]
 801841e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8018422:	2b01      	cmp	r3, #1
 8018424:	d101      	bne.n	801842a <I2C_Master_ISR_DMA+0x1a>
 8018426:	2302      	movs	r3, #2
 8018428:	e0e1      	b.n	80185ee <I2C_Master_ISR_DMA+0x1de>
 801842a:	68fb      	ldr	r3, [r7, #12]
 801842c:	2201      	movs	r2, #1
 801842e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8018432:	68bb      	ldr	r3, [r7, #8]
 8018434:	091b      	lsrs	r3, r3, #4
 8018436:	f003 0301 	and.w	r3, r3, #1
 801843a:	2b00      	cmp	r3, #0
 801843c:	d017      	beq.n	801846e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	091b      	lsrs	r3, r3, #4
 8018442:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8018446:	2b00      	cmp	r3, #0
 8018448:	d011      	beq.n	801846e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801844a:	68fb      	ldr	r3, [r7, #12]
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	2210      	movs	r2, #16
 8018450:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8018452:	68fb      	ldr	r3, [r7, #12]
 8018454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018456:	f043 0204 	orr.w	r2, r3, #4
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 801845e:	2120      	movs	r1, #32
 8018460:	68f8      	ldr	r0, [r7, #12]
 8018462:	f001 fa9d 	bl	80199a0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8018466:	68f8      	ldr	r0, [r7, #12]
 8018468:	f001 f863 	bl	8019532 <I2C_Flush_TXDR>
 801846c:	e0ba      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 801846e:	68bb      	ldr	r3, [r7, #8]
 8018470:	09db      	lsrs	r3, r3, #7
 8018472:	f003 0301 	and.w	r3, r3, #1
 8018476:	2b00      	cmp	r3, #0
 8018478:	d072      	beq.n	8018560 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 801847a:	687b      	ldr	r3, [r7, #4]
 801847c:	099b      	lsrs	r3, r3, #6
 801847e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8018482:	2b00      	cmp	r3, #0
 8018484:	d06c      	beq.n	8018560 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8018486:	68fb      	ldr	r3, [r7, #12]
 8018488:	681b      	ldr	r3, [r3, #0]
 801848a:	681a      	ldr	r2, [r3, #0]
 801848c:	68fb      	ldr	r3, [r7, #12]
 801848e:	681b      	ldr	r3, [r3, #0]
 8018490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8018494:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8018496:	68fb      	ldr	r3, [r7, #12]
 8018498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801849a:	b29b      	uxth	r3, r3
 801849c:	2b00      	cmp	r3, #0
 801849e:	d04e      	beq.n	801853e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80184a0:	68fb      	ldr	r3, [r7, #12]
 80184a2:	681b      	ldr	r3, [r3, #0]
 80184a4:	685b      	ldr	r3, [r3, #4]
 80184a6:	b29b      	uxth	r3, r3
 80184a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80184ac:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80184ae:	68fb      	ldr	r3, [r7, #12]
 80184b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80184b2:	b29b      	uxth	r3, r3
 80184b4:	2bff      	cmp	r3, #255	@ 0xff
 80184b6:	d906      	bls.n	80184c6 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	22ff      	movs	r2, #255	@ 0xff
 80184bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80184be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80184c2:	617b      	str	r3, [r7, #20]
 80184c4:	e010      	b.n	80184e8 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80184c6:	68fb      	ldr	r3, [r7, #12]
 80184c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80184ca:	b29a      	uxth	r2, r3
 80184cc:	68fb      	ldr	r3, [r7, #12]
 80184ce:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80184d0:	68fb      	ldr	r3, [r7, #12]
 80184d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80184d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80184d8:	d003      	beq.n	80184e2 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80184da:	68fb      	ldr	r3, [r7, #12]
 80184dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80184de:	617b      	str	r3, [r7, #20]
 80184e0:	e002      	b.n	80184e8 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80184e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80184e6:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80184e8:	68fb      	ldr	r3, [r7, #12]
 80184ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80184ec:	b2da      	uxtb	r2, r3
 80184ee:	8a79      	ldrh	r1, [r7, #18]
 80184f0:	2300      	movs	r3, #0
 80184f2:	9300      	str	r3, [sp, #0]
 80184f4:	697b      	ldr	r3, [r7, #20]
 80184f6:	68f8      	ldr	r0, [r7, #12]
 80184f8:	f001 fa20 	bl	801993c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80184fc:	68fb      	ldr	r3, [r7, #12]
 80184fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018500:	b29a      	uxth	r2, r3
 8018502:	68fb      	ldr	r3, [r7, #12]
 8018504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018506:	1ad3      	subs	r3, r2, r3
 8018508:	b29a      	uxth	r2, r3
 801850a:	68fb      	ldr	r3, [r7, #12]
 801850c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801850e:	68fb      	ldr	r3, [r7, #12]
 8018510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018514:	b2db      	uxtb	r3, r3
 8018516:	2b22      	cmp	r3, #34	@ 0x22
 8018518:	d108      	bne.n	801852c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 801851a:	68fb      	ldr	r3, [r7, #12]
 801851c:	681b      	ldr	r3, [r3, #0]
 801851e:	681a      	ldr	r2, [r3, #0]
 8018520:	68fb      	ldr	r3, [r7, #12]
 8018522:	681b      	ldr	r3, [r3, #0]
 8018524:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8018528:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 801852a:	e05b      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 801852c:	68fb      	ldr	r3, [r7, #12]
 801852e:	681b      	ldr	r3, [r3, #0]
 8018530:	681a      	ldr	r2, [r3, #0]
 8018532:	68fb      	ldr	r3, [r7, #12]
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801853a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 801853c:	e052      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 801853e:	68fb      	ldr	r3, [r7, #12]
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	685b      	ldr	r3, [r3, #4]
 8018544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018548:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801854c:	d003      	beq.n	8018556 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 801854e:	68f8      	ldr	r0, [r7, #12]
 8018550:	f000 fba0 	bl	8018c94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8018554:	e046      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8018556:	2140      	movs	r1, #64	@ 0x40
 8018558:	68f8      	ldr	r0, [r7, #12]
 801855a:	f000 fed3 	bl	8019304 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 801855e:	e041      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8018560:	68bb      	ldr	r3, [r7, #8]
 8018562:	099b      	lsrs	r3, r3, #6
 8018564:	f003 0301 	and.w	r3, r3, #1
 8018568:	2b00      	cmp	r3, #0
 801856a:	d029      	beq.n	80185c0 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	099b      	lsrs	r3, r3, #6
 8018570:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8018574:	2b00      	cmp	r3, #0
 8018576:	d023      	beq.n	80185c0 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8018578:	68fb      	ldr	r3, [r7, #12]
 801857a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801857c:	b29b      	uxth	r3, r3
 801857e:	2b00      	cmp	r3, #0
 8018580:	d119      	bne.n	80185b6 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8018582:	68fb      	ldr	r3, [r7, #12]
 8018584:	681b      	ldr	r3, [r3, #0]
 8018586:	685b      	ldr	r3, [r3, #4]
 8018588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801858c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018590:	d027      	beq.n	80185e2 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8018592:	68fb      	ldr	r3, [r7, #12]
 8018594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018596:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 801859a:	d108      	bne.n	80185ae <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 801859c:	68fb      	ldr	r3, [r7, #12]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	685a      	ldr	r2, [r3, #4]
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	681b      	ldr	r3, [r3, #0]
 80185a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80185aa:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80185ac:	e019      	b.n	80185e2 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80185ae:	68f8      	ldr	r0, [r7, #12]
 80185b0:	f000 fb70 	bl	8018c94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80185b4:	e015      	b.n	80185e2 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80185b6:	2140      	movs	r1, #64	@ 0x40
 80185b8:	68f8      	ldr	r0, [r7, #12]
 80185ba:	f000 fea3 	bl	8019304 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80185be:	e010      	b.n	80185e2 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80185c0:	68bb      	ldr	r3, [r7, #8]
 80185c2:	095b      	lsrs	r3, r3, #5
 80185c4:	f003 0301 	and.w	r3, r3, #1
 80185c8:	2b00      	cmp	r3, #0
 80185ca:	d00b      	beq.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80185cc:	687b      	ldr	r3, [r7, #4]
 80185ce:	095b      	lsrs	r3, r3, #5
 80185d0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d005      	beq.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80185d8:	68b9      	ldr	r1, [r7, #8]
 80185da:	68f8      	ldr	r0, [r7, #12]
 80185dc:	f000 fbf6 	bl	8018dcc <I2C_ITMasterCplt>
 80185e0:	e000      	b.n	80185e4 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80185e2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80185e4:	68fb      	ldr	r3, [r7, #12]
 80185e6:	2200      	movs	r2, #0
 80185e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80185ec:	2300      	movs	r3, #0
}
 80185ee:	4618      	mov	r0, r3
 80185f0:	3718      	adds	r7, #24
 80185f2:	46bd      	mov	sp, r7
 80185f4:	bd80      	pop	{r7, pc}
	...

080185f8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80185f8:	b580      	push	{r7, lr}
 80185fa:	b088      	sub	sp, #32
 80185fc:	af02      	add	r7, sp, #8
 80185fe:	60f8      	str	r0, [r7, #12]
 8018600:	60b9      	str	r1, [r7, #8]
 8018602:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8018604:	4b92      	ldr	r3, [pc, #584]	@ (8018850 <I2C_Mem_ISR_DMA+0x258>)
 8018606:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8018608:	68fb      	ldr	r3, [r7, #12]
 801860a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801860e:	2b01      	cmp	r3, #1
 8018610:	d101      	bne.n	8018616 <I2C_Mem_ISR_DMA+0x1e>
 8018612:	2302      	movs	r3, #2
 8018614:	e118      	b.n	8018848 <I2C_Mem_ISR_DMA+0x250>
 8018616:	68fb      	ldr	r3, [r7, #12]
 8018618:	2201      	movs	r2, #1
 801861a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 801861e:	68bb      	ldr	r3, [r7, #8]
 8018620:	091b      	lsrs	r3, r3, #4
 8018622:	f003 0301 	and.w	r3, r3, #1
 8018626:	2b00      	cmp	r3, #0
 8018628:	d017      	beq.n	801865a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	091b      	lsrs	r3, r3, #4
 801862e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8018632:	2b00      	cmp	r3, #0
 8018634:	d011      	beq.n	801865a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018636:	68fb      	ldr	r3, [r7, #12]
 8018638:	681b      	ldr	r3, [r3, #0]
 801863a:	2210      	movs	r2, #16
 801863c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801863e:	68fb      	ldr	r3, [r7, #12]
 8018640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018642:	f043 0204 	orr.w	r2, r3, #4
 8018646:	68fb      	ldr	r3, [r7, #12]
 8018648:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 801864a:	2120      	movs	r1, #32
 801864c:	68f8      	ldr	r0, [r7, #12]
 801864e:	f001 f9a7 	bl	80199a0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8018652:	68f8      	ldr	r0, [r7, #12]
 8018654:	f000 ff6d 	bl	8019532 <I2C_Flush_TXDR>
 8018658:	e0f1      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 801865a:	68bb      	ldr	r3, [r7, #8]
 801865c:	085b      	lsrs	r3, r3, #1
 801865e:	f003 0301 	and.w	r3, r3, #1
 8018662:	2b00      	cmp	r3, #0
 8018664:	d00f      	beq.n	8018686 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	085b      	lsrs	r3, r3, #1
 801866a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 801866e:	2b00      	cmp	r3, #0
 8018670:	d009      	beq.n	8018686 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8018672:	68fb      	ldr	r3, [r7, #12]
 8018674:	681b      	ldr	r3, [r3, #0]
 8018676:	68fa      	ldr	r2, [r7, #12]
 8018678:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801867a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 801867c:	68fb      	ldr	r3, [r7, #12]
 801867e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018682:	651a      	str	r2, [r3, #80]	@ 0x50
 8018684:	e0db      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8018686:	68bb      	ldr	r3, [r7, #8]
 8018688:	09db      	lsrs	r3, r3, #7
 801868a:	f003 0301 	and.w	r3, r3, #1
 801868e:	2b00      	cmp	r3, #0
 8018690:	d060      	beq.n	8018754 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8018692:	687b      	ldr	r3, [r7, #4]
 8018694:	099b      	lsrs	r3, r3, #6
 8018696:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 801869a:	2b00      	cmp	r3, #0
 801869c:	d05a      	beq.n	8018754 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 801869e:	2101      	movs	r1, #1
 80186a0:	68f8      	ldr	r0, [r7, #12]
 80186a2:	f001 fa01 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80186a6:	2110      	movs	r1, #16
 80186a8:	68f8      	ldr	r0, [r7, #12]
 80186aa:	f001 f979 	bl	80199a0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80186ae:	68fb      	ldr	r3, [r7, #12]
 80186b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80186b2:	b29b      	uxth	r3, r3
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d048      	beq.n	801874a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80186b8:	68fb      	ldr	r3, [r7, #12]
 80186ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80186bc:	b29b      	uxth	r3, r3
 80186be:	2bff      	cmp	r3, #255	@ 0xff
 80186c0:	d910      	bls.n	80186e4 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80186c2:	68fb      	ldr	r3, [r7, #12]
 80186c4:	22ff      	movs	r2, #255	@ 0xff
 80186c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80186c8:	68fb      	ldr	r3, [r7, #12]
 80186ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80186cc:	b299      	uxth	r1, r3
 80186ce:	68fb      	ldr	r3, [r7, #12]
 80186d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80186d2:	b2da      	uxtb	r2, r3
 80186d4:	2300      	movs	r3, #0
 80186d6:	9300      	str	r3, [sp, #0]
 80186d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80186dc:	68f8      	ldr	r0, [r7, #12]
 80186de:	f001 f92d 	bl	801993c <I2C_TransferConfig>
 80186e2:	e011      	b.n	8018708 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80186e4:	68fb      	ldr	r3, [r7, #12]
 80186e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80186e8:	b29a      	uxth	r2, r3
 80186ea:	68fb      	ldr	r3, [r7, #12]
 80186ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80186ee:	68fb      	ldr	r3, [r7, #12]
 80186f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80186f2:	b299      	uxth	r1, r3
 80186f4:	68fb      	ldr	r3, [r7, #12]
 80186f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80186f8:	b2da      	uxtb	r2, r3
 80186fa:	2300      	movs	r3, #0
 80186fc:	9300      	str	r3, [sp, #0]
 80186fe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8018702:	68f8      	ldr	r0, [r7, #12]
 8018704:	f001 f91a 	bl	801993c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8018708:	68fb      	ldr	r3, [r7, #12]
 801870a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801870c:	b29a      	uxth	r2, r3
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018712:	1ad3      	subs	r3, r2, r3
 8018714:	b29a      	uxth	r2, r3
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801871a:	68fb      	ldr	r3, [r7, #12]
 801871c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018720:	b2db      	uxtb	r3, r3
 8018722:	2b22      	cmp	r3, #34	@ 0x22
 8018724:	d108      	bne.n	8018738 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8018726:	68fb      	ldr	r3, [r7, #12]
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	681a      	ldr	r2, [r3, #0]
 801872c:	68fb      	ldr	r3, [r7, #12]
 801872e:	681b      	ldr	r3, [r3, #0]
 8018730:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8018734:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8018736:	e082      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8018738:	68fb      	ldr	r3, [r7, #12]
 801873a:	681b      	ldr	r3, [r3, #0]
 801873c:	681a      	ldr	r2, [r3, #0]
 801873e:	68fb      	ldr	r3, [r7, #12]
 8018740:	681b      	ldr	r3, [r3, #0]
 8018742:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8018746:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8018748:	e079      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 801874a:	2140      	movs	r1, #64	@ 0x40
 801874c:	68f8      	ldr	r0, [r7, #12]
 801874e:	f000 fdd9 	bl	8019304 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8018752:	e074      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8018754:	68bb      	ldr	r3, [r7, #8]
 8018756:	099b      	lsrs	r3, r3, #6
 8018758:	f003 0301 	and.w	r3, r3, #1
 801875c:	2b00      	cmp	r3, #0
 801875e:	d05e      	beq.n	801881e <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8018760:	687b      	ldr	r3, [r7, #4]
 8018762:	099b      	lsrs	r3, r3, #6
 8018764:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8018768:	2b00      	cmp	r3, #0
 801876a:	d058      	beq.n	801881e <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 801876c:	2101      	movs	r1, #1
 801876e:	68f8      	ldr	r0, [r7, #12]
 8018770:	f001 f99a 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8018774:	2110      	movs	r1, #16
 8018776:	68f8      	ldr	r0, [r7, #12]
 8018778:	f001 f912 	bl	80199a0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801877c:	68fb      	ldr	r3, [r7, #12]
 801877e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018782:	b2db      	uxtb	r3, r3
 8018784:	2b22      	cmp	r3, #34	@ 0x22
 8018786:	d101      	bne.n	801878c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 8018788:	4b32      	ldr	r3, [pc, #200]	@ (8018854 <I2C_Mem_ISR_DMA+0x25c>)
 801878a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801878c:	68fb      	ldr	r3, [r7, #12]
 801878e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018790:	b29b      	uxth	r3, r3
 8018792:	2bff      	cmp	r3, #255	@ 0xff
 8018794:	d910      	bls.n	80187b8 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8018796:	68fb      	ldr	r3, [r7, #12]
 8018798:	22ff      	movs	r2, #255	@ 0xff
 801879a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 801879c:	68fb      	ldr	r3, [r7, #12]
 801879e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80187a0:	b299      	uxth	r1, r3
 80187a2:	68fb      	ldr	r3, [r7, #12]
 80187a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80187a6:	b2da      	uxtb	r2, r3
 80187a8:	697b      	ldr	r3, [r7, #20]
 80187aa:	9300      	str	r3, [sp, #0]
 80187ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80187b0:	68f8      	ldr	r0, [r7, #12]
 80187b2:	f001 f8c3 	bl	801993c <I2C_TransferConfig>
 80187b6:	e011      	b.n	80187dc <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80187b8:	68fb      	ldr	r3, [r7, #12]
 80187ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80187bc:	b29a      	uxth	r2, r3
 80187be:	68fb      	ldr	r3, [r7, #12]
 80187c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80187c6:	b299      	uxth	r1, r3
 80187c8:	68fb      	ldr	r3, [r7, #12]
 80187ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80187cc:	b2da      	uxtb	r2, r3
 80187ce:	697b      	ldr	r3, [r7, #20]
 80187d0:	9300      	str	r3, [sp, #0]
 80187d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80187d6:	68f8      	ldr	r0, [r7, #12]
 80187d8:	f001 f8b0 	bl	801993c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80187dc:	68fb      	ldr	r3, [r7, #12]
 80187de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80187e0:	b29a      	uxth	r2, r3
 80187e2:	68fb      	ldr	r3, [r7, #12]
 80187e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80187e6:	1ad3      	subs	r3, r2, r3
 80187e8:	b29a      	uxth	r2, r3
 80187ea:	68fb      	ldr	r3, [r7, #12]
 80187ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80187ee:	68fb      	ldr	r3, [r7, #12]
 80187f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80187f4:	b2db      	uxtb	r3, r3
 80187f6:	2b22      	cmp	r3, #34	@ 0x22
 80187f8:	d108      	bne.n	801880c <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80187fa:	68fb      	ldr	r3, [r7, #12]
 80187fc:	681b      	ldr	r3, [r3, #0]
 80187fe:	681a      	ldr	r2, [r3, #0]
 8018800:	68fb      	ldr	r3, [r7, #12]
 8018802:	681b      	ldr	r3, [r3, #0]
 8018804:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8018808:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801880a:	e018      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 801880c:	68fb      	ldr	r3, [r7, #12]
 801880e:	681b      	ldr	r3, [r3, #0]
 8018810:	681a      	ldr	r2, [r3, #0]
 8018812:	68fb      	ldr	r3, [r7, #12]
 8018814:	681b      	ldr	r3, [r3, #0]
 8018816:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801881a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801881c:	e00f      	b.n	801883e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 801881e:	68bb      	ldr	r3, [r7, #8]
 8018820:	095b      	lsrs	r3, r3, #5
 8018822:	f003 0301 	and.w	r3, r3, #1
 8018826:	2b00      	cmp	r3, #0
 8018828:	d009      	beq.n	801883e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	095b      	lsrs	r3, r3, #5
 801882e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8018832:	2b00      	cmp	r3, #0
 8018834:	d003      	beq.n	801883e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8018836:	68b9      	ldr	r1, [r7, #8]
 8018838:	68f8      	ldr	r0, [r7, #12]
 801883a:	f000 fac7 	bl	8018dcc <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	2200      	movs	r2, #0
 8018842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8018846:	2300      	movs	r3, #0
}
 8018848:	4618      	mov	r0, r3
 801884a:	3718      	adds	r7, #24
 801884c:	46bd      	mov	sp, r7
 801884e:	bd80      	pop	{r7, pc}
 8018850:	80002000 	.word	0x80002000
 8018854:	80002400 	.word	0x80002400

08018858 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8018858:	b590      	push	{r4, r7, lr}
 801885a:	b089      	sub	sp, #36	@ 0x24
 801885c:	af00      	add	r7, sp, #0
 801885e:	60f8      	str	r0, [r7, #12]
 8018860:	60b9      	str	r1, [r7, #8]
 8018862:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8018864:	68fb      	ldr	r3, [r7, #12]
 8018866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018868:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 801886a:	2300      	movs	r3, #0
 801886c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 801886e:	68fb      	ldr	r3, [r7, #12]
 8018870:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8018874:	2b01      	cmp	r3, #1
 8018876:	d101      	bne.n	801887c <I2C_Slave_ISR_DMA+0x24>
 8018878:	2302      	movs	r3, #2
 801887a:	e0db      	b.n	8018a34 <I2C_Slave_ISR_DMA+0x1dc>
 801887c:	68fb      	ldr	r3, [r7, #12]
 801887e:	2201      	movs	r2, #1
 8018880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8018884:	68bb      	ldr	r3, [r7, #8]
 8018886:	095b      	lsrs	r3, r3, #5
 8018888:	f003 0301 	and.w	r3, r3, #1
 801888c:	2b00      	cmp	r3, #0
 801888e:	d00a      	beq.n	80188a6 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8018890:	687b      	ldr	r3, [r7, #4]
 8018892:	095b      	lsrs	r3, r3, #5
 8018894:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8018898:	2b00      	cmp	r3, #0
 801889a:	d004      	beq.n	80188a6 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 801889c:	68b9      	ldr	r1, [r7, #8]
 801889e:	68f8      	ldr	r0, [r7, #12]
 80188a0:	f000 fb5e 	bl	8018f60 <I2C_ITSlaveCplt>
 80188a4:	e0c1      	b.n	8018a2a <I2C_Slave_ISR_DMA+0x1d2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80188a6:	68bb      	ldr	r3, [r7, #8]
 80188a8:	091b      	lsrs	r3, r3, #4
 80188aa:	f003 0301 	and.w	r3, r3, #1
 80188ae:	2b00      	cmp	r3, #0
 80188b0:	f000 80ab 	beq.w	8018a0a <I2C_Slave_ISR_DMA+0x1b2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80188b4:	687b      	ldr	r3, [r7, #4]
 80188b6:	091b      	lsrs	r3, r3, #4
 80188b8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80188bc:	2b00      	cmp	r3, #0
 80188be:	f000 80a4 	beq.w	8018a0a <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80188c2:	687b      	ldr	r3, [r7, #4]
 80188c4:	0b9b      	lsrs	r3, r3, #14
 80188c6:	f003 0301 	and.w	r3, r3, #1
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d106      	bne.n	80188dc <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80188ce:	687b      	ldr	r3, [r7, #4]
 80188d0:	0bdb      	lsrs	r3, r3, #15
 80188d2:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	f000 8090 	beq.w	80189fc <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80188dc:	68fb      	ldr	r3, [r7, #12]
 80188de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80188e0:	2b00      	cmp	r3, #0
 80188e2:	d015      	beq.n	8018910 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80188e4:	687b      	ldr	r3, [r7, #4]
 80188e6:	0bdb      	lsrs	r3, r3, #15
 80188e8:	f003 0301 	and.w	r3, r3, #1
 80188ec:	2b00      	cmp	r3, #0
 80188ee:	d00f      	beq.n	8018910 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80188f0:	68fb      	ldr	r3, [r7, #12]
 80188f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80188f4:	681b      	ldr	r3, [r3, #0]
 80188f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80188f8:	b29c      	uxth	r4, r3
 80188fa:	68fb      	ldr	r3, [r7, #12]
 80188fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80188fe:	4618      	mov	r0, r3
 8018900:	f7fc fdb8 	bl	8015474 <HAL_DMAEx_GetFifoLevel>
 8018904:	4603      	mov	r3, r0
 8018906:	4423      	add	r3, r4
 8018908:	2b00      	cmp	r3, #0
 801890a:	d101      	bne.n	8018910 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 801890c:	2301      	movs	r3, #1
 801890e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018914:	2b00      	cmp	r3, #0
 8018916:	d015      	beq.n	8018944 <I2C_Slave_ISR_DMA+0xec>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8018918:	687b      	ldr	r3, [r7, #4]
 801891a:	0b9b      	lsrs	r3, r3, #14
 801891c:	f003 0301 	and.w	r3, r3, #1
 8018920:	2b00      	cmp	r3, #0
 8018922:	d00f      	beq.n	8018944 <I2C_Slave_ISR_DMA+0xec>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8018924:	68fb      	ldr	r3, [r7, #12]
 8018926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018928:	681b      	ldr	r3, [r3, #0]
 801892a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801892c:	b29c      	uxth	r4, r3
 801892e:	68fb      	ldr	r3, [r7, #12]
 8018930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018932:	4618      	mov	r0, r3
 8018934:	f7fc fd9e 	bl	8015474 <HAL_DMAEx_GetFifoLevel>
 8018938:	4603      	mov	r3, r0
 801893a:	4423      	add	r3, r4
 801893c:	2b00      	cmp	r3, #0
 801893e:	d101      	bne.n	8018944 <I2C_Slave_ISR_DMA+0xec>
          {
            treatdmanack = 1U;
 8018940:	2301      	movs	r3, #1
 8018942:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8018944:	69fb      	ldr	r3, [r7, #28]
 8018946:	2b01      	cmp	r3, #1
 8018948:	d128      	bne.n	801899c <I2C_Slave_ISR_DMA+0x144>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 801894a:	68fb      	ldr	r3, [r7, #12]
 801894c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018950:	b2db      	uxtb	r3, r3
 8018952:	2b28      	cmp	r3, #40	@ 0x28
 8018954:	d108      	bne.n	8018968 <I2C_Slave_ISR_DMA+0x110>
 8018956:	69bb      	ldr	r3, [r7, #24]
 8018958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801895c:	d104      	bne.n	8018968 <I2C_Slave_ISR_DMA+0x110>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 801895e:	68b9      	ldr	r1, [r7, #8]
 8018960:	68f8      	ldr	r0, [r7, #12]
 8018962:	f000 fc79 	bl	8019258 <I2C_ITListenCplt>
 8018966:	e048      	b.n	80189fa <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8018968:	68fb      	ldr	r3, [r7, #12]
 801896a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801896e:	b2db      	uxtb	r3, r3
 8018970:	2b29      	cmp	r3, #41	@ 0x29
 8018972:	d10e      	bne.n	8018992 <I2C_Slave_ISR_DMA+0x13a>
 8018974:	69bb      	ldr	r3, [r7, #24]
 8018976:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 801897a:	d00a      	beq.n	8018992 <I2C_Slave_ISR_DMA+0x13a>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801897c:	68fb      	ldr	r3, [r7, #12]
 801897e:	681b      	ldr	r3, [r3, #0]
 8018980:	2210      	movs	r2, #16
 8018982:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8018984:	68f8      	ldr	r0, [r7, #12]
 8018986:	f000 fdd4 	bl	8019532 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 801898a:	68f8      	ldr	r0, [r7, #12]
 801898c:	f000 f9bf 	bl	8018d0e <I2C_ITSlaveSeqCplt>
 8018990:	e033      	b.n	80189fa <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018992:	68fb      	ldr	r3, [r7, #12]
 8018994:	681b      	ldr	r3, [r3, #0]
 8018996:	2210      	movs	r2, #16
 8018998:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 801899a:	e034      	b.n	8018a06 <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801899c:	68fb      	ldr	r3, [r7, #12]
 801899e:	681b      	ldr	r3, [r3, #0]
 80189a0:	2210      	movs	r2, #16
 80189a2:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80189a4:	68fb      	ldr	r3, [r7, #12]
 80189a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80189a8:	f043 0204 	orr.w	r2, r3, #4
 80189ac:	68fb      	ldr	r3, [r7, #12]
 80189ae:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80189b0:	68fb      	ldr	r3, [r7, #12]
 80189b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80189b6:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80189b8:	69bb      	ldr	r3, [r7, #24]
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	d003      	beq.n	80189c6 <I2C_Slave_ISR_DMA+0x16e>
 80189be:	69bb      	ldr	r3, [r7, #24]
 80189c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80189c4:	d11f      	bne.n	8018a06 <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80189c6:	7dfb      	ldrb	r3, [r7, #23]
 80189c8:	2b21      	cmp	r3, #33	@ 0x21
 80189ca:	d002      	beq.n	80189d2 <I2C_Slave_ISR_DMA+0x17a>
 80189cc:	7dfb      	ldrb	r3, [r7, #23]
 80189ce:	2b29      	cmp	r3, #41	@ 0x29
 80189d0:	d103      	bne.n	80189da <I2C_Slave_ISR_DMA+0x182>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80189d2:	68fb      	ldr	r3, [r7, #12]
 80189d4:	2221      	movs	r2, #33	@ 0x21
 80189d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80189d8:	e008      	b.n	80189ec <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80189da:	7dfb      	ldrb	r3, [r7, #23]
 80189dc:	2b22      	cmp	r3, #34	@ 0x22
 80189de:	d002      	beq.n	80189e6 <I2C_Slave_ISR_DMA+0x18e>
 80189e0:	7dfb      	ldrb	r3, [r7, #23]
 80189e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80189e4:	d102      	bne.n	80189ec <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	2222      	movs	r2, #34	@ 0x22
 80189ea:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80189ec:	68fb      	ldr	r3, [r7, #12]
 80189ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80189f0:	4619      	mov	r1, r3
 80189f2:	68f8      	ldr	r0, [r7, #12]
 80189f4:	f000 fc86 	bl	8019304 <I2C_ITError>
      if (treatdmanack == 1U)
 80189f8:	e005      	b.n	8018a06 <I2C_Slave_ISR_DMA+0x1ae>
 80189fa:	e004      	b.n	8018a06 <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80189fc:	68fb      	ldr	r3, [r7, #12]
 80189fe:	681b      	ldr	r3, [r3, #0]
 8018a00:	2210      	movs	r2, #16
 8018a02:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8018a04:	e011      	b.n	8018a2a <I2C_Slave_ISR_DMA+0x1d2>
      if (treatdmanack == 1U)
 8018a06:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8018a08:	e00f      	b.n	8018a2a <I2C_Slave_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8018a0a:	68bb      	ldr	r3, [r7, #8]
 8018a0c:	08db      	lsrs	r3, r3, #3
 8018a0e:	f003 0301 	and.w	r3, r3, #1
 8018a12:	2b00      	cmp	r3, #0
 8018a14:	d009      	beq.n	8018a2a <I2C_Slave_ISR_DMA+0x1d2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	08db      	lsrs	r3, r3, #3
 8018a1a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8018a1e:	2b00      	cmp	r3, #0
 8018a20:	d003      	beq.n	8018a2a <I2C_Slave_ISR_DMA+0x1d2>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8018a22:	68b9      	ldr	r1, [r7, #8]
 8018a24:	68f8      	ldr	r0, [r7, #12]
 8018a26:	f000 f8b1 	bl	8018b8c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8018a2a:	68fb      	ldr	r3, [r7, #12]
 8018a2c:	2200      	movs	r2, #0
 8018a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8018a32:	2300      	movs	r3, #0
}
 8018a34:	4618      	mov	r0, r3
 8018a36:	3724      	adds	r7, #36	@ 0x24
 8018a38:	46bd      	mov	sp, r7
 8018a3a:	bd90      	pop	{r4, r7, pc}

08018a3c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8018a3c:	b580      	push	{r7, lr}
 8018a3e:	b086      	sub	sp, #24
 8018a40:	af02      	add	r7, sp, #8
 8018a42:	60f8      	str	r0, [r7, #12]
 8018a44:	4608      	mov	r0, r1
 8018a46:	4611      	mov	r1, r2
 8018a48:	461a      	mov	r2, r3
 8018a4a:	4603      	mov	r3, r0
 8018a4c:	817b      	strh	r3, [r7, #10]
 8018a4e:	460b      	mov	r3, r1
 8018a50:	813b      	strh	r3, [r7, #8]
 8018a52:	4613      	mov	r3, r2
 8018a54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8018a56:	88fb      	ldrh	r3, [r7, #6]
 8018a58:	b2da      	uxtb	r2, r3
 8018a5a:	8979      	ldrh	r1, [r7, #10]
 8018a5c:	4b20      	ldr	r3, [pc, #128]	@ (8018ae0 <I2C_RequestMemoryWrite+0xa4>)
 8018a5e:	9300      	str	r3, [sp, #0]
 8018a60:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8018a64:	68f8      	ldr	r0, [r7, #12]
 8018a66:	f000 ff69 	bl	801993c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8018a6a:	69fa      	ldr	r2, [r7, #28]
 8018a6c:	69b9      	ldr	r1, [r7, #24]
 8018a6e:	68f8      	ldr	r0, [r7, #12]
 8018a70:	f000 fdfa 	bl	8019668 <I2C_WaitOnTXISFlagUntilTimeout>
 8018a74:	4603      	mov	r3, r0
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	d001      	beq.n	8018a7e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8018a7a:	2301      	movs	r3, #1
 8018a7c:	e02c      	b.n	8018ad8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8018a7e:	88fb      	ldrh	r3, [r7, #6]
 8018a80:	2b01      	cmp	r3, #1
 8018a82:	d105      	bne.n	8018a90 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8018a84:	893b      	ldrh	r3, [r7, #8]
 8018a86:	b2da      	uxtb	r2, r3
 8018a88:	68fb      	ldr	r3, [r7, #12]
 8018a8a:	681b      	ldr	r3, [r3, #0]
 8018a8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8018a8e:	e015      	b.n	8018abc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8018a90:	893b      	ldrh	r3, [r7, #8]
 8018a92:	0a1b      	lsrs	r3, r3, #8
 8018a94:	b29b      	uxth	r3, r3
 8018a96:	b2da      	uxtb	r2, r3
 8018a98:	68fb      	ldr	r3, [r7, #12]
 8018a9a:	681b      	ldr	r3, [r3, #0]
 8018a9c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8018a9e:	69fa      	ldr	r2, [r7, #28]
 8018aa0:	69b9      	ldr	r1, [r7, #24]
 8018aa2:	68f8      	ldr	r0, [r7, #12]
 8018aa4:	f000 fde0 	bl	8019668 <I2C_WaitOnTXISFlagUntilTimeout>
 8018aa8:	4603      	mov	r3, r0
 8018aaa:	2b00      	cmp	r3, #0
 8018aac:	d001      	beq.n	8018ab2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8018aae:	2301      	movs	r3, #1
 8018ab0:	e012      	b.n	8018ad8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8018ab2:	893b      	ldrh	r3, [r7, #8]
 8018ab4:	b2da      	uxtb	r2, r3
 8018ab6:	68fb      	ldr	r3, [r7, #12]
 8018ab8:	681b      	ldr	r3, [r3, #0]
 8018aba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8018abc:	69fb      	ldr	r3, [r7, #28]
 8018abe:	9300      	str	r3, [sp, #0]
 8018ac0:	69bb      	ldr	r3, [r7, #24]
 8018ac2:	2200      	movs	r2, #0
 8018ac4:	2180      	movs	r1, #128	@ 0x80
 8018ac6:	68f8      	ldr	r0, [r7, #12]
 8018ac8:	f000 fd75 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 8018acc:	4603      	mov	r3, r0
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d001      	beq.n	8018ad6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8018ad2:	2301      	movs	r3, #1
 8018ad4:	e000      	b.n	8018ad8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8018ad6:	2300      	movs	r3, #0
}
 8018ad8:	4618      	mov	r0, r3
 8018ada:	3710      	adds	r7, #16
 8018adc:	46bd      	mov	sp, r7
 8018ade:	bd80      	pop	{r7, pc}
 8018ae0:	80002000 	.word	0x80002000

08018ae4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8018ae4:	b580      	push	{r7, lr}
 8018ae6:	b086      	sub	sp, #24
 8018ae8:	af02      	add	r7, sp, #8
 8018aea:	60f8      	str	r0, [r7, #12]
 8018aec:	4608      	mov	r0, r1
 8018aee:	4611      	mov	r1, r2
 8018af0:	461a      	mov	r2, r3
 8018af2:	4603      	mov	r3, r0
 8018af4:	817b      	strh	r3, [r7, #10]
 8018af6:	460b      	mov	r3, r1
 8018af8:	813b      	strh	r3, [r7, #8]
 8018afa:	4613      	mov	r3, r2
 8018afc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8018afe:	88fb      	ldrh	r3, [r7, #6]
 8018b00:	b2da      	uxtb	r2, r3
 8018b02:	8979      	ldrh	r1, [r7, #10]
 8018b04:	4b20      	ldr	r3, [pc, #128]	@ (8018b88 <I2C_RequestMemoryRead+0xa4>)
 8018b06:	9300      	str	r3, [sp, #0]
 8018b08:	2300      	movs	r3, #0
 8018b0a:	68f8      	ldr	r0, [r7, #12]
 8018b0c:	f000 ff16 	bl	801993c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8018b10:	69fa      	ldr	r2, [r7, #28]
 8018b12:	69b9      	ldr	r1, [r7, #24]
 8018b14:	68f8      	ldr	r0, [r7, #12]
 8018b16:	f000 fda7 	bl	8019668 <I2C_WaitOnTXISFlagUntilTimeout>
 8018b1a:	4603      	mov	r3, r0
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	d001      	beq.n	8018b24 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8018b20:	2301      	movs	r3, #1
 8018b22:	e02c      	b.n	8018b7e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8018b24:	88fb      	ldrh	r3, [r7, #6]
 8018b26:	2b01      	cmp	r3, #1
 8018b28:	d105      	bne.n	8018b36 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8018b2a:	893b      	ldrh	r3, [r7, #8]
 8018b2c:	b2da      	uxtb	r2, r3
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	681b      	ldr	r3, [r3, #0]
 8018b32:	629a      	str	r2, [r3, #40]	@ 0x28
 8018b34:	e015      	b.n	8018b62 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8018b36:	893b      	ldrh	r3, [r7, #8]
 8018b38:	0a1b      	lsrs	r3, r3, #8
 8018b3a:	b29b      	uxth	r3, r3
 8018b3c:	b2da      	uxtb	r2, r3
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	681b      	ldr	r3, [r3, #0]
 8018b42:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8018b44:	69fa      	ldr	r2, [r7, #28]
 8018b46:	69b9      	ldr	r1, [r7, #24]
 8018b48:	68f8      	ldr	r0, [r7, #12]
 8018b4a:	f000 fd8d 	bl	8019668 <I2C_WaitOnTXISFlagUntilTimeout>
 8018b4e:	4603      	mov	r3, r0
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	d001      	beq.n	8018b58 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8018b54:	2301      	movs	r3, #1
 8018b56:	e012      	b.n	8018b7e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8018b58:	893b      	ldrh	r3, [r7, #8]
 8018b5a:	b2da      	uxtb	r2, r3
 8018b5c:	68fb      	ldr	r3, [r7, #12]
 8018b5e:	681b      	ldr	r3, [r3, #0]
 8018b60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8018b62:	69fb      	ldr	r3, [r7, #28]
 8018b64:	9300      	str	r3, [sp, #0]
 8018b66:	69bb      	ldr	r3, [r7, #24]
 8018b68:	2200      	movs	r2, #0
 8018b6a:	2140      	movs	r1, #64	@ 0x40
 8018b6c:	68f8      	ldr	r0, [r7, #12]
 8018b6e:	f000 fd22 	bl	80195b6 <I2C_WaitOnFlagUntilTimeout>
 8018b72:	4603      	mov	r3, r0
 8018b74:	2b00      	cmp	r3, #0
 8018b76:	d001      	beq.n	8018b7c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8018b78:	2301      	movs	r3, #1
 8018b7a:	e000      	b.n	8018b7e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8018b7c:	2300      	movs	r3, #0
}
 8018b7e:	4618      	mov	r0, r3
 8018b80:	3710      	adds	r7, #16
 8018b82:	46bd      	mov	sp, r7
 8018b84:	bd80      	pop	{r7, pc}
 8018b86:	bf00      	nop
 8018b88:	80002000 	.word	0x80002000

08018b8c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8018b8c:	b580      	push	{r7, lr}
 8018b8e:	b084      	sub	sp, #16
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	6078      	str	r0, [r7, #4]
 8018b94:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018b9c:	b2db      	uxtb	r3, r3
 8018b9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8018ba2:	2b28      	cmp	r3, #40	@ 0x28
 8018ba4:	d16a      	bne.n	8018c7c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	681b      	ldr	r3, [r3, #0]
 8018baa:	699b      	ldr	r3, [r3, #24]
 8018bac:	0c1b      	lsrs	r3, r3, #16
 8018bae:	b2db      	uxtb	r3, r3
 8018bb0:	f003 0301 	and.w	r3, r3, #1
 8018bb4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8018bb6:	687b      	ldr	r3, [r7, #4]
 8018bb8:	681b      	ldr	r3, [r3, #0]
 8018bba:	699b      	ldr	r3, [r3, #24]
 8018bbc:	0c1b      	lsrs	r3, r3, #16
 8018bbe:	b29b      	uxth	r3, r3
 8018bc0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8018bc4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8018bc6:	687b      	ldr	r3, [r7, #4]
 8018bc8:	681b      	ldr	r3, [r3, #0]
 8018bca:	689b      	ldr	r3, [r3, #8]
 8018bcc:	b29b      	uxth	r3, r3
 8018bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8018bd2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8018bd4:	687b      	ldr	r3, [r7, #4]
 8018bd6:	681b      	ldr	r3, [r3, #0]
 8018bd8:	68db      	ldr	r3, [r3, #12]
 8018bda:	b29b      	uxth	r3, r3
 8018bdc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8018be0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	68db      	ldr	r3, [r3, #12]
 8018be6:	2b02      	cmp	r3, #2
 8018be8:	d138      	bne.n	8018c5c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8018bea:	897b      	ldrh	r3, [r7, #10]
 8018bec:	09db      	lsrs	r3, r3, #7
 8018bee:	b29a      	uxth	r2, r3
 8018bf0:	89bb      	ldrh	r3, [r7, #12]
 8018bf2:	4053      	eors	r3, r2
 8018bf4:	b29b      	uxth	r3, r3
 8018bf6:	f003 0306 	and.w	r3, r3, #6
 8018bfa:	2b00      	cmp	r3, #0
 8018bfc:	d11c      	bne.n	8018c38 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8018bfe:	897b      	ldrh	r3, [r7, #10]
 8018c00:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8018c02:	687b      	ldr	r3, [r7, #4]
 8018c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018c06:	1c5a      	adds	r2, r3, #1
 8018c08:	687b      	ldr	r3, [r7, #4]
 8018c0a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8018c0c:	687b      	ldr	r3, [r7, #4]
 8018c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018c10:	2b02      	cmp	r3, #2
 8018c12:	d13b      	bne.n	8018c8c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	2200      	movs	r2, #0
 8018c18:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	681b      	ldr	r3, [r3, #0]
 8018c1e:	2208      	movs	r2, #8
 8018c20:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	2200      	movs	r2, #0
 8018c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8018c2a:	89ba      	ldrh	r2, [r7, #12]
 8018c2c:	7bfb      	ldrb	r3, [r7, #15]
 8018c2e:	4619      	mov	r1, r3
 8018c30:	6878      	ldr	r0, [r7, #4]
 8018c32:	f7ff f977 	bl	8017f24 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8018c36:	e029      	b.n	8018c8c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8018c38:	893b      	ldrh	r3, [r7, #8]
 8018c3a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8018c3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8018c40:	6878      	ldr	r0, [r7, #4]
 8018c42:	f000 ff31 	bl	8019aa8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8018c46:	687b      	ldr	r3, [r7, #4]
 8018c48:	2200      	movs	r2, #0
 8018c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8018c4e:	89ba      	ldrh	r2, [r7, #12]
 8018c50:	7bfb      	ldrb	r3, [r7, #15]
 8018c52:	4619      	mov	r1, r3
 8018c54:	6878      	ldr	r0, [r7, #4]
 8018c56:	f7ff f965 	bl	8017f24 <HAL_I2C_AddrCallback>
}
 8018c5a:	e017      	b.n	8018c8c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8018c5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8018c60:	6878      	ldr	r0, [r7, #4]
 8018c62:	f000 ff21 	bl	8019aa8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8018c66:	687b      	ldr	r3, [r7, #4]
 8018c68:	2200      	movs	r2, #0
 8018c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8018c6e:	89ba      	ldrh	r2, [r7, #12]
 8018c70:	7bfb      	ldrb	r3, [r7, #15]
 8018c72:	4619      	mov	r1, r3
 8018c74:	6878      	ldr	r0, [r7, #4]
 8018c76:	f7ff f955 	bl	8017f24 <HAL_I2C_AddrCallback>
}
 8018c7a:	e007      	b.n	8018c8c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8018c7c:	687b      	ldr	r3, [r7, #4]
 8018c7e:	681b      	ldr	r3, [r3, #0]
 8018c80:	2208      	movs	r2, #8
 8018c82:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	2200      	movs	r2, #0
 8018c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8018c8c:	bf00      	nop
 8018c8e:	3710      	adds	r7, #16
 8018c90:	46bd      	mov	sp, r7
 8018c92:	bd80      	pop	{r7, pc}

08018c94 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8018c94:	b580      	push	{r7, lr}
 8018c96:	b082      	sub	sp, #8
 8018c98:	af00      	add	r7, sp, #0
 8018c9a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8018c9c:	687b      	ldr	r3, [r7, #4]
 8018c9e:	2200      	movs	r2, #0
 8018ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8018ca4:	687b      	ldr	r3, [r7, #4]
 8018ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018caa:	b2db      	uxtb	r3, r3
 8018cac:	2b21      	cmp	r3, #33	@ 0x21
 8018cae:	d115      	bne.n	8018cdc <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	2220      	movs	r2, #32
 8018cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	2211      	movs	r2, #17
 8018cbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	2200      	movs	r2, #0
 8018cc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8018cc4:	2101      	movs	r1, #1
 8018cc6:	6878      	ldr	r0, [r7, #4]
 8018cc8:	f000 feee 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	2200      	movs	r2, #0
 8018cd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8018cd4:	6878      	ldr	r0, [r7, #4]
 8018cd6:	f7ff f8fd 	bl	8017ed4 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8018cda:	e014      	b.n	8018d06 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	2220      	movs	r2, #32
 8018ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	2212      	movs	r2, #18
 8018ce8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8018cea:	687b      	ldr	r3, [r7, #4]
 8018cec:	2200      	movs	r2, #0
 8018cee:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8018cf0:	2102      	movs	r1, #2
 8018cf2:	6878      	ldr	r0, [r7, #4]
 8018cf4:	f000 fed8 	bl	8019aa8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	2200      	movs	r2, #0
 8018cfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8018d00:	6878      	ldr	r0, [r7, #4]
 8018d02:	f7ff f8f1 	bl	8017ee8 <HAL_I2C_MasterRxCpltCallback>
}
 8018d06:	bf00      	nop
 8018d08:	3708      	adds	r7, #8
 8018d0a:	46bd      	mov	sp, r7
 8018d0c:	bd80      	pop	{r7, pc}

08018d0e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8018d0e:	b580      	push	{r7, lr}
 8018d10:	b084      	sub	sp, #16
 8018d12:	af00      	add	r7, sp, #0
 8018d14:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8018d16:	687b      	ldr	r3, [r7, #4]
 8018d18:	681b      	ldr	r3, [r3, #0]
 8018d1a:	681b      	ldr	r3, [r3, #0]
 8018d1c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8018d1e:	687b      	ldr	r3, [r7, #4]
 8018d20:	2200      	movs	r2, #0
 8018d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8018d26:	68fb      	ldr	r3, [r7, #12]
 8018d28:	0b9b      	lsrs	r3, r3, #14
 8018d2a:	f003 0301 	and.w	r3, r3, #1
 8018d2e:	2b00      	cmp	r3, #0
 8018d30:	d008      	beq.n	8018d44 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8018d32:	687b      	ldr	r3, [r7, #4]
 8018d34:	681b      	ldr	r3, [r3, #0]
 8018d36:	681a      	ldr	r2, [r3, #0]
 8018d38:	687b      	ldr	r3, [r7, #4]
 8018d3a:	681b      	ldr	r3, [r3, #0]
 8018d3c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8018d40:	601a      	str	r2, [r3, #0]
 8018d42:	e00d      	b.n	8018d60 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8018d44:	68fb      	ldr	r3, [r7, #12]
 8018d46:	0bdb      	lsrs	r3, r3, #15
 8018d48:	f003 0301 	and.w	r3, r3, #1
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d007      	beq.n	8018d60 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	681b      	ldr	r3, [r3, #0]
 8018d54:	681a      	ldr	r2, [r3, #0]
 8018d56:	687b      	ldr	r3, [r7, #4]
 8018d58:	681b      	ldr	r3, [r3, #0]
 8018d5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8018d5e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018d66:	b2db      	uxtb	r3, r3
 8018d68:	2b29      	cmp	r3, #41	@ 0x29
 8018d6a:	d112      	bne.n	8018d92 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8018d6c:	687b      	ldr	r3, [r7, #4]
 8018d6e:	2228      	movs	r2, #40	@ 0x28
 8018d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	2221      	movs	r2, #33	@ 0x21
 8018d78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8018d7a:	2101      	movs	r1, #1
 8018d7c:	6878      	ldr	r0, [r7, #4]
 8018d7e:	f000 fe93 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018d82:	687b      	ldr	r3, [r7, #4]
 8018d84:	2200      	movs	r2, #0
 8018d86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8018d8a:	6878      	ldr	r0, [r7, #4]
 8018d8c:	f7ff f8b6 	bl	8017efc <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8018d90:	e017      	b.n	8018dc2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8018d92:	687b      	ldr	r3, [r7, #4]
 8018d94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018d98:	b2db      	uxtb	r3, r3
 8018d9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d9c:	d111      	bne.n	8018dc2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	2228      	movs	r2, #40	@ 0x28
 8018da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	2222      	movs	r2, #34	@ 0x22
 8018daa:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8018dac:	2102      	movs	r1, #2
 8018dae:	6878      	ldr	r0, [r7, #4]
 8018db0:	f000 fe7a 	bl	8019aa8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	2200      	movs	r2, #0
 8018db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8018dbc:	6878      	ldr	r0, [r7, #4]
 8018dbe:	f7ff f8a7 	bl	8017f10 <HAL_I2C_SlaveRxCpltCallback>
}
 8018dc2:	bf00      	nop
 8018dc4:	3710      	adds	r7, #16
 8018dc6:	46bd      	mov	sp, r7
 8018dc8:	bd80      	pop	{r7, pc}
	...

08018dcc <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8018dcc:	b580      	push	{r7, lr}
 8018dce:	b086      	sub	sp, #24
 8018dd0:	af00      	add	r7, sp, #0
 8018dd2:	6078      	str	r0, [r7, #4]
 8018dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8018dd6:	683b      	ldr	r3, [r7, #0]
 8018dd8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018dda:	687b      	ldr	r3, [r7, #4]
 8018ddc:	681b      	ldr	r3, [r3, #0]
 8018dde:	2220      	movs	r2, #32
 8018de0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018de8:	b2db      	uxtb	r3, r3
 8018dea:	2b21      	cmp	r3, #33	@ 0x21
 8018dec:	d107      	bne.n	8018dfe <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8018dee:	2101      	movs	r1, #1
 8018df0:	6878      	ldr	r0, [r7, #4]
 8018df2:	f000 fe59 	bl	8019aa8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8018df6:	687b      	ldr	r3, [r7, #4]
 8018df8:	2211      	movs	r2, #17
 8018dfa:	631a      	str	r2, [r3, #48]	@ 0x30
 8018dfc:	e00c      	b.n	8018e18 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8018dfe:	687b      	ldr	r3, [r7, #4]
 8018e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018e04:	b2db      	uxtb	r3, r3
 8018e06:	2b22      	cmp	r3, #34	@ 0x22
 8018e08:	d106      	bne.n	8018e18 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8018e0a:	2102      	movs	r1, #2
 8018e0c:	6878      	ldr	r0, [r7, #4]
 8018e0e:	f000 fe4b 	bl	8019aa8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	2212      	movs	r2, #18
 8018e16:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8018e18:	687b      	ldr	r3, [r7, #4]
 8018e1a:	681b      	ldr	r3, [r3, #0]
 8018e1c:	6859      	ldr	r1, [r3, #4]
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	681a      	ldr	r2, [r3, #0]
 8018e22:	4b4d      	ldr	r3, [pc, #308]	@ (8018f58 <I2C_ITMasterCplt+0x18c>)
 8018e24:	400b      	ands	r3, r1
 8018e26:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8018e28:	687b      	ldr	r3, [r7, #4]
 8018e2a:	2200      	movs	r2, #0
 8018e2c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8018e2e:	687b      	ldr	r3, [r7, #4]
 8018e30:	4a4a      	ldr	r2, [pc, #296]	@ (8018f5c <I2C_ITMasterCplt+0x190>)
 8018e32:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8018e34:	697b      	ldr	r3, [r7, #20]
 8018e36:	091b      	lsrs	r3, r3, #4
 8018e38:	f003 0301 	and.w	r3, r3, #1
 8018e3c:	2b00      	cmp	r3, #0
 8018e3e:	d009      	beq.n	8018e54 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018e40:	687b      	ldr	r3, [r7, #4]
 8018e42:	681b      	ldr	r3, [r3, #0]
 8018e44:	2210      	movs	r2, #16
 8018e46:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8018e48:	687b      	ldr	r3, [r7, #4]
 8018e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018e4c:	f043 0204 	orr.w	r2, r3, #4
 8018e50:	687b      	ldr	r3, [r7, #4]
 8018e52:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018e5a:	b2db      	uxtb	r3, r3
 8018e5c:	2b60      	cmp	r3, #96	@ 0x60
 8018e5e:	d10b      	bne.n	8018e78 <I2C_ITMasterCplt+0xac>
 8018e60:	697b      	ldr	r3, [r7, #20]
 8018e62:	089b      	lsrs	r3, r3, #2
 8018e64:	f003 0301 	and.w	r3, r3, #1
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d005      	beq.n	8018e78 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8018e6c:	687b      	ldr	r3, [r7, #4]
 8018e6e:	681b      	ldr	r3, [r3, #0]
 8018e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018e72:	b2db      	uxtb	r3, r3
 8018e74:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8018e76:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8018e78:	6878      	ldr	r0, [r7, #4]
 8018e7a:	f000 fb5a 	bl	8019532 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8018e7e:	687b      	ldr	r3, [r7, #4]
 8018e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018e82:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8018e84:	687b      	ldr	r3, [r7, #4]
 8018e86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018e8a:	b2db      	uxtb	r3, r3
 8018e8c:	2b60      	cmp	r3, #96	@ 0x60
 8018e8e:	d002      	beq.n	8018e96 <I2C_ITMasterCplt+0xca>
 8018e90:	693b      	ldr	r3, [r7, #16]
 8018e92:	2b00      	cmp	r3, #0
 8018e94:	d006      	beq.n	8018ea4 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8018e96:	687b      	ldr	r3, [r7, #4]
 8018e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018e9a:	4619      	mov	r1, r3
 8018e9c:	6878      	ldr	r0, [r7, #4]
 8018e9e:	f000 fa31 	bl	8019304 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8018ea2:	e054      	b.n	8018f4e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018eaa:	b2db      	uxtb	r3, r3
 8018eac:	2b21      	cmp	r3, #33	@ 0x21
 8018eae:	d124      	bne.n	8018efa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8018eb0:	687b      	ldr	r3, [r7, #4]
 8018eb2:	2220      	movs	r2, #32
 8018eb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	2200      	movs	r2, #0
 8018ebc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018ec4:	b2db      	uxtb	r3, r3
 8018ec6:	2b40      	cmp	r3, #64	@ 0x40
 8018ec8:	d10b      	bne.n	8018ee2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8018eca:	687b      	ldr	r3, [r7, #4]
 8018ecc:	2200      	movs	r2, #0
 8018ece:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8018ed2:	687b      	ldr	r3, [r7, #4]
 8018ed4:	2200      	movs	r2, #0
 8018ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8018eda:	6878      	ldr	r0, [r7, #4]
 8018edc:	f7ff f83a 	bl	8017f54 <HAL_I2C_MemTxCpltCallback>
}
 8018ee0:	e035      	b.n	8018f4e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	2200      	movs	r2, #0
 8018ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	2200      	movs	r2, #0
 8018eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8018ef2:	6878      	ldr	r0, [r7, #4]
 8018ef4:	f7fe ffee 	bl	8017ed4 <HAL_I2C_MasterTxCpltCallback>
}
 8018ef8:	e029      	b.n	8018f4e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8018efa:	687b      	ldr	r3, [r7, #4]
 8018efc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018f00:	b2db      	uxtb	r3, r3
 8018f02:	2b22      	cmp	r3, #34	@ 0x22
 8018f04:	d123      	bne.n	8018f4e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	2220      	movs	r2, #32
 8018f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	2200      	movs	r2, #0
 8018f12:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8018f14:	687b      	ldr	r3, [r7, #4]
 8018f16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8018f1a:	b2db      	uxtb	r3, r3
 8018f1c:	2b40      	cmp	r3, #64	@ 0x40
 8018f1e:	d10b      	bne.n	8018f38 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	2200      	movs	r2, #0
 8018f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	2200      	movs	r2, #0
 8018f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8018f30:	6878      	ldr	r0, [r7, #4]
 8018f32:	f7ff f819 	bl	8017f68 <HAL_I2C_MemRxCpltCallback>
}
 8018f36:	e00a      	b.n	8018f4e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8018f38:	687b      	ldr	r3, [r7, #4]
 8018f3a:	2200      	movs	r2, #0
 8018f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8018f40:	687b      	ldr	r3, [r7, #4]
 8018f42:	2200      	movs	r2, #0
 8018f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8018f48:	6878      	ldr	r0, [r7, #4]
 8018f4a:	f7fe ffcd 	bl	8017ee8 <HAL_I2C_MasterRxCpltCallback>
}
 8018f4e:	bf00      	nop
 8018f50:	3718      	adds	r7, #24
 8018f52:	46bd      	mov	sp, r7
 8018f54:	bd80      	pop	{r7, pc}
 8018f56:	bf00      	nop
 8018f58:	fe00e800 	.word	0xfe00e800
 8018f5c:	ffff0000 	.word	0xffff0000

08018f60 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8018f60:	b590      	push	{r4, r7, lr}
 8018f62:	b087      	sub	sp, #28
 8018f64:	af00      	add	r7, sp, #0
 8018f66:	6078      	str	r0, [r7, #4]
 8018f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8018f6a:	687b      	ldr	r3, [r7, #4]
 8018f6c:	681b      	ldr	r3, [r3, #0]
 8018f6e:	681b      	ldr	r3, [r3, #0]
 8018f70:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8018f72:	683b      	ldr	r3, [r7, #0]
 8018f74:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8018f76:	687b      	ldr	r3, [r7, #4]
 8018f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018f7a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8018f7c:	687b      	ldr	r3, [r7, #4]
 8018f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8018f82:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	681b      	ldr	r3, [r3, #0]
 8018f88:	2220      	movs	r2, #32
 8018f8a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8018f8c:	7afb      	ldrb	r3, [r7, #11]
 8018f8e:	2b21      	cmp	r3, #33	@ 0x21
 8018f90:	d002      	beq.n	8018f98 <I2C_ITSlaveCplt+0x38>
 8018f92:	7afb      	ldrb	r3, [r7, #11]
 8018f94:	2b29      	cmp	r3, #41	@ 0x29
 8018f96:	d108      	bne.n	8018faa <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8018f98:	f248 0101 	movw	r1, #32769	@ 0x8001
 8018f9c:	6878      	ldr	r0, [r7, #4]
 8018f9e:	f000 fd83 	bl	8019aa8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8018fa2:	687b      	ldr	r3, [r7, #4]
 8018fa4:	2221      	movs	r2, #33	@ 0x21
 8018fa6:	631a      	str	r2, [r3, #48]	@ 0x30
 8018fa8:	e019      	b.n	8018fde <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8018faa:	7afb      	ldrb	r3, [r7, #11]
 8018fac:	2b22      	cmp	r3, #34	@ 0x22
 8018fae:	d002      	beq.n	8018fb6 <I2C_ITSlaveCplt+0x56>
 8018fb0:	7afb      	ldrb	r3, [r7, #11]
 8018fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8018fb4:	d108      	bne.n	8018fc8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8018fb6:	f248 0102 	movw	r1, #32770	@ 0x8002
 8018fba:	6878      	ldr	r0, [r7, #4]
 8018fbc:	f000 fd74 	bl	8019aa8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8018fc0:	687b      	ldr	r3, [r7, #4]
 8018fc2:	2222      	movs	r2, #34	@ 0x22
 8018fc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8018fc6:	e00a      	b.n	8018fde <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8018fc8:	7afb      	ldrb	r3, [r7, #11]
 8018fca:	2b28      	cmp	r3, #40	@ 0x28
 8018fcc:	d107      	bne.n	8018fde <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8018fce:	f248 0103 	movw	r1, #32771	@ 0x8003
 8018fd2:	6878      	ldr	r0, [r7, #4]
 8018fd4:	f000 fd68 	bl	8019aa8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8018fd8:	687b      	ldr	r3, [r7, #4]
 8018fda:	2200      	movs	r2, #0
 8018fdc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	681b      	ldr	r3, [r3, #0]
 8018fe2:	685a      	ldr	r2, [r3, #4]
 8018fe4:	687b      	ldr	r3, [r7, #4]
 8018fe6:	681b      	ldr	r3, [r3, #0]
 8018fe8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8018fec:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8018fee:	687b      	ldr	r3, [r7, #4]
 8018ff0:	681b      	ldr	r3, [r3, #0]
 8018ff2:	6859      	ldr	r1, [r3, #4]
 8018ff4:	687b      	ldr	r3, [r7, #4]
 8018ff6:	681a      	ldr	r2, [r3, #0]
 8018ff8:	4b95      	ldr	r3, [pc, #596]	@ (8019250 <I2C_ITSlaveCplt+0x2f0>)
 8018ffa:	400b      	ands	r3, r1
 8018ffc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8018ffe:	6878      	ldr	r0, [r7, #4]
 8019000:	f000 fa97 	bl	8019532 <I2C_Flush_TXDR>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8019004:	693b      	ldr	r3, [r7, #16]
 8019006:	0b9b      	lsrs	r3, r3, #14
 8019008:	f003 0301 	and.w	r3, r3, #1
 801900c:	2b00      	cmp	r3, #0
 801900e:	d01c      	beq.n	801904a <I2C_ITSlaveCplt+0xea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	681b      	ldr	r3, [r3, #0]
 8019014:	681a      	ldr	r2, [r3, #0]
 8019016:	687b      	ldr	r3, [r7, #4]
 8019018:	681b      	ldr	r3, [r3, #0]
 801901a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 801901e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8019020:	687b      	ldr	r3, [r7, #4]
 8019022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019024:	2b00      	cmp	r3, #0
 8019026:	d032      	beq.n	801908e <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801902c:	681b      	ldr	r3, [r3, #0]
 801902e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019030:	b29c      	uxth	r4, r3
 8019032:	687b      	ldr	r3, [r7, #4]
 8019034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019036:	4618      	mov	r0, r3
 8019038:	f7fc fa1c 	bl	8015474 <HAL_DMAEx_GetFifoLevel>
 801903c:	4603      	mov	r3, r0
 801903e:	b29b      	uxth	r3, r3
 8019040:	4423      	add	r3, r4
 8019042:	b29a      	uxth	r2, r3
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8019048:	e021      	b.n	801908e <I2C_ITSlaveCplt+0x12e>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 801904a:	693b      	ldr	r3, [r7, #16]
 801904c:	0bdb      	lsrs	r3, r3, #15
 801904e:	f003 0301 	and.w	r3, r3, #1
 8019052:	2b00      	cmp	r3, #0
 8019054:	d01b      	beq.n	801908e <I2C_ITSlaveCplt+0x12e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8019056:	687b      	ldr	r3, [r7, #4]
 8019058:	681b      	ldr	r3, [r3, #0]
 801905a:	681a      	ldr	r2, [r3, #0]
 801905c:	687b      	ldr	r3, [r7, #4]
 801905e:	681b      	ldr	r3, [r3, #0]
 8019060:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8019064:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8019066:	687b      	ldr	r3, [r7, #4]
 8019068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801906a:	2b00      	cmp	r3, #0
 801906c:	d00f      	beq.n	801908e <I2C_ITSlaveCplt+0x12e>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019072:	681b      	ldr	r3, [r3, #0]
 8019074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019076:	b29c      	uxth	r4, r3
 8019078:	687b      	ldr	r3, [r7, #4]
 801907a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801907c:	4618      	mov	r0, r3
 801907e:	f7fc f9f9 	bl	8015474 <HAL_DMAEx_GetFifoLevel>
 8019082:	4603      	mov	r3, r0
 8019084:	b29b      	uxth	r3, r3
 8019086:	4423      	add	r3, r4
 8019088:	b29a      	uxth	r2, r3
 801908a:	687b      	ldr	r3, [r7, #4]
 801908c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    /* Do nothing */
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 801908e:	697b      	ldr	r3, [r7, #20]
 8019090:	089b      	lsrs	r3, r3, #2
 8019092:	f003 0301 	and.w	r3, r3, #1
 8019096:	2b00      	cmp	r3, #0
 8019098:	d020      	beq.n	80190dc <I2C_ITSlaveCplt+0x17c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 801909a:	697b      	ldr	r3, [r7, #20]
 801909c:	f023 0304 	bic.w	r3, r3, #4
 80190a0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	681b      	ldr	r3, [r3, #0]
 80190a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80190a8:	687b      	ldr	r3, [r7, #4]
 80190aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190ac:	b2d2      	uxtb	r2, r2
 80190ae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80190b0:	687b      	ldr	r3, [r7, #4]
 80190b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80190b4:	1c5a      	adds	r2, r3, #1
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80190ba:	687b      	ldr	r3, [r7, #4]
 80190bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d00c      	beq.n	80190dc <I2C_ITSlaveCplt+0x17c>
    {
      hi2c->XferSize--;
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80190c6:	3b01      	subs	r3, #1
 80190c8:	b29a      	uxth	r2, r3
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80190d2:	b29b      	uxth	r3, r3
 80190d4:	3b01      	subs	r3, #1
 80190d6:	b29a      	uxth	r2, r3
 80190d8:	687b      	ldr	r3, [r7, #4]
 80190da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80190e0:	b29b      	uxth	r3, r3
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	d005      	beq.n	80190f2 <I2C_ITSlaveCplt+0x192>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80190ea:	f043 0204 	orr.w	r2, r3, #4
 80190ee:	687b      	ldr	r3, [r7, #4]
 80190f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80190f2:	697b      	ldr	r3, [r7, #20]
 80190f4:	091b      	lsrs	r3, r3, #4
 80190f6:	f003 0301 	and.w	r3, r3, #1
 80190fa:	2b00      	cmp	r3, #0
 80190fc:	d04a      	beq.n	8019194 <I2C_ITSlaveCplt+0x234>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80190fe:	693b      	ldr	r3, [r7, #16]
 8019100:	091b      	lsrs	r3, r3, #4
 8019102:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8019106:	2b00      	cmp	r3, #0
 8019108:	d044      	beq.n	8019194 <I2C_ITSlaveCplt+0x234>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 801910a:	687b      	ldr	r3, [r7, #4]
 801910c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801910e:	b29b      	uxth	r3, r3
 8019110:	2b00      	cmp	r3, #0
 8019112:	d128      	bne.n	8019166 <I2C_ITSlaveCplt+0x206>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801911a:	b2db      	uxtb	r3, r3
 801911c:	2b28      	cmp	r3, #40	@ 0x28
 801911e:	d108      	bne.n	8019132 <I2C_ITSlaveCplt+0x1d2>
 8019120:	68fb      	ldr	r3, [r7, #12]
 8019122:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019126:	d104      	bne.n	8019132 <I2C_ITSlaveCplt+0x1d2>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8019128:	6979      	ldr	r1, [r7, #20]
 801912a:	6878      	ldr	r0, [r7, #4]
 801912c:	f000 f894 	bl	8019258 <I2C_ITListenCplt>
 8019130:	e030      	b.n	8019194 <I2C_ITSlaveCplt+0x234>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8019132:	687b      	ldr	r3, [r7, #4]
 8019134:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019138:	b2db      	uxtb	r3, r3
 801913a:	2b29      	cmp	r3, #41	@ 0x29
 801913c:	d10e      	bne.n	801915c <I2C_ITSlaveCplt+0x1fc>
 801913e:	68fb      	ldr	r3, [r7, #12]
 8019140:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8019144:	d00a      	beq.n	801915c <I2C_ITSlaveCplt+0x1fc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8019146:	687b      	ldr	r3, [r7, #4]
 8019148:	681b      	ldr	r3, [r3, #0]
 801914a:	2210      	movs	r2, #16
 801914c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 801914e:	6878      	ldr	r0, [r7, #4]
 8019150:	f000 f9ef 	bl	8019532 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8019154:	6878      	ldr	r0, [r7, #4]
 8019156:	f7ff fdda 	bl	8018d0e <I2C_ITSlaveSeqCplt>
 801915a:	e01b      	b.n	8019194 <I2C_ITSlaveCplt+0x234>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	681b      	ldr	r3, [r3, #0]
 8019160:	2210      	movs	r2, #16
 8019162:	61da      	str	r2, [r3, #28]
 8019164:	e016      	b.n	8019194 <I2C_ITSlaveCplt+0x234>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	681b      	ldr	r3, [r3, #0]
 801916a:	2210      	movs	r2, #16
 801916c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801916e:	687b      	ldr	r3, [r7, #4]
 8019170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019172:	f043 0204 	orr.w	r2, r3, #4
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	2b00      	cmp	r3, #0
 801917e:	d003      	beq.n	8019188 <I2C_ITSlaveCplt+0x228>
 8019180:	68fb      	ldr	r3, [r7, #12]
 8019182:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019186:	d105      	bne.n	8019194 <I2C_ITSlaveCplt+0x234>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8019188:	687b      	ldr	r3, [r7, #4]
 801918a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801918c:	4619      	mov	r1, r3
 801918e:	6878      	ldr	r0, [r7, #4]
 8019190:	f000 f8b8 	bl	8019304 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8019194:	687b      	ldr	r3, [r7, #4]
 8019196:	2200      	movs	r2, #0
 8019198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 801919c:	687b      	ldr	r3, [r7, #4]
 801919e:	2200      	movs	r2, #0
 80191a0:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80191a2:	687b      	ldr	r3, [r7, #4]
 80191a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	d010      	beq.n	80191cc <I2C_ITSlaveCplt+0x26c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80191aa:	687b      	ldr	r3, [r7, #4]
 80191ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80191ae:	4619      	mov	r1, r3
 80191b0:	6878      	ldr	r0, [r7, #4]
 80191b2:	f000 f8a7 	bl	8019304 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80191b6:	687b      	ldr	r3, [r7, #4]
 80191b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80191bc:	b2db      	uxtb	r3, r3
 80191be:	2b28      	cmp	r3, #40	@ 0x28
 80191c0:	d141      	bne.n	8019246 <I2C_ITSlaveCplt+0x2e6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80191c2:	6979      	ldr	r1, [r7, #20]
 80191c4:	6878      	ldr	r0, [r7, #4]
 80191c6:	f000 f847 	bl	8019258 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80191ca:	e03c      	b.n	8019246 <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80191d0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80191d4:	d014      	beq.n	8019200 <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 80191d6:	6878      	ldr	r0, [r7, #4]
 80191d8:	f7ff fd99 	bl	8018d0e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80191dc:	687b      	ldr	r3, [r7, #4]
 80191de:	4a1d      	ldr	r2, [pc, #116]	@ (8019254 <I2C_ITSlaveCplt+0x2f4>)
 80191e0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80191e2:	687b      	ldr	r3, [r7, #4]
 80191e4:	2220      	movs	r2, #32
 80191e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80191ea:	687b      	ldr	r3, [r7, #4]
 80191ec:	2200      	movs	r2, #0
 80191ee:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	2200      	movs	r2, #0
 80191f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80191f8:	6878      	ldr	r0, [r7, #4]
 80191fa:	f7fe fea1 	bl	8017f40 <HAL_I2C_ListenCpltCallback>
}
 80191fe:	e022      	b.n	8019246 <I2C_ITSlaveCplt+0x2e6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019206:	b2db      	uxtb	r3, r3
 8019208:	2b22      	cmp	r3, #34	@ 0x22
 801920a:	d10e      	bne.n	801922a <I2C_ITSlaveCplt+0x2ca>
    hi2c->State = HAL_I2C_STATE_READY;
 801920c:	687b      	ldr	r3, [r7, #4]
 801920e:	2220      	movs	r2, #32
 8019210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8019214:	687b      	ldr	r3, [r7, #4]
 8019216:	2200      	movs	r2, #0
 8019218:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 801921a:	687b      	ldr	r3, [r7, #4]
 801921c:	2200      	movs	r2, #0
 801921e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8019222:	6878      	ldr	r0, [r7, #4]
 8019224:	f7fe fe74 	bl	8017f10 <HAL_I2C_SlaveRxCpltCallback>
}
 8019228:	e00d      	b.n	8019246 <I2C_ITSlaveCplt+0x2e6>
    hi2c->State = HAL_I2C_STATE_READY;
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	2220      	movs	r2, #32
 801922e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	2200      	movs	r2, #0
 8019236:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8019238:	687b      	ldr	r3, [r7, #4]
 801923a:	2200      	movs	r2, #0
 801923c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8019240:	6878      	ldr	r0, [r7, #4]
 8019242:	f7fe fe5b 	bl	8017efc <HAL_I2C_SlaveTxCpltCallback>
}
 8019246:	bf00      	nop
 8019248:	371c      	adds	r7, #28
 801924a:	46bd      	mov	sp, r7
 801924c:	bd90      	pop	{r4, r7, pc}
 801924e:	bf00      	nop
 8019250:	fe00e800 	.word	0xfe00e800
 8019254:	ffff0000 	.word	0xffff0000

08019258 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8019258:	b580      	push	{r7, lr}
 801925a:	b082      	sub	sp, #8
 801925c:	af00      	add	r7, sp, #0
 801925e:	6078      	str	r0, [r7, #4]
 8019260:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	4a26      	ldr	r2, [pc, #152]	@ (8019300 <I2C_ITListenCplt+0xa8>)
 8019266:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	2200      	movs	r2, #0
 801926c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 801926e:	687b      	ldr	r3, [r7, #4]
 8019270:	2220      	movs	r2, #32
 8019272:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	2200      	movs	r2, #0
 801927a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 801927e:	687b      	ldr	r3, [r7, #4]
 8019280:	2200      	movs	r2, #0
 8019282:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8019284:	683b      	ldr	r3, [r7, #0]
 8019286:	089b      	lsrs	r3, r3, #2
 8019288:	f003 0301 	and.w	r3, r3, #1
 801928c:	2b00      	cmp	r3, #0
 801928e:	d022      	beq.n	80192d6 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8019290:	687b      	ldr	r3, [r7, #4]
 8019292:	681b      	ldr	r3, [r3, #0]
 8019294:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8019296:	687b      	ldr	r3, [r7, #4]
 8019298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801929a:	b2d2      	uxtb	r2, r2
 801929c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801929e:	687b      	ldr	r3, [r7, #4]
 80192a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192a2:	1c5a      	adds	r2, r3, #1
 80192a4:	687b      	ldr	r3, [r7, #4]
 80192a6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80192a8:	687b      	ldr	r3, [r7, #4]
 80192aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80192ac:	2b00      	cmp	r3, #0
 80192ae:	d012      	beq.n	80192d6 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80192b0:	687b      	ldr	r3, [r7, #4]
 80192b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80192b4:	3b01      	subs	r3, #1
 80192b6:	b29a      	uxth	r2, r3
 80192b8:	687b      	ldr	r3, [r7, #4]
 80192ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80192c0:	b29b      	uxth	r3, r3
 80192c2:	3b01      	subs	r3, #1
 80192c4:	b29a      	uxth	r2, r3
 80192c6:	687b      	ldr	r3, [r7, #4]
 80192c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80192ce:	f043 0204 	orr.w	r2, r3, #4
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80192d6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80192da:	6878      	ldr	r0, [r7, #4]
 80192dc:	f000 fbe4 	bl	8019aa8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80192e0:	687b      	ldr	r3, [r7, #4]
 80192e2:	681b      	ldr	r3, [r3, #0]
 80192e4:	2210      	movs	r2, #16
 80192e6:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80192e8:	687b      	ldr	r3, [r7, #4]
 80192ea:	2200      	movs	r2, #0
 80192ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80192f0:	6878      	ldr	r0, [r7, #4]
 80192f2:	f7fe fe25 	bl	8017f40 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80192f6:	bf00      	nop
 80192f8:	3708      	adds	r7, #8
 80192fa:	46bd      	mov	sp, r7
 80192fc:	bd80      	pop	{r7, pc}
 80192fe:	bf00      	nop
 8019300:	ffff0000 	.word	0xffff0000

08019304 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8019304:	b580      	push	{r7, lr}
 8019306:	b084      	sub	sp, #16
 8019308:	af00      	add	r7, sp, #0
 801930a:	6078      	str	r0, [r7, #4]
 801930c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019314:	73fb      	strb	r3, [r7, #15]
#if defined(HAL_DMA_MODULE_ENABLED)
  uint32_t tmppreviousstate;
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8019316:	687b      	ldr	r3, [r7, #4]
 8019318:	2200      	movs	r2, #0
 801931a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 801931e:	687b      	ldr	r3, [r7, #4]
 8019320:	4a6d      	ldr	r2, [pc, #436]	@ (80194d8 <I2C_ITError+0x1d4>)
 8019322:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	2200      	movs	r2, #0
 8019328:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801932e:	683b      	ldr	r3, [r7, #0]
 8019330:	431a      	orrs	r2, r3
 8019332:	687b      	ldr	r3, [r7, #4]
 8019334:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8019336:	7bfb      	ldrb	r3, [r7, #15]
 8019338:	2b28      	cmp	r3, #40	@ 0x28
 801933a:	d005      	beq.n	8019348 <I2C_ITError+0x44>
 801933c:	7bfb      	ldrb	r3, [r7, #15]
 801933e:	2b29      	cmp	r3, #41	@ 0x29
 8019340:	d002      	beq.n	8019348 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8019342:	7bfb      	ldrb	r3, [r7, #15]
 8019344:	2b2a      	cmp	r3, #42	@ 0x2a
 8019346:	d10b      	bne.n	8019360 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8019348:	2103      	movs	r1, #3
 801934a:	6878      	ldr	r0, [r7, #4]
 801934c:	f000 fbac 	bl	8019aa8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8019350:	687b      	ldr	r3, [r7, #4]
 8019352:	2228      	movs	r2, #40	@ 0x28
 8019354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8019358:	687b      	ldr	r3, [r7, #4]
 801935a:	4a60      	ldr	r2, [pc, #384]	@ (80194dc <I2C_ITError+0x1d8>)
 801935c:	635a      	str	r2, [r3, #52]	@ 0x34
 801935e:	e030      	b.n	80193c2 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8019360:	f248 0103 	movw	r1, #32771	@ 0x8003
 8019364:	6878      	ldr	r0, [r7, #4]
 8019366:	f000 fb9f 	bl	8019aa8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 801936a:	6878      	ldr	r0, [r7, #4]
 801936c:	f000 f8e1 	bl	8019532 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8019370:	687b      	ldr	r3, [r7, #4]
 8019372:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019376:	b2db      	uxtb	r3, r3
 8019378:	2b60      	cmp	r3, #96	@ 0x60
 801937a:	d01f      	beq.n	80193bc <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 801937c:	687b      	ldr	r3, [r7, #4]
 801937e:	2220      	movs	r2, #32
 8019380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	681b      	ldr	r3, [r3, #0]
 8019388:	699b      	ldr	r3, [r3, #24]
 801938a:	f003 0320 	and.w	r3, r3, #32
 801938e:	2b20      	cmp	r3, #32
 8019390:	d114      	bne.n	80193bc <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8019392:	687b      	ldr	r3, [r7, #4]
 8019394:	681b      	ldr	r3, [r3, #0]
 8019396:	699b      	ldr	r3, [r3, #24]
 8019398:	f003 0310 	and.w	r3, r3, #16
 801939c:	2b10      	cmp	r3, #16
 801939e:	d109      	bne.n	80193b4 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80193a0:	687b      	ldr	r3, [r7, #4]
 80193a2:	681b      	ldr	r3, [r3, #0]
 80193a4:	2210      	movs	r2, #16
 80193a6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80193ac:	f043 0204 	orr.w	r2, r3, #4
 80193b0:	687b      	ldr	r3, [r7, #4]
 80193b2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80193b4:	687b      	ldr	r3, [r7, #4]
 80193b6:	681b      	ldr	r3, [r3, #0]
 80193b8:	2220      	movs	r2, #32
 80193ba:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80193bc:	687b      	ldr	r3, [r7, #4]
 80193be:	2200      	movs	r2, #0
 80193c0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80193c2:	687b      	ldr	r3, [r7, #4]
 80193c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80193c6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80193c8:	687b      	ldr	r3, [r7, #4]
 80193ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80193cc:	2b00      	cmp	r3, #0
 80193ce:	d039      	beq.n	8019444 <I2C_ITError+0x140>
 80193d0:	68bb      	ldr	r3, [r7, #8]
 80193d2:	2b11      	cmp	r3, #17
 80193d4:	d002      	beq.n	80193dc <I2C_ITError+0xd8>
 80193d6:	68bb      	ldr	r3, [r7, #8]
 80193d8:	2b21      	cmp	r3, #33	@ 0x21
 80193da:	d133      	bne.n	8019444 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	681b      	ldr	r3, [r3, #0]
 80193e0:	681b      	ldr	r3, [r3, #0]
 80193e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80193e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80193ea:	d107      	bne.n	80193fc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80193ec:	687b      	ldr	r3, [r7, #4]
 80193ee:	681b      	ldr	r3, [r3, #0]
 80193f0:	681a      	ldr	r2, [r3, #0]
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	681b      	ldr	r3, [r3, #0]
 80193f6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80193fa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80193fc:	687b      	ldr	r3, [r7, #4]
 80193fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019400:	4618      	mov	r0, r3
 8019402:	f7fb fc91 	bl	8014d28 <HAL_DMA_GetState>
 8019406:	4603      	mov	r3, r0
 8019408:	2b01      	cmp	r3, #1
 801940a:	d017      	beq.n	801943c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019410:	4a33      	ldr	r2, [pc, #204]	@ (80194e0 <I2C_ITError+0x1dc>)
 8019412:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	2200      	movs	r2, #0
 8019418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 801941c:	687b      	ldr	r3, [r7, #4]
 801941e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019420:	4618      	mov	r0, r3
 8019422:	f7fb faf7 	bl	8014a14 <HAL_DMA_Abort_IT>
 8019426:	4603      	mov	r3, r0
 8019428:	2b00      	cmp	r3, #0
 801942a:	d04d      	beq.n	80194c8 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 801942c:	687b      	ldr	r3, [r7, #4]
 801942e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019430:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019432:	687a      	ldr	r2, [r7, #4]
 8019434:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8019436:	4610      	mov	r0, r2
 8019438:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 801943a:	e045      	b.n	80194c8 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 801943c:	6878      	ldr	r0, [r7, #4]
 801943e:	f000 f851 	bl	80194e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8019442:	e041      	b.n	80194c8 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019448:	2b00      	cmp	r3, #0
 801944a:	d039      	beq.n	80194c0 <I2C_ITError+0x1bc>
 801944c:	68bb      	ldr	r3, [r7, #8]
 801944e:	2b12      	cmp	r3, #18
 8019450:	d002      	beq.n	8019458 <I2C_ITError+0x154>
 8019452:	68bb      	ldr	r3, [r7, #8]
 8019454:	2b22      	cmp	r3, #34	@ 0x22
 8019456:	d133      	bne.n	80194c0 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8019458:	687b      	ldr	r3, [r7, #4]
 801945a:	681b      	ldr	r3, [r3, #0]
 801945c:	681b      	ldr	r3, [r3, #0]
 801945e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8019466:	d107      	bne.n	8019478 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	681b      	ldr	r3, [r3, #0]
 801946c:	681a      	ldr	r2, [r3, #0]
 801946e:	687b      	ldr	r3, [r7, #4]
 8019470:	681b      	ldr	r3, [r3, #0]
 8019472:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8019476:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8019478:	687b      	ldr	r3, [r7, #4]
 801947a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801947c:	4618      	mov	r0, r3
 801947e:	f7fb fc53 	bl	8014d28 <HAL_DMA_GetState>
 8019482:	4603      	mov	r3, r0
 8019484:	2b01      	cmp	r3, #1
 8019486:	d017      	beq.n	80194b8 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801948c:	4a14      	ldr	r2, [pc, #80]	@ (80194e0 <I2C_ITError+0x1dc>)
 801948e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8019490:	687b      	ldr	r3, [r7, #4]
 8019492:	2200      	movs	r2, #0
 8019494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8019498:	687b      	ldr	r3, [r7, #4]
 801949a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801949c:	4618      	mov	r0, r3
 801949e:	f7fb fab9 	bl	8014a14 <HAL_DMA_Abort_IT>
 80194a2:	4603      	mov	r3, r0
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d011      	beq.n	80194cc <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80194a8:	687b      	ldr	r3, [r7, #4]
 80194aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80194ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80194ae:	687a      	ldr	r2, [r7, #4]
 80194b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80194b2:	4610      	mov	r0, r2
 80194b4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80194b6:	e009      	b.n	80194cc <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80194b8:	6878      	ldr	r0, [r7, #4]
 80194ba:	f000 f813 	bl	80194e4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80194be:	e005      	b.n	80194cc <I2C_ITError+0x1c8>
    }
  }
  else
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    I2C_TreatErrorCallback(hi2c);
 80194c0:	6878      	ldr	r0, [r7, #4]
 80194c2:	f000 f80f 	bl	80194e4 <I2C_TreatErrorCallback>
  }
}
 80194c6:	e002      	b.n	80194ce <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80194c8:	bf00      	nop
 80194ca:	e000      	b.n	80194ce <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80194cc:	bf00      	nop
}
 80194ce:	bf00      	nop
 80194d0:	3710      	adds	r7, #16
 80194d2:	46bd      	mov	sp, r7
 80194d4:	bd80      	pop	{r7, pc}
 80194d6:	bf00      	nop
 80194d8:	ffff0000 	.word	0xffff0000
 80194dc:	08018209 	.word	0x08018209
 80194e0:	0801957b 	.word	0x0801957b

080194e4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80194e4:	b580      	push	{r7, lr}
 80194e6:	b082      	sub	sp, #8
 80194e8:	af00      	add	r7, sp, #0
 80194ea:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80194f2:	b2db      	uxtb	r3, r3
 80194f4:	2b60      	cmp	r3, #96	@ 0x60
 80194f6:	d10e      	bne.n	8019516 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80194f8:	687b      	ldr	r3, [r7, #4]
 80194fa:	2220      	movs	r2, #32
 80194fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	2200      	movs	r2, #0
 8019504:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8019506:	687b      	ldr	r3, [r7, #4]
 8019508:	2200      	movs	r2, #0
 801950a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 801950e:	6878      	ldr	r0, [r7, #4]
 8019510:	f7fe fd3e 	bl	8017f90 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8019514:	e009      	b.n	801952a <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	2200      	movs	r2, #0
 801951a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	2200      	movs	r2, #0
 8019520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8019524:	6878      	ldr	r0, [r7, #4]
 8019526:	f7fe fd29 	bl	8017f7c <HAL_I2C_ErrorCallback>
}
 801952a:	bf00      	nop
 801952c:	3708      	adds	r7, #8
 801952e:	46bd      	mov	sp, r7
 8019530:	bd80      	pop	{r7, pc}

08019532 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8019532:	b480      	push	{r7}
 8019534:	b083      	sub	sp, #12
 8019536:	af00      	add	r7, sp, #0
 8019538:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	681b      	ldr	r3, [r3, #0]
 801953e:	699b      	ldr	r3, [r3, #24]
 8019540:	f003 0302 	and.w	r3, r3, #2
 8019544:	2b02      	cmp	r3, #2
 8019546:	d103      	bne.n	8019550 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8019548:	687b      	ldr	r3, [r7, #4]
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	2200      	movs	r2, #0
 801954e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8019550:	687b      	ldr	r3, [r7, #4]
 8019552:	681b      	ldr	r3, [r3, #0]
 8019554:	699b      	ldr	r3, [r3, #24]
 8019556:	f003 0301 	and.w	r3, r3, #1
 801955a:	2b01      	cmp	r3, #1
 801955c:	d007      	beq.n	801956e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	681b      	ldr	r3, [r3, #0]
 8019562:	699a      	ldr	r2, [r3, #24]
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	681b      	ldr	r3, [r3, #0]
 8019568:	f042 0201 	orr.w	r2, r2, #1
 801956c:	619a      	str	r2, [r3, #24]
  }
}
 801956e:	bf00      	nop
 8019570:	370c      	adds	r7, #12
 8019572:	46bd      	mov	sp, r7
 8019574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019578:	4770      	bx	lr

0801957a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 801957a:	b580      	push	{r7, lr}
 801957c:	b084      	sub	sp, #16
 801957e:	af00      	add	r7, sp, #0
 8019580:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8019582:	687b      	ldr	r3, [r7, #4]
 8019584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019586:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8019588:	68fb      	ldr	r3, [r7, #12]
 801958a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801958c:	2b00      	cmp	r3, #0
 801958e:	d003      	beq.n	8019598 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8019590:	68fb      	ldr	r3, [r7, #12]
 8019592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8019594:	2200      	movs	r2, #0
 8019596:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
  if (hi2c->hdmarx != NULL)
 8019598:	68fb      	ldr	r3, [r7, #12]
 801959a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801959c:	2b00      	cmp	r3, #0
 801959e:	d003      	beq.n	80195a8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80195a0:	68fb      	ldr	r3, [r7, #12]
 80195a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80195a4:	2200      	movs	r2, #0
 80195a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  }

  I2C_TreatErrorCallback(hi2c);
 80195a8:	68f8      	ldr	r0, [r7, #12]
 80195aa:	f7ff ff9b 	bl	80194e4 <I2C_TreatErrorCallback>
}
 80195ae:	bf00      	nop
 80195b0:	3710      	adds	r7, #16
 80195b2:	46bd      	mov	sp, r7
 80195b4:	bd80      	pop	{r7, pc}

080195b6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80195b6:	b580      	push	{r7, lr}
 80195b8:	b084      	sub	sp, #16
 80195ba:	af00      	add	r7, sp, #0
 80195bc:	60f8      	str	r0, [r7, #12]
 80195be:	60b9      	str	r1, [r7, #8]
 80195c0:	603b      	str	r3, [r7, #0]
 80195c2:	4613      	mov	r3, r2
 80195c4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80195c6:	e03b      	b.n	8019640 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80195c8:	69ba      	ldr	r2, [r7, #24]
 80195ca:	6839      	ldr	r1, [r7, #0]
 80195cc:	68f8      	ldr	r0, [r7, #12]
 80195ce:	f000 f8d5 	bl	801977c <I2C_IsErrorOccurred>
 80195d2:	4603      	mov	r3, r0
 80195d4:	2b00      	cmp	r3, #0
 80195d6:	d001      	beq.n	80195dc <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80195d8:	2301      	movs	r3, #1
 80195da:	e041      	b.n	8019660 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80195dc:	683b      	ldr	r3, [r7, #0]
 80195de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80195e2:	d02d      	beq.n	8019640 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80195e4:	f7f7 fb92 	bl	8010d0c <HAL_GetTick>
 80195e8:	4602      	mov	r2, r0
 80195ea:	69bb      	ldr	r3, [r7, #24]
 80195ec:	1ad3      	subs	r3, r2, r3
 80195ee:	683a      	ldr	r2, [r7, #0]
 80195f0:	429a      	cmp	r2, r3
 80195f2:	d302      	bcc.n	80195fa <I2C_WaitOnFlagUntilTimeout+0x44>
 80195f4:	683b      	ldr	r3, [r7, #0]
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d122      	bne.n	8019640 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80195fa:	68fb      	ldr	r3, [r7, #12]
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	699a      	ldr	r2, [r3, #24]
 8019600:	68bb      	ldr	r3, [r7, #8]
 8019602:	4013      	ands	r3, r2
 8019604:	68ba      	ldr	r2, [r7, #8]
 8019606:	429a      	cmp	r2, r3
 8019608:	bf0c      	ite	eq
 801960a:	2301      	moveq	r3, #1
 801960c:	2300      	movne	r3, #0
 801960e:	b2db      	uxtb	r3, r3
 8019610:	461a      	mov	r2, r3
 8019612:	79fb      	ldrb	r3, [r7, #7]
 8019614:	429a      	cmp	r2, r3
 8019616:	d113      	bne.n	8019640 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8019618:	68fb      	ldr	r3, [r7, #12]
 801961a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801961c:	f043 0220 	orr.w	r2, r3, #32
 8019620:	68fb      	ldr	r3, [r7, #12]
 8019622:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8019624:	68fb      	ldr	r3, [r7, #12]
 8019626:	2220      	movs	r2, #32
 8019628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801962c:	68fb      	ldr	r3, [r7, #12]
 801962e:	2200      	movs	r2, #0
 8019630:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8019634:	68fb      	ldr	r3, [r7, #12]
 8019636:	2200      	movs	r2, #0
 8019638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 801963c:	2301      	movs	r3, #1
 801963e:	e00f      	b.n	8019660 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8019640:	68fb      	ldr	r3, [r7, #12]
 8019642:	681b      	ldr	r3, [r3, #0]
 8019644:	699a      	ldr	r2, [r3, #24]
 8019646:	68bb      	ldr	r3, [r7, #8]
 8019648:	4013      	ands	r3, r2
 801964a:	68ba      	ldr	r2, [r7, #8]
 801964c:	429a      	cmp	r2, r3
 801964e:	bf0c      	ite	eq
 8019650:	2301      	moveq	r3, #1
 8019652:	2300      	movne	r3, #0
 8019654:	b2db      	uxtb	r3, r3
 8019656:	461a      	mov	r2, r3
 8019658:	79fb      	ldrb	r3, [r7, #7]
 801965a:	429a      	cmp	r2, r3
 801965c:	d0b4      	beq.n	80195c8 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801965e:	2300      	movs	r3, #0
}
 8019660:	4618      	mov	r0, r3
 8019662:	3710      	adds	r7, #16
 8019664:	46bd      	mov	sp, r7
 8019666:	bd80      	pop	{r7, pc}

08019668 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8019668:	b580      	push	{r7, lr}
 801966a:	b084      	sub	sp, #16
 801966c:	af00      	add	r7, sp, #0
 801966e:	60f8      	str	r0, [r7, #12]
 8019670:	60b9      	str	r1, [r7, #8]
 8019672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8019674:	e033      	b.n	80196de <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8019676:	687a      	ldr	r2, [r7, #4]
 8019678:	68b9      	ldr	r1, [r7, #8]
 801967a:	68f8      	ldr	r0, [r7, #12]
 801967c:	f000 f87e 	bl	801977c <I2C_IsErrorOccurred>
 8019680:	4603      	mov	r3, r0
 8019682:	2b00      	cmp	r3, #0
 8019684:	d001      	beq.n	801968a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8019686:	2301      	movs	r3, #1
 8019688:	e031      	b.n	80196ee <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801968a:	68bb      	ldr	r3, [r7, #8]
 801968c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8019690:	d025      	beq.n	80196de <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8019692:	f7f7 fb3b 	bl	8010d0c <HAL_GetTick>
 8019696:	4602      	mov	r2, r0
 8019698:	687b      	ldr	r3, [r7, #4]
 801969a:	1ad3      	subs	r3, r2, r3
 801969c:	68ba      	ldr	r2, [r7, #8]
 801969e:	429a      	cmp	r2, r3
 80196a0:	d302      	bcc.n	80196a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80196a2:	68bb      	ldr	r3, [r7, #8]
 80196a4:	2b00      	cmp	r3, #0
 80196a6:	d11a      	bne.n	80196de <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80196a8:	68fb      	ldr	r3, [r7, #12]
 80196aa:	681b      	ldr	r3, [r3, #0]
 80196ac:	699b      	ldr	r3, [r3, #24]
 80196ae:	f003 0302 	and.w	r3, r3, #2
 80196b2:	2b02      	cmp	r3, #2
 80196b4:	d013      	beq.n	80196de <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80196b6:	68fb      	ldr	r3, [r7, #12]
 80196b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80196ba:	f043 0220 	orr.w	r2, r3, #32
 80196be:	68fb      	ldr	r3, [r7, #12]
 80196c0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80196c2:	68fb      	ldr	r3, [r7, #12]
 80196c4:	2220      	movs	r2, #32
 80196c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80196ca:	68fb      	ldr	r3, [r7, #12]
 80196cc:	2200      	movs	r2, #0
 80196ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	2200      	movs	r2, #0
 80196d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80196da:	2301      	movs	r3, #1
 80196dc:	e007      	b.n	80196ee <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	681b      	ldr	r3, [r3, #0]
 80196e2:	699b      	ldr	r3, [r3, #24]
 80196e4:	f003 0302 	and.w	r3, r3, #2
 80196e8:	2b02      	cmp	r3, #2
 80196ea:	d1c4      	bne.n	8019676 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80196ec:	2300      	movs	r3, #0
}
 80196ee:	4618      	mov	r0, r3
 80196f0:	3710      	adds	r7, #16
 80196f2:	46bd      	mov	sp, r7
 80196f4:	bd80      	pop	{r7, pc}

080196f6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80196f6:	b580      	push	{r7, lr}
 80196f8:	b084      	sub	sp, #16
 80196fa:	af00      	add	r7, sp, #0
 80196fc:	60f8      	str	r0, [r7, #12]
 80196fe:	60b9      	str	r1, [r7, #8]
 8019700:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8019702:	e02f      	b.n	8019764 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8019704:	687a      	ldr	r2, [r7, #4]
 8019706:	68b9      	ldr	r1, [r7, #8]
 8019708:	68f8      	ldr	r0, [r7, #12]
 801970a:	f000 f837 	bl	801977c <I2C_IsErrorOccurred>
 801970e:	4603      	mov	r3, r0
 8019710:	2b00      	cmp	r3, #0
 8019712:	d001      	beq.n	8019718 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8019714:	2301      	movs	r3, #1
 8019716:	e02d      	b.n	8019774 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8019718:	f7f7 faf8 	bl	8010d0c <HAL_GetTick>
 801971c:	4602      	mov	r2, r0
 801971e:	687b      	ldr	r3, [r7, #4]
 8019720:	1ad3      	subs	r3, r2, r3
 8019722:	68ba      	ldr	r2, [r7, #8]
 8019724:	429a      	cmp	r2, r3
 8019726:	d302      	bcc.n	801972e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8019728:	68bb      	ldr	r3, [r7, #8]
 801972a:	2b00      	cmp	r3, #0
 801972c:	d11a      	bne.n	8019764 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 801972e:	68fb      	ldr	r3, [r7, #12]
 8019730:	681b      	ldr	r3, [r3, #0]
 8019732:	699b      	ldr	r3, [r3, #24]
 8019734:	f003 0320 	and.w	r3, r3, #32
 8019738:	2b20      	cmp	r3, #32
 801973a:	d013      	beq.n	8019764 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801973c:	68fb      	ldr	r3, [r7, #12]
 801973e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019740:	f043 0220 	orr.w	r2, r3, #32
 8019744:	68fb      	ldr	r3, [r7, #12]
 8019746:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8019748:	68fb      	ldr	r3, [r7, #12]
 801974a:	2220      	movs	r2, #32
 801974c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8019750:	68fb      	ldr	r3, [r7, #12]
 8019752:	2200      	movs	r2, #0
 8019754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8019758:	68fb      	ldr	r3, [r7, #12]
 801975a:	2200      	movs	r2, #0
 801975c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8019760:	2301      	movs	r3, #1
 8019762:	e007      	b.n	8019774 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8019764:	68fb      	ldr	r3, [r7, #12]
 8019766:	681b      	ldr	r3, [r3, #0]
 8019768:	699b      	ldr	r3, [r3, #24]
 801976a:	f003 0320 	and.w	r3, r3, #32
 801976e:	2b20      	cmp	r3, #32
 8019770:	d1c8      	bne.n	8019704 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8019772:	2300      	movs	r3, #0
}
 8019774:	4618      	mov	r0, r3
 8019776:	3710      	adds	r7, #16
 8019778:	46bd      	mov	sp, r7
 801977a:	bd80      	pop	{r7, pc}

0801977c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 801977c:	b580      	push	{r7, lr}
 801977e:	b08a      	sub	sp, #40	@ 0x28
 8019780:	af00      	add	r7, sp, #0
 8019782:	60f8      	str	r0, [r7, #12]
 8019784:	60b9      	str	r1, [r7, #8]
 8019786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8019788:	2300      	movs	r3, #0
 801978a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 801978e:	68fb      	ldr	r3, [r7, #12]
 8019790:	681b      	ldr	r3, [r3, #0]
 8019792:	699b      	ldr	r3, [r3, #24]
 8019794:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8019796:	2300      	movs	r3, #0
 8019798:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 801979e:	69bb      	ldr	r3, [r7, #24]
 80197a0:	f003 0310 	and.w	r3, r3, #16
 80197a4:	2b00      	cmp	r3, #0
 80197a6:	d068      	beq.n	801987a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	681b      	ldr	r3, [r3, #0]
 80197ac:	2210      	movs	r2, #16
 80197ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80197b0:	e049      	b.n	8019846 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80197b2:	68bb      	ldr	r3, [r7, #8]
 80197b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80197b8:	d045      	beq.n	8019846 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80197ba:	f7f7 faa7 	bl	8010d0c <HAL_GetTick>
 80197be:	4602      	mov	r2, r0
 80197c0:	69fb      	ldr	r3, [r7, #28]
 80197c2:	1ad3      	subs	r3, r2, r3
 80197c4:	68ba      	ldr	r2, [r7, #8]
 80197c6:	429a      	cmp	r2, r3
 80197c8:	d302      	bcc.n	80197d0 <I2C_IsErrorOccurred+0x54>
 80197ca:	68bb      	ldr	r3, [r7, #8]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	d13a      	bne.n	8019846 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	681b      	ldr	r3, [r3, #0]
 80197d4:	685b      	ldr	r3, [r3, #4]
 80197d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80197da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80197dc:	68fb      	ldr	r3, [r7, #12]
 80197de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80197e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80197e4:	68fb      	ldr	r3, [r7, #12]
 80197e6:	681b      	ldr	r3, [r3, #0]
 80197e8:	699b      	ldr	r3, [r3, #24]
 80197ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80197ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80197f2:	d121      	bne.n	8019838 <I2C_IsErrorOccurred+0xbc>
 80197f4:	697b      	ldr	r3, [r7, #20]
 80197f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80197fa:	d01d      	beq.n	8019838 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80197fc:	7cfb      	ldrb	r3, [r7, #19]
 80197fe:	2b20      	cmp	r3, #32
 8019800:	d01a      	beq.n	8019838 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8019802:	68fb      	ldr	r3, [r7, #12]
 8019804:	681b      	ldr	r3, [r3, #0]
 8019806:	685a      	ldr	r2, [r3, #4]
 8019808:	68fb      	ldr	r3, [r7, #12]
 801980a:	681b      	ldr	r3, [r3, #0]
 801980c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8019810:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8019812:	f7f7 fa7b 	bl	8010d0c <HAL_GetTick>
 8019816:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8019818:	e00e      	b.n	8019838 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 801981a:	f7f7 fa77 	bl	8010d0c <HAL_GetTick>
 801981e:	4602      	mov	r2, r0
 8019820:	69fb      	ldr	r3, [r7, #28]
 8019822:	1ad3      	subs	r3, r2, r3
 8019824:	2b19      	cmp	r3, #25
 8019826:	d907      	bls.n	8019838 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8019828:	6a3b      	ldr	r3, [r7, #32]
 801982a:	f043 0320 	orr.w	r3, r3, #32
 801982e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8019830:	2301      	movs	r3, #1
 8019832:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8019836:	e006      	b.n	8019846 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8019838:	68fb      	ldr	r3, [r7, #12]
 801983a:	681b      	ldr	r3, [r3, #0]
 801983c:	699b      	ldr	r3, [r3, #24]
 801983e:	f003 0320 	and.w	r3, r3, #32
 8019842:	2b20      	cmp	r3, #32
 8019844:	d1e9      	bne.n	801981a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8019846:	68fb      	ldr	r3, [r7, #12]
 8019848:	681b      	ldr	r3, [r3, #0]
 801984a:	699b      	ldr	r3, [r3, #24]
 801984c:	f003 0320 	and.w	r3, r3, #32
 8019850:	2b20      	cmp	r3, #32
 8019852:	d003      	beq.n	801985c <I2C_IsErrorOccurred+0xe0>
 8019854:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019858:	2b00      	cmp	r3, #0
 801985a:	d0aa      	beq.n	80197b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 801985c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019860:	2b00      	cmp	r3, #0
 8019862:	d103      	bne.n	801986c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8019864:	68fb      	ldr	r3, [r7, #12]
 8019866:	681b      	ldr	r3, [r3, #0]
 8019868:	2220      	movs	r2, #32
 801986a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 801986c:	6a3b      	ldr	r3, [r7, #32]
 801986e:	f043 0304 	orr.w	r3, r3, #4
 8019872:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8019874:	2301      	movs	r3, #1
 8019876:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	681b      	ldr	r3, [r3, #0]
 801987e:	699b      	ldr	r3, [r3, #24]
 8019880:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8019882:	69bb      	ldr	r3, [r7, #24]
 8019884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8019888:	2b00      	cmp	r3, #0
 801988a:	d00b      	beq.n	80198a4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 801988c:	6a3b      	ldr	r3, [r7, #32]
 801988e:	f043 0301 	orr.w	r3, r3, #1
 8019892:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8019894:	68fb      	ldr	r3, [r7, #12]
 8019896:	681b      	ldr	r3, [r3, #0]
 8019898:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801989c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 801989e:	2301      	movs	r3, #1
 80198a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80198a4:	69bb      	ldr	r3, [r7, #24]
 80198a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d00b      	beq.n	80198c6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80198ae:	6a3b      	ldr	r3, [r7, #32]
 80198b0:	f043 0308 	orr.w	r3, r3, #8
 80198b4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80198b6:	68fb      	ldr	r3, [r7, #12]
 80198b8:	681b      	ldr	r3, [r3, #0]
 80198ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80198be:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80198c0:	2301      	movs	r3, #1
 80198c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80198c6:	69bb      	ldr	r3, [r7, #24]
 80198c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80198cc:	2b00      	cmp	r3, #0
 80198ce:	d00b      	beq.n	80198e8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80198d0:	6a3b      	ldr	r3, [r7, #32]
 80198d2:	f043 0302 	orr.w	r3, r3, #2
 80198d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80198e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80198e2:	2301      	movs	r3, #1
 80198e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80198e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d01c      	beq.n	801992a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80198f0:	68f8      	ldr	r0, [r7, #12]
 80198f2:	f7ff fe1e 	bl	8019532 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80198f6:	68fb      	ldr	r3, [r7, #12]
 80198f8:	681b      	ldr	r3, [r3, #0]
 80198fa:	6859      	ldr	r1, [r3, #4]
 80198fc:	68fb      	ldr	r3, [r7, #12]
 80198fe:	681a      	ldr	r2, [r3, #0]
 8019900:	4b0d      	ldr	r3, [pc, #52]	@ (8019938 <I2C_IsErrorOccurred+0x1bc>)
 8019902:	400b      	ands	r3, r1
 8019904:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8019906:	68fb      	ldr	r3, [r7, #12]
 8019908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801990a:	6a3b      	ldr	r3, [r7, #32]
 801990c:	431a      	orrs	r2, r3
 801990e:	68fb      	ldr	r3, [r7, #12]
 8019910:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8019912:	68fb      	ldr	r3, [r7, #12]
 8019914:	2220      	movs	r2, #32
 8019916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801991a:	68fb      	ldr	r3, [r7, #12]
 801991c:	2200      	movs	r2, #0
 801991e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8019922:	68fb      	ldr	r3, [r7, #12]
 8019924:	2200      	movs	r2, #0
 8019926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801992a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801992e:	4618      	mov	r0, r3
 8019930:	3728      	adds	r7, #40	@ 0x28
 8019932:	46bd      	mov	sp, r7
 8019934:	bd80      	pop	{r7, pc}
 8019936:	bf00      	nop
 8019938:	fe00e800 	.word	0xfe00e800

0801993c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 801993c:	b480      	push	{r7}
 801993e:	b087      	sub	sp, #28
 8019940:	af00      	add	r7, sp, #0
 8019942:	60f8      	str	r0, [r7, #12]
 8019944:	607b      	str	r3, [r7, #4]
 8019946:	460b      	mov	r3, r1
 8019948:	817b      	strh	r3, [r7, #10]
 801994a:	4613      	mov	r3, r2
 801994c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801994e:	897b      	ldrh	r3, [r7, #10]
 8019950:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8019954:	7a7b      	ldrb	r3, [r7, #9]
 8019956:	041b      	lsls	r3, r3, #16
 8019958:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 801995c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8019962:	6a3b      	ldr	r3, [r7, #32]
 8019964:	4313      	orrs	r3, r2
 8019966:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801996a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 801996c:	68fb      	ldr	r3, [r7, #12]
 801996e:	681b      	ldr	r3, [r3, #0]
 8019970:	685a      	ldr	r2, [r3, #4]
 8019972:	6a3b      	ldr	r3, [r7, #32]
 8019974:	0d5b      	lsrs	r3, r3, #21
 8019976:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 801997a:	4b08      	ldr	r3, [pc, #32]	@ (801999c <I2C_TransferConfig+0x60>)
 801997c:	430b      	orrs	r3, r1
 801997e:	43db      	mvns	r3, r3
 8019980:	ea02 0103 	and.w	r1, r2, r3
 8019984:	68fb      	ldr	r3, [r7, #12]
 8019986:	681b      	ldr	r3, [r3, #0]
 8019988:	697a      	ldr	r2, [r7, #20]
 801998a:	430a      	orrs	r2, r1
 801998c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 801998e:	bf00      	nop
 8019990:	371c      	adds	r7, #28
 8019992:	46bd      	mov	sp, r7
 8019994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019998:	4770      	bx	lr
 801999a:	bf00      	nop
 801999c:	03ff63ff 	.word	0x03ff63ff

080199a0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80199a0:	b480      	push	{r7}
 80199a2:	b085      	sub	sp, #20
 80199a4:	af00      	add	r7, sp, #0
 80199a6:	6078      	str	r0, [r7, #4]
 80199a8:	460b      	mov	r3, r1
 80199aa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80199ac:	2300      	movs	r3, #0
 80199ae:	60fb      	str	r3, [r7, #12]

#if defined(HAL_DMA_MODULE_ENABLED)
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80199b4:	4a39      	ldr	r2, [pc, #228]	@ (8019a9c <I2C_Enable_IRQ+0xfc>)
 80199b6:	4293      	cmp	r3, r2
 80199b8:	d032      	beq.n	8019a20 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80199be:	4a38      	ldr	r2, [pc, #224]	@ (8019aa0 <I2C_Enable_IRQ+0x100>)
 80199c0:	4293      	cmp	r3, r2
 80199c2:	d02d      	beq.n	8019a20 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80199c8:	4a36      	ldr	r2, [pc, #216]	@ (8019aa4 <I2C_Enable_IRQ+0x104>)
 80199ca:	4293      	cmp	r3, r2
 80199cc:	d028      	beq.n	8019a20 <I2C_Enable_IRQ+0x80>
#endif /* HAL_DMA_MODULE_ENABLED */
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80199ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80199d2:	2b00      	cmp	r3, #0
 80199d4:	da03      	bge.n	80199de <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80199d6:	68fb      	ldr	r3, [r7, #12]
 80199d8:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80199dc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80199de:	887b      	ldrh	r3, [r7, #2]
 80199e0:	f003 0301 	and.w	r3, r3, #1
 80199e4:	2b00      	cmp	r3, #0
 80199e6:	d003      	beq.n	80199f0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80199e8:	68fb      	ldr	r3, [r7, #12]
 80199ea:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80199ee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80199f0:	887b      	ldrh	r3, [r7, #2]
 80199f2:	f003 0302 	and.w	r3, r3, #2
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d003      	beq.n	8019a02 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80199fa:	68fb      	ldr	r3, [r7, #12]
 80199fc:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8019a00:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8019a02:	887b      	ldrh	r3, [r7, #2]
 8019a04:	2b10      	cmp	r3, #16
 8019a06:	d103      	bne.n	8019a10 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8019a08:	68fb      	ldr	r3, [r7, #12]
 8019a0a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8019a0e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8019a10:	887b      	ldrh	r3, [r7, #2]
 8019a12:	2b20      	cmp	r3, #32
 8019a14:	d133      	bne.n	8019a7e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8019a16:	68fb      	ldr	r3, [r7, #12]
 8019a18:	f043 0320 	orr.w	r3, r3, #32
 8019a1c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8019a1e:	e02e      	b.n	8019a7e <I2C_Enable_IRQ+0xde>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8019a20:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	da03      	bge.n	8019a30 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8019a28:	68fb      	ldr	r3, [r7, #12]
 8019a2a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8019a2e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8019a30:	887b      	ldrh	r3, [r7, #2]
 8019a32:	f003 0301 	and.w	r3, r3, #1
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	d003      	beq.n	8019a42 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8019a40:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8019a42:	887b      	ldrh	r3, [r7, #2]
 8019a44:	f003 0302 	and.w	r3, r3, #2
 8019a48:	2b00      	cmp	r3, #0
 8019a4a:	d003      	beq.n	8019a54 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8019a4c:	68fb      	ldr	r3, [r7, #12]
 8019a4e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8019a52:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8019a54:	887b      	ldrh	r3, [r7, #2]
 8019a56:	2b10      	cmp	r3, #16
 8019a58:	d103      	bne.n	8019a62 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8019a5a:	68fb      	ldr	r3, [r7, #12]
 8019a5c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8019a60:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8019a62:	887b      	ldrh	r3, [r7, #2]
 8019a64:	2b20      	cmp	r3, #32
 8019a66:	d103      	bne.n	8019a70 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8019a68:	68fb      	ldr	r3, [r7, #12]
 8019a6a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8019a6e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8019a70:	887b      	ldrh	r3, [r7, #2]
 8019a72:	2b40      	cmp	r3, #64	@ 0x40
 8019a74:	d103      	bne.n	8019a7e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8019a76:	68fb      	ldr	r3, [r7, #12]
 8019a78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019a7c:	60fb      	str	r3, [r7, #12]
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8019a7e:	687b      	ldr	r3, [r7, #4]
 8019a80:	681b      	ldr	r3, [r3, #0]
 8019a82:	6819      	ldr	r1, [r3, #0]
 8019a84:	687b      	ldr	r3, [r7, #4]
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	68fa      	ldr	r2, [r7, #12]
 8019a8a:	430a      	orrs	r2, r1
 8019a8c:	601a      	str	r2, [r3, #0]
}
 8019a8e:	bf00      	nop
 8019a90:	3714      	adds	r7, #20
 8019a92:	46bd      	mov	sp, r7
 8019a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a98:	4770      	bx	lr
 8019a9a:	bf00      	nop
 8019a9c:	08018411 	.word	0x08018411
 8019aa0:	08018859 	.word	0x08018859
 8019aa4:	080185f9 	.word	0x080185f9

08019aa8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8019aa8:	b480      	push	{r7}
 8019aaa:	b085      	sub	sp, #20
 8019aac:	af00      	add	r7, sp, #0
 8019aae:	6078      	str	r0, [r7, #4]
 8019ab0:	460b      	mov	r3, r1
 8019ab2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8019ab4:	2300      	movs	r3, #0
 8019ab6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8019ab8:	887b      	ldrh	r3, [r7, #2]
 8019aba:	f003 0301 	and.w	r3, r3, #1
 8019abe:	2b00      	cmp	r3, #0
 8019ac0:	d00f      	beq.n	8019ae2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8019ac2:	68fb      	ldr	r3, [r7, #12]
 8019ac4:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8019ac8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8019aca:	687b      	ldr	r3, [r7, #4]
 8019acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019ad0:	b2db      	uxtb	r3, r3
 8019ad2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8019ad6:	2b28      	cmp	r3, #40	@ 0x28
 8019ad8:	d003      	beq.n	8019ae2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8019ada:	68fb      	ldr	r3, [r7, #12]
 8019adc:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8019ae0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8019ae2:	887b      	ldrh	r3, [r7, #2]
 8019ae4:	f003 0302 	and.w	r3, r3, #2
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d00f      	beq.n	8019b0c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8019aec:	68fb      	ldr	r3, [r7, #12]
 8019aee:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8019af2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8019af4:	687b      	ldr	r3, [r7, #4]
 8019af6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019afa:	b2db      	uxtb	r3, r3
 8019afc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8019b00:	2b28      	cmp	r3, #40	@ 0x28
 8019b02:	d003      	beq.n	8019b0c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8019b04:	68fb      	ldr	r3, [r7, #12]
 8019b06:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8019b0a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8019b0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	da03      	bge.n	8019b1c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8019b14:	68fb      	ldr	r3, [r7, #12]
 8019b16:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8019b1a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8019b1c:	887b      	ldrh	r3, [r7, #2]
 8019b1e:	2b10      	cmp	r3, #16
 8019b20:	d103      	bne.n	8019b2a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8019b22:	68fb      	ldr	r3, [r7, #12]
 8019b24:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8019b28:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8019b2a:	887b      	ldrh	r3, [r7, #2]
 8019b2c:	2b20      	cmp	r3, #32
 8019b2e:	d103      	bne.n	8019b38 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8019b30:	68fb      	ldr	r3, [r7, #12]
 8019b32:	f043 0320 	orr.w	r3, r3, #32
 8019b36:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8019b38:	887b      	ldrh	r3, [r7, #2]
 8019b3a:	2b40      	cmp	r3, #64	@ 0x40
 8019b3c:	d103      	bne.n	8019b46 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8019b3e:	68fb      	ldr	r3, [r7, #12]
 8019b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019b44:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8019b46:	687b      	ldr	r3, [r7, #4]
 8019b48:	681b      	ldr	r3, [r3, #0]
 8019b4a:	6819      	ldr	r1, [r3, #0]
 8019b4c:	68fb      	ldr	r3, [r7, #12]
 8019b4e:	43da      	mvns	r2, r3
 8019b50:	687b      	ldr	r3, [r7, #4]
 8019b52:	681b      	ldr	r3, [r3, #0]
 8019b54:	400a      	ands	r2, r1
 8019b56:	601a      	str	r2, [r3, #0]
}
 8019b58:	bf00      	nop
 8019b5a:	3714      	adds	r7, #20
 8019b5c:	46bd      	mov	sp, r7
 8019b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b62:	4770      	bx	lr

08019b64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8019b64:	b480      	push	{r7}
 8019b66:	b083      	sub	sp, #12
 8019b68:	af00      	add	r7, sp, #0
 8019b6a:	6078      	str	r0, [r7, #4]
 8019b6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8019b6e:	687b      	ldr	r3, [r7, #4]
 8019b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019b74:	b2db      	uxtb	r3, r3
 8019b76:	2b20      	cmp	r3, #32
 8019b78:	d138      	bne.n	8019bec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8019b80:	2b01      	cmp	r3, #1
 8019b82:	d101      	bne.n	8019b88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8019b84:	2302      	movs	r3, #2
 8019b86:	e032      	b.n	8019bee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8019b88:	687b      	ldr	r3, [r7, #4]
 8019b8a:	2201      	movs	r2, #1
 8019b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8019b90:	687b      	ldr	r3, [r7, #4]
 8019b92:	2224      	movs	r2, #36	@ 0x24
 8019b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8019b98:	687b      	ldr	r3, [r7, #4]
 8019b9a:	681b      	ldr	r3, [r3, #0]
 8019b9c:	681a      	ldr	r2, [r3, #0]
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	681b      	ldr	r3, [r3, #0]
 8019ba2:	f022 0201 	bic.w	r2, r2, #1
 8019ba6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8019ba8:	687b      	ldr	r3, [r7, #4]
 8019baa:	681b      	ldr	r3, [r3, #0]
 8019bac:	681a      	ldr	r2, [r3, #0]
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8019bb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	681b      	ldr	r3, [r3, #0]
 8019bbc:	6819      	ldr	r1, [r3, #0]
 8019bbe:	687b      	ldr	r3, [r7, #4]
 8019bc0:	681b      	ldr	r3, [r3, #0]
 8019bc2:	683a      	ldr	r2, [r7, #0]
 8019bc4:	430a      	orrs	r2, r1
 8019bc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8019bc8:	687b      	ldr	r3, [r7, #4]
 8019bca:	681b      	ldr	r3, [r3, #0]
 8019bcc:	681a      	ldr	r2, [r3, #0]
 8019bce:	687b      	ldr	r3, [r7, #4]
 8019bd0:	681b      	ldr	r3, [r3, #0]
 8019bd2:	f042 0201 	orr.w	r2, r2, #1
 8019bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8019bd8:	687b      	ldr	r3, [r7, #4]
 8019bda:	2220      	movs	r2, #32
 8019bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8019be0:	687b      	ldr	r3, [r7, #4]
 8019be2:	2200      	movs	r2, #0
 8019be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8019be8:	2300      	movs	r3, #0
 8019bea:	e000      	b.n	8019bee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8019bec:	2302      	movs	r3, #2
  }
}
 8019bee:	4618      	mov	r0, r3
 8019bf0:	370c      	adds	r7, #12
 8019bf2:	46bd      	mov	sp, r7
 8019bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019bf8:	4770      	bx	lr

08019bfa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8019bfa:	b480      	push	{r7}
 8019bfc:	b085      	sub	sp, #20
 8019bfe:	af00      	add	r7, sp, #0
 8019c00:	6078      	str	r0, [r7, #4]
 8019c02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8019c0a:	b2db      	uxtb	r3, r3
 8019c0c:	2b20      	cmp	r3, #32
 8019c0e:	d139      	bne.n	8019c84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8019c10:	687b      	ldr	r3, [r7, #4]
 8019c12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8019c16:	2b01      	cmp	r3, #1
 8019c18:	d101      	bne.n	8019c1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8019c1a:	2302      	movs	r3, #2
 8019c1c:	e033      	b.n	8019c86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8019c1e:	687b      	ldr	r3, [r7, #4]
 8019c20:	2201      	movs	r2, #1
 8019c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8019c26:	687b      	ldr	r3, [r7, #4]
 8019c28:	2224      	movs	r2, #36	@ 0x24
 8019c2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8019c2e:	687b      	ldr	r3, [r7, #4]
 8019c30:	681b      	ldr	r3, [r3, #0]
 8019c32:	681a      	ldr	r2, [r3, #0]
 8019c34:	687b      	ldr	r3, [r7, #4]
 8019c36:	681b      	ldr	r3, [r3, #0]
 8019c38:	f022 0201 	bic.w	r2, r2, #1
 8019c3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8019c3e:	687b      	ldr	r3, [r7, #4]
 8019c40:	681b      	ldr	r3, [r3, #0]
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8019c46:	68fb      	ldr	r3, [r7, #12]
 8019c48:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8019c4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8019c4e:	683b      	ldr	r3, [r7, #0]
 8019c50:	021b      	lsls	r3, r3, #8
 8019c52:	68fa      	ldr	r2, [r7, #12]
 8019c54:	4313      	orrs	r3, r2
 8019c56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8019c58:	687b      	ldr	r3, [r7, #4]
 8019c5a:	681b      	ldr	r3, [r3, #0]
 8019c5c:	68fa      	ldr	r2, [r7, #12]
 8019c5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	681b      	ldr	r3, [r3, #0]
 8019c64:	681a      	ldr	r2, [r3, #0]
 8019c66:	687b      	ldr	r3, [r7, #4]
 8019c68:	681b      	ldr	r3, [r3, #0]
 8019c6a:	f042 0201 	orr.w	r2, r2, #1
 8019c6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8019c70:	687b      	ldr	r3, [r7, #4]
 8019c72:	2220      	movs	r2, #32
 8019c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8019c78:	687b      	ldr	r3, [r7, #4]
 8019c7a:	2200      	movs	r2, #0
 8019c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8019c80:	2300      	movs	r3, #0
 8019c82:	e000      	b.n	8019c86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8019c84:	2302      	movs	r3, #2
  }
}
 8019c86:	4618      	mov	r0, r3
 8019c88:	3714      	adds	r7, #20
 8019c8a:	46bd      	mov	sp, r7
 8019c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c90:	4770      	bx	lr
	...

08019c94 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8019c94:	b480      	push	{r7}
 8019c96:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8019c98:	4b05      	ldr	r3, [pc, #20]	@ (8019cb0 <HAL_ICACHE_Enable+0x1c>)
 8019c9a:	681b      	ldr	r3, [r3, #0]
 8019c9c:	4a04      	ldr	r2, [pc, #16]	@ (8019cb0 <HAL_ICACHE_Enable+0x1c>)
 8019c9e:	f043 0301 	orr.w	r3, r3, #1
 8019ca2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8019ca4:	2300      	movs	r3, #0
}
 8019ca6:	4618      	mov	r0, r3
 8019ca8:	46bd      	mov	sp, r7
 8019caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cae:	4770      	bx	lr
 8019cb0:	40030400 	.word	0x40030400

08019cb4 <HAL_ICACHE_Invalidate>:
  * @note   This function waits for the end of cache invalidation procedure
  *         and clears the associated BSYENDF flag.
  * @retval HAL status (HAL_OK/HAL_ERROR/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Invalidate(void)
{
 8019cb4:	b580      	push	{r7, lr}
 8019cb6:	b082      	sub	sp, #8
 8019cb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;

  /* Check if no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
 8019cba:	4b0a      	ldr	r3, [pc, #40]	@ (8019ce4 <HAL_ICACHE_Invalidate+0x30>)
 8019cbc:	685b      	ldr	r3, [r3, #4]
 8019cbe:	f003 0301 	and.w	r3, r3, #1
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	d105      	bne.n	8019cd2 <HAL_ICACHE_Invalidate+0x1e>
  {
    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 8019cc6:	4b07      	ldr	r3, [pc, #28]	@ (8019ce4 <HAL_ICACHE_Invalidate+0x30>)
 8019cc8:	681b      	ldr	r3, [r3, #0]
 8019cca:	4a06      	ldr	r2, [pc, #24]	@ (8019ce4 <HAL_ICACHE_Invalidate+0x30>)
 8019ccc:	f043 0302 	orr.w	r3, r3, #2
 8019cd0:	6013      	str	r3, [r2, #0]
  }

  status = HAL_ICACHE_WaitForInvalidateComplete();
 8019cd2:	f000 f809 	bl	8019ce8 <HAL_ICACHE_WaitForInvalidateComplete>
 8019cd6:	4603      	mov	r3, r0
 8019cd8:	71fb      	strb	r3, [r7, #7]

  return status;
 8019cda:	79fb      	ldrb	r3, [r7, #7]
}
 8019cdc:	4618      	mov	r0, r3
 8019cde:	3708      	adds	r7, #8
 8019ce0:	46bd      	mov	sp, r7
 8019ce2:	bd80      	pop	{r7, pc}
 8019ce4:	40030400 	.word	0x40030400

08019ce8 <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
 8019ce8:	b580      	push	{r7, lr}
 8019cea:	b082      	sub	sp, #8
 8019cec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8019cee:	2300      	movs	r3, #0
 8019cf0:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 8019cf2:	4b14      	ldr	r3, [pc, #80]	@ (8019d44 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8019cf4:	685b      	ldr	r3, [r3, #4]
 8019cf6:	f003 0301 	and.w	r3, r3, #1
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	d019      	beq.n	8019d32 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8019cfe:	f7f7 f805 	bl	8010d0c <HAL_GetTick>
 8019d02:	6038      	str	r0, [r7, #0]

    /* Wait for end of cache invalidation */
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8019d04:	e00f      	b.n	8019d26 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
    {
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
 8019d06:	f7f7 f801 	bl	8010d0c <HAL_GetTick>
 8019d0a:	4602      	mov	r2, r0
 8019d0c:	683b      	ldr	r3, [r7, #0]
 8019d0e:	1ad3      	subs	r3, r2, r3
 8019d10:	2b01      	cmp	r3, #1
 8019d12:	d908      	bls.n	8019d26 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8019d14:	4b0b      	ldr	r3, [pc, #44]	@ (8019d44 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8019d16:	685b      	ldr	r3, [r3, #4]
 8019d18:	f003 0302 	and.w	r3, r3, #2
 8019d1c:	2b00      	cmp	r3, #0
 8019d1e:	d102      	bne.n	8019d26 <HAL_ICACHE_WaitForInvalidateComplete+0x3e>
        {
          status = HAL_TIMEOUT;
 8019d20:	2303      	movs	r3, #3
 8019d22:	71fb      	strb	r3, [r7, #7]
          break;
 8019d24:	e005      	b.n	8019d32 <HAL_ICACHE_WaitForInvalidateComplete+0x4a>
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 8019d26:	4b07      	ldr	r3, [pc, #28]	@ (8019d44 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8019d28:	685b      	ldr	r3, [r3, #4]
 8019d2a:	f003 0302 	and.w	r3, r3, #2
 8019d2e:	2b00      	cmp	r3, #0
 8019d30:	d0e9      	beq.n	8019d06 <HAL_ICACHE_WaitForInvalidateComplete+0x1e>
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 8019d32:	4b04      	ldr	r3, [pc, #16]	@ (8019d44 <HAL_ICACHE_WaitForInvalidateComplete+0x5c>)
 8019d34:	2202      	movs	r2, #2
 8019d36:	60da      	str	r2, [r3, #12]

  return status;
 8019d38:	79fb      	ldrb	r3, [r7, #7]
}
 8019d3a:	4618      	mov	r0, r3
 8019d3c:	3708      	adds	r7, #8
 8019d3e:	46bd      	mov	sp, r7
 8019d40:	bd80      	pop	{r7, pc}
 8019d42:	bf00      	nop
 8019d44:	40030400 	.word	0x40030400

08019d48 <HAL_ICACHE_IRQHandler>:
  * @note This function respectively disables the interrupt and clears the
  *       flag of any pending flag before calling the associated user callback.
  * @retval None
  */
void HAL_ICACHE_IRQHandler(void)
{
 8019d48:	b580      	push	{r7, lr}
 8019d4a:	b082      	sub	sp, #8
 8019d4c:	af00      	add	r7, sp, #0
  /* Get current interrupt flags and interrupt sources value */
  uint32_t itflags   = READ_REG(ICACHE->SR);
 8019d4e:	4b17      	ldr	r3, [pc, #92]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d50:	685b      	ldr	r3, [r3, #4]
 8019d52:	607b      	str	r3, [r7, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
 8019d54:	4b15      	ldr	r3, [pc, #84]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d56:	689b      	ldr	r3, [r3, #8]
 8019d58:	603b      	str	r3, [r7, #0]

  /* Check Instruction cache Error interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
 8019d5a:	687a      	ldr	r2, [r7, #4]
 8019d5c:	683b      	ldr	r3, [r7, #0]
 8019d5e:	4013      	ands	r3, r2
 8019d60:	f003 0304 	and.w	r3, r3, #4
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	d00a      	beq.n	8019d7e <HAL_ICACHE_IRQHandler+0x36>
  {
    /* Disable error interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
 8019d68:	4b10      	ldr	r3, [pc, #64]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d6a:	689b      	ldr	r3, [r3, #8]
 8019d6c:	4a0f      	ldr	r2, [pc, #60]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d6e:	f023 0304 	bic.w	r3, r3, #4
 8019d72:	6093      	str	r3, [r2, #8]

    /* Clear ERR pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
 8019d74:	4b0d      	ldr	r3, [pc, #52]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d76:	2204      	movs	r2, #4
 8019d78:	60da      	str	r2, [r3, #12]

    /* Instruction cache error interrupt user callback */
    HAL_ICACHE_ErrorCallback();
 8019d7a:	f000 f820 	bl	8019dbe <HAL_ICACHE_ErrorCallback>
  }

  /* Check Instruction cache BusyEnd interrupt flag */
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
 8019d7e:	687a      	ldr	r2, [r7, #4]
 8019d80:	683b      	ldr	r3, [r7, #0]
 8019d82:	4013      	ands	r3, r2
 8019d84:	f003 0302 	and.w	r3, r3, #2
 8019d88:	2b00      	cmp	r3, #0
 8019d8a:	d00a      	beq.n	8019da2 <HAL_ICACHE_IRQHandler+0x5a>
  {
    /* Disable end of cache invalidation interrupt */
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 8019d8c:	4b07      	ldr	r3, [pc, #28]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d8e:	689b      	ldr	r3, [r3, #8]
 8019d90:	4a06      	ldr	r2, [pc, #24]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d92:	f023 0302 	bic.w	r3, r3, #2
 8019d96:	6093      	str	r3, [r2, #8]

    /* Clear BSYENDF pending flag */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 8019d98:	4b04      	ldr	r3, [pc, #16]	@ (8019dac <HAL_ICACHE_IRQHandler+0x64>)
 8019d9a:	2202      	movs	r2, #2
 8019d9c:	60da      	str	r2, [r3, #12]

    /* Instruction cache busyend interrupt user callback */
    HAL_ICACHE_InvalidateCompleteCallback();
 8019d9e:	f000 f807 	bl	8019db0 <HAL_ICACHE_InvalidateCompleteCallback>
  }
}
 8019da2:	bf00      	nop
 8019da4:	3708      	adds	r7, #8
 8019da6:	46bd      	mov	sp, r7
 8019da8:	bd80      	pop	{r7, pc}
 8019daa:	bf00      	nop
 8019dac:	40030400 	.word	0x40030400

08019db0 <HAL_ICACHE_InvalidateCompleteCallback>:

/**
  * @brief  Cache invalidation complete callback.
  */
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
 8019db0:	b480      	push	{r7}
 8019db2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 8019db4:	bf00      	nop
 8019db6:	46bd      	mov	sp, r7
 8019db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dbc:	4770      	bx	lr

08019dbe <HAL_ICACHE_ErrorCallback>:

/**
  * @brief  Error callback.
  */
__weak void HAL_ICACHE_ErrorCallback(void)
{
 8019dbe:	b480      	push	{r7}
 8019dc0:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_ErrorCallback() should be implemented in the user file
   */
}
 8019dc2:	bf00      	nop
 8019dc4:	46bd      	mov	sp, r7
 8019dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dca:	4770      	bx	lr

08019dcc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8019dcc:	b580      	push	{r7, lr}
 8019dce:	b084      	sub	sp, #16
 8019dd0:	af00      	add	r7, sp, #0
 8019dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8019dd4:	687b      	ldr	r3, [r7, #4]
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	d101      	bne.n	8019dde <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8019dda:	2301      	movs	r3, #1
 8019ddc:	e057      	b.n	8019e8e <HAL_IWDG_Init+0xc2>

  /* Init the low level hardware */
  hiwdg->MspInitCallback(hiwdg);
#else
  /* Init the low level hardware */
  HAL_IWDG_MspInit(hiwdg);
 8019dde:	6878      	ldr	r0, [r7, #4]
 8019de0:	f000 f859 	bl	8019e96 <HAL_IWDG_MspInit>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	681b      	ldr	r3, [r3, #0]
 8019de8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8019dec:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR, IWDG_WINR, IWDG_EWCR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8019dee:	687b      	ldr	r3, [r7, #4]
 8019df0:	681b      	ldr	r3, [r3, #0]
 8019df2:	f245 5255 	movw	r2, #21845	@ 0x5555
 8019df6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8019df8:	687b      	ldr	r3, [r7, #4]
 8019dfa:	681b      	ldr	r3, [r3, #0]
 8019dfc:	687a      	ldr	r2, [r7, #4]
 8019dfe:	6852      	ldr	r2, [r2, #4]
 8019e00:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8019e02:	687b      	ldr	r3, [r7, #4]
 8019e04:	681b      	ldr	r3, [r3, #0]
 8019e06:	687a      	ldr	r2, [r7, #4]
 8019e08:	6892      	ldr	r2, [r2, #8]
 8019e0a:	609a      	str	r2, [r3, #8]

  if (hiwdg->Init.EWI == IWDG_EWI_DISABLE)
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	691b      	ldr	r3, [r3, #16]
 8019e10:	2b00      	cmp	r3, #0
 8019e12:	d105      	bne.n	8019e20 <HAL_IWDG_Init+0x54>
  {
    /* EWI comparator value equal 0, disable the early wakeup interrupt
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator to 0x00 */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIC;
 8019e14:	687b      	ldr	r3, [r7, #4]
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8019e1c:	615a      	str	r2, [r3, #20]
 8019e1e:	e006      	b.n	8019e2e <HAL_IWDG_Init+0x62>
  else
  {
    /* EWI comparator value different from 0, enable the early wakeup interrupt,
     * acknowledge the early wakeup interrupt in any cases. it clears the EWIF flag in SR register
     * Set Watchdog Early Wakeup Comparator value */
    hiwdg->Instance->EWCR = IWDG_EWCR_EWIE | IWDG_EWCR_EWIC | hiwdg->Init.EWI;
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	691a      	ldr	r2, [r3, #16]
 8019e24:	687b      	ldr	r3, [r7, #4]
 8019e26:	681b      	ldr	r3, [r3, #0]
 8019e28:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8019e2c:	615a      	str	r2, [r3, #20]
  }

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8019e2e:	f7f6 ff6d 	bl	8010d0c <HAL_GetTick>
 8019e32:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8019e34:	e011      	b.n	8019e5a <HAL_IWDG_Init+0x8e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8019e36:	f7f6 ff69 	bl	8010d0c <HAL_GetTick>
 8019e3a:	4602      	mov	r2, r0
 8019e3c:	68fb      	ldr	r3, [r7, #12]
 8019e3e:	1ad3      	subs	r3, r2, r3
 8019e40:	f241 0201 	movw	r2, #4097	@ 0x1001
 8019e44:	4293      	cmp	r3, r2
 8019e46:	d908      	bls.n	8019e5a <HAL_IWDG_Init+0x8e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	681b      	ldr	r3, [r3, #0]
 8019e4c:	68db      	ldr	r3, [r3, #12]
 8019e4e:	f003 030f 	and.w	r3, r3, #15
 8019e52:	2b00      	cmp	r3, #0
 8019e54:	d001      	beq.n	8019e5a <HAL_IWDG_Init+0x8e>
      {
        return HAL_TIMEOUT;
 8019e56:	2303      	movs	r3, #3
 8019e58:	e019      	b.n	8019e8e <HAL_IWDG_Init+0xc2>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	681b      	ldr	r3, [r3, #0]
 8019e5e:	68db      	ldr	r3, [r3, #12]
 8019e60:	f003 030f 	and.w	r3, r3, #15
 8019e64:	2b00      	cmp	r3, #0
 8019e66:	d1e6      	bne.n	8019e36 <HAL_IWDG_Init+0x6a>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8019e68:	687b      	ldr	r3, [r7, #4]
 8019e6a:	681b      	ldr	r3, [r3, #0]
 8019e6c:	691a      	ldr	r2, [r3, #16]
 8019e6e:	687b      	ldr	r3, [r7, #4]
 8019e70:	68db      	ldr	r3, [r3, #12]
 8019e72:	429a      	cmp	r2, r3
 8019e74:	d005      	beq.n	8019e82 <HAL_IWDG_Init+0xb6>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8019e76:	687b      	ldr	r3, [r7, #4]
 8019e78:	681b      	ldr	r3, [r3, #0]
 8019e7a:	687a      	ldr	r2, [r7, #4]
 8019e7c:	68d2      	ldr	r2, [r2, #12]
 8019e7e:	611a      	str	r2, [r3, #16]
 8019e80:	e004      	b.n	8019e8c <HAL_IWDG_Init+0xc0>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8019e82:	687b      	ldr	r3, [r7, #4]
 8019e84:	681b      	ldr	r3, [r3, #0]
 8019e86:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8019e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8019e8c:	2300      	movs	r3, #0
}
 8019e8e:	4618      	mov	r0, r3
 8019e90:	3710      	adds	r7, #16
 8019e92:	46bd      	mov	sp, r7
 8019e94:	bd80      	pop	{r7, pc}

08019e96 <HAL_IWDG_MspInit>:
  *         to avoid multiple initialize when HAL_IWDG_Init function is called
  *         again to change parameters.
  * @retval None
  */
__weak void HAL_IWDG_MspInit(IWDG_HandleTypeDef *hiwdg)
{
 8019e96:	b480      	push	{r7}
 8019e98:	b083      	sub	sp, #12
 8019e9a:	af00      	add	r7, sp, #0
 8019e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hiwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_IWDG_MspInit could be implemented in the user file
   */
}
 8019e9e:	bf00      	nop
 8019ea0:	370c      	adds	r7, #12
 8019ea2:	46bd      	mov	sp, r7
 8019ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ea8:	4770      	bx	lr

08019eaa <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8019eaa:	b480      	push	{r7}
 8019eac:	b083      	sub	sp, #12
 8019eae:	af00      	add	r7, sp, #0
 8019eb0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	681b      	ldr	r3, [r3, #0]
 8019eb6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8019eba:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8019ebc:	2300      	movs	r3, #0
}
 8019ebe:	4618      	mov	r0, r3
 8019ec0:	370c      	adds	r7, #12
 8019ec2:	46bd      	mov	sp, r7
 8019ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ec8:	4770      	bx	lr

08019eca <HAL_IWDG_IRQHandler>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval None
  */
void HAL_IWDG_IRQHandler(IWDG_HandleTypeDef *hiwdg)
{
 8019eca:	b580      	push	{r7, lr}
 8019ecc:	b082      	sub	sp, #8
 8019ece:	af00      	add	r7, sp, #0
 8019ed0:	6078      	str	r0, [r7, #4]
  /* Check if IWDG Early Wakeup Interrupt occurred */
  if ((hiwdg->Instance->SR & IWDG_SR_EWIF) != 0x00u)
 8019ed2:	687b      	ldr	r3, [r7, #4]
 8019ed4:	681b      	ldr	r3, [r3, #0]
 8019ed6:	68db      	ldr	r3, [r3, #12]
 8019ed8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8019edc:	2b00      	cmp	r3, #0
 8019ede:	d00a      	beq.n	8019ef6 <HAL_IWDG_IRQHandler+0x2c>
  {
    /* Clear the IWDG Early Wakeup flag */
    hiwdg->Instance->EWCR |= IWDG_EWCR_EWIC;
 8019ee0:	687b      	ldr	r3, [r7, #4]
 8019ee2:	681b      	ldr	r3, [r3, #0]
 8019ee4:	695a      	ldr	r2, [r3, #20]
 8019ee6:	687b      	ldr	r3, [r7, #4]
 8019ee8:	681b      	ldr	r3, [r3, #0]
 8019eea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8019eee:	615a      	str	r2, [r3, #20]
#if (USE_HAL_IWDG_REGISTER_CALLBACKS == 1)
    /* Early Wakeup registered callback */
    hiwdg->EwiCallback(hiwdg);
#else
    /* Early Wakeup callback */
    HAL_IWDG_EarlyWakeupCallback(hiwdg);
 8019ef0:	6878      	ldr	r0, [r7, #4]
 8019ef2:	f7e8 f8b3 	bl	800205c <HAL_IWDG_EarlyWakeupCallback>
#endif /* USE_HAL_IWDG_REGISTER_CALLBACKS */
  }
}
 8019ef6:	bf00      	nop
 8019ef8:	3708      	adds	r7, #8
 8019efa:	46bd      	mov	sp, r7
 8019efc:	bd80      	pop	{r7, pc}
	...

08019f00 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8019f00:	b580      	push	{r7, lr}
 8019f02:	b084      	sub	sp, #16
 8019f04:	af00      	add	r7, sp, #0
 8019f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	d101      	bne.n	8019f12 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8019f0e:	2301      	movs	r3, #1
 8019f10:	e0e7      	b.n	801a0e2 <HAL_LPTIM_Init+0x1e2>
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(hlptim->Init.Period));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	685b      	ldr	r3, [r3, #4]
 8019f16:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8019f18:	687b      	ldr	r3, [r7, #4]
 8019f1a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8019f1e:	b2db      	uxtb	r3, r3
 8019f20:	2b00      	cmp	r3, #0
 8019f22:	d106      	bne.n	8019f32 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	2200      	movs	r2, #0
 8019f28:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8019f2c:	6878      	ldr	r0, [r7, #4]
 8019f2e:	f7f5 fbfd 	bl	800f72c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	2202      	movs	r2, #2
 8019f36:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	681b      	ldr	r3, [r3, #0]
 8019f3e:	691a      	ldr	r2, [r3, #16]
 8019f40:	687b      	ldr	r3, [r7, #4]
 8019f42:	681b      	ldr	r3, [r3, #0]
 8019f44:	f042 0201 	orr.w	r2, r2, #1
 8019f48:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	681b      	ldr	r3, [r3, #0]
 8019f4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8019f52:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	681b      	ldr	r3, [r3, #0]
 8019f58:	687a      	ldr	r2, [r7, #4]
 8019f5a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8019f5c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8019f5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8019f62:	6878      	ldr	r0, [r7, #4]
 8019f64:	f000 fb3c 	bl	801a5e0 <LPTIM_WaitForFlag>
 8019f68:	4603      	mov	r3, r0
 8019f6a:	2b03      	cmp	r3, #3
 8019f6c:	d101      	bne.n	8019f72 <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8019f6e:	2303      	movs	r3, #3
 8019f70:	e0b7      	b.n	801a0e2 <HAL_LPTIM_Init+0x1e2>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8019f72:	687b      	ldr	r3, [r7, #4]
 8019f74:	681b      	ldr	r3, [r3, #0]
 8019f76:	2210      	movs	r2, #16
 8019f78:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	687a      	ldr	r2, [r7, #4]
 8019f80:	6a12      	ldr	r2, [r2, #32]
 8019f82:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8019f84:	2110      	movs	r1, #16
 8019f86:	6878      	ldr	r0, [r7, #4]
 8019f88:	f000 fb2a 	bl	801a5e0 <LPTIM_WaitForFlag>
 8019f8c:	4603      	mov	r3, r0
 8019f8e:	2b03      	cmp	r3, #3
 8019f90:	d101      	bne.n	8019f96 <HAL_LPTIM_Init+0x96>
  {
    return HAL_TIMEOUT;
 8019f92:	2303      	movs	r3, #3
 8019f94:	e0a5      	b.n	801a0e2 <HAL_LPTIM_Init+0x1e2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	681b      	ldr	r3, [r3, #0]
 8019f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f9c:	f003 0302 	and.w	r3, r3, #2
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	d10e      	bne.n	8019fc2 <HAL_LPTIM_Init+0xc2>
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	681b      	ldr	r3, [r3, #0]
 8019fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019fae:	2b00      	cmp	r3, #0
 8019fb0:	d107      	bne.n	8019fc2 <HAL_LPTIM_Init+0xc2>
 8019fb2:	687b      	ldr	r3, [r7, #4]
 8019fb4:	681b      	ldr	r3, [r3, #0]
 8019fb6:	691a      	ldr	r2, [r3, #16]
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	681b      	ldr	r3, [r3, #0]
 8019fbc:	f022 0201 	bic.w	r2, r2, #1
 8019fc0:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	681b      	ldr	r3, [r3, #0]
 8019fc6:	68db      	ldr	r3, [r3, #12]
 8019fc8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	685b      	ldr	r3, [r3, #4]
 8019fce:	2b01      	cmp	r3, #1
 8019fd0:	d004      	beq.n	8019fdc <HAL_LPTIM_Init+0xdc>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8019fd2:	687b      	ldr	r3, [r7, #4]
 8019fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019fd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8019fda:	d103      	bne.n	8019fe4 <HAL_LPTIM_Init+0xe4>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8019fdc:	68fb      	ldr	r3, [r7, #12]
 8019fde:	f023 031e 	bic.w	r3, r3, #30
 8019fe2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8019fe4:	687b      	ldr	r3, [r7, #4]
 8019fe6:	695b      	ldr	r3, [r3, #20]
 8019fe8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019fec:	4293      	cmp	r3, r2
 8019fee:	d005      	beq.n	8019ffc <HAL_LPTIM_Init+0xfc>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8019ff0:	68fb      	ldr	r3, [r7, #12]
 8019ff2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8019ff6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8019ffa:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8019ffc:	68fa      	ldr	r2, [r7, #12]
 8019ffe:	4b3b      	ldr	r3, [pc, #236]	@ (801a0ec <HAL_LPTIM_Init+0x1ec>)
 801a000:	4013      	ands	r3, r2
 801a002:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a004:	687b      	ldr	r3, [r7, #4]
 801a006:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 801a008:	687b      	ldr	r3, [r7, #4]
 801a00a:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a00c:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 801a00e:	687b      	ldr	r3, [r7, #4]
 801a010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 801a012:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 801a014:	687b      	ldr	r3, [r7, #4]
 801a016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 801a018:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 801a01a:	68fa      	ldr	r2, [r7, #12]
 801a01c:	4313      	orrs	r3, r2
 801a01e:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 801a020:	687b      	ldr	r3, [r7, #4]
 801a022:	685b      	ldr	r3, [r3, #4]
 801a024:	2b00      	cmp	r3, #0
 801a026:	d107      	bne.n	801a038 <HAL_LPTIM_Init+0x138>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801a028:	687b      	ldr	r3, [r7, #4]
 801a02a:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801a02c:	687b      	ldr	r3, [r7, #4]
 801a02e:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 801a030:	4313      	orrs	r3, r2
 801a032:	68fa      	ldr	r2, [r7, #12]
 801a034:	4313      	orrs	r3, r2
 801a036:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	685b      	ldr	r3, [r3, #4]
 801a03c:	2b01      	cmp	r3, #1
 801a03e:	d004      	beq.n	801a04a <HAL_LPTIM_Init+0x14a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a044:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a048:	d107      	bne.n	801a05a <HAL_LPTIM_Init+0x15a>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 801a04e:	687b      	ldr	r3, [r7, #4]
 801a050:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 801a052:	4313      	orrs	r3, r2
 801a054:	68fa      	ldr	r2, [r7, #12]
 801a056:	4313      	orrs	r3, r2
 801a058:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 801a05a:	687b      	ldr	r3, [r7, #4]
 801a05c:	695b      	ldr	r3, [r3, #20]
 801a05e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a062:	4293      	cmp	r3, r2
 801a064:	d00a      	beq.n	801a07c <HAL_LPTIM_Init+0x17c>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a066:	687b      	ldr	r3, [r7, #4]
 801a068:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 801a06a:	687b      	ldr	r3, [r7, #4]
 801a06c:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a06e:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 801a070:	687b      	ldr	r3, [r7, #4]
 801a072:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 801a074:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 801a076:	68fa      	ldr	r2, [r7, #12]
 801a078:	4313      	orrs	r3, r2
 801a07a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	681b      	ldr	r3, [r3, #0]
 801a080:	68fa      	ldr	r2, [r7, #12]
 801a082:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 801a084:	687b      	ldr	r3, [r7, #4]
 801a086:	681b      	ldr	r3, [r3, #0]
 801a088:	4a19      	ldr	r2, [pc, #100]	@ (801a0f0 <HAL_LPTIM_Init+0x1f0>)
 801a08a:	4293      	cmp	r3, r2
 801a08c:	d004      	beq.n	801a098 <HAL_LPTIM_Init+0x198>
 801a08e:	687b      	ldr	r3, [r7, #4]
 801a090:	681b      	ldr	r3, [r3, #0]
 801a092:	4a18      	ldr	r2, [pc, #96]	@ (801a0f4 <HAL_LPTIM_Init+0x1f4>)
 801a094:	4293      	cmp	r3, r2
 801a096:	d108      	bne.n	801a0aa <HAL_LPTIM_Init+0x1aa>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 801a098:	687b      	ldr	r3, [r7, #4]
 801a09a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801a0a0:	687b      	ldr	r3, [r7, #4]
 801a0a2:	681b      	ldr	r3, [r3, #0]
 801a0a4:	430a      	orrs	r2, r1
 801a0a6:	625a      	str	r2, [r3, #36]	@ 0x24
 801a0a8:	e00e      	b.n	801a0c8 <HAL_LPTIM_Init+0x1c8>
  }
  else
  {
    if ((hlptim->Instance == LPTIM3) || (hlptim->Instance == LPTIM4))
 801a0aa:	687b      	ldr	r3, [r7, #4]
 801a0ac:	681b      	ldr	r3, [r3, #0]
 801a0ae:	4a12      	ldr	r2, [pc, #72]	@ (801a0f8 <HAL_LPTIM_Init+0x1f8>)
 801a0b0:	4293      	cmp	r3, r2
 801a0b2:	d004      	beq.n	801a0be <HAL_LPTIM_Init+0x1be>
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	681b      	ldr	r3, [r3, #0]
 801a0b8:	4a10      	ldr	r2, [pc, #64]	@ (801a0fc <HAL_LPTIM_Init+0x1fc>)
 801a0ba:	4293      	cmp	r3, r2
 801a0bc:	d104      	bne.n	801a0c8 <HAL_LPTIM_Init+0x1c8>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 801a0be:	687b      	ldr	r3, [r7, #4]
 801a0c0:	681b      	ldr	r3, [r3, #0]
 801a0c2:	687a      	ldr	r2, [r7, #4]
 801a0c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801a0c6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 801a0c8:	687b      	ldr	r3, [r7, #4]
 801a0ca:	2201      	movs	r2, #1
 801a0cc:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
 801a0d0:	687b      	ldr	r3, [r7, #4]
 801a0d2:	2201      	movs	r2, #1
 801a0d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a0d8:	687b      	ldr	r3, [r7, #4]
 801a0da:	2201      	movs	r2, #1
 801a0dc:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a0e0:	2300      	movs	r3, #0
}
 801a0e2:	4618      	mov	r0, r3
 801a0e4:	3710      	adds	r7, #16
 801a0e6:	46bd      	mov	sp, r7
 801a0e8:	bd80      	pop	{r7, pc}
 801a0ea:	bf00      	nop
 801a0ec:	ff39f1fe 	.word	0xff39f1fe
 801a0f0:	46004400 	.word	0x46004400
 801a0f4:	40009400 	.word	0x40009400
 801a0f8:	46004800 	.word	0x46004800
 801a0fc:	46004c00 	.word	0x46004c00

0801a100 <HAL_LPTIM_Counter_Start_IT>:
  * @brief  Start the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim)
{
 801a100:	b580      	push	{r7, lr}
 801a102:	b082      	sub	sp, #8
 801a104:	af00      	add	r7, sp, #0
 801a106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	2202      	movs	r2, #2
 801a10c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 801a110:	687b      	ldr	r3, [r7, #4]
 801a112:	685b      	ldr	r3, [r3, #4]
 801a114:	2b01      	cmp	r3, #1
 801a116:	d00c      	beq.n	801a132 <HAL_LPTIM_Counter_Start_IT+0x32>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 801a118:	687b      	ldr	r3, [r7, #4]
 801a11a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801a11c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801a120:	d107      	bne.n	801a132 <HAL_LPTIM_Counter_Start_IT+0x32>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	681b      	ldr	r3, [r3, #0]
 801a126:	68da      	ldr	r2, [r3, #12]
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	681b      	ldr	r3, [r3, #0]
 801a12c:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 801a130:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	681b      	ldr	r3, [r3, #0]
 801a136:	691a      	ldr	r2, [r3, #16]
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	681b      	ldr	r3, [r3, #0]
 801a13c:	f042 0201 	orr.w	r2, r2, #1
 801a140:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801a142:	687b      	ldr	r3, [r7, #4]
 801a144:	681b      	ldr	r3, [r3, #0]
 801a146:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801a14a:	605a      	str	r2, [r3, #4]

  /* Enable interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 801a14c:	687b      	ldr	r3, [r7, #4]
 801a14e:	681b      	ldr	r3, [r3, #0]
 801a150:	689a      	ldr	r2, [r3, #8]
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	681b      	ldr	r3, [r3, #0]
 801a156:	f442 72c9 	orr.w	r2, r2, #402	@ 0x192
 801a15a:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801a15c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 801a160:	6878      	ldr	r0, [r7, #4]
 801a162:	f000 fa3d 	bl	801a5e0 <LPTIM_WaitForFlag>
 801a166:	4603      	mov	r3, r0
 801a168:	2b03      	cmp	r3, #3
 801a16a:	d101      	bne.n	801a170 <HAL_LPTIM_Counter_Start_IT+0x70>
  {
    return HAL_TIMEOUT;
 801a16c:	2303      	movs	r3, #3
 801a16e:	e00c      	b.n	801a18a <HAL_LPTIM_Counter_Start_IT+0x8a>
  }

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 801a170:	687b      	ldr	r3, [r7, #4]
 801a172:	681b      	ldr	r3, [r3, #0]
 801a174:	691a      	ldr	r2, [r3, #16]
 801a176:	687b      	ldr	r3, [r7, #4]
 801a178:	681b      	ldr	r3, [r3, #0]
 801a17a:	f042 0204 	orr.w	r2, r2, #4
 801a17e:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a180:	687b      	ldr	r3, [r7, #4]
 801a182:	2201      	movs	r2, #1
 801a184:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a188:	2300      	movs	r3, #0
}
 801a18a:	4618      	mov	r0, r3
 801a18c:	3708      	adds	r7, #8
 801a18e:	46bd      	mov	sp, r7
 801a190:	bd80      	pop	{r7, pc}

0801a192 <HAL_LPTIM_Counter_Stop_IT>:
  * @brief  Stop the Counter mode in interrupt mode.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim)
{
 801a192:	b580      	push	{r7, lr}
 801a194:	b082      	sub	sp, #8
 801a196:	af00      	add	r7, sp, #0
 801a198:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801a19a:	687b      	ldr	r3, [r7, #4]
 801a19c:	2202      	movs	r2, #2
 801a19e:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801a1a2:	687b      	ldr	r3, [r7, #4]
 801a1a4:	681b      	ldr	r3, [r3, #0]
 801a1a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a1a8:	f003 0302 	and.w	r3, r3, #2
 801a1ac:	2b00      	cmp	r3, #0
 801a1ae:	d10e      	bne.n	801a1ce <HAL_LPTIM_Counter_Stop_IT+0x3c>
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	681b      	ldr	r3, [r3, #0]
 801a1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a1b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a1ba:	2b00      	cmp	r3, #0
 801a1bc:	d107      	bne.n	801a1ce <HAL_LPTIM_Counter_Stop_IT+0x3c>
 801a1be:	687b      	ldr	r3, [r7, #4]
 801a1c0:	681b      	ldr	r3, [r3, #0]
 801a1c2:	691a      	ldr	r2, [r3, #16]
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	681b      	ldr	r3, [r3, #0]
 801a1c8:	f022 0201 	bic.w	r2, r2, #1
 801a1cc:	611a      	str	r2, [r3, #16]


  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801a1ce:	687b      	ldr	r3, [r7, #4]
 801a1d0:	681b      	ldr	r3, [r3, #0]
 801a1d2:	691a      	ldr	r2, [r3, #16]
 801a1d4:	687b      	ldr	r3, [r7, #4]
 801a1d6:	681b      	ldr	r3, [r3, #0]
 801a1d8:	f042 0201 	orr.w	r2, r2, #1
 801a1dc:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 801a1de:	687b      	ldr	r3, [r7, #4]
 801a1e0:	681b      	ldr	r3, [r3, #0]
 801a1e2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801a1e6:	605a      	str	r2, [r3, #4]

  /* Disable interrupt */
  __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK | LPTIM_IT_UPDATE);
 801a1e8:	687b      	ldr	r3, [r7, #4]
 801a1ea:	681b      	ldr	r3, [r3, #0]
 801a1ec:	689a      	ldr	r2, [r3, #8]
 801a1ee:	687b      	ldr	r3, [r7, #4]
 801a1f0:	681b      	ldr	r3, [r3, #0]
 801a1f2:	f422 72c9 	bic.w	r2, r2, #402	@ 0x192
 801a1f6:	609a      	str	r2, [r3, #8]

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801a1f8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 801a1fc:	6878      	ldr	r0, [r7, #4]
 801a1fe:	f000 f9ef 	bl	801a5e0 <LPTIM_WaitForFlag>
 801a202:	4603      	mov	r3, r0
 801a204:	2b03      	cmp	r3, #3
 801a206:	d101      	bne.n	801a20c <HAL_LPTIM_Counter_Stop_IT+0x7a>
  {
    return HAL_TIMEOUT;
 801a208:	2303      	movs	r3, #3
 801a20a:	e01a      	b.n	801a242 <HAL_LPTIM_Counter_Stop_IT+0xb0>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801a20c:	687b      	ldr	r3, [r7, #4]
 801a20e:	681b      	ldr	r3, [r3, #0]
 801a210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a212:	f003 0302 	and.w	r3, r3, #2
 801a216:	2b00      	cmp	r3, #0
 801a218:	d10e      	bne.n	801a238 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 801a21a:	687b      	ldr	r3, [r7, #4]
 801a21c:	681b      	ldr	r3, [r3, #0]
 801a21e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a224:	2b00      	cmp	r3, #0
 801a226:	d107      	bne.n	801a238 <HAL_LPTIM_Counter_Stop_IT+0xa6>
 801a228:	687b      	ldr	r3, [r7, #4]
 801a22a:	681b      	ldr	r3, [r3, #0]
 801a22c:	691a      	ldr	r2, [r3, #16]
 801a22e:	687b      	ldr	r3, [r7, #4]
 801a230:	681b      	ldr	r3, [r3, #0]
 801a232:	f022 0201 	bic.w	r2, r2, #1
 801a236:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 801a238:	687b      	ldr	r3, [r7, #4]
 801a23a:	2201      	movs	r2, #1
 801a23c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a

  /* Return function status */
  return HAL_OK;
 801a240:	2300      	movs	r3, #0
}
 801a242:	4618      	mov	r0, r3
 801a244:	3708      	adds	r7, #8
 801a246:	46bd      	mov	sp, r7
 801a248:	bd80      	pop	{r7, pc}

0801a24a <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 801a24a:	b580      	push	{r7, lr}
 801a24c:	b082      	sub	sp, #8
 801a24e:	af00      	add	r7, sp, #0
 801a250:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 801a252:	687b      	ldr	r3, [r7, #4]
 801a254:	681b      	ldr	r3, [r3, #0]
 801a256:	681b      	ldr	r3, [r3, #0]
 801a258:	f003 0301 	and.w	r3, r3, #1
 801a25c:	2b01      	cmp	r3, #1
 801a25e:	d120      	bne.n	801a2a2 <HAL_LPTIM_IRQHandler+0x58>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	681b      	ldr	r3, [r3, #0]
 801a264:	689b      	ldr	r3, [r3, #8]
 801a266:	f003 0301 	and.w	r3, r3, #1
 801a26a:	2b01      	cmp	r3, #1
 801a26c:	d119      	bne.n	801a2a2 <HAL_LPTIM_IRQHandler+0x58>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	681b      	ldr	r3, [r3, #0]
 801a272:	2201      	movs	r2, #1
 801a274:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801a276:	687b      	ldr	r3, [r7, #4]
 801a278:	2201      	movs	r2, #1
 801a27a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	681b      	ldr	r3, [r3, #0]
 801a282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a284:	f003 0301 	and.w	r3, r3, #1
 801a288:	2b00      	cmp	r3, #0
 801a28a:	d003      	beq.n	801a294 <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 801a28c:	6878      	ldr	r0, [r7, #4]
 801a28e:	f000 f992 	bl	801a5b6 <HAL_LPTIM_IC_CaptureCallback>
 801a292:	e002      	b.n	801a29a <HAL_LPTIM_IRQHandler+0x50>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801a294:	6878      	ldr	r0, [r7, #4]
 801a296:	f000 f93e 	bl	801a516 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	2200      	movs	r2, #0
 801a29e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	681b      	ldr	r3, [r3, #0]
 801a2a6:	681b      	ldr	r3, [r3, #0]
 801a2a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a2ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a2b0:	d122      	bne.n	801a2f8 <HAL_LPTIM_IRQHandler+0xae>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 801a2b2:	687b      	ldr	r3, [r7, #4]
 801a2b4:	681b      	ldr	r3, [r3, #0]
 801a2b6:	689b      	ldr	r3, [r3, #8]
 801a2b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801a2bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a2c0:	d11a      	bne.n	801a2f8 <HAL_LPTIM_IRQHandler+0xae>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 801a2c2:	687b      	ldr	r3, [r7, #4]
 801a2c4:	681b      	ldr	r3, [r3, #0]
 801a2c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801a2ca:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801a2cc:	687b      	ldr	r3, [r7, #4]
 801a2ce:	2202      	movs	r2, #2
 801a2d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	681b      	ldr	r3, [r3, #0]
 801a2d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a2da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801a2de:	2b00      	cmp	r3, #0
 801a2e0:	d003      	beq.n	801a2ea <HAL_LPTIM_IRQHandler+0xa0>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 801a2e2:	6878      	ldr	r0, [r7, #4]
 801a2e4:	f000 f967 	bl	801a5b6 <HAL_LPTIM_IC_CaptureCallback>
 801a2e8:	e002      	b.n	801a2f0 <HAL_LPTIM_IRQHandler+0xa6>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 801a2ea:	6878      	ldr	r0, [r7, #4]
 801a2ec:	f000 f913 	bl	801a516 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801a2f0:	687b      	ldr	r3, [r7, #4]
 801a2f2:	2200      	movs	r2, #0
 801a2f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 801a2f8:	687b      	ldr	r3, [r7, #4]
 801a2fa:	681b      	ldr	r3, [r3, #0]
 801a2fc:	681b      	ldr	r3, [r3, #0]
 801a2fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801a302:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a306:	d117      	bne.n	801a338 <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 801a308:	687b      	ldr	r3, [r7, #4]
 801a30a:	681b      	ldr	r3, [r3, #0]
 801a30c:	689b      	ldr	r3, [r3, #8]
 801a30e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801a312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801a316:	d10f      	bne.n	801a338 <HAL_LPTIM_IRQHandler+0xee>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 801a318:	687b      	ldr	r3, [r7, #4]
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801a320:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	2201      	movs	r2, #1
 801a326:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 801a32a:	6878      	ldr	r0, [r7, #4]
 801a32c:	f000 f94d 	bl	801a5ca <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801a330:	687b      	ldr	r3, [r7, #4]
 801a332:	2200      	movs	r2, #0
 801a334:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801a338:	687b      	ldr	r3, [r7, #4]
 801a33a:	681b      	ldr	r3, [r3, #0]
 801a33c:	681b      	ldr	r3, [r3, #0]
 801a33e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801a342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a346:	d117      	bne.n	801a378 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	681b      	ldr	r3, [r3, #0]
 801a34c:	689b      	ldr	r3, [r3, #8]
 801a34e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801a352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801a356:	d10f      	bne.n	801a378 <HAL_LPTIM_IRQHandler+0x12e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	681b      	ldr	r3, [r3, #0]
 801a35c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 801a360:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	2202      	movs	r2, #2
 801a366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 801a36a:	6878      	ldr	r0, [r7, #4]
 801a36c:	f000 f92d 	bl	801a5ca <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 801a370:	687b      	ldr	r3, [r7, #4]
 801a372:	2200      	movs	r2, #0
 801a374:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 801a378:	687b      	ldr	r3, [r7, #4]
 801a37a:	681b      	ldr	r3, [r3, #0]
 801a37c:	681b      	ldr	r3, [r3, #0]
 801a37e:	f003 0302 	and.w	r3, r3, #2
 801a382:	2b02      	cmp	r3, #2
 801a384:	d10d      	bne.n	801a3a2 <HAL_LPTIM_IRQHandler+0x158>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	681b      	ldr	r3, [r3, #0]
 801a38a:	689b      	ldr	r3, [r3, #8]
 801a38c:	f003 0302 	and.w	r3, r3, #2
 801a390:	2b02      	cmp	r3, #2
 801a392:	d106      	bne.n	801a3a2 <HAL_LPTIM_IRQHandler+0x158>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	681b      	ldr	r3, [r3, #0]
 801a398:	2202      	movs	r2, #2
 801a39a:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 801a39c:	6878      	ldr	r0, [r7, #4]
 801a39e:	f000 f8c4 	bl	801a52a <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 801a3a2:	687b      	ldr	r3, [r7, #4]
 801a3a4:	681b      	ldr	r3, [r3, #0]
 801a3a6:	681b      	ldr	r3, [r3, #0]
 801a3a8:	f003 0304 	and.w	r3, r3, #4
 801a3ac:	2b04      	cmp	r3, #4
 801a3ae:	d10d      	bne.n	801a3cc <HAL_LPTIM_IRQHandler+0x182>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 801a3b0:	687b      	ldr	r3, [r7, #4]
 801a3b2:	681b      	ldr	r3, [r3, #0]
 801a3b4:	689b      	ldr	r3, [r3, #8]
 801a3b6:	f003 0304 	and.w	r3, r3, #4
 801a3ba:	2b04      	cmp	r3, #4
 801a3bc:	d106      	bne.n	801a3cc <HAL_LPTIM_IRQHandler+0x182>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 801a3be:	687b      	ldr	r3, [r7, #4]
 801a3c0:	681b      	ldr	r3, [r3, #0]
 801a3c2:	2204      	movs	r2, #4
 801a3c4:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 801a3c6:	6878      	ldr	r0, [r7, #4]
 801a3c8:	f000 f8b9 	bl	801a53e <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 801a3cc:	687b      	ldr	r3, [r7, #4]
 801a3ce:	681b      	ldr	r3, [r3, #0]
 801a3d0:	681b      	ldr	r3, [r3, #0]
 801a3d2:	f003 0308 	and.w	r3, r3, #8
 801a3d6:	2b08      	cmp	r3, #8
 801a3d8:	d111      	bne.n	801a3fe <HAL_LPTIM_IRQHandler+0x1b4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 801a3da:	687b      	ldr	r3, [r7, #4]
 801a3dc:	681b      	ldr	r3, [r3, #0]
 801a3de:	689b      	ldr	r3, [r3, #8]
 801a3e0:	f003 0308 	and.w	r3, r3, #8
 801a3e4:	2b08      	cmp	r3, #8
 801a3e6:	d10a      	bne.n	801a3fe <HAL_LPTIM_IRQHandler+0x1b4>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 801a3e8:	687b      	ldr	r3, [r7, #4]
 801a3ea:	681b      	ldr	r3, [r3, #0]
 801a3ec:	2208      	movs	r2, #8
 801a3ee:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801a3f0:	687b      	ldr	r3, [r7, #4]
 801a3f2:	2201      	movs	r2, #1
 801a3f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 801a3f8:	6878      	ldr	r0, [r7, #4]
 801a3fa:	f000 f8aa 	bl	801a552 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 801a3fe:	687b      	ldr	r3, [r7, #4]
 801a400:	681b      	ldr	r3, [r3, #0]
 801a402:	681b      	ldr	r3, [r3, #0]
 801a404:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a408:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801a40c:	d113      	bne.n	801a436 <HAL_LPTIM_IRQHandler+0x1ec>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 801a40e:	687b      	ldr	r3, [r7, #4]
 801a410:	681b      	ldr	r3, [r3, #0]
 801a412:	689b      	ldr	r3, [r3, #8]
 801a414:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a418:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801a41c:	d10b      	bne.n	801a436 <HAL_LPTIM_IRQHandler+0x1ec>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	681b      	ldr	r3, [r3, #0]
 801a422:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 801a426:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 801a428:	687b      	ldr	r3, [r7, #4]
 801a42a:	2202      	movs	r2, #2
 801a42c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 801a430:	6878      	ldr	r0, [r7, #4]
 801a432:	f000 f88e 	bl	801a552 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	681b      	ldr	r3, [r3, #0]
 801a43a:	681b      	ldr	r3, [r3, #0]
 801a43c:	f003 0310 	and.w	r3, r3, #16
 801a440:	2b10      	cmp	r3, #16
 801a442:	d10d      	bne.n	801a460 <HAL_LPTIM_IRQHandler+0x216>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 801a444:	687b      	ldr	r3, [r7, #4]
 801a446:	681b      	ldr	r3, [r3, #0]
 801a448:	689b      	ldr	r3, [r3, #8]
 801a44a:	f003 0310 	and.w	r3, r3, #16
 801a44e:	2b10      	cmp	r3, #16
 801a450:	d106      	bne.n	801a460 <HAL_LPTIM_IRQHandler+0x216>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 801a452:	687b      	ldr	r3, [r7, #4]
 801a454:	681b      	ldr	r3, [r3, #0]
 801a456:	2210      	movs	r2, #16
 801a458:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 801a45a:	6878      	ldr	r0, [r7, #4]
 801a45c:	f000 f883 	bl	801a566 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	681b      	ldr	r3, [r3, #0]
 801a464:	681b      	ldr	r3, [r3, #0]
 801a466:	f003 0320 	and.w	r3, r3, #32
 801a46a:	2b20      	cmp	r3, #32
 801a46c:	d10d      	bne.n	801a48a <HAL_LPTIM_IRQHandler+0x240>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	681b      	ldr	r3, [r3, #0]
 801a472:	689b      	ldr	r3, [r3, #8]
 801a474:	f003 0320 	and.w	r3, r3, #32
 801a478:	2b20      	cmp	r3, #32
 801a47a:	d106      	bne.n	801a48a <HAL_LPTIM_IRQHandler+0x240>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 801a47c:	687b      	ldr	r3, [r7, #4]
 801a47e:	681b      	ldr	r3, [r3, #0]
 801a480:	2220      	movs	r2, #32
 801a482:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 801a484:	6878      	ldr	r0, [r7, #4]
 801a486:	f000 f878 	bl	801a57a <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 801a48a:	687b      	ldr	r3, [r7, #4]
 801a48c:	681b      	ldr	r3, [r3, #0]
 801a48e:	681b      	ldr	r3, [r3, #0]
 801a490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a494:	2b40      	cmp	r3, #64	@ 0x40
 801a496:	d10d      	bne.n	801a4b4 <HAL_LPTIM_IRQHandler+0x26a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 801a498:	687b      	ldr	r3, [r7, #4]
 801a49a:	681b      	ldr	r3, [r3, #0]
 801a49c:	689b      	ldr	r3, [r3, #8]
 801a49e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a4a2:	2b40      	cmp	r3, #64	@ 0x40
 801a4a4:	d106      	bne.n	801a4b4 <HAL_LPTIM_IRQHandler+0x26a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	681b      	ldr	r3, [r3, #0]
 801a4aa:	2240      	movs	r2, #64	@ 0x40
 801a4ac:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 801a4ae:	6878      	ldr	r0, [r7, #4]
 801a4b0:	f000 f86d 	bl	801a58e <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 801a4b4:	687b      	ldr	r3, [r7, #4]
 801a4b6:	681b      	ldr	r3, [r3, #0]
 801a4b8:	681b      	ldr	r3, [r3, #0]
 801a4ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a4be:	2b80      	cmp	r3, #128	@ 0x80
 801a4c0:	d10d      	bne.n	801a4de <HAL_LPTIM_IRQHandler+0x294>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	681b      	ldr	r3, [r3, #0]
 801a4c6:	689b      	ldr	r3, [r3, #8]
 801a4c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a4cc:	2b80      	cmp	r3, #128	@ 0x80
 801a4ce:	d106      	bne.n	801a4de <HAL_LPTIM_IRQHandler+0x294>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 801a4d0:	687b      	ldr	r3, [r7, #4]
 801a4d2:	681b      	ldr	r3, [r3, #0]
 801a4d4:	2280      	movs	r2, #128	@ 0x80
 801a4d6:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 801a4d8:	6878      	ldr	r0, [r7, #4]
 801a4da:	f7f0 fdd7 	bl	800b08c <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 801a4de:	687b      	ldr	r3, [r7, #4]
 801a4e0:	681b      	ldr	r3, [r3, #0]
 801a4e2:	681b      	ldr	r3, [r3, #0]
 801a4e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a4e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a4ec:	d10f      	bne.n	801a50e <HAL_LPTIM_IRQHandler+0x2c4>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	681b      	ldr	r3, [r3, #0]
 801a4f2:	689b      	ldr	r3, [r3, #8]
 801a4f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801a4f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a4fc:	d107      	bne.n	801a50e <HAL_LPTIM_IRQHandler+0x2c4>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 801a4fe:	687b      	ldr	r3, [r7, #4]
 801a500:	681b      	ldr	r3, [r3, #0]
 801a502:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801a506:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 801a508:	6878      	ldr	r0, [r7, #4]
 801a50a:	f000 f84a 	bl	801a5a2 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 801a50e:	bf00      	nop
 801a510:	3708      	adds	r7, #8
 801a512:	46bd      	mov	sp, r7
 801a514:	bd80      	pop	{r7, pc}

0801a516 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a516:	b480      	push	{r7}
 801a518:	b083      	sub	sp, #12
 801a51a:	af00      	add	r7, sp, #0
 801a51c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 801a51e:	bf00      	nop
 801a520:	370c      	adds	r7, #12
 801a522:	46bd      	mov	sp, r7
 801a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a528:	4770      	bx	lr

0801a52a <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a52a:	b480      	push	{r7}
 801a52c:	b083      	sub	sp, #12
 801a52e:	af00      	add	r7, sp, #0
 801a530:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 801a532:	bf00      	nop
 801a534:	370c      	adds	r7, #12
 801a536:	46bd      	mov	sp, r7
 801a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a53c:	4770      	bx	lr

0801a53e <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a53e:	b480      	push	{r7}
 801a540:	b083      	sub	sp, #12
 801a542:	af00      	add	r7, sp, #0
 801a544:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 801a546:	bf00      	nop
 801a548:	370c      	adds	r7, #12
 801a54a:	46bd      	mov	sp, r7
 801a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a550:	4770      	bx	lr

0801a552 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a552:	b480      	push	{r7}
 801a554:	b083      	sub	sp, #12
 801a556:	af00      	add	r7, sp, #0
 801a558:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 801a55a:	bf00      	nop
 801a55c:	370c      	adds	r7, #12
 801a55e:	46bd      	mov	sp, r7
 801a560:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a564:	4770      	bx	lr

0801a566 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a566:	b480      	push	{r7}
 801a568:	b083      	sub	sp, #12
 801a56a:	af00      	add	r7, sp, #0
 801a56c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 801a56e:	bf00      	nop
 801a570:	370c      	adds	r7, #12
 801a572:	46bd      	mov	sp, r7
 801a574:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a578:	4770      	bx	lr

0801a57a <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a57a:	b480      	push	{r7}
 801a57c:	b083      	sub	sp, #12
 801a57e:	af00      	add	r7, sp, #0
 801a580:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 801a582:	bf00      	nop
 801a584:	370c      	adds	r7, #12
 801a586:	46bd      	mov	sp, r7
 801a588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a58c:	4770      	bx	lr

0801a58e <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a58e:	b480      	push	{r7}
 801a590:	b083      	sub	sp, #12
 801a592:	af00      	add	r7, sp, #0
 801a594:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 801a596:	bf00      	nop
 801a598:	370c      	adds	r7, #12
 801a59a:	46bd      	mov	sp, r7
 801a59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5a0:	4770      	bx	lr

0801a5a2 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a5a2:	b480      	push	{r7}
 801a5a4:	b083      	sub	sp, #12
 801a5a6:	af00      	add	r7, sp, #0
 801a5a8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 801a5aa:	bf00      	nop
 801a5ac:	370c      	adds	r7, #12
 801a5ae:	46bd      	mov	sp, r7
 801a5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5b4:	4770      	bx	lr

0801a5b6 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a5b6:	b480      	push	{r7}
 801a5b8:	b083      	sub	sp, #12
 801a5ba:	af00      	add	r7, sp, #0
 801a5bc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 801a5be:	bf00      	nop
 801a5c0:	370c      	adds	r7, #12
 801a5c2:	46bd      	mov	sp, r7
 801a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5c8:	4770      	bx	lr

0801a5ca <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 801a5ca:	b480      	push	{r7}
 801a5cc:	b083      	sub	sp, #12
 801a5ce:	af00      	add	r7, sp, #0
 801a5d0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 801a5d2:	bf00      	nop
 801a5d4:	370c      	adds	r7, #12
 801a5d6:	46bd      	mov	sp, r7
 801a5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a5dc:	4770      	bx	lr
	...

0801a5e0 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 801a5e0:	b480      	push	{r7}
 801a5e2:	b085      	sub	sp, #20
 801a5e4:	af00      	add	r7, sp, #0
 801a5e6:	6078      	str	r0, [r7, #4]
 801a5e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 801a5ea:	2300      	movs	r3, #0
 801a5ec:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 801a5ee:	4b12      	ldr	r3, [pc, #72]	@ (801a638 <LPTIM_WaitForFlag+0x58>)
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	4a12      	ldr	r2, [pc, #72]	@ (801a63c <LPTIM_WaitForFlag+0x5c>)
 801a5f4:	fba2 2303 	umull	r2, r3, r2, r3
 801a5f8:	0b9b      	lsrs	r3, r3, #14
 801a5fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801a5fe:	fb02 f303 	mul.w	r3, r2, r3
 801a602:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 801a604:	68bb      	ldr	r3, [r7, #8]
 801a606:	3b01      	subs	r3, #1
 801a608:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 801a60a:	68bb      	ldr	r3, [r7, #8]
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	d101      	bne.n	801a614 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 801a610:	2303      	movs	r3, #3
 801a612:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 801a614:	687b      	ldr	r3, [r7, #4]
 801a616:	681b      	ldr	r3, [r3, #0]
 801a618:	681a      	ldr	r2, [r3, #0]
 801a61a:	683b      	ldr	r3, [r7, #0]
 801a61c:	4013      	ands	r3, r2
 801a61e:	683a      	ldr	r2, [r7, #0]
 801a620:	429a      	cmp	r2, r3
 801a622:	d002      	beq.n	801a62a <LPTIM_WaitForFlag+0x4a>
 801a624:	68bb      	ldr	r3, [r7, #8]
 801a626:	2b00      	cmp	r3, #0
 801a628:	d1ec      	bne.n	801a604 <LPTIM_WaitForFlag+0x24>

  return result;
 801a62a:	7bfb      	ldrb	r3, [r7, #15]
}
 801a62c:	4618      	mov	r0, r3
 801a62e:	3714      	adds	r7, #20
 801a630:	46bd      	mov	sp, r7
 801a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a636:	4770      	bx	lr
 801a638:	20001a50 	.word	0x20001a50
 801a63c:	d1b71759 	.word	0xd1b71759

0801a640 <HAL_PKA_Init>:
  *         parameters in the PKA_InitTypeDef and initialize the associated handle.
  * @param  hpka PKA handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PKA_Init(PKA_HandleTypeDef *hpka)
{
 801a640:	b580      	push	{r7, lr}
 801a642:	b086      	sub	sp, #24
 801a644:	af02      	add	r7, sp, #8
 801a646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 801a648:	2300      	movs	r3, #0
 801a64a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart;

  /* Check the PKA handle allocation */
  if (hpka != NULL)
 801a64c:	687b      	ldr	r3, [r7, #4]
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d044      	beq.n	801a6dc <HAL_PKA_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_PKA_ALL_INSTANCE(hpka->Instance));

    if (hpka->State == HAL_PKA_STATE_RESET)
 801a652:	687b      	ldr	r3, [r7, #4]
 801a654:	791b      	ldrb	r3, [r3, #4]
 801a656:	b2db      	uxtb	r3, r3
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d102      	bne.n	801a662 <HAL_PKA_Init+0x22>

      /* Init the low level hardware */
      hpka->MspInitCallback(hpka);
#else
      /* Init the low level hardware */
      HAL_PKA_MspInit(hpka);
 801a65c:	6878      	ldr	r0, [r7, #4]
 801a65e:	f7f5 fa4f 	bl	800fb00 <HAL_PKA_MspInit>
#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */
    }

    /* Set the state to busy */
    hpka->State = HAL_PKA_STATE_BUSY;
 801a662:	687b      	ldr	r3, [r7, #4]
 801a664:	2202      	movs	r2, #2
 801a666:	711a      	strb	r2, [r3, #4]

    /* Get current tick */
    tickstart = HAL_GetTick();
 801a668:	f7f6 fb50 	bl	8010d0c <HAL_GetTick>
 801a66c:	60b8      	str	r0, [r7, #8]

    /* Reset the control register and enable the PKA (wait the end of PKA RAM erase) */
    while ((hpka->Instance->CR & PKA_CR_EN) != PKA_CR_EN)
 801a66e:	e00e      	b.n	801a68e <HAL_PKA_Init+0x4e>
    {
      hpka->Instance->CR = PKA_CR_EN;
 801a670:	687b      	ldr	r3, [r7, #4]
 801a672:	681b      	ldr	r3, [r3, #0]
 801a674:	2201      	movs	r2, #1
 801a676:	601a      	str	r2, [r3, #0]

      /* Check the Timeout */
      if ((HAL_GetTick() - tickstart) > PKA_RAM_ERASE_TIMEOUT)
 801a678:	f7f6 fb48 	bl	8010d0c <HAL_GetTick>
 801a67c:	4602      	mov	r2, r0
 801a67e:	68bb      	ldr	r3, [r7, #8]
 801a680:	1ad3      	subs	r3, r2, r3
 801a682:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801a686:	d902      	bls.n	801a68e <HAL_PKA_Init+0x4e>
      {
        /* Set timeout status */
        err = HAL_TIMEOUT;
 801a688:	2303      	movs	r3, #3
 801a68a:	73fb      	strb	r3, [r7, #15]
        break;
 801a68c:	e006      	b.n	801a69c <HAL_PKA_Init+0x5c>
    while ((hpka->Instance->CR & PKA_CR_EN) != PKA_CR_EN)
 801a68e:	687b      	ldr	r3, [r7, #4]
 801a690:	681b      	ldr	r3, [r3, #0]
 801a692:	681b      	ldr	r3, [r3, #0]
 801a694:	f003 0301 	and.w	r3, r3, #1
 801a698:	2b01      	cmp	r3, #1
 801a69a:	d1e9      	bne.n	801a670 <HAL_PKA_Init+0x30>
      }
    }

    /* Get current tick */
    tickstart = HAL_GetTick();
 801a69c:	f7f6 fb36 	bl	8010d0c <HAL_GetTick>
 801a6a0:	60b8      	str	r0, [r7, #8]

    /* Wait the INITOK flag Setting */
    if (PKA_WaitOnFlagUntilTimeout(hpka, PKA_SR_INITOK, RESET, tickstart, 5000) != HAL_OK)
 801a6a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 801a6a6:	9300      	str	r3, [sp, #0]
 801a6a8:	68bb      	ldr	r3, [r7, #8]
 801a6aa:	2200      	movs	r2, #0
 801a6ac:	2101      	movs	r1, #1
 801a6ae:	6878      	ldr	r0, [r7, #4]
 801a6b0:	f000 fccd 	bl	801b04e <PKA_WaitOnFlagUntilTimeout>
 801a6b4:	4603      	mov	r3, r0
 801a6b6:	2b00      	cmp	r3, #0
 801a6b8:	d001      	beq.n	801a6be <HAL_PKA_Init+0x7e>
    {
      return HAL_TIMEOUT;
 801a6ba:	2303      	movs	r3, #3
 801a6bc:	e011      	b.n	801a6e2 <HAL_PKA_Init+0xa2>
    }

    /* Reset any pending flag */
    SET_BIT(hpka->Instance->CLRFR, PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC | PKA_CLRFR_OPERRFC);
 801a6be:	687b      	ldr	r3, [r7, #4]
 801a6c0:	681b      	ldr	r3, [r3, #0]
 801a6c2:	689a      	ldr	r2, [r3, #8]
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	681b      	ldr	r3, [r3, #0]
 801a6c8:	f442 1268 	orr.w	r2, r2, #3801088	@ 0x3a0000
 801a6cc:	609a      	str	r2, [r3, #8]

    /* Initialize the error code */
    hpka->ErrorCode = HAL_PKA_ERROR_NONE;
 801a6ce:	687b      	ldr	r3, [r7, #4]
 801a6d0:	2200      	movs	r2, #0
 801a6d2:	609a      	str	r2, [r3, #8]

    /* Set the state to ready */
    hpka->State = HAL_PKA_STATE_READY;
 801a6d4:	687b      	ldr	r3, [r7, #4]
 801a6d6:	2201      	movs	r2, #1
 801a6d8:	711a      	strb	r2, [r3, #4]
 801a6da:	e001      	b.n	801a6e0 <HAL_PKA_Init+0xa0>
  }
  else
  {
    err = HAL_ERROR;
 801a6dc:	2301      	movs	r3, #1
 801a6de:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 801a6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 801a6e2:	4618      	mov	r0, r3
 801a6e4:	3710      	adds	r7, #16
 801a6e6:	46bd      	mov	sp, r7
 801a6e8:	bd80      	pop	{r7, pc}

0801a6ea <HAL_PKA_ECDSAVerif>:
  * @param  in Input information
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PKA_ECDSAVerif(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in, uint32_t Timeout)
{
 801a6ea:	b580      	push	{r7, lr}
 801a6ec:	b084      	sub	sp, #16
 801a6ee:	af00      	add	r7, sp, #0
 801a6f0:	60f8      	str	r0, [r7, #12]
 801a6f2:	60b9      	str	r1, [r7, #8]
 801a6f4:	607a      	str	r2, [r7, #4]
  /* Set input parameter in PKA RAM */
  PKA_ECDSAVerif_Set(hpka, in);
 801a6f6:	68b9      	ldr	r1, [r7, #8]
 801a6f8:	68f8      	ldr	r0, [r7, #12]
 801a6fa:	f000 fb11 	bl	801ad20 <PKA_ECDSAVerif_Set>

  /* Start the operation */
  return PKA_Process(hpka, PKA_MODE_ECDSA_VERIFICATION, Timeout);
 801a6fe:	687a      	ldr	r2, [r7, #4]
 801a700:	2126      	movs	r1, #38	@ 0x26
 801a702:	68f8      	ldr	r0, [r7, #12]
 801a704:	f000 faa0 	bl	801ac48 <PKA_Process>
 801a708:	4603      	mov	r3, r0
}
 801a70a:	4618      	mov	r0, r3
 801a70c:	3710      	adds	r7, #16
 801a70e:	46bd      	mov	sp, r7
 801a710:	bd80      	pop	{r7, pc}

0801a712 <HAL_PKA_ECDSAVerif_IsValidSignature>:
  * @brief  Return the result of the ECDSA verification operation.
  * @param  hpka PKA handle
  * @retval 1 if signature is verified, 0 in other case
  */
uint32_t HAL_PKA_ECDSAVerif_IsValidSignature(PKA_HandleTypeDef const *const hpka)
{
 801a712:	b480      	push	{r7}
 801a714:	b083      	sub	sp, #12
 801a716:	af00      	add	r7, sp, #0
 801a718:	6078      	str	r0, [r7, #4]
  return (hpka->Instance->RAM[PKA_ECDSA_VERIF_OUT_RESULT] == 0xD60DU) ? 1UL : 0UL;
 801a71a:	687b      	ldr	r3, [r7, #4]
 801a71c:	681b      	ldr	r3, [r3, #0]
 801a71e:	f8d3 35d0 	ldr.w	r3, [r3, #1488]	@ 0x5d0
 801a722:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a726:	4293      	cmp	r3, r2
 801a728:	d101      	bne.n	801a72e <HAL_PKA_ECDSAVerif_IsValidSignature+0x1c>
 801a72a:	2301      	movs	r3, #1
 801a72c:	e000      	b.n	801a730 <HAL_PKA_ECDSAVerif_IsValidSignature+0x1e>
 801a72e:	2300      	movs	r3, #0
}
 801a730:	4618      	mov	r0, r3
 801a732:	370c      	adds	r7, #12
 801a734:	46bd      	mov	sp, r7
 801a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a73a:	4770      	bx	lr

0801a73c <HAL_PKA_IRQHandler>:
  * @brief  This function handles PKA event interrupt request.
  * @param  hpka PKA handle
  * @retval None
  */
void HAL_PKA_IRQHandler(PKA_HandleTypeDef *hpka)
{
 801a73c:	b580      	push	{r7, lr}
 801a73e:	b086      	sub	sp, #24
 801a740:	af00      	add	r7, sp, #0
 801a742:	6078      	str	r0, [r7, #4]
  uint32_t mode = PKA_GetMode(hpka);
 801a744:	6878      	ldr	r0, [r7, #4]
 801a746:	f000 f907 	bl	801a958 <PKA_GetMode>
 801a74a:	6178      	str	r0, [r7, #20]
  uint32_t itsource = READ_REG(hpka->Instance->CR);
 801a74c:	687b      	ldr	r3, [r7, #4]
 801a74e:	681b      	ldr	r3, [r3, #0]
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	613b      	str	r3, [r7, #16]
  uint32_t flag  =   READ_REG(hpka->Instance->SR);
 801a754:	687b      	ldr	r3, [r7, #4]
 801a756:	681b      	ldr	r3, [r3, #0]
 801a758:	685b      	ldr	r3, [r3, #4]
 801a75a:	60fb      	str	r3, [r7, #12]

  /* Address error interrupt occurred */
  if (((itsource & PKA_IT_ADDRERR) == PKA_IT_ADDRERR) && ((flag & PKA_FLAG_ADDRERR) == PKA_FLAG_ADDRERR))
 801a75c:	693b      	ldr	r3, [r7, #16]
 801a75e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801a762:	2b00      	cmp	r3, #0
 801a764:	d00f      	beq.n	801a786 <HAL_PKA_IRQHandler+0x4a>
 801a766:	68fb      	ldr	r3, [r7, #12]
 801a768:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801a76c:	2b00      	cmp	r3, #0
 801a76e:	d00a      	beq.n	801a786 <HAL_PKA_IRQHandler+0x4a>
  {
    hpka->ErrorCode |= HAL_PKA_ERROR_ADDRERR;
 801a770:	687b      	ldr	r3, [r7, #4]
 801a772:	689b      	ldr	r3, [r3, #8]
 801a774:	f043 0201 	orr.w	r2, r3, #1
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	609a      	str	r2, [r3, #8]

    /* Clear ADDRERR flag */
    __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_ADDRERR);
 801a77c:	687b      	ldr	r3, [r7, #4]
 801a77e:	681b      	ldr	r3, [r3, #0]
 801a780:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801a784:	609a      	str	r2, [r3, #8]
  }

  /* RAM access error interrupt occurred */
  if (((itsource & PKA_IT_RAMERR) == PKA_IT_RAMERR) && ((flag & PKA_FLAG_RAMERR) == PKA_FLAG_RAMERR))
 801a786:	693b      	ldr	r3, [r7, #16]
 801a788:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a78c:	2b00      	cmp	r3, #0
 801a78e:	d00f      	beq.n	801a7b0 <HAL_PKA_IRQHandler+0x74>
 801a790:	68fb      	ldr	r3, [r7, #12]
 801a792:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a796:	2b00      	cmp	r3, #0
 801a798:	d00a      	beq.n	801a7b0 <HAL_PKA_IRQHandler+0x74>
  {
    hpka->ErrorCode |= HAL_PKA_ERROR_RAMERR;
 801a79a:	687b      	ldr	r3, [r7, #4]
 801a79c:	689b      	ldr	r3, [r3, #8]
 801a79e:	f043 0202 	orr.w	r2, r3, #2
 801a7a2:	687b      	ldr	r3, [r7, #4]
 801a7a4:	609a      	str	r2, [r3, #8]

    /* Clear RAMERR flag */
    __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_RAMERR);
 801a7a6:	687b      	ldr	r3, [r7, #4]
 801a7a8:	681b      	ldr	r3, [r3, #0]
 801a7aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 801a7ae:	609a      	str	r2, [r3, #8]
  }

  /* OPERATION access error interrupt occurred */
  if (((itsource & PKA_IT_OPERR) == PKA_IT_OPERR) && ((flag & PKA_FLAG_OPERR) == PKA_FLAG_OPERR))
 801a7b0:	693b      	ldr	r3, [r7, #16]
 801a7b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801a7b6:	2b00      	cmp	r3, #0
 801a7b8:	d00f      	beq.n	801a7da <HAL_PKA_IRQHandler+0x9e>
 801a7ba:	68fb      	ldr	r3, [r7, #12]
 801a7bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801a7c0:	2b00      	cmp	r3, #0
 801a7c2:	d00a      	beq.n	801a7da <HAL_PKA_IRQHandler+0x9e>
  {
    hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a7c4:	687b      	ldr	r3, [r7, #4]
 801a7c6:	689b      	ldr	r3, [r3, #8]
 801a7c8:	f043 0208 	orr.w	r2, r3, #8
 801a7cc:	687b      	ldr	r3, [r7, #4]
 801a7ce:	609a      	str	r2, [r3, #8]

    /* Clear OPERR flag */
    __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_OPERR);
 801a7d0:	687b      	ldr	r3, [r7, #4]
 801a7d2:	681b      	ldr	r3, [r3, #0]
 801a7d4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 801a7d8:	609a      	str	r2, [r3, #8]
  }

  /* Check the operation success in case of ECDSA signature */
  switch (mode)
 801a7da:	697b      	ldr	r3, [r7, #20]
 801a7dc:	2b03      	cmp	r3, #3
 801a7de:	d06b      	beq.n	801a8b8 <HAL_PKA_IRQHandler+0x17c>
 801a7e0:	697b      	ldr	r3, [r7, #20]
 801a7e2:	2b03      	cmp	r3, #3
 801a7e4:	d379      	bcc.n	801a8da <HAL_PKA_IRQHandler+0x19e>
 801a7e6:	697b      	ldr	r3, [r7, #20]
 801a7e8:	2b2f      	cmp	r3, #47	@ 0x2f
 801a7ea:	d876      	bhi.n	801a8da <HAL_PKA_IRQHandler+0x19e>
 801a7ec:	697b      	ldr	r3, [r7, #20]
 801a7ee:	2b20      	cmp	r3, #32
 801a7f0:	d373      	bcc.n	801a8da <HAL_PKA_IRQHandler+0x19e>
 801a7f2:	697b      	ldr	r3, [r7, #20]
 801a7f4:	3b20      	subs	r3, #32
 801a7f6:	2b0f      	cmp	r3, #15
 801a7f8:	d86f      	bhi.n	801a8da <HAL_PKA_IRQHandler+0x19e>
 801a7fa:	a201      	add	r2, pc, #4	@ (adr r2, 801a800 <HAL_PKA_IRQHandler+0xc4>)
 801a7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a800:	0801a89b 	.word	0x0801a89b
 801a804:	0801a8db 	.word	0x0801a8db
 801a808:	0801a8db 	.word	0x0801a8db
 801a80c:	0801a8db 	.word	0x0801a8db
 801a810:	0801a841 	.word	0x0801a841
 801a814:	0801a8db 	.word	0x0801a8db
 801a818:	0801a8db 	.word	0x0801a8db
 801a81c:	0801a85f 	.word	0x0801a85f
 801a820:	0801a8db 	.word	0x0801a8db
 801a824:	0801a8db 	.word	0x0801a8db
 801a828:	0801a8db 	.word	0x0801a8db
 801a82c:	0801a8db 	.word	0x0801a8db
 801a830:	0801a8db 	.word	0x0801a8db
 801a834:	0801a8db 	.word	0x0801a8db
 801a838:	0801a8db 	.word	0x0801a8db
 801a83c:	0801a87d 	.word	0x0801a87d
  {
    case PKA_MODE_ECDSA_SIGNATURE :
      /* If error output result is different from no error, operation need to be repeated */
      if (hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_ERROR] != PKA_NO_ERROR)
 801a840:	687b      	ldr	r3, [r7, #4]
 801a842:	681b      	ldr	r3, [r3, #0]
 801a844:	f8d3 3fe0 	ldr.w	r3, [r3, #4064]	@ 0xfe0
 801a848:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a84c:	4293      	cmp	r3, r2
 801a84e:	d046      	beq.n	801a8de <HAL_PKA_IRQHandler+0x1a2>
      {
        hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a850:	687b      	ldr	r3, [r7, #4]
 801a852:	689b      	ldr	r3, [r3, #8]
 801a854:	f043 0208 	orr.w	r2, r3, #8
 801a858:	687b      	ldr	r3, [r7, #4]
 801a85a:	609a      	str	r2, [r3, #8]
      }
      break;
 801a85c:	e03f      	b.n	801a8de <HAL_PKA_IRQHandler+0x1a2>

    case PKA_MODE_DOUBLE_BASE_LADDER :
      /* If error output result is different from no error, operation need to be repeated */
      if (hpka->Instance->RAM[PKA_ECC_DOUBLE_LADDER_OUT_ERROR] != PKA_NO_ERROR)
 801a85e:	687b      	ldr	r3, [r7, #4]
 801a860:	681b      	ldr	r3, [r3, #0]
 801a862:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 801a866:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a86a:	4293      	cmp	r3, r2
 801a86c:	d039      	beq.n	801a8e2 <HAL_PKA_IRQHandler+0x1a6>
      {
        hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a86e:	687b      	ldr	r3, [r7, #4]
 801a870:	689b      	ldr	r3, [r3, #8]
 801a872:	f043 0208 	orr.w	r2, r3, #8
 801a876:	687b      	ldr	r3, [r7, #4]
 801a878:	609a      	str	r2, [r3, #8]
      }
      break;
 801a87a:	e032      	b.n	801a8e2 <HAL_PKA_IRQHandler+0x1a6>

    case PKA_MODE_ECC_PROJECTIVE_AFF :
      /* If error output result is different from no error, operation need to be repeated */
      if (hpka->Instance->RAM[PKA_ECC_PROJECTIVE_AFF_OUT_ERROR] != PKA_NO_ERROR)
 801a87c:	687b      	ldr	r3, [r7, #4]
 801a87e:	681b      	ldr	r3, [r3, #0]
 801a880:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 801a884:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a888:	4293      	cmp	r3, r2
 801a88a:	d02c      	beq.n	801a8e6 <HAL_PKA_IRQHandler+0x1aa>
      {
        hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	689b      	ldr	r3, [r3, #8]
 801a890:	f043 0208 	orr.w	r2, r3, #8
 801a894:	687b      	ldr	r3, [r7, #4]
 801a896:	609a      	str	r2, [r3, #8]
      }
      break;
 801a898:	e025      	b.n	801a8e6 <HAL_PKA_IRQHandler+0x1aa>

    case PKA_MODE_ECC_MUL :
      /* If error output result is different from no error, operation need to be repeated */
      if (hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_OUT_ERROR] != PKA_NO_ERROR)
 801a89a:	687b      	ldr	r3, [r7, #4]
 801a89c:	681b      	ldr	r3, [r3, #0]
 801a89e:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 801a8a2:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a8a6:	4293      	cmp	r3, r2
 801a8a8:	d01f      	beq.n	801a8ea <HAL_PKA_IRQHandler+0x1ae>
      {
        hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a8aa:	687b      	ldr	r3, [r7, #4]
 801a8ac:	689b      	ldr	r3, [r3, #8]
 801a8ae:	f043 0208 	orr.w	r2, r3, #8
 801a8b2:	687b      	ldr	r3, [r7, #4]
 801a8b4:	609a      	str	r2, [r3, #8]
      }
      break;
 801a8b6:	e018      	b.n	801a8ea <HAL_PKA_IRQHandler+0x1ae>

    case PKA_MODE_MODULAR_EXP_PROTECT :
      /* If error output result is different from no error, operation need to be repeated */
      if (hpka->Instance->RAM[PKA_MODULAR_EXP_OUT_ERROR] != PKA_NO_ERROR)
 801a8b8:	687b      	ldr	r3, [r7, #4]
 801a8ba:	681b      	ldr	r3, [r3, #0]
 801a8bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801a8c0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 801a8c4:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801a8c8:	4293      	cmp	r3, r2
 801a8ca:	d010      	beq.n	801a8ee <HAL_PKA_IRQHandler+0x1b2>
      {
        hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION;
 801a8cc:	687b      	ldr	r3, [r7, #4]
 801a8ce:	689b      	ldr	r3, [r3, #8]
 801a8d0:	f043 0208 	orr.w	r2, r3, #8
 801a8d4:	687b      	ldr	r3, [r7, #4]
 801a8d6:	609a      	str	r2, [r3, #8]
      }
      break;
 801a8d8:	e009      	b.n	801a8ee <HAL_PKA_IRQHandler+0x1b2>
    default :
      break;
 801a8da:	bf00      	nop
 801a8dc:	e008      	b.n	801a8f0 <HAL_PKA_IRQHandler+0x1b4>
      break;
 801a8de:	bf00      	nop
 801a8e0:	e006      	b.n	801a8f0 <HAL_PKA_IRQHandler+0x1b4>
      break;
 801a8e2:	bf00      	nop
 801a8e4:	e004      	b.n	801a8f0 <HAL_PKA_IRQHandler+0x1b4>
      break;
 801a8e6:	bf00      	nop
 801a8e8:	e002      	b.n	801a8f0 <HAL_PKA_IRQHandler+0x1b4>
      break;
 801a8ea:	bf00      	nop
 801a8ec:	e000      	b.n	801a8f0 <HAL_PKA_IRQHandler+0x1b4>
      break;
 801a8ee:	bf00      	nop
  }
  /* Trigger the error callback if an error is present */
  if (hpka->ErrorCode != HAL_PKA_ERROR_NONE)
 801a8f0:	687b      	ldr	r3, [r7, #4]
 801a8f2:	689b      	ldr	r3, [r3, #8]
 801a8f4:	2b00      	cmp	r3, #0
 801a8f6:	d002      	beq.n	801a8fe <HAL_PKA_IRQHandler+0x1c2>
  {
#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1)
    hpka->ErrorCallback(hpka);
#else
    HAL_PKA_ErrorCallback(hpka);
 801a8f8:	6878      	ldr	r0, [r7, #4]
 801a8fa:	f000 f823 	bl	801a944 <HAL_PKA_ErrorCallback>
#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */
  }

  /* End Of Operation interrupt occurred */
  if (((itsource & PKA_IT_PROCEND) == PKA_IT_PROCEND) && ((flag & PKA_FLAG_PROCEND) == PKA_FLAG_PROCEND))
 801a8fe:	693b      	ldr	r3, [r7, #16]
 801a900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a904:	2b00      	cmp	r3, #0
 801a906:	d00f      	beq.n	801a928 <HAL_PKA_IRQHandler+0x1ec>
 801a908:	68fb      	ldr	r3, [r7, #12]
 801a90a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a90e:	2b00      	cmp	r3, #0
 801a910:	d00a      	beq.n	801a928 <HAL_PKA_IRQHandler+0x1ec>
  {
    /* Clear PROCEND flag */
    __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_PROCEND);
 801a912:	687b      	ldr	r3, [r7, #4]
 801a914:	681b      	ldr	r3, [r3, #0]
 801a916:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801a91a:	609a      	str	r2, [r3, #8]

    /* Set the state to ready */
    hpka->State = HAL_PKA_STATE_READY;
 801a91c:	687b      	ldr	r3, [r7, #4]
 801a91e:	2201      	movs	r2, #1
 801a920:	711a      	strb	r2, [r3, #4]

#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1)
    hpka->OperationCpltCallback(hpka);
#else
    HAL_PKA_OperationCpltCallback(hpka);
 801a922:	6878      	ldr	r0, [r7, #4]
 801a924:	f000 f804 	bl	801a930 <HAL_PKA_OperationCpltCallback>
#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */
  }
}
 801a928:	bf00      	nop
 801a92a:	3718      	adds	r7, #24
 801a92c:	46bd      	mov	sp, r7
 801a92e:	bd80      	pop	{r7, pc}

0801a930 <HAL_PKA_OperationCpltCallback>:
  * @brief  Process completed callback.
  * @param  hpka PKA handle
  * @retval None
  */
__weak void HAL_PKA_OperationCpltCallback(PKA_HandleTypeDef *hpka)
{
 801a930:	b480      	push	{r7}
 801a932:	b083      	sub	sp, #12
 801a934:	af00      	add	r7, sp, #0
 801a936:	6078      	str	r0, [r7, #4]
  UNUSED(hpka);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PKA_OperationCpltCallback could be implemented in the user file
   */
}
 801a938:	bf00      	nop
 801a93a:	370c      	adds	r7, #12
 801a93c:	46bd      	mov	sp, r7
 801a93e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a942:	4770      	bx	lr

0801a944 <HAL_PKA_ErrorCallback>:
  * @brief  Error callback.
  * @param  hpka PKA handle
  * @retval None
  */
__weak void HAL_PKA_ErrorCallback(PKA_HandleTypeDef *hpka)
{
 801a944:	b480      	push	{r7}
 801a946:	b083      	sub	sp, #12
 801a948:	af00      	add	r7, sp, #0
 801a94a:	6078      	str	r0, [r7, #4]
  UNUSED(hpka);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PKA_ErrorCallback could be implemented in the user file
   */
}
 801a94c:	bf00      	nop
 801a94e:	370c      	adds	r7, #12
 801a950:	46bd      	mov	sp, r7
 801a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a956:	4770      	bx	lr

0801a958 <PKA_GetMode>:
  * @brief  Get PKA operating mode.
  * @param  hpka PKA handle
  * @retval Return the current mode
  */
uint32_t PKA_GetMode(const PKA_HandleTypeDef *hpka)
{
 801a958:	b480      	push	{r7}
 801a95a:	b083      	sub	sp, #12
 801a95c:	af00      	add	r7, sp, #0
 801a95e:	6078      	str	r0, [r7, #4]
  /* return the shifted PKA_CR_MODE value */
  return (uint32_t)(READ_BIT(hpka->Instance->CR, PKA_CR_MODE) >> PKA_CR_MODE_Pos);
 801a960:	687b      	ldr	r3, [r7, #4]
 801a962:	681b      	ldr	r3, [r3, #0]
 801a964:	681b      	ldr	r3, [r3, #0]
 801a966:	0a1b      	lsrs	r3, r3, #8
 801a968:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 801a96c:	4618      	mov	r0, r3
 801a96e:	370c      	adds	r7, #12
 801a970:	46bd      	mov	sp, r7
 801a972:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a976:	4770      	bx	lr

0801a978 <PKA_PollEndOfOperation>:
  * @param  Timeout Timeout duration in millisecond.
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
HAL_StatusTypeDef PKA_PollEndOfOperation(const PKA_HandleTypeDef *hpka, uint32_t Timeout, uint32_t Tickstart)
{
 801a978:	b580      	push	{r7, lr}
 801a97a:	b084      	sub	sp, #16
 801a97c:	af00      	add	r7, sp, #0
 801a97e:	60f8      	str	r0, [r7, #12]
 801a980:	60b9      	str	r1, [r7, #8]
 801a982:	607a      	str	r2, [r7, #4]
  /* Wait for the end of operation or timeout */
  while ((hpka->Instance->SR & PKA_SR_PROCENDF) == 0UL)
 801a984:	e010      	b.n	801a9a8 <PKA_PollEndOfOperation+0x30>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 801a986:	68bb      	ldr	r3, [r7, #8]
 801a988:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801a98c:	d00c      	beq.n	801a9a8 <PKA_PollEndOfOperation+0x30>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0UL))
 801a98e:	f7f6 f9bd 	bl	8010d0c <HAL_GetTick>
 801a992:	4602      	mov	r2, r0
 801a994:	687b      	ldr	r3, [r7, #4]
 801a996:	1ad3      	subs	r3, r2, r3
 801a998:	68ba      	ldr	r2, [r7, #8]
 801a99a:	429a      	cmp	r2, r3
 801a99c:	d302      	bcc.n	801a9a4 <PKA_PollEndOfOperation+0x2c>
 801a99e:	68bb      	ldr	r3, [r7, #8]
 801a9a0:	2b00      	cmp	r3, #0
 801a9a2:	d101      	bne.n	801a9a8 <PKA_PollEndOfOperation+0x30>
      {
        return HAL_TIMEOUT;
 801a9a4:	2303      	movs	r3, #3
 801a9a6:	e007      	b.n	801a9b8 <PKA_PollEndOfOperation+0x40>
  while ((hpka->Instance->SR & PKA_SR_PROCENDF) == 0UL)
 801a9a8:	68fb      	ldr	r3, [r7, #12]
 801a9aa:	681b      	ldr	r3, [r3, #0]
 801a9ac:	685b      	ldr	r3, [r3, #4]
 801a9ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801a9b2:	2b00      	cmp	r3, #0
 801a9b4:	d0e7      	beq.n	801a986 <PKA_PollEndOfOperation+0xe>
      }
    }
  }
  return HAL_OK;
 801a9b6:	2300      	movs	r3, #0
}
 801a9b8:	4618      	mov	r0, r3
 801a9ba:	3710      	adds	r7, #16
 801a9bc:	46bd      	mov	sp, r7
 801a9be:	bd80      	pop	{r7, pc}

0801a9c0 <PKA_CheckError>:
  * @param  hpka PKA handle
  * @param  mode PKA operating mode
  * @retval error code
  */
uint32_t PKA_CheckError(const PKA_HandleTypeDef *hpka, uint32_t mode)
{
 801a9c0:	b480      	push	{r7}
 801a9c2:	b085      	sub	sp, #20
 801a9c4:	af00      	add	r7, sp, #0
 801a9c6:	6078      	str	r0, [r7, #4]
 801a9c8:	6039      	str	r1, [r7, #0]
  uint32_t err = HAL_PKA_ERROR_NONE;
 801a9ca:	2300      	movs	r3, #0
 801a9cc:	60fb      	str	r3, [r7, #12]

  /* Check RAMERR error */
  if (__HAL_PKA_GET_FLAG(hpka, PKA_FLAG_RAMERR) == SET)
 801a9ce:	687b      	ldr	r3, [r7, #4]
 801a9d0:	681b      	ldr	r3, [r3, #0]
 801a9d2:	685b      	ldr	r3, [r3, #4]
 801a9d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 801a9d8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801a9dc:	d103      	bne.n	801a9e6 <PKA_CheckError+0x26>
  {
    err |= HAL_PKA_ERROR_RAMERR;
 801a9de:	68fb      	ldr	r3, [r7, #12]
 801a9e0:	f043 0302 	orr.w	r3, r3, #2
 801a9e4:	60fb      	str	r3, [r7, #12]
  }

  /* Check ADDRERR error */
  if (__HAL_PKA_GET_FLAG(hpka, PKA_FLAG_ADDRERR) == SET)
 801a9e6:	687b      	ldr	r3, [r7, #4]
 801a9e8:	681b      	ldr	r3, [r3, #0]
 801a9ea:	685b      	ldr	r3, [r3, #4]
 801a9ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801a9f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a9f4:	d103      	bne.n	801a9fe <PKA_CheckError+0x3e>
  {
    err |= HAL_PKA_ERROR_ADDRERR;
 801a9f6:	68fb      	ldr	r3, [r7, #12]
 801a9f8:	f043 0301 	orr.w	r3, r3, #1
 801a9fc:	60fb      	str	r3, [r7, #12]
  }

  /* Check OPEERR error */
  if (__HAL_PKA_GET_FLAG(hpka, PKA_FLAG_OPERR) == SET)
 801a9fe:	687b      	ldr	r3, [r7, #4]
 801aa00:	681b      	ldr	r3, [r3, #0]
 801aa02:	685b      	ldr	r3, [r3, #4]
 801aa04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801aa08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801aa0c:	d103      	bne.n	801aa16 <PKA_CheckError+0x56>
  {
    err |= HAL_PKA_ERROR_OPERATION;
 801aa0e:	68fb      	ldr	r3, [r7, #12]
 801aa10:	f043 0308 	orr.w	r3, r3, #8
 801aa14:	60fb      	str	r3, [r7, #12]
  }

  /* Check the operation success in case of ECDSA signature */
  if (mode == PKA_MODE_ECDSA_SIGNATURE)
 801aa16:	683b      	ldr	r3, [r7, #0]
 801aa18:	2b24      	cmp	r3, #36	@ 0x24
 801aa1a:	d10b      	bne.n	801aa34 <PKA_CheckError+0x74>
  {
#define EDCSA_SIGN_NOERROR PKA_NO_ERROR
    /* If error output result is different from no error, ecsa sign operation need to be repeated */
    if (hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_ERROR] != EDCSA_SIGN_NOERROR)
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	681b      	ldr	r3, [r3, #0]
 801aa20:	f8d3 3fe0 	ldr.w	r3, [r3, #4064]	@ 0xfe0
 801aa24:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801aa28:	4293      	cmp	r3, r2
 801aa2a:	d003      	beq.n	801aa34 <PKA_CheckError+0x74>
    {
      err |= HAL_PKA_ERROR_OPERATION;
 801aa2c:	68fb      	ldr	r3, [r7, #12]
 801aa2e:	f043 0308 	orr.w	r3, r3, #8
 801aa32:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check the operation success in case of ECC double base ladder*/
  if (mode == PKA_MODE_DOUBLE_BASE_LADDER)
 801aa34:	683b      	ldr	r3, [r7, #0]
 801aa36:	2b27      	cmp	r3, #39	@ 0x27
 801aa38:	d10b      	bne.n	801aa52 <PKA_CheckError+0x92>
  {
    /* If error output result is different from no error, PKA operation need to be repeated */
    if (hpka->Instance->RAM[PKA_ECC_DOUBLE_LADDER_OUT_ERROR] != PKA_NO_ERROR)
 801aa3a:	687b      	ldr	r3, [r7, #4]
 801aa3c:	681b      	ldr	r3, [r3, #0]
 801aa3e:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 801aa42:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801aa46:	4293      	cmp	r3, r2
 801aa48:	d003      	beq.n	801aa52 <PKA_CheckError+0x92>
    {
      err |= HAL_PKA_ERROR_OPERATION;
 801aa4a:	68fb      	ldr	r3, [r7, #12]
 801aa4c:	f043 0308 	orr.w	r3, r3, #8
 801aa50:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check the operation success in case of ECC projective to affine*/
  if (mode == PKA_MODE_ECC_PROJECTIVE_AFF)
 801aa52:	683b      	ldr	r3, [r7, #0]
 801aa54:	2b2f      	cmp	r3, #47	@ 0x2f
 801aa56:	d10b      	bne.n	801aa70 <PKA_CheckError+0xb0>
  {
    /* If error output result is different from no error, PKA operation need to be repeated */
    if (hpka->Instance->RAM[PKA_ECC_PROJECTIVE_AFF_OUT_ERROR] != PKA_NO_ERROR)
 801aa58:	687b      	ldr	r3, [r7, #4]
 801aa5a:	681b      	ldr	r3, [r3, #0]
 801aa5c:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 801aa60:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801aa64:	4293      	cmp	r3, r2
 801aa66:	d003      	beq.n	801aa70 <PKA_CheckError+0xb0>
    {
      err |= HAL_PKA_ERROR_OPERATION;
 801aa68:	68fb      	ldr	r3, [r7, #12]
 801aa6a:	f043 0308 	orr.w	r3, r3, #8
 801aa6e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check the operation success in case of ECC Fp scalar multiplication*/
  if (mode == PKA_MODE_ECC_MUL)
 801aa70:	683b      	ldr	r3, [r7, #0]
 801aa72:	2b20      	cmp	r3, #32
 801aa74:	d10b      	bne.n	801aa8e <PKA_CheckError+0xce>
  {
    /* If error output result is different from no error, PKA operation need to be repeated */
    if (hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_OUT_ERROR] != PKA_NO_ERROR)
 801aa76:	687b      	ldr	r3, [r7, #4]
 801aa78:	681b      	ldr	r3, [r3, #0]
 801aa7a:	f8d3 3680 	ldr.w	r3, [r3, #1664]	@ 0x680
 801aa7e:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801aa82:	4293      	cmp	r3, r2
 801aa84:	d003      	beq.n	801aa8e <PKA_CheckError+0xce>
    {
      err |= HAL_PKA_ERROR_OPERATION;
 801aa86:	68fb      	ldr	r3, [r7, #12]
 801aa88:	f043 0308 	orr.w	r3, r3, #8
 801aa8c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check the operation success in case of protected modular exponentiation*/
  if (mode == PKA_MODE_MODULAR_EXP_PROTECT)
 801aa8e:	683b      	ldr	r3, [r7, #0]
 801aa90:	2b03      	cmp	r3, #3
 801aa92:	d10d      	bne.n	801aab0 <PKA_CheckError+0xf0>
  {
    /* If error output result is different from no error, PKA operation need to be repeated */
    if (hpka->Instance->RAM[PKA_MODULAR_EXP_OUT_ERROR] != PKA_NO_ERROR)
 801aa94:	687b      	ldr	r3, [r7, #4]
 801aa96:	681b      	ldr	r3, [r3, #0]
 801aa98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801aa9c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
 801aaa0:	f24d 620d 	movw	r2, #54797	@ 0xd60d
 801aaa4:	4293      	cmp	r3, r2
 801aaa6:	d003      	beq.n	801aab0 <PKA_CheckError+0xf0>
    {
      err |= HAL_PKA_ERROR_OPERATION;
 801aaa8:	68fb      	ldr	r3, [r7, #12]
 801aaaa:	f043 0308 	orr.w	r3, r3, #8
 801aaae:	60fb      	str	r3, [r7, #12]
    }
  }

  return err;
 801aab0:	68fb      	ldr	r3, [r7, #12]
}
 801aab2:	4618      	mov	r0, r3
 801aab4:	3714      	adds	r7, #20
 801aab6:	46bd      	mov	sp, r7
 801aab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aabc:	4770      	bx	lr

0801aabe <PKA_GetOptBitSize_u8>:
  * @brief  Get optimal number of bits inside an array of u8.
  * @param  byteNumber Number of u8 inside the array
  * @param  msb Most significant uint8_t of the array
  */
uint32_t PKA_GetOptBitSize_u8(uint32_t byteNumber, uint8_t msb)
{
 801aabe:	b480      	push	{r7}
 801aac0:	b085      	sub	sp, #20
 801aac2:	af00      	add	r7, sp, #0
 801aac4:	6078      	str	r0, [r7, #4]
 801aac6:	460b      	mov	r3, r1
 801aac8:	70fb      	strb	r3, [r7, #3]
  uint32_t position;

  position = 32UL - __CLZ(msb);
 801aaca:	78fb      	ldrb	r3, [r7, #3]
 801aacc:	60bb      	str	r3, [r7, #8]
  if (value == 0U)
 801aace:	68bb      	ldr	r3, [r7, #8]
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	d101      	bne.n	801aad8 <PKA_GetOptBitSize_u8+0x1a>
    return 32U;
 801aad4:	2320      	movs	r3, #32
 801aad6:	e003      	b.n	801aae0 <PKA_GetOptBitSize_u8+0x22>
  return __builtin_clz(value);
 801aad8:	68bb      	ldr	r3, [r7, #8]
 801aada:	fab3 f383 	clz	r3, r3
 801aade:	b2db      	uxtb	r3, r3
 801aae0:	f1c3 0320 	rsb	r3, r3, #32
 801aae4:	60fb      	str	r3, [r7, #12]

  return (((byteNumber - 1UL) * 8UL) + position);
 801aae6:	687b      	ldr	r3, [r7, #4]
 801aae8:	3b01      	subs	r3, #1
 801aaea:	00da      	lsls	r2, r3, #3
 801aaec:	68fb      	ldr	r3, [r7, #12]
 801aaee:	4413      	add	r3, r2
}
 801aaf0:	4618      	mov	r0, r3
 801aaf2:	3714      	adds	r7, #20
 801aaf4:	46bd      	mov	sp, r7
 801aaf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aafa:	4770      	bx	lr

0801aafc <PKA_Memcpy_u8_to_u32>:
  * @param  src Pointer to source
  * @param  n Number of uint8_t to copy (must be multiple of 4)
  * @retval dst
  */
void PKA_Memcpy_u8_to_u32(__IO uint32_t dst[], const uint8_t src[], size_t n)
{
 801aafc:	b480      	push	{r7}
 801aafe:	b087      	sub	sp, #28
 801ab00:	af00      	add	r7, sp, #0
 801ab02:	60f8      	str	r0, [r7, #12]
 801ab04:	60b9      	str	r1, [r7, #8]
 801ab06:	607a      	str	r2, [r7, #4]
  if (dst != NULL)
 801ab08:	68fb      	ldr	r3, [r7, #12]
 801ab0a:	2b00      	cmp	r3, #0
 801ab0c:	f000 8096 	beq.w	801ac3c <PKA_Memcpy_u8_to_u32+0x140>
  {
    if (src != NULL)
 801ab10:	68bb      	ldr	r3, [r7, #8]
 801ab12:	2b00      	cmp	r3, #0
 801ab14:	f000 8092 	beq.w	801ac3c <PKA_Memcpy_u8_to_u32+0x140>
    {
      uint32_t index = 0UL; /* This index is used outside of the loop */
 801ab18:	2300      	movs	r3, #0
 801ab1a:	617b      	str	r3, [r7, #20]

      for (; index < (n / 4UL); index++)
 801ab1c:	e030      	b.n	801ab80 <PKA_Memcpy_u8_to_u32+0x84>
      {
        /* Apply the equivalent of __REV from uint8_t to uint32_t */
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801ab1e:	697b      	ldr	r3, [r7, #20]
 801ab20:	009b      	lsls	r3, r3, #2
 801ab22:	687a      	ldr	r2, [r7, #4]
 801ab24:	1ad3      	subs	r3, r2, r3
 801ab26:	3b01      	subs	r3, #1
 801ab28:	68ba      	ldr	r2, [r7, #8]
 801ab2a:	4413      	add	r3, r2
 801ab2c:	781b      	ldrb	r3, [r3, #0]
 801ab2e:	4619      	mov	r1, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL) \
 801ab30:	697b      	ldr	r3, [r7, #20]
 801ab32:	009b      	lsls	r3, r3, #2
 801ab34:	687a      	ldr	r2, [r7, #4]
 801ab36:	1ad3      	subs	r3, r2, r3
 801ab38:	3b02      	subs	r3, #2
 801ab3a:	68ba      	ldr	r2, [r7, #8]
 801ab3c:	4413      	add	r3, r2
 801ab3e:	781b      	ldrb	r3, [r3, #0]
 801ab40:	021b      	lsls	r3, r3, #8
 801ab42:	ea41 0203 	orr.w	r2, r1, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 3UL)] << 16UL) \
 801ab46:	697b      	ldr	r3, [r7, #20]
 801ab48:	009b      	lsls	r3, r3, #2
 801ab4a:	6879      	ldr	r1, [r7, #4]
 801ab4c:	1acb      	subs	r3, r1, r3
 801ab4e:	3b03      	subs	r3, #3
 801ab50:	68b9      	ldr	r1, [r7, #8]
 801ab52:	440b      	add	r3, r1
 801ab54:	781b      	ldrb	r3, [r3, #0]
 801ab56:	041b      	lsls	r3, r3, #16
 801ab58:	ea42 0103 	orr.w	r1, r2, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 4UL)] << 24UL);
 801ab5c:	697b      	ldr	r3, [r7, #20]
 801ab5e:	009b      	lsls	r3, r3, #2
 801ab60:	687a      	ldr	r2, [r7, #4]
 801ab62:	1ad3      	subs	r3, r2, r3
 801ab64:	3b04      	subs	r3, #4
 801ab66:	68ba      	ldr	r2, [r7, #8]
 801ab68:	4413      	add	r3, r2
 801ab6a:	781b      	ldrb	r3, [r3, #0]
 801ab6c:	061a      	lsls	r2, r3, #24
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801ab6e:	697b      	ldr	r3, [r7, #20]
 801ab70:	009b      	lsls	r3, r3, #2
 801ab72:	68f8      	ldr	r0, [r7, #12]
 801ab74:	4403      	add	r3, r0
                     | ((uint32_t)src[(n - (index * 4UL) - 4UL)] << 24UL);
 801ab76:	430a      	orrs	r2, r1
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801ab78:	601a      	str	r2, [r3, #0]
      for (; index < (n / 4UL); index++)
 801ab7a:	697b      	ldr	r3, [r7, #20]
 801ab7c:	3301      	adds	r3, #1
 801ab7e:	617b      	str	r3, [r7, #20]
 801ab80:	687b      	ldr	r3, [r7, #4]
 801ab82:	089b      	lsrs	r3, r3, #2
 801ab84:	697a      	ldr	r2, [r7, #20]
 801ab86:	429a      	cmp	r2, r3
 801ab88:	d3c9      	bcc.n	801ab1e <PKA_Memcpy_u8_to_u32+0x22>
      }

      /* Manage the buffers not aligned on uint32_t */
      if ((n % 4UL) == 1UL)
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	f003 0303 	and.w	r3, r3, #3
 801ab90:	2b01      	cmp	r3, #1
 801ab92:	d10e      	bne.n	801abb2 <PKA_Memcpy_u8_to_u32+0xb6>
      {
        dst[index] = (uint32_t)src[(n - (index * 4UL) - 1UL)];
 801ab94:	697b      	ldr	r3, [r7, #20]
 801ab96:	009b      	lsls	r3, r3, #2
 801ab98:	687a      	ldr	r2, [r7, #4]
 801ab9a:	1ad3      	subs	r3, r2, r3
 801ab9c:	3b01      	subs	r3, #1
 801ab9e:	68ba      	ldr	r2, [r7, #8]
 801aba0:	4413      	add	r3, r2
 801aba2:	7819      	ldrb	r1, [r3, #0]
 801aba4:	697b      	ldr	r3, [r7, #20]
 801aba6:	009b      	lsls	r3, r3, #2
 801aba8:	68fa      	ldr	r2, [r7, #12]
 801abaa:	4413      	add	r3, r2
 801abac:	460a      	mov	r2, r1
 801abae:	601a      	str	r2, [r3, #0]
      {
        /* The last element is already handle in the loop */
      }
    }
  }
}
 801abb0:	e044      	b.n	801ac3c <PKA_Memcpy_u8_to_u32+0x140>
      else if ((n % 4UL) == 2UL)
 801abb2:	687b      	ldr	r3, [r7, #4]
 801abb4:	f003 0303 	and.w	r3, r3, #3
 801abb8:	2b02      	cmp	r3, #2
 801abba:	d118      	bne.n	801abee <PKA_Memcpy_u8_to_u32+0xf2>
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801abbc:	697b      	ldr	r3, [r7, #20]
 801abbe:	009b      	lsls	r3, r3, #2
 801abc0:	687a      	ldr	r2, [r7, #4]
 801abc2:	1ad3      	subs	r3, r2, r3
 801abc4:	3b01      	subs	r3, #1
 801abc6:	68ba      	ldr	r2, [r7, #8]
 801abc8:	4413      	add	r3, r2
 801abca:	781b      	ldrb	r3, [r3, #0]
 801abcc:	4618      	mov	r0, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL);
 801abce:	697b      	ldr	r3, [r7, #20]
 801abd0:	009b      	lsls	r3, r3, #2
 801abd2:	687a      	ldr	r2, [r7, #4]
 801abd4:	1ad3      	subs	r3, r2, r3
 801abd6:	3b02      	subs	r3, #2
 801abd8:	68ba      	ldr	r2, [r7, #8]
 801abda:	4413      	add	r3, r2
 801abdc:	781b      	ldrb	r3, [r3, #0]
 801abde:	021a      	lsls	r2, r3, #8
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801abe0:	697b      	ldr	r3, [r7, #20]
 801abe2:	009b      	lsls	r3, r3, #2
 801abe4:	68f9      	ldr	r1, [r7, #12]
 801abe6:	440b      	add	r3, r1
                     | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL);
 801abe8:	4302      	orrs	r2, r0
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801abea:	601a      	str	r2, [r3, #0]
}
 801abec:	e026      	b.n	801ac3c <PKA_Memcpy_u8_to_u32+0x140>
      else if ((n % 4UL) == 3UL)
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	f003 0303 	and.w	r3, r3, #3
 801abf4:	2b03      	cmp	r3, #3
 801abf6:	d121      	bne.n	801ac3c <PKA_Memcpy_u8_to_u32+0x140>
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801abf8:	697b      	ldr	r3, [r7, #20]
 801abfa:	009b      	lsls	r3, r3, #2
 801abfc:	687a      	ldr	r2, [r7, #4]
 801abfe:	1ad3      	subs	r3, r2, r3
 801ac00:	3b01      	subs	r3, #1
 801ac02:	68ba      	ldr	r2, [r7, #8]
 801ac04:	4413      	add	r3, r2
 801ac06:	781b      	ldrb	r3, [r3, #0]
 801ac08:	4619      	mov	r1, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL) \
 801ac0a:	697b      	ldr	r3, [r7, #20]
 801ac0c:	009b      	lsls	r3, r3, #2
 801ac0e:	687a      	ldr	r2, [r7, #4]
 801ac10:	1ad3      	subs	r3, r2, r3
 801ac12:	3b02      	subs	r3, #2
 801ac14:	68ba      	ldr	r2, [r7, #8]
 801ac16:	4413      	add	r3, r2
 801ac18:	781b      	ldrb	r3, [r3, #0]
 801ac1a:	021b      	lsls	r3, r3, #8
 801ac1c:	4319      	orrs	r1, r3
                     | ((uint32_t)src[(n - (index * 4UL) - 3UL)] << 16UL);
 801ac1e:	697b      	ldr	r3, [r7, #20]
 801ac20:	009b      	lsls	r3, r3, #2
 801ac22:	687a      	ldr	r2, [r7, #4]
 801ac24:	1ad3      	subs	r3, r2, r3
 801ac26:	3b03      	subs	r3, #3
 801ac28:	68ba      	ldr	r2, [r7, #8]
 801ac2a:	4413      	add	r3, r2
 801ac2c:	781b      	ldrb	r3, [r3, #0]
 801ac2e:	041a      	lsls	r2, r3, #16
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801ac30:	697b      	ldr	r3, [r7, #20]
 801ac32:	009b      	lsls	r3, r3, #2
 801ac34:	68f8      	ldr	r0, [r7, #12]
 801ac36:	4403      	add	r3, r0
                     | ((uint32_t)src[(n - (index * 4UL) - 3UL)] << 16UL);
 801ac38:	430a      	orrs	r2, r1
        dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \
 801ac3a:	601a      	str	r2, [r3, #0]
}
 801ac3c:	bf00      	nop
 801ac3e:	371c      	adds	r7, #28
 801ac40:	46bd      	mov	sp, r7
 801ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ac46:	4770      	bx	lr

0801ac48 <PKA_Process>:
  * @param  mode PKA operation
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef PKA_Process(PKA_HandleTypeDef *hpka, uint32_t mode, uint32_t Timeout)
{
 801ac48:	b580      	push	{r7, lr}
 801ac4a:	b086      	sub	sp, #24
 801ac4c:	af00      	add	r7, sp, #0
 801ac4e:	60f8      	str	r0, [r7, #12]
 801ac50:	60b9      	str	r1, [r7, #8]
 801ac52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 801ac54:	2300      	movs	r3, #0
 801ac56:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;

  if (hpka->State == HAL_PKA_STATE_READY)
 801ac58:	68fb      	ldr	r3, [r7, #12]
 801ac5a:	791b      	ldrb	r3, [r3, #4]
 801ac5c:	b2db      	uxtb	r3, r3
 801ac5e:	2b01      	cmp	r3, #1
 801ac60:	d157      	bne.n	801ad12 <PKA_Process+0xca>
  {
    /* Set the state to busy */
    hpka->State = HAL_PKA_STATE_BUSY;
 801ac62:	68fb      	ldr	r3, [r7, #12]
 801ac64:	2202      	movs	r2, #2
 801ac66:	711a      	strb	r2, [r3, #4]

    /* Clear any pending error */
    hpka->ErrorCode = HAL_PKA_ERROR_NONE;
 801ac68:	68fb      	ldr	r3, [r7, #12]
 801ac6a:	2200      	movs	r2, #0
 801ac6c:	609a      	str	r2, [r3, #8]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 801ac6e:	f7f6 f84d 	bl	8010d0c <HAL_GetTick>
 801ac72:	6138      	str	r0, [r7, #16]

    /* Set the mode and deactivate the interrupts */
    MODIFY_REG(hpka->Instance->CR, PKA_CR_MODE | PKA_CR_PROCENDIE | PKA_CR_RAMERRIE | PKA_CR_ADDRERRIE | PKA_CR_OPERRIE,
 801ac74:	68fb      	ldr	r3, [r7, #12]
 801ac76:	681b      	ldr	r3, [r3, #0]
 801ac78:	681b      	ldr	r3, [r3, #0]
 801ac7a:	f423 1368 	bic.w	r3, r3, #3801088	@ 0x3a0000
 801ac7e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801ac82:	68ba      	ldr	r2, [r7, #8]
 801ac84:	0211      	lsls	r1, r2, #8
 801ac86:	68fa      	ldr	r2, [r7, #12]
 801ac88:	6812      	ldr	r2, [r2, #0]
 801ac8a:	430b      	orrs	r3, r1
 801ac8c:	6013      	str	r3, [r2, #0]
               mode << PKA_CR_MODE_Pos);

    /* Start the computation */
    hpka->Instance->CR |= PKA_CR_START;
 801ac8e:	68fb      	ldr	r3, [r7, #12]
 801ac90:	681b      	ldr	r3, [r3, #0]
 801ac92:	681a      	ldr	r2, [r3, #0]
 801ac94:	68fb      	ldr	r3, [r7, #12]
 801ac96:	681b      	ldr	r3, [r3, #0]
 801ac98:	f042 0202 	orr.w	r2, r2, #2
 801ac9c:	601a      	str	r2, [r3, #0]

    /* Wait for the end of operation or timeout */
    if (PKA_PollEndOfOperation(hpka, Timeout, tickstart) != HAL_OK)
 801ac9e:	693a      	ldr	r2, [r7, #16]
 801aca0:	6879      	ldr	r1, [r7, #4]
 801aca2:	68f8      	ldr	r0, [r7, #12]
 801aca4:	f7ff fe68 	bl	801a978 <PKA_PollEndOfOperation>
 801aca8:	4603      	mov	r3, r0
 801acaa:	2b00      	cmp	r3, #0
 801acac:	d015      	beq.n	801acda <PKA_Process+0x92>
    {
      /* Abort any ongoing operation */
      CLEAR_BIT(hpka->Instance->CR, PKA_CR_EN);
 801acae:	68fb      	ldr	r3, [r7, #12]
 801acb0:	681b      	ldr	r3, [r3, #0]
 801acb2:	681a      	ldr	r2, [r3, #0]
 801acb4:	68fb      	ldr	r3, [r7, #12]
 801acb6:	681b      	ldr	r3, [r3, #0]
 801acb8:	f022 0201 	bic.w	r2, r2, #1
 801acbc:	601a      	str	r2, [r3, #0]

      hpka->ErrorCode |= HAL_PKA_ERROR_TIMEOUT;
 801acbe:	68fb      	ldr	r3, [r7, #12]
 801acc0:	689b      	ldr	r3, [r3, #8]
 801acc2:	f043 0204 	orr.w	r2, r3, #4
 801acc6:	68fb      	ldr	r3, [r7, #12]
 801acc8:	609a      	str	r2, [r3, #8]

      /* Make ready for the next operation */
      SET_BIT(hpka->Instance->CR, PKA_CR_EN);
 801acca:	68fb      	ldr	r3, [r7, #12]
 801accc:	681b      	ldr	r3, [r3, #0]
 801acce:	681a      	ldr	r2, [r3, #0]
 801acd0:	68fb      	ldr	r3, [r7, #12]
 801acd2:	681b      	ldr	r3, [r3, #0]
 801acd4:	f042 0201 	orr.w	r2, r2, #1
 801acd8:	601a      	str	r2, [r3, #0]
    }

    /* Check error */
    hpka->ErrorCode |= PKA_CheckError(hpka, mode);
 801acda:	68b9      	ldr	r1, [r7, #8]
 801acdc:	68f8      	ldr	r0, [r7, #12]
 801acde:	f7ff fe6f 	bl	801a9c0 <PKA_CheckError>
 801ace2:	4602      	mov	r2, r0
 801ace4:	68fb      	ldr	r3, [r7, #12]
 801ace6:	689b      	ldr	r3, [r3, #8]
 801ace8:	431a      	orrs	r2, r3
 801acea:	68fb      	ldr	r3, [r7, #12]
 801acec:	609a      	str	r2, [r3, #8]

    /* Clear all flags */
    hpka->Instance->CLRFR |= (PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC | PKA_CLRFR_OPERRFC);
 801acee:	68fb      	ldr	r3, [r7, #12]
 801acf0:	681b      	ldr	r3, [r3, #0]
 801acf2:	689a      	ldr	r2, [r3, #8]
 801acf4:	68fb      	ldr	r3, [r7, #12]
 801acf6:	681b      	ldr	r3, [r3, #0]
 801acf8:	f442 1268 	orr.w	r2, r2, #3801088	@ 0x3a0000
 801acfc:	609a      	str	r2, [r3, #8]

    /* Set the state to ready */
    hpka->State = HAL_PKA_STATE_READY;
 801acfe:	68fb      	ldr	r3, [r7, #12]
 801ad00:	2201      	movs	r2, #1
 801ad02:	711a      	strb	r2, [r3, #4]

    /* Manage the result based on encountered errors */
    if (hpka->ErrorCode != HAL_PKA_ERROR_NONE)
 801ad04:	68fb      	ldr	r3, [r7, #12]
 801ad06:	689b      	ldr	r3, [r3, #8]
 801ad08:	2b00      	cmp	r3, #0
 801ad0a:	d004      	beq.n	801ad16 <PKA_Process+0xce>
    {
      err = HAL_ERROR;
 801ad0c:	2301      	movs	r3, #1
 801ad0e:	75fb      	strb	r3, [r7, #23]
 801ad10:	e001      	b.n	801ad16 <PKA_Process+0xce>
    }
  }
  else
  {
    err = HAL_ERROR;
 801ad12:	2301      	movs	r3, #1
 801ad14:	75fb      	strb	r3, [r7, #23]
  }
  return err;
 801ad16:	7dfb      	ldrb	r3, [r7, #23]
}
 801ad18:	4618      	mov	r0, r3
 801ad1a:	3718      	adds	r7, #24
 801ad1c:	46bd      	mov	sp, r7
 801ad1e:	bd80      	pop	{r7, pc}

0801ad20 <PKA_ECDSAVerif_Set>:
  * @brief  Set input parameters.
  * @param  hpka PKA handle
  * @param  in Input information
  */
void PKA_ECDSAVerif_Set(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in)
{
 801ad20:	b590      	push	{r4, r7, lr}
 801ad22:	b083      	sub	sp, #12
 801ad24:	af00      	add	r7, sp, #0
 801ad26:	6078      	str	r0, [r7, #4]
 801ad28:	6039      	str	r1, [r7, #0]
  /* Get the prime order n length */
  hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_ORDER_NB_BITS] = PKA_GetOptBitSize_u8(in->primeOrderSize, *(in->primeOrder));
 801ad2a:	683b      	ldr	r3, [r7, #0]
 801ad2c:	681a      	ldr	r2, [r3, #0]
 801ad2e:	683b      	ldr	r3, [r7, #0]
 801ad30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801ad32:	7819      	ldrb	r1, [r3, #0]
 801ad34:	687b      	ldr	r3, [r7, #4]
 801ad36:	681c      	ldr	r4, [r3, #0]
 801ad38:	4610      	mov	r0, r2
 801ad3a:	f7ff fec0 	bl	801aabe <PKA_GetOptBitSize_u8>
 801ad3e:	4603      	mov	r3, r0
 801ad40:	f8c4 3408 	str.w	r3, [r4, #1032]	@ 0x408

  /* Get the modulus p length */
  hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_MOD_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus));
 801ad44:	683b      	ldr	r3, [r7, #0]
 801ad46:	685a      	ldr	r2, [r3, #4]
 801ad48:	683b      	ldr	r3, [r7, #0]
 801ad4a:	691b      	ldr	r3, [r3, #16]
 801ad4c:	7819      	ldrb	r1, [r3, #0]
 801ad4e:	687b      	ldr	r3, [r7, #4]
 801ad50:	681c      	ldr	r4, [r3, #0]
 801ad52:	4610      	mov	r0, r2
 801ad54:	f7ff feb3 	bl	801aabe <PKA_GetOptBitSize_u8>
 801ad58:	4603      	mov	r3, r0
 801ad5a:	f8c4 34c8 	str.w	r3, [r4, #1224]	@ 0x4c8

  /* Get the coefficient a sign */
  hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_A_COEFF_SIGN] = in->coefSign;
 801ad5e:	687b      	ldr	r3, [r7, #4]
 801ad60:	681b      	ldr	r3, [r3, #0]
 801ad62:	683a      	ldr	r2, [r7, #0]
 801ad64:	6892      	ldr	r2, [r2, #8]
 801ad66:	f8c3 2468 	str.w	r2, [r3, #1128]	@ 0x468

  /* Move the input parameters coefficient |a| to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_A_COEFF], in->coef, in->modulusSize);
 801ad6a:	687b      	ldr	r3, [r7, #4]
 801ad6c:	681b      	ldr	r3, [r3, #0]
 801ad6e:	f503 608e 	add.w	r0, r3, #1136	@ 0x470
 801ad72:	683b      	ldr	r3, [r7, #0]
 801ad74:	68d9      	ldr	r1, [r3, #12]
 801ad76:	683b      	ldr	r3, [r7, #0]
 801ad78:	685b      	ldr	r3, [r3, #4]
 801ad7a:	461a      	mov	r2, r3
 801ad7c:	f7ff febe 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL));
 801ad80:	687b      	ldr	r3, [r7, #4]
 801ad82:	681b      	ldr	r3, [r3, #0]
 801ad84:	683a      	ldr	r2, [r7, #0]
 801ad86:	6852      	ldr	r2, [r2, #4]
 801ad88:	3203      	adds	r2, #3
 801ad8a:	0892      	lsrs	r2, r2, #2
 801ad8c:	321c      	adds	r2, #28
 801ad8e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801ad92:	2100      	movs	r1, #0
 801ad94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801ad98:	687b      	ldr	r3, [r7, #4]
 801ad9a:	681b      	ldr	r3, [r3, #0]
 801ad9c:	683a      	ldr	r2, [r7, #0]
 801ad9e:	6852      	ldr	r2, [r2, #4]
 801ada0:	3203      	adds	r2, #3
 801ada2:	0892      	lsrs	r2, r2, #2
 801ada4:	321d      	adds	r2, #29
 801ada6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801adaa:	2100      	movs	r1, #0
 801adac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters modulus value p to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_MOD_GF], in->modulus, in->modulusSize);
 801adb0:	687b      	ldr	r3, [r7, #4]
 801adb2:	681b      	ldr	r3, [r3, #0]
 801adb4:	f503 609a 	add.w	r0, r3, #1232	@ 0x4d0
 801adb8:	683b      	ldr	r3, [r7, #0]
 801adba:	6919      	ldr	r1, [r3, #16]
 801adbc:	683b      	ldr	r3, [r7, #0]
 801adbe:	685b      	ldr	r3, [r3, #4]
 801adc0:	461a      	mov	r2, r3
 801adc2:	f7ff fe9b 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL));
 801adc6:	687b      	ldr	r3, [r7, #4]
 801adc8:	681b      	ldr	r3, [r3, #0]
 801adca:	683a      	ldr	r2, [r7, #0]
 801adcc:	6852      	ldr	r2, [r2, #4]
 801adce:	3203      	adds	r2, #3
 801add0:	0892      	lsrs	r2, r2, #2
 801add2:	3234      	adds	r2, #52	@ 0x34
 801add4:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801add8:	2100      	movs	r1, #0
 801adda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801adde:	687b      	ldr	r3, [r7, #4]
 801ade0:	681b      	ldr	r3, [r3, #0]
 801ade2:	683a      	ldr	r2, [r7, #0]
 801ade4:	6852      	ldr	r2, [r2, #4]
 801ade6:	3203      	adds	r2, #3
 801ade8:	0892      	lsrs	r2, r2, #2
 801adea:	3235      	adds	r2, #53	@ 0x35
 801adec:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801adf0:	2100      	movs	r1, #0
 801adf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters base point G coordinate x to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_INITIAL_POINT_X], in->basePointX, in->modulusSize);
 801adf6:	687b      	ldr	r3, [r7, #4]
 801adf8:	681b      	ldr	r3, [r3, #0]
 801adfa:	f503 60cf 	add.w	r0, r3, #1656	@ 0x678
 801adfe:	683b      	ldr	r3, [r7, #0]
 801ae00:	6959      	ldr	r1, [r3, #20]
 801ae02:	683b      	ldr	r3, [r7, #0]
 801ae04:	685b      	ldr	r3, [r3, #4]
 801ae06:	461a      	mov	r2, r3
 801ae08:	f7ff fe78 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL));
 801ae0c:	687b      	ldr	r3, [r7, #4]
 801ae0e:	681b      	ldr	r3, [r3, #0]
 801ae10:	683a      	ldr	r2, [r7, #0]
 801ae12:	6852      	ldr	r2, [r2, #4]
 801ae14:	3203      	adds	r2, #3
 801ae16:	0892      	lsrs	r2, r2, #2
 801ae18:	329e      	adds	r2, #158	@ 0x9e
 801ae1a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801ae1e:	2100      	movs	r1, #0
 801ae20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801ae24:	687b      	ldr	r3, [r7, #4]
 801ae26:	681b      	ldr	r3, [r3, #0]
 801ae28:	683a      	ldr	r2, [r7, #0]
 801ae2a:	6852      	ldr	r2, [r2, #4]
 801ae2c:	3203      	adds	r2, #3
 801ae2e:	0892      	lsrs	r2, r2, #2
 801ae30:	329f      	adds	r2, #159	@ 0x9f
 801ae32:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801ae36:	2100      	movs	r1, #0
 801ae38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters base point G coordinate y to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y], in->basePointY, in->modulusSize);
 801ae3c:	687b      	ldr	r3, [r7, #4]
 801ae3e:	681b      	ldr	r3, [r3, #0]
 801ae40:	f503 60da 	add.w	r0, r3, #1744	@ 0x6d0
 801ae44:	683b      	ldr	r3, [r7, #0]
 801ae46:	6999      	ldr	r1, [r3, #24]
 801ae48:	683b      	ldr	r3, [r7, #0]
 801ae4a:	685b      	ldr	r3, [r3, #4]
 801ae4c:	461a      	mov	r2, r3
 801ae4e:	f7ff fe55 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL));
 801ae52:	687b      	ldr	r3, [r7, #4]
 801ae54:	681b      	ldr	r3, [r3, #0]
 801ae56:	683a      	ldr	r2, [r7, #0]
 801ae58:	6852      	ldr	r2, [r2, #4]
 801ae5a:	3203      	adds	r2, #3
 801ae5c:	0892      	lsrs	r2, r2, #2
 801ae5e:	32b4      	adds	r2, #180	@ 0xb4
 801ae60:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801ae64:	2100      	movs	r1, #0
 801ae66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801ae6a:	687b      	ldr	r3, [r7, #4]
 801ae6c:	681b      	ldr	r3, [r3, #0]
 801ae6e:	683a      	ldr	r2, [r7, #0]
 801ae70:	6852      	ldr	r2, [r2, #4]
 801ae72:	3203      	adds	r2, #3
 801ae74:	0892      	lsrs	r2, r2, #2
 801ae76:	32b5      	adds	r2, #181	@ 0xb5
 801ae78:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801ae7c:	2100      	movs	r1, #0
 801ae7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters public-key curve point Q coordinate xQ to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X], in->pPubKeyCurvePtX,
 801ae82:	687b      	ldr	r3, [r7, #4]
 801ae84:	681b      	ldr	r3, [r3, #0]
 801ae86:	f503 5397 	add.w	r3, r3, #4832	@ 0x12e0
 801ae8a:	3318      	adds	r3, #24
 801ae8c:	683a      	ldr	r2, [r7, #0]
 801ae8e:	69d1      	ldr	r1, [r2, #28]
                       in->modulusSize);
 801ae90:	683a      	ldr	r2, [r7, #0]
 801ae92:	6852      	ldr	r2, [r2, #4]
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X], in->pPubKeyCurvePtX,
 801ae94:	4618      	mov	r0, r3
 801ae96:	f7ff fe31 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X + ((in->modulusSize + 3UL) / 4UL));
 801ae9a:	687b      	ldr	r3, [r7, #4]
 801ae9c:	681b      	ldr	r3, [r3, #0]
 801ae9e:	683a      	ldr	r2, [r7, #0]
 801aea0:	6852      	ldr	r2, [r2, #4]
 801aea2:	3203      	adds	r2, #3
 801aea4:	0892      	lsrs	r2, r2, #2
 801aea6:	f202 32be 	addw	r2, r2, #958	@ 0x3be
 801aeaa:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801aeae:	2100      	movs	r1, #0
 801aeb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801aeb4:	687b      	ldr	r3, [r7, #4]
 801aeb6:	681b      	ldr	r3, [r3, #0]
 801aeb8:	683a      	ldr	r2, [r7, #0]
 801aeba:	6852      	ldr	r2, [r2, #4]
 801aebc:	3203      	adds	r2, #3
 801aebe:	0892      	lsrs	r2, r2, #2
 801aec0:	f202 32bf 	addw	r2, r2, #959	@ 0x3bf
 801aec4:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801aec8:	2100      	movs	r1, #0
 801aeca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters public-key curve point Q coordinate xQ to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y], in->pPubKeyCurvePtY,
 801aece:	687b      	ldr	r3, [r7, #4]
 801aed0:	681b      	ldr	r3, [r3, #0]
 801aed2:	f503 539a 	add.w	r3, r3, #4928	@ 0x1340
 801aed6:	3310      	adds	r3, #16
 801aed8:	683a      	ldr	r2, [r7, #0]
 801aeda:	6a11      	ldr	r1, [r2, #32]
                       in->modulusSize);
 801aedc:	683a      	ldr	r2, [r7, #0]
 801aede:	6852      	ldr	r2, [r2, #4]
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y], in->pPubKeyCurvePtY,
 801aee0:	4618      	mov	r0, r3
 801aee2:	f7ff fe0b 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y + ((in->modulusSize + 3UL) / 4UL));
 801aee6:	687b      	ldr	r3, [r7, #4]
 801aee8:	681b      	ldr	r3, [r3, #0]
 801aeea:	683a      	ldr	r2, [r7, #0]
 801aeec:	6852      	ldr	r2, [r2, #4]
 801aeee:	3203      	adds	r2, #3
 801aef0:	0892      	lsrs	r2, r2, #2
 801aef2:	f502 7275 	add.w	r2, r2, #980	@ 0x3d4
 801aef6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801aefa:	2100      	movs	r1, #0
 801aefc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	681b      	ldr	r3, [r3, #0]
 801af04:	683a      	ldr	r2, [r7, #0]
 801af06:	6852      	ldr	r2, [r2, #4]
 801af08:	3203      	adds	r2, #3
 801af0a:	0892      	lsrs	r2, r2, #2
 801af0c:	f202 32d5 	addw	r2, r2, #981	@ 0x3d5
 801af10:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801af14:	2100      	movs	r1, #0
 801af16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters signature part r to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_SIGNATURE_R], in->RSign, in->primeOrderSize);
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	681b      	ldr	r3, [r3, #0]
 801af1e:	f503 5087 	add.w	r0, r3, #4320	@ 0x10e0
 801af22:	683b      	ldr	r3, [r7, #0]
 801af24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801af26:	683b      	ldr	r3, [r7, #0]
 801af28:	681b      	ldr	r3, [r3, #0]
 801af2a:	461a      	mov	r2, r3
 801af2c:	f7ff fde6 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_SIGNATURE_R + ((in->primeOrderSize + 3UL) / 4UL));
 801af30:	687b      	ldr	r3, [r7, #4]
 801af32:	681b      	ldr	r3, [r3, #0]
 801af34:	683a      	ldr	r2, [r7, #0]
 801af36:	6812      	ldr	r2, [r2, #0]
 801af38:	3203      	adds	r2, #3
 801af3a:	0892      	lsrs	r2, r2, #2
 801af3c:	f502 724e 	add.w	r2, r2, #824	@ 0x338
 801af40:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801af44:	2100      	movs	r1, #0
 801af46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801af4a:	687b      	ldr	r3, [r7, #4]
 801af4c:	681b      	ldr	r3, [r3, #0]
 801af4e:	683a      	ldr	r2, [r7, #0]
 801af50:	6812      	ldr	r2, [r2, #0]
 801af52:	3203      	adds	r2, #3
 801af54:	0892      	lsrs	r2, r2, #2
 801af56:	f202 3239 	addw	r2, r2, #825	@ 0x339
 801af5a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801af5e:	2100      	movs	r1, #0
 801af60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters signature part s to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_SIGNATURE_S], in->SSign, in->primeOrderSize);
 801af64:	687b      	ldr	r3, [r7, #4]
 801af66:	681b      	ldr	r3, [r3, #0]
 801af68:	f603 4068 	addw	r0, r3, #3176	@ 0xc68
 801af6c:	683b      	ldr	r3, [r7, #0]
 801af6e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 801af70:	683b      	ldr	r3, [r7, #0]
 801af72:	681b      	ldr	r3, [r3, #0]
 801af74:	461a      	mov	r2, r3
 801af76:	f7ff fdc1 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_SIGNATURE_S + ((in->primeOrderSize + 3UL) / 4UL));
 801af7a:	687b      	ldr	r3, [r7, #4]
 801af7c:	681b      	ldr	r3, [r3, #0]
 801af7e:	683a      	ldr	r2, [r7, #0]
 801af80:	6812      	ldr	r2, [r2, #0]
 801af82:	3203      	adds	r2, #3
 801af84:	0892      	lsrs	r2, r2, #2
 801af86:	f202 221a 	addw	r2, r2, #538	@ 0x21a
 801af8a:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801af8e:	2100      	movs	r1, #0
 801af90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801af94:	687b      	ldr	r3, [r7, #4]
 801af96:	681b      	ldr	r3, [r3, #0]
 801af98:	683a      	ldr	r2, [r7, #0]
 801af9a:	6812      	ldr	r2, [r2, #0]
 801af9c:	3203      	adds	r2, #3
 801af9e:	0892      	lsrs	r2, r2, #2
 801afa0:	f202 221b 	addw	r2, r2, #539	@ 0x21b
 801afa4:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801afa8:	2100      	movs	r1, #0
 801afaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters hash of message z to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_HASH_E], in->hash, in->primeOrderSize);
 801afae:	687b      	ldr	r3, [r7, #4]
 801afb0:	681b      	ldr	r3, [r3, #0]
 801afb2:	f503 539d 	add.w	r3, r3, #5024	@ 0x13a0
 801afb6:	3308      	adds	r3, #8
 801afb8:	683a      	ldr	r2, [r7, #0]
 801afba:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 801afbc:	683a      	ldr	r2, [r7, #0]
 801afbe:	6812      	ldr	r2, [r2, #0]
 801afc0:	4618      	mov	r0, r3
 801afc2:	f7ff fd9b 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_HASH_E + ((in->primeOrderSize + 3UL) / 4UL));
 801afc6:	687b      	ldr	r3, [r7, #4]
 801afc8:	681b      	ldr	r3, [r3, #0]
 801afca:	683a      	ldr	r2, [r7, #0]
 801afcc:	6812      	ldr	r2, [r2, #0]
 801afce:	3203      	adds	r2, #3
 801afd0:	0892      	lsrs	r2, r2, #2
 801afd2:	f202 32ea 	addw	r2, r2, #1002	@ 0x3ea
 801afd6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801afda:	2100      	movs	r1, #0
 801afdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	681b      	ldr	r3, [r3, #0]
 801afe4:	683a      	ldr	r2, [r7, #0]
 801afe6:	6812      	ldr	r2, [r2, #0]
 801afe8:	3203      	adds	r2, #3
 801afea:	0892      	lsrs	r2, r2, #2
 801afec:	f202 32eb 	addw	r2, r2, #1003	@ 0x3eb
 801aff0:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801aff4:	2100      	movs	r1, #0
 801aff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Move the input parameters curve prime order n to PKA RAM */
  PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_ORDER_N], in->primeOrder, in->primeOrderSize);
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	f503 5384 	add.w	r3, r3, #4224	@ 0x1080
 801b002:	3308      	adds	r3, #8
 801b004:	683a      	ldr	r2, [r7, #0]
 801b006:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 801b008:	683a      	ldr	r2, [r7, #0]
 801b00a:	6812      	ldr	r2, [r2, #0]
 801b00c:	4618      	mov	r0, r3
 801b00e:	f7ff fd75 	bl	801aafc <PKA_Memcpy_u8_to_u32>
  __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_ORDER_N + ((in->primeOrderSize + 3UL) / 4UL));
 801b012:	687b      	ldr	r3, [r7, #4]
 801b014:	681b      	ldr	r3, [r3, #0]
 801b016:	683a      	ldr	r2, [r7, #0]
 801b018:	6812      	ldr	r2, [r2, #0]
 801b01a:	3203      	adds	r2, #3
 801b01c:	0892      	lsrs	r2, r2, #2
 801b01e:	f202 3222 	addw	r2, r2, #802	@ 0x322
 801b022:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801b026:	2100      	movs	r1, #0
 801b028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801b02c:	687b      	ldr	r3, [r7, #4]
 801b02e:	681b      	ldr	r3, [r3, #0]
 801b030:	683a      	ldr	r2, [r7, #0]
 801b032:	6812      	ldr	r2, [r2, #0]
 801b034:	3203      	adds	r2, #3
 801b036:	0892      	lsrs	r2, r2, #2
 801b038:	f202 3223 	addw	r2, r2, #803	@ 0x323
 801b03c:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 801b040:	2100      	movs	r1, #0
 801b042:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 801b046:	bf00      	nop
 801b048:	370c      	adds	r7, #12
 801b04a:	46bd      	mov	sp, r7
 801b04c:	bd90      	pop	{r4, r7, pc}

0801b04e <PKA_WaitOnFlagUntilTimeout>:
  * @param  Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef PKA_WaitOnFlagUntilTimeout(PKA_HandleTypeDef *hpka, uint32_t Flag, FlagStatus Status,
                                             uint32_t Tickstart, uint32_t Timeout)
{
 801b04e:	b580      	push	{r7, lr}
 801b050:	b084      	sub	sp, #16
 801b052:	af00      	add	r7, sp, #0
 801b054:	60f8      	str	r0, [r7, #12]
 801b056:	60b9      	str	r1, [r7, #8]
 801b058:	603b      	str	r3, [r7, #0]
 801b05a:	4613      	mov	r3, r2
 801b05c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_PKA_GET_FLAG(hpka, Flag) == Status)
 801b05e:	e016      	b.n	801b08e <PKA_WaitOnFlagUntilTimeout+0x40>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801b060:	69bb      	ldr	r3, [r7, #24]
 801b062:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801b066:	d012      	beq.n	801b08e <PKA_WaitOnFlagUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801b068:	f7f5 fe50 	bl	8010d0c <HAL_GetTick>
 801b06c:	4602      	mov	r2, r0
 801b06e:	683b      	ldr	r3, [r7, #0]
 801b070:	1ad3      	subs	r3, r2, r3
 801b072:	69ba      	ldr	r2, [r7, #24]
 801b074:	429a      	cmp	r2, r3
 801b076:	d302      	bcc.n	801b07e <PKA_WaitOnFlagUntilTimeout+0x30>
 801b078:	69bb      	ldr	r3, [r7, #24]
 801b07a:	2b00      	cmp	r3, #0
 801b07c:	d107      	bne.n	801b08e <PKA_WaitOnFlagUntilTimeout+0x40>
      {
        /* Set the state to ready */
        hpka->State = HAL_PKA_STATE_READY;
 801b07e:	68fb      	ldr	r3, [r7, #12]
 801b080:	2201      	movs	r2, #1
 801b082:	711a      	strb	r2, [r3, #4]

        /* Set the error code to timeout error */
        hpka->ErrorCode = HAL_PKA_ERROR_TIMEOUT;
 801b084:	68fb      	ldr	r3, [r7, #12]
 801b086:	2204      	movs	r2, #4
 801b088:	609a      	str	r2, [r3, #8]

        return HAL_TIMEOUT;
 801b08a:	2303      	movs	r3, #3
 801b08c:	e00f      	b.n	801b0ae <PKA_WaitOnFlagUntilTimeout+0x60>
  while (__HAL_PKA_GET_FLAG(hpka, Flag) == Status)
 801b08e:	68fb      	ldr	r3, [r7, #12]
 801b090:	681b      	ldr	r3, [r3, #0]
 801b092:	685a      	ldr	r2, [r3, #4]
 801b094:	68bb      	ldr	r3, [r7, #8]
 801b096:	4013      	ands	r3, r2
 801b098:	68ba      	ldr	r2, [r7, #8]
 801b09a:	429a      	cmp	r2, r3
 801b09c:	bf0c      	ite	eq
 801b09e:	2301      	moveq	r3, #1
 801b0a0:	2300      	movne	r3, #0
 801b0a2:	b2db      	uxtb	r3, r3
 801b0a4:	461a      	mov	r2, r3
 801b0a6:	79fb      	ldrb	r3, [r7, #7]
 801b0a8:	429a      	cmp	r2, r3
 801b0aa:	d0d9      	beq.n	801b060 <PKA_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801b0ac:	2300      	movs	r3, #0
}
 801b0ae:	4618      	mov	r0, r3
 801b0b0:	3710      	adds	r7, #16
 801b0b2:	46bd      	mov	sp, r7
 801b0b4:	bd80      	pop	{r7, pc}
	...

0801b0b8 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 801b0b8:	b480      	push	{r7}
 801b0ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801b0bc:	4b05      	ldr	r3, [pc, #20]	@ (801b0d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 801b0be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b0c0:	4a04      	ldr	r2, [pc, #16]	@ (801b0d4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 801b0c2:	f043 0301 	orr.w	r3, r3, #1
 801b0c6:	6293      	str	r3, [r2, #40]	@ 0x28
}
 801b0c8:	bf00      	nop
 801b0ca:	46bd      	mov	sp, r7
 801b0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0d0:	4770      	bx	lr
 801b0d2:	bf00      	nop
 801b0d4:	46020800 	.word	0x46020800

0801b0d8 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
  *                                                  no clear of pending event before.
  * @retval None.
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t StopEntry)
{
 801b0d8:	b480      	push	{r7}
 801b0da:	b083      	sub	sp, #12
 801b0dc:	af00      	add	r7, sp, #0
 801b0de:	6078      	str	r0, [r7, #4]
 801b0e0:	460b      	mov	r3, r1
 801b0e2:	70fb      	strb	r3, [r7, #3]

  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(StopEntry));

  /* Select Stop 0 mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, 0U);
 801b0e4:	4b11      	ldr	r3, [pc, #68]	@ (801b12c <HAL_PWR_EnterSTOPMode+0x54>)
 801b0e6:	681b      	ldr	r3, [r3, #0]
 801b0e8:	4a10      	ldr	r2, [pc, #64]	@ (801b12c <HAL_PWR_EnterSTOPMode+0x54>)
 801b0ea:	f023 0307 	bic.w	r3, r3, #7
 801b0ee:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 801b0f0:	4b0f      	ldr	r3, [pc, #60]	@ (801b130 <HAL_PWR_EnterSTOPMode+0x58>)
 801b0f2:	691b      	ldr	r3, [r3, #16]
 801b0f4:	4a0e      	ldr	r2, [pc, #56]	@ (801b130 <HAL_PWR_EnterSTOPMode+0x58>)
 801b0f6:	f043 0304 	orr.w	r3, r3, #4
 801b0fa:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry */
  if (StopEntry == PWR_STOPENTRY_WFI)
 801b0fc:	78fb      	ldrb	r3, [r7, #3]
 801b0fe:	2b01      	cmp	r3, #1
 801b100:	d101      	bne.n	801b106 <HAL_PWR_EnterSTOPMode+0x2e>
  {
    /* Wait For Interrupt Request */
    __WFI();
 801b102:	bf30      	wfi
 801b104:	e005      	b.n	801b112 <HAL_PWR_EnterSTOPMode+0x3a>
  }
  else
  {
    if (StopEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
 801b106:	78fb      	ldrb	r3, [r7, #3]
 801b108:	2b03      	cmp	r3, #3
 801b10a:	d001      	beq.n	801b110 <HAL_PWR_EnterSTOPMode+0x38>
    {
      /* Clear all pending event */
      __SEV();
 801b10c:	bf40      	sev
      __WFE();
 801b10e:	bf20      	wfe
    }

    /* Request Wait For Event */
    __WFE();
 801b110:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 801b112:	4b07      	ldr	r3, [pc, #28]	@ (801b130 <HAL_PWR_EnterSTOPMode+0x58>)
 801b114:	691b      	ldr	r3, [r3, #16]
 801b116:	4a06      	ldr	r2, [pc, #24]	@ (801b130 <HAL_PWR_EnterSTOPMode+0x58>)
 801b118:	f023 0304 	bic.w	r3, r3, #4
 801b11c:	6113      	str	r3, [r2, #16]
}
 801b11e:	bf00      	nop
 801b120:	370c      	adds	r7, #12
 801b122:	46bd      	mov	sp, r7
 801b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b128:	4770      	bx	lr
 801b12a:	bf00      	nop
 801b12c:	46020800 	.word	0x46020800
 801b130:	e000ed00 	.word	0xe000ed00

0801b134 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 801b134:	b480      	push	{r7}
 801b136:	b085      	sub	sp, #20
 801b138:	af00      	add	r7, sp, #0
 801b13a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 801b13c:	4b39      	ldr	r3, [pc, #228]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b13e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b140:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801b144:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 801b146:	68ba      	ldr	r2, [r7, #8]
 801b148:	687b      	ldr	r3, [r7, #4]
 801b14a:	429a      	cmp	r2, r3
 801b14c:	d10b      	bne.n	801b166 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 801b14e:	687b      	ldr	r3, [r7, #4]
 801b150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b154:	d905      	bls.n	801b162 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 801b156:	4b33      	ldr	r3, [pc, #204]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b158:	68db      	ldr	r3, [r3, #12]
 801b15a:	4a32      	ldr	r2, [pc, #200]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b15c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801b160:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 801b162:	2300      	movs	r3, #0
 801b164:	e057      	b.n	801b216 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 801b166:	687b      	ldr	r3, [r7, #4]
 801b168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b16c:	d90a      	bls.n	801b184 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 801b16e:	4b2d      	ldr	r3, [pc, #180]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b170:	68db      	ldr	r3, [r3, #12]
 801b172:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 801b176:	687b      	ldr	r3, [r7, #4]
 801b178:	4313      	orrs	r3, r2
 801b17a:	4a2a      	ldr	r2, [pc, #168]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b17c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801b180:	60d3      	str	r3, [r2, #12]
 801b182:	e007      	b.n	801b194 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 801b184:	4b27      	ldr	r3, [pc, #156]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b186:	68db      	ldr	r3, [r3, #12]
 801b188:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 801b18c:	4925      	ldr	r1, [pc, #148]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b18e:	687b      	ldr	r3, [r7, #4]
 801b190:	4313      	orrs	r3, r2
 801b192:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 801b194:	4b24      	ldr	r3, [pc, #144]	@ (801b228 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 801b196:	681b      	ldr	r3, [r3, #0]
 801b198:	4a24      	ldr	r2, [pc, #144]	@ (801b22c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 801b19a:	fba2 2303 	umull	r2, r3, r2, r3
 801b19e:	099b      	lsrs	r3, r3, #6
 801b1a0:	2232      	movs	r2, #50	@ 0x32
 801b1a2:	fb02 f303 	mul.w	r3, r2, r3
 801b1a6:	4a21      	ldr	r2, [pc, #132]	@ (801b22c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 801b1a8:	fba2 2303 	umull	r2, r3, r2, r3
 801b1ac:	099b      	lsrs	r3, r3, #6
 801b1ae:	3301      	adds	r3, #1
 801b1b0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 801b1b2:	e002      	b.n	801b1ba <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 801b1b4:	68fb      	ldr	r3, [r7, #12]
 801b1b6:	3b01      	subs	r3, #1
 801b1b8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 801b1ba:	4b1a      	ldr	r3, [pc, #104]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b1bc:	68db      	ldr	r3, [r3, #12]
 801b1be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b1c2:	2b00      	cmp	r3, #0
 801b1c4:	d102      	bne.n	801b1cc <HAL_PWREx_ControlVoltageScaling+0x98>
 801b1c6:	68fb      	ldr	r3, [r7, #12]
 801b1c8:	2b00      	cmp	r3, #0
 801b1ca:	d1f3      	bne.n	801b1b4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 801b1cc:	68fb      	ldr	r3, [r7, #12]
 801b1ce:	2b00      	cmp	r3, #0
 801b1d0:	d01b      	beq.n	801b20a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 801b1d2:	4b15      	ldr	r3, [pc, #84]	@ (801b228 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 801b1d4:	681b      	ldr	r3, [r3, #0]
 801b1d6:	4a15      	ldr	r2, [pc, #84]	@ (801b22c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 801b1d8:	fba2 2303 	umull	r2, r3, r2, r3
 801b1dc:	099b      	lsrs	r3, r3, #6
 801b1de:	2232      	movs	r2, #50	@ 0x32
 801b1e0:	fb02 f303 	mul.w	r3, r2, r3
 801b1e4:	4a11      	ldr	r2, [pc, #68]	@ (801b22c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 801b1e6:	fba2 2303 	umull	r2, r3, r2, r3
 801b1ea:	099b      	lsrs	r3, r3, #6
 801b1ec:	3301      	adds	r3, #1
 801b1ee:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 801b1f0:	e002      	b.n	801b1f8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 801b1f2:	68fb      	ldr	r3, [r7, #12]
 801b1f4:	3b01      	subs	r3, #1
 801b1f6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 801b1f8:	4b0a      	ldr	r3, [pc, #40]	@ (801b224 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 801b1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b1fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b200:	2b00      	cmp	r3, #0
 801b202:	d102      	bne.n	801b20a <HAL_PWREx_ControlVoltageScaling+0xd6>
 801b204:	68fb      	ldr	r3, [r7, #12]
 801b206:	2b00      	cmp	r3, #0
 801b208:	d1f3      	bne.n	801b1f2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 801b20a:	68fb      	ldr	r3, [r7, #12]
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	d101      	bne.n	801b214 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 801b210:	2303      	movs	r3, #3
 801b212:	e000      	b.n	801b216 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 801b214:	2300      	movs	r3, #0
}
 801b216:	4618      	mov	r0, r3
 801b218:	3714      	adds	r7, #20
 801b21a:	46bd      	mov	sp, r7
 801b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b220:	4770      	bx	lr
 801b222:	bf00      	nop
 801b224:	46020800 	.word	0x46020800
 801b228:	20001a50 	.word	0x20001a50
 801b22c:	10624dd3 	.word	0x10624dd3

0801b230 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 801b230:	b480      	push	{r7}
 801b232:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 801b234:	4b04      	ldr	r3, [pc, #16]	@ (801b248 <HAL_PWREx_GetVoltageRange+0x18>)
 801b236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b238:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 801b23c:	4618      	mov	r0, r3
 801b23e:	46bd      	mov	sp, r7
 801b240:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b244:	4770      	bx	lr
 801b246:	bf00      	nop
 801b248:	46020800 	.word	0x46020800

0801b24c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 801b24c:	b480      	push	{r7}
 801b24e:	b085      	sub	sp, #20
 801b250:	af00      	add	r7, sp, #0
 801b252:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 801b254:	4b22      	ldr	r3, [pc, #136]	@ (801b2e0 <HAL_PWREx_ConfigSupply+0x94>)
 801b256:	681b      	ldr	r3, [r3, #0]
 801b258:	4a22      	ldr	r2, [pc, #136]	@ (801b2e4 <HAL_PWREx_ConfigSupply+0x98>)
 801b25a:	fba2 2303 	umull	r2, r3, r2, r3
 801b25e:	099b      	lsrs	r3, r3, #6
 801b260:	2232      	movs	r2, #50	@ 0x32
 801b262:	fb02 f303 	mul.w	r3, r2, r3
 801b266:	4a1f      	ldr	r2, [pc, #124]	@ (801b2e4 <HAL_PWREx_ConfigSupply+0x98>)
 801b268:	fba2 2303 	umull	r2, r3, r2, r3
 801b26c:	099b      	lsrs	r3, r3, #6
 801b26e:	3301      	adds	r3, #1
 801b270:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 801b272:	687b      	ldr	r3, [r7, #4]
 801b274:	2b00      	cmp	r3, #0
 801b276:	d113      	bne.n	801b2a0 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 801b278:	4b1b      	ldr	r3, [pc, #108]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b27a:	689b      	ldr	r3, [r3, #8]
 801b27c:	4a1a      	ldr	r2, [pc, #104]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b27e:	f023 0302 	bic.w	r3, r3, #2
 801b282:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 801b284:	e002      	b.n	801b28c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 801b286:	68fb      	ldr	r3, [r7, #12]
 801b288:	3b01      	subs	r3, #1
 801b28a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 801b28c:	4b16      	ldr	r3, [pc, #88]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b28e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b290:	f003 0302 	and.w	r3, r3, #2
 801b294:	2b02      	cmp	r3, #2
 801b296:	d116      	bne.n	801b2c6 <HAL_PWREx_ConfigSupply+0x7a>
 801b298:	68fb      	ldr	r3, [r7, #12]
 801b29a:	2b00      	cmp	r3, #0
 801b29c:	d1f3      	bne.n	801b286 <HAL_PWREx_ConfigSupply+0x3a>
 801b29e:	e012      	b.n	801b2c6 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 801b2a0:	4b11      	ldr	r3, [pc, #68]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b2a2:	689b      	ldr	r3, [r3, #8]
 801b2a4:	4a10      	ldr	r2, [pc, #64]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b2a6:	f043 0302 	orr.w	r3, r3, #2
 801b2aa:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 801b2ac:	e002      	b.n	801b2b4 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 801b2ae:	68fb      	ldr	r3, [r7, #12]
 801b2b0:	3b01      	subs	r3, #1
 801b2b2:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 801b2b4:	4b0c      	ldr	r3, [pc, #48]	@ (801b2e8 <HAL_PWREx_ConfigSupply+0x9c>)
 801b2b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801b2b8:	f003 0302 	and.w	r3, r3, #2
 801b2bc:	2b00      	cmp	r3, #0
 801b2be:	d102      	bne.n	801b2c6 <HAL_PWREx_ConfigSupply+0x7a>
 801b2c0:	68fb      	ldr	r3, [r7, #12]
 801b2c2:	2b00      	cmp	r3, #0
 801b2c4:	d1f3      	bne.n	801b2ae <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 801b2c6:	68fb      	ldr	r3, [r7, #12]
 801b2c8:	2b00      	cmp	r3, #0
 801b2ca:	d101      	bne.n	801b2d0 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 801b2cc:	2303      	movs	r3, #3
 801b2ce:	e000      	b.n	801b2d2 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 801b2d0:	2300      	movs	r3, #0
}
 801b2d2:	4618      	mov	r0, r3
 801b2d4:	3714      	adds	r7, #20
 801b2d6:	46bd      	mov	sp, r7
 801b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2dc:	4770      	bx	lr
 801b2de:	bf00      	nop
 801b2e0:	20001a50 	.word	0x20001a50
 801b2e4:	10624dd3 	.word	0x10624dd3
 801b2e8:	46020800 	.word	0x46020800

0801b2ec <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 801b2ec:	b480      	push	{r7}
 801b2ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 801b2f0:	4b05      	ldr	r3, [pc, #20]	@ (801b308 <HAL_PWREx_EnableVddIO2+0x1c>)
 801b2f2:	691b      	ldr	r3, [r3, #16]
 801b2f4:	4a04      	ldr	r2, [pc, #16]	@ (801b308 <HAL_PWREx_EnableVddIO2+0x1c>)
 801b2f6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b2fa:	6113      	str	r3, [r2, #16]
}
 801b2fc:	bf00      	nop
 801b2fe:	46bd      	mov	sp, r7
 801b300:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b304:	4770      	bx	lr
 801b306:	bf00      	nop
 801b308:	46020800 	.word	0x46020800

0801b30c <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 801b30c:	b480      	push	{r7}
 801b30e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 801b310:	4b05      	ldr	r3, [pc, #20]	@ (801b328 <HAL_PWREx_EnableVddA+0x1c>)
 801b312:	691b      	ldr	r3, [r3, #16]
 801b314:	4a04      	ldr	r2, [pc, #16]	@ (801b328 <HAL_PWREx_EnableVddA+0x1c>)
 801b316:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b31a:	6113      	str	r3, [r2, #16]
}
 801b31c:	bf00      	nop
 801b31e:	46bd      	mov	sp, r7
 801b320:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b324:	4770      	bx	lr
 801b326:	bf00      	nop
 801b328:	46020800 	.word	0x46020800

0801b32c <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 801b32c:	b480      	push	{r7}
 801b32e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 801b330:	4b05      	ldr	r3, [pc, #20]	@ (801b348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 801b332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801b334:	4a04      	ldr	r2, [pc, #16]	@ (801b348 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 801b336:	f043 0301 	orr.w	r3, r3, #1
 801b33a:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 801b33c:	bf00      	nop
 801b33e:	46bd      	mov	sp, r7
 801b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b344:	4770      	bx	lr
 801b346:	bf00      	nop
 801b348:	46020800 	.word	0x46020800

0801b34c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 801b34c:	b580      	push	{r7, lr}
 801b34e:	b08e      	sub	sp, #56	@ 0x38
 801b350:	af00      	add	r7, sp, #0
 801b352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 801b354:	2300      	movs	r3, #0
 801b356:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 801b35a:	687b      	ldr	r3, [r7, #4]
 801b35c:	2b00      	cmp	r3, #0
 801b35e:	d102      	bne.n	801b366 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 801b360:	2301      	movs	r3, #1
 801b362:	f000 bec8 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801b366:	4b99      	ldr	r3, [pc, #612]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b368:	69db      	ldr	r3, [r3, #28]
 801b36a:	f003 030c 	and.w	r3, r3, #12
 801b36e:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 801b370:	4b96      	ldr	r3, [pc, #600]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b374:	f003 0303 	and.w	r3, r3, #3
 801b378:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 801b37a:	687b      	ldr	r3, [r7, #4]
 801b37c:	681b      	ldr	r3, [r3, #0]
 801b37e:	f003 0310 	and.w	r3, r3, #16
 801b382:	2b00      	cmp	r3, #0
 801b384:	f000 816c 	beq.w	801b660 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 801b388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b38a:	2b00      	cmp	r3, #0
 801b38c:	d007      	beq.n	801b39e <HAL_RCC_OscConfig+0x52>
 801b38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b390:	2b0c      	cmp	r3, #12
 801b392:	f040 80de 	bne.w	801b552 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 801b396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b398:	2b01      	cmp	r3, #1
 801b39a:	f040 80da 	bne.w	801b552 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 801b39e:	687b      	ldr	r3, [r7, #4]
 801b3a0:	69db      	ldr	r3, [r3, #28]
 801b3a2:	2b00      	cmp	r3, #0
 801b3a4:	d102      	bne.n	801b3ac <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 801b3a6:	2301      	movs	r3, #1
 801b3a8:	f000 bea5 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 801b3ac:	687b      	ldr	r3, [r7, #4]
 801b3ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b3b0:	4b86      	ldr	r3, [pc, #536]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b3b2:	689b      	ldr	r3, [r3, #8]
 801b3b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801b3b8:	2b00      	cmp	r3, #0
 801b3ba:	d004      	beq.n	801b3c6 <HAL_RCC_OscConfig+0x7a>
 801b3bc:	4b83      	ldr	r3, [pc, #524]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b3be:	689b      	ldr	r3, [r3, #8]
 801b3c0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801b3c4:	e005      	b.n	801b3d2 <HAL_RCC_OscConfig+0x86>
 801b3c6:	4b81      	ldr	r3, [pc, #516]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b3c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801b3cc:	041b      	lsls	r3, r3, #16
 801b3ce:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801b3d2:	4293      	cmp	r3, r2
 801b3d4:	d255      	bcs.n	801b482 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b3d8:	2b00      	cmp	r3, #0
 801b3da:	d10a      	bne.n	801b3f2 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801b3dc:	687b      	ldr	r3, [r7, #4]
 801b3de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b3e0:	4618      	mov	r0, r3
 801b3e2:	f001 f9dd 	bl	801c7a0 <RCC_SetFlashLatencyFromMSIRange>
 801b3e6:	4603      	mov	r3, r0
 801b3e8:	2b00      	cmp	r3, #0
 801b3ea:	d002      	beq.n	801b3f2 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 801b3ec:	2301      	movs	r3, #1
 801b3ee:	f000 be82 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 801b3f2:	4b76      	ldr	r3, [pc, #472]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b3f4:	689b      	ldr	r3, [r3, #8]
 801b3f6:	4a75      	ldr	r2, [pc, #468]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b3f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801b3fc:	6093      	str	r3, [r2, #8]
 801b3fe:	4b73      	ldr	r3, [pc, #460]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b400:	689b      	ldr	r3, [r3, #8]
 801b402:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 801b406:	687b      	ldr	r3, [r7, #4]
 801b408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b40a:	4970      	ldr	r1, [pc, #448]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b40c:	4313      	orrs	r3, r2
 801b40e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 801b410:	687b      	ldr	r3, [r7, #4]
 801b412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b414:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801b418:	d309      	bcc.n	801b42e <HAL_RCC_OscConfig+0xe2>
 801b41a:	4b6c      	ldr	r3, [pc, #432]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b41c:	68db      	ldr	r3, [r3, #12]
 801b41e:	f023 021f 	bic.w	r2, r3, #31
 801b422:	687b      	ldr	r3, [r7, #4]
 801b424:	6a1b      	ldr	r3, [r3, #32]
 801b426:	4969      	ldr	r1, [pc, #420]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b428:	4313      	orrs	r3, r2
 801b42a:	60cb      	str	r3, [r1, #12]
 801b42c:	e07e      	b.n	801b52c <HAL_RCC_OscConfig+0x1e0>
 801b42e:	687b      	ldr	r3, [r7, #4]
 801b430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b432:	2b00      	cmp	r3, #0
 801b434:	da0a      	bge.n	801b44c <HAL_RCC_OscConfig+0x100>
 801b436:	4b65      	ldr	r3, [pc, #404]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b438:	68db      	ldr	r3, [r3, #12]
 801b43a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 801b43e:	687b      	ldr	r3, [r7, #4]
 801b440:	6a1b      	ldr	r3, [r3, #32]
 801b442:	015b      	lsls	r3, r3, #5
 801b444:	4961      	ldr	r1, [pc, #388]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b446:	4313      	orrs	r3, r2
 801b448:	60cb      	str	r3, [r1, #12]
 801b44a:	e06f      	b.n	801b52c <HAL_RCC_OscConfig+0x1e0>
 801b44c:	687b      	ldr	r3, [r7, #4]
 801b44e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b454:	d30a      	bcc.n	801b46c <HAL_RCC_OscConfig+0x120>
 801b456:	4b5d      	ldr	r3, [pc, #372]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b458:	68db      	ldr	r3, [r3, #12]
 801b45a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 801b45e:	687b      	ldr	r3, [r7, #4]
 801b460:	6a1b      	ldr	r3, [r3, #32]
 801b462:	029b      	lsls	r3, r3, #10
 801b464:	4959      	ldr	r1, [pc, #356]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b466:	4313      	orrs	r3, r2
 801b468:	60cb      	str	r3, [r1, #12]
 801b46a:	e05f      	b.n	801b52c <HAL_RCC_OscConfig+0x1e0>
 801b46c:	4b57      	ldr	r3, [pc, #348]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b46e:	68db      	ldr	r3, [r3, #12]
 801b470:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 801b474:	687b      	ldr	r3, [r7, #4]
 801b476:	6a1b      	ldr	r3, [r3, #32]
 801b478:	03db      	lsls	r3, r3, #15
 801b47a:	4954      	ldr	r1, [pc, #336]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b47c:	4313      	orrs	r3, r2
 801b47e:	60cb      	str	r3, [r1, #12]
 801b480:	e054      	b.n	801b52c <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 801b482:	4b52      	ldr	r3, [pc, #328]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b484:	689b      	ldr	r3, [r3, #8]
 801b486:	4a51      	ldr	r2, [pc, #324]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b488:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801b48c:	6093      	str	r3, [r2, #8]
 801b48e:	4b4f      	ldr	r3, [pc, #316]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b490:	689b      	ldr	r3, [r3, #8]
 801b492:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 801b496:	687b      	ldr	r3, [r7, #4]
 801b498:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b49a:	494c      	ldr	r1, [pc, #304]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b49c:	4313      	orrs	r3, r2
 801b49e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 801b4a0:	687b      	ldr	r3, [r7, #4]
 801b4a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b4a4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801b4a8:	d309      	bcc.n	801b4be <HAL_RCC_OscConfig+0x172>
 801b4aa:	4b48      	ldr	r3, [pc, #288]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4ac:	68db      	ldr	r3, [r3, #12]
 801b4ae:	f023 021f 	bic.w	r2, r3, #31
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	6a1b      	ldr	r3, [r3, #32]
 801b4b6:	4945      	ldr	r1, [pc, #276]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4b8:	4313      	orrs	r3, r2
 801b4ba:	60cb      	str	r3, [r1, #12]
 801b4bc:	e028      	b.n	801b510 <HAL_RCC_OscConfig+0x1c4>
 801b4be:	687b      	ldr	r3, [r7, #4]
 801b4c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	da0a      	bge.n	801b4dc <HAL_RCC_OscConfig+0x190>
 801b4c6:	4b41      	ldr	r3, [pc, #260]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4c8:	68db      	ldr	r3, [r3, #12]
 801b4ca:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 801b4ce:	687b      	ldr	r3, [r7, #4]
 801b4d0:	6a1b      	ldr	r3, [r3, #32]
 801b4d2:	015b      	lsls	r3, r3, #5
 801b4d4:	493d      	ldr	r1, [pc, #244]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4d6:	4313      	orrs	r3, r2
 801b4d8:	60cb      	str	r3, [r1, #12]
 801b4da:	e019      	b.n	801b510 <HAL_RCC_OscConfig+0x1c4>
 801b4dc:	687b      	ldr	r3, [r7, #4]
 801b4de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b4e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b4e4:	d30a      	bcc.n	801b4fc <HAL_RCC_OscConfig+0x1b0>
 801b4e6:	4b39      	ldr	r3, [pc, #228]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4e8:	68db      	ldr	r3, [r3, #12]
 801b4ea:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 801b4ee:	687b      	ldr	r3, [r7, #4]
 801b4f0:	6a1b      	ldr	r3, [r3, #32]
 801b4f2:	029b      	lsls	r3, r3, #10
 801b4f4:	4935      	ldr	r1, [pc, #212]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4f6:	4313      	orrs	r3, r2
 801b4f8:	60cb      	str	r3, [r1, #12]
 801b4fa:	e009      	b.n	801b510 <HAL_RCC_OscConfig+0x1c4>
 801b4fc:	4b33      	ldr	r3, [pc, #204]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b4fe:	68db      	ldr	r3, [r3, #12]
 801b500:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 801b504:	687b      	ldr	r3, [r7, #4]
 801b506:	6a1b      	ldr	r3, [r3, #32]
 801b508:	03db      	lsls	r3, r3, #15
 801b50a:	4930      	ldr	r1, [pc, #192]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b50c:	4313      	orrs	r3, r2
 801b50e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801b510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b512:	2b00      	cmp	r3, #0
 801b514:	d10a      	bne.n	801b52c <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801b516:	687b      	ldr	r3, [r7, #4]
 801b518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b51a:	4618      	mov	r0, r3
 801b51c:	f001 f940 	bl	801c7a0 <RCC_SetFlashLatencyFromMSIRange>
 801b520:	4603      	mov	r3, r0
 801b522:	2b00      	cmp	r3, #0
 801b524:	d002      	beq.n	801b52c <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 801b526:	2301      	movs	r3, #1
 801b528:	f000 bde5 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 801b52c:	f001 f8e2 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 801b530:	4b27      	ldr	r3, [pc, #156]	@ (801b5d0 <HAL_RCC_OscConfig+0x284>)
 801b532:	681b      	ldr	r3, [r3, #0]
 801b534:	4618      	mov	r0, r3
 801b536:	f7f5 fb73 	bl	8010c20 <HAL_InitTick>
 801b53a:	4603      	mov	r3, r0
 801b53c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 801b540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b544:	2b00      	cmp	r3, #0
 801b546:	f000 808a 	beq.w	801b65e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 801b54a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801b54e:	f000 bdd2 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 801b552:	687b      	ldr	r3, [r7, #4]
 801b554:	69db      	ldr	r3, [r3, #28]
 801b556:	2b00      	cmp	r3, #0
 801b558:	d066      	beq.n	801b628 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 801b55a:	4b1c      	ldr	r3, [pc, #112]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b55c:	681b      	ldr	r3, [r3, #0]
 801b55e:	4a1b      	ldr	r2, [pc, #108]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b560:	f043 0301 	orr.w	r3, r3, #1
 801b564:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801b566:	f7f5 fbd1 	bl	8010d0c <HAL_GetTick>
 801b56a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 801b56c:	e009      	b.n	801b582 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801b56e:	f7f5 fbcd 	bl	8010d0c <HAL_GetTick>
 801b572:	4602      	mov	r2, r0
 801b574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b576:	1ad3      	subs	r3, r2, r3
 801b578:	2b02      	cmp	r3, #2
 801b57a:	d902      	bls.n	801b582 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 801b57c:	2303      	movs	r3, #3
 801b57e:	f000 bdba 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 801b582:	4b12      	ldr	r3, [pc, #72]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	f003 0304 	and.w	r3, r3, #4
 801b58a:	2b00      	cmp	r3, #0
 801b58c:	d0ef      	beq.n	801b56e <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 801b58e:	4b0f      	ldr	r3, [pc, #60]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b590:	689b      	ldr	r3, [r3, #8]
 801b592:	4a0e      	ldr	r2, [pc, #56]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b594:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801b598:	6093      	str	r3, [r2, #8]
 801b59a:	4b0c      	ldr	r3, [pc, #48]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b59c:	689b      	ldr	r3, [r3, #8]
 801b59e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 801b5a2:	687b      	ldr	r3, [r7, #4]
 801b5a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b5a6:	4909      	ldr	r1, [pc, #36]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b5a8:	4313      	orrs	r3, r2
 801b5aa:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 801b5ac:	687b      	ldr	r3, [r7, #4]
 801b5ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b5b0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801b5b4:	d30e      	bcc.n	801b5d4 <HAL_RCC_OscConfig+0x288>
 801b5b6:	4b05      	ldr	r3, [pc, #20]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b5b8:	68db      	ldr	r3, [r3, #12]
 801b5ba:	f023 021f 	bic.w	r2, r3, #31
 801b5be:	687b      	ldr	r3, [r7, #4]
 801b5c0:	6a1b      	ldr	r3, [r3, #32]
 801b5c2:	4902      	ldr	r1, [pc, #8]	@ (801b5cc <HAL_RCC_OscConfig+0x280>)
 801b5c4:	4313      	orrs	r3, r2
 801b5c6:	60cb      	str	r3, [r1, #12]
 801b5c8:	e04a      	b.n	801b660 <HAL_RCC_OscConfig+0x314>
 801b5ca:	bf00      	nop
 801b5cc:	46020c00 	.word	0x46020c00
 801b5d0:	20001a54 	.word	0x20001a54
 801b5d4:	687b      	ldr	r3, [r7, #4]
 801b5d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b5d8:	2b00      	cmp	r3, #0
 801b5da:	da0a      	bge.n	801b5f2 <HAL_RCC_OscConfig+0x2a6>
 801b5dc:	4b98      	ldr	r3, [pc, #608]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b5de:	68db      	ldr	r3, [r3, #12]
 801b5e0:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 801b5e4:	687b      	ldr	r3, [r7, #4]
 801b5e6:	6a1b      	ldr	r3, [r3, #32]
 801b5e8:	015b      	lsls	r3, r3, #5
 801b5ea:	4995      	ldr	r1, [pc, #596]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b5ec:	4313      	orrs	r3, r2
 801b5ee:	60cb      	str	r3, [r1, #12]
 801b5f0:	e036      	b.n	801b660 <HAL_RCC_OscConfig+0x314>
 801b5f2:	687b      	ldr	r3, [r7, #4]
 801b5f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b5f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b5fa:	d30a      	bcc.n	801b612 <HAL_RCC_OscConfig+0x2c6>
 801b5fc:	4b90      	ldr	r3, [pc, #576]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b5fe:	68db      	ldr	r3, [r3, #12]
 801b600:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	6a1b      	ldr	r3, [r3, #32]
 801b608:	029b      	lsls	r3, r3, #10
 801b60a:	498d      	ldr	r1, [pc, #564]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b60c:	4313      	orrs	r3, r2
 801b60e:	60cb      	str	r3, [r1, #12]
 801b610:	e026      	b.n	801b660 <HAL_RCC_OscConfig+0x314>
 801b612:	4b8b      	ldr	r3, [pc, #556]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b614:	68db      	ldr	r3, [r3, #12]
 801b616:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 801b61a:	687b      	ldr	r3, [r7, #4]
 801b61c:	6a1b      	ldr	r3, [r3, #32]
 801b61e:	03db      	lsls	r3, r3, #15
 801b620:	4987      	ldr	r1, [pc, #540]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b622:	4313      	orrs	r3, r2
 801b624:	60cb      	str	r3, [r1, #12]
 801b626:	e01b      	b.n	801b660 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 801b628:	4b85      	ldr	r3, [pc, #532]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b62a:	681b      	ldr	r3, [r3, #0]
 801b62c:	4a84      	ldr	r2, [pc, #528]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b62e:	f023 0301 	bic.w	r3, r3, #1
 801b632:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801b634:	f7f5 fb6a 	bl	8010d0c <HAL_GetTick>
 801b638:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 801b63a:	e009      	b.n	801b650 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801b63c:	f7f5 fb66 	bl	8010d0c <HAL_GetTick>
 801b640:	4602      	mov	r2, r0
 801b642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b644:	1ad3      	subs	r3, r2, r3
 801b646:	2b02      	cmp	r3, #2
 801b648:	d902      	bls.n	801b650 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 801b64a:	2303      	movs	r3, #3
 801b64c:	f000 bd53 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 801b650:	4b7b      	ldr	r3, [pc, #492]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b652:	681b      	ldr	r3, [r3, #0]
 801b654:	f003 0304 	and.w	r3, r3, #4
 801b658:	2b00      	cmp	r3, #0
 801b65a:	d1ef      	bne.n	801b63c <HAL_RCC_OscConfig+0x2f0>
 801b65c:	e000      	b.n	801b660 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 801b65e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801b660:	687b      	ldr	r3, [r7, #4]
 801b662:	681b      	ldr	r3, [r3, #0]
 801b664:	f003 0301 	and.w	r3, r3, #1
 801b668:	2b00      	cmp	r3, #0
 801b66a:	f000 808b 	beq.w	801b784 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 801b66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b670:	2b08      	cmp	r3, #8
 801b672:	d005      	beq.n	801b680 <HAL_RCC_OscConfig+0x334>
 801b674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b676:	2b0c      	cmp	r3, #12
 801b678:	d109      	bne.n	801b68e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 801b67a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b67c:	2b03      	cmp	r3, #3
 801b67e:	d106      	bne.n	801b68e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 801b680:	687b      	ldr	r3, [r7, #4]
 801b682:	685b      	ldr	r3, [r3, #4]
 801b684:	2b00      	cmp	r3, #0
 801b686:	d17d      	bne.n	801b784 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 801b688:	2301      	movs	r3, #1
 801b68a:	f000 bd34 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 801b68e:	687b      	ldr	r3, [r7, #4]
 801b690:	685b      	ldr	r3, [r3, #4]
 801b692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801b696:	d106      	bne.n	801b6a6 <HAL_RCC_OscConfig+0x35a>
 801b698:	4b69      	ldr	r3, [pc, #420]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b69a:	681b      	ldr	r3, [r3, #0]
 801b69c:	4a68      	ldr	r2, [pc, #416]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b69e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801b6a2:	6013      	str	r3, [r2, #0]
 801b6a4:	e041      	b.n	801b72a <HAL_RCC_OscConfig+0x3de>
 801b6a6:	687b      	ldr	r3, [r7, #4]
 801b6a8:	685b      	ldr	r3, [r3, #4]
 801b6aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 801b6ae:	d112      	bne.n	801b6d6 <HAL_RCC_OscConfig+0x38a>
 801b6b0:	4b63      	ldr	r3, [pc, #396]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6b2:	681b      	ldr	r3, [r3, #0]
 801b6b4:	4a62      	ldr	r2, [pc, #392]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801b6ba:	6013      	str	r3, [r2, #0]
 801b6bc:	4b60      	ldr	r3, [pc, #384]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6be:	681b      	ldr	r3, [r3, #0]
 801b6c0:	4a5f      	ldr	r2, [pc, #380]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6c2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801b6c6:	6013      	str	r3, [r2, #0]
 801b6c8:	4b5d      	ldr	r3, [pc, #372]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	4a5c      	ldr	r2, [pc, #368]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801b6d2:	6013      	str	r3, [r2, #0]
 801b6d4:	e029      	b.n	801b72a <HAL_RCC_OscConfig+0x3de>
 801b6d6:	687b      	ldr	r3, [r7, #4]
 801b6d8:	685b      	ldr	r3, [r3, #4]
 801b6da:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 801b6de:	d112      	bne.n	801b706 <HAL_RCC_OscConfig+0x3ba>
 801b6e0:	4b57      	ldr	r3, [pc, #348]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6e2:	681b      	ldr	r3, [r3, #0]
 801b6e4:	4a56      	ldr	r2, [pc, #344]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801b6ea:	6013      	str	r3, [r2, #0]
 801b6ec:	4b54      	ldr	r3, [pc, #336]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6ee:	681b      	ldr	r3, [r3, #0]
 801b6f0:	4a53      	ldr	r2, [pc, #332]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b6f6:	6013      	str	r3, [r2, #0]
 801b6f8:	4b51      	ldr	r3, [pc, #324]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6fa:	681b      	ldr	r3, [r3, #0]
 801b6fc:	4a50      	ldr	r2, [pc, #320]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b6fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801b702:	6013      	str	r3, [r2, #0]
 801b704:	e011      	b.n	801b72a <HAL_RCC_OscConfig+0x3de>
 801b706:	4b4e      	ldr	r3, [pc, #312]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b708:	681b      	ldr	r3, [r3, #0]
 801b70a:	4a4d      	ldr	r2, [pc, #308]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b70c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801b710:	6013      	str	r3, [r2, #0]
 801b712:	4b4b      	ldr	r3, [pc, #300]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b714:	681b      	ldr	r3, [r3, #0]
 801b716:	4a4a      	ldr	r2, [pc, #296]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b718:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801b71c:	6013      	str	r3, [r2, #0]
 801b71e:	4b48      	ldr	r3, [pc, #288]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b720:	681b      	ldr	r3, [r3, #0]
 801b722:	4a47      	ldr	r2, [pc, #284]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b724:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801b728:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 801b72a:	687b      	ldr	r3, [r7, #4]
 801b72c:	685b      	ldr	r3, [r3, #4]
 801b72e:	2b00      	cmp	r3, #0
 801b730:	d014      	beq.n	801b75c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 801b732:	f7f5 faeb 	bl	8010d0c <HAL_GetTick>
 801b736:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801b738:	e009      	b.n	801b74e <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801b73a:	f7f5 fae7 	bl	8010d0c <HAL_GetTick>
 801b73e:	4602      	mov	r2, r0
 801b740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b742:	1ad3      	subs	r3, r2, r3
 801b744:	2b64      	cmp	r3, #100	@ 0x64
 801b746:	d902      	bls.n	801b74e <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 801b748:	2303      	movs	r3, #3
 801b74a:	f000 bcd4 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801b74e:	4b3c      	ldr	r3, [pc, #240]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b750:	681b      	ldr	r3, [r3, #0]
 801b752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801b756:	2b00      	cmp	r3, #0
 801b758:	d0ef      	beq.n	801b73a <HAL_RCC_OscConfig+0x3ee>
 801b75a:	e013      	b.n	801b784 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 801b75c:	f7f5 fad6 	bl	8010d0c <HAL_GetTick>
 801b760:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801b762:	e009      	b.n	801b778 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801b764:	f7f5 fad2 	bl	8010d0c <HAL_GetTick>
 801b768:	4602      	mov	r2, r0
 801b76a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b76c:	1ad3      	subs	r3, r2, r3
 801b76e:	2b64      	cmp	r3, #100	@ 0x64
 801b770:	d902      	bls.n	801b778 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 801b772:	2303      	movs	r3, #3
 801b774:	f000 bcbf 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801b778:	4b31      	ldr	r3, [pc, #196]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b77a:	681b      	ldr	r3, [r3, #0]
 801b77c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801b780:	2b00      	cmp	r3, #0
 801b782:	d1ef      	bne.n	801b764 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801b784:	687b      	ldr	r3, [r7, #4]
 801b786:	681b      	ldr	r3, [r3, #0]
 801b788:	f003 0302 	and.w	r3, r3, #2
 801b78c:	2b00      	cmp	r3, #0
 801b78e:	d05f      	beq.n	801b850 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 801b790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b792:	2b04      	cmp	r3, #4
 801b794:	d005      	beq.n	801b7a2 <HAL_RCC_OscConfig+0x456>
 801b796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b798:	2b0c      	cmp	r3, #12
 801b79a:	d114      	bne.n	801b7c6 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 801b79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b79e:	2b02      	cmp	r3, #2
 801b7a0:	d111      	bne.n	801b7c6 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 801b7a2:	687b      	ldr	r3, [r7, #4]
 801b7a4:	68db      	ldr	r3, [r3, #12]
 801b7a6:	2b00      	cmp	r3, #0
 801b7a8:	d102      	bne.n	801b7b0 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 801b7aa:	2301      	movs	r3, #1
 801b7ac:	f000 bca3 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 801b7b0:	4b23      	ldr	r3, [pc, #140]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b7b2:	691b      	ldr	r3, [r3, #16]
 801b7b4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 801b7b8:	687b      	ldr	r3, [r7, #4]
 801b7ba:	691b      	ldr	r3, [r3, #16]
 801b7bc:	041b      	lsls	r3, r3, #16
 801b7be:	4920      	ldr	r1, [pc, #128]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b7c0:	4313      	orrs	r3, r2
 801b7c2:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 801b7c4:	e044      	b.n	801b850 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801b7c6:	687b      	ldr	r3, [r7, #4]
 801b7c8:	68db      	ldr	r3, [r3, #12]
 801b7ca:	2b00      	cmp	r3, #0
 801b7cc:	d024      	beq.n	801b818 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 801b7ce:	4b1c      	ldr	r3, [pc, #112]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b7d0:	681b      	ldr	r3, [r3, #0]
 801b7d2:	4a1b      	ldr	r2, [pc, #108]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b7d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801b7d8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801b7da:	f7f5 fa97 	bl	8010d0c <HAL_GetTick>
 801b7de:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801b7e0:	e009      	b.n	801b7f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801b7e2:	f7f5 fa93 	bl	8010d0c <HAL_GetTick>
 801b7e6:	4602      	mov	r2, r0
 801b7e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b7ea:	1ad3      	subs	r3, r2, r3
 801b7ec:	2b02      	cmp	r3, #2
 801b7ee:	d902      	bls.n	801b7f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 801b7f0:	2303      	movs	r3, #3
 801b7f2:	f000 bc80 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801b7f6:	4b12      	ldr	r3, [pc, #72]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b7f8:	681b      	ldr	r3, [r3, #0]
 801b7fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801b7fe:	2b00      	cmp	r3, #0
 801b800:	d0ef      	beq.n	801b7e2 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 801b802:	4b0f      	ldr	r3, [pc, #60]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b804:	691b      	ldr	r3, [r3, #16]
 801b806:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 801b80a:	687b      	ldr	r3, [r7, #4]
 801b80c:	691b      	ldr	r3, [r3, #16]
 801b80e:	041b      	lsls	r3, r3, #16
 801b810:	490b      	ldr	r1, [pc, #44]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b812:	4313      	orrs	r3, r2
 801b814:	610b      	str	r3, [r1, #16]
 801b816:	e01b      	b.n	801b850 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 801b818:	4b09      	ldr	r3, [pc, #36]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b81a:	681b      	ldr	r3, [r3, #0]
 801b81c:	4a08      	ldr	r2, [pc, #32]	@ (801b840 <HAL_RCC_OscConfig+0x4f4>)
 801b81e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801b822:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801b824:	f7f5 fa72 	bl	8010d0c <HAL_GetTick>
 801b828:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801b82a:	e00b      	b.n	801b844 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801b82c:	f7f5 fa6e 	bl	8010d0c <HAL_GetTick>
 801b830:	4602      	mov	r2, r0
 801b832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b834:	1ad3      	subs	r3, r2, r3
 801b836:	2b02      	cmp	r3, #2
 801b838:	d904      	bls.n	801b844 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 801b83a:	2303      	movs	r3, #3
 801b83c:	f000 bc5b 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
 801b840:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801b844:	4baf      	ldr	r3, [pc, #700]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b846:	681b      	ldr	r3, [r3, #0]
 801b848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801b84c:	2b00      	cmp	r3, #0
 801b84e:	d1ed      	bne.n	801b82c <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801b850:	687b      	ldr	r3, [r7, #4]
 801b852:	681b      	ldr	r3, [r3, #0]
 801b854:	f003 0308 	and.w	r3, r3, #8
 801b858:	2b00      	cmp	r3, #0
 801b85a:	f000 80c8 	beq.w	801b9ee <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 801b85e:	2300      	movs	r3, #0
 801b860:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801b864:	4ba7      	ldr	r3, [pc, #668]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b866:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b86a:	f003 0304 	and.w	r3, r3, #4
 801b86e:	2b00      	cmp	r3, #0
 801b870:	d111      	bne.n	801b896 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801b872:	4ba4      	ldr	r3, [pc, #656]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b874:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b878:	4aa2      	ldr	r2, [pc, #648]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b87a:	f043 0304 	orr.w	r3, r3, #4
 801b87e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801b882:	4ba0      	ldr	r3, [pc, #640]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b884:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b888:	f003 0304 	and.w	r3, r3, #4
 801b88c:	617b      	str	r3, [r7, #20]
 801b88e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 801b890:	2301      	movs	r3, #1
 801b892:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b896:	4b9c      	ldr	r3, [pc, #624]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801b898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b89a:	f003 0301 	and.w	r3, r3, #1
 801b89e:	2b00      	cmp	r3, #0
 801b8a0:	d119      	bne.n	801b8d6 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801b8a2:	4b99      	ldr	r3, [pc, #612]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801b8a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b8a6:	4a98      	ldr	r2, [pc, #608]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801b8a8:	f043 0301 	orr.w	r3, r3, #1
 801b8ac:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801b8ae:	f7f5 fa2d 	bl	8010d0c <HAL_GetTick>
 801b8b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b8b4:	e009      	b.n	801b8ca <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801b8b6:	f7f5 fa29 	bl	8010d0c <HAL_GetTick>
 801b8ba:	4602      	mov	r2, r0
 801b8bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b8be:	1ad3      	subs	r3, r2, r3
 801b8c0:	2b02      	cmp	r3, #2
 801b8c2:	d902      	bls.n	801b8ca <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 801b8c4:	2303      	movs	r3, #3
 801b8c6:	f000 bc16 	b.w	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801b8ca:	4b8f      	ldr	r3, [pc, #572]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801b8cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b8ce:	f003 0301 	and.w	r3, r3, #1
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d0ef      	beq.n	801b8b6 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801b8d6:	687b      	ldr	r3, [r7, #4]
 801b8d8:	695b      	ldr	r3, [r3, #20]
 801b8da:	2b00      	cmp	r3, #0
 801b8dc:	d05f      	beq.n	801b99e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 801b8de:	4b89      	ldr	r3, [pc, #548]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b8e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b8e4:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	699a      	ldr	r2, [r3, #24]
 801b8ea:	6a3b      	ldr	r3, [r7, #32]
 801b8ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801b8f0:	429a      	cmp	r2, r3
 801b8f2:	d037      	beq.n	801b964 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 801b8f4:	6a3b      	ldr	r3, [r7, #32]
 801b8f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b8fa:	2b00      	cmp	r3, #0
 801b8fc:	d006      	beq.n	801b90c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 801b8fe:	6a3b      	ldr	r3, [r7, #32]
 801b900:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 801b904:	2b00      	cmp	r3, #0
 801b906:	d101      	bne.n	801b90c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 801b908:	2301      	movs	r3, #1
 801b90a:	e3f4      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 801b90c:	6a3b      	ldr	r3, [r7, #32]
 801b90e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801b912:	2b00      	cmp	r3, #0
 801b914:	d01b      	beq.n	801b94e <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 801b916:	4b7b      	ldr	r3, [pc, #492]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b918:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b91c:	4a79      	ldr	r2, [pc, #484]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b91e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 801b922:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 801b926:	f7f5 f9f1 	bl	8010d0c <HAL_GetTick>
 801b92a:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 801b92c:	e008      	b.n	801b940 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b92e:	f7f5 f9ed 	bl	8010d0c <HAL_GetTick>
 801b932:	4602      	mov	r2, r0
 801b934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b936:	1ad3      	subs	r3, r2, r3
 801b938:	2b05      	cmp	r3, #5
 801b93a:	d901      	bls.n	801b940 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 801b93c:	2303      	movs	r3, #3
 801b93e:	e3da      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 801b940:	4b70      	ldr	r3, [pc, #448]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b942:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b946:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b94a:	2b00      	cmp	r3, #0
 801b94c:	d1ef      	bne.n	801b92e <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 801b94e:	4b6d      	ldr	r3, [pc, #436]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b950:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b954:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801b958:	687b      	ldr	r3, [r7, #4]
 801b95a:	699b      	ldr	r3, [r3, #24]
 801b95c:	4969      	ldr	r1, [pc, #420]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b95e:	4313      	orrs	r3, r2
 801b960:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 801b964:	4b67      	ldr	r3, [pc, #412]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b96a:	4a66      	ldr	r2, [pc, #408]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b96c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801b970:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 801b974:	f7f5 f9ca 	bl	8010d0c <HAL_GetTick>
 801b978:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 801b97a:	e008      	b.n	801b98e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b97c:	f7f5 f9c6 	bl	8010d0c <HAL_GetTick>
 801b980:	4602      	mov	r2, r0
 801b982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b984:	1ad3      	subs	r3, r2, r3
 801b986:	2b05      	cmp	r3, #5
 801b988:	d901      	bls.n	801b98e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 801b98a:	2303      	movs	r3, #3
 801b98c:	e3b3      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 801b98e:	4b5d      	ldr	r3, [pc, #372]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b990:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b994:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b998:	2b00      	cmp	r3, #0
 801b99a:	d0ef      	beq.n	801b97c <HAL_RCC_OscConfig+0x630>
 801b99c:	e01b      	b.n	801b9d6 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 801b99e:	4b59      	ldr	r3, [pc, #356]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b9a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b9a4:	4a57      	ldr	r2, [pc, #348]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b9a6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 801b9aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 801b9ae:	f7f5 f9ad 	bl	8010d0c <HAL_GetTick>
 801b9b2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 801b9b4:	e008      	b.n	801b9c8 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801b9b6:	f7f5 f9a9 	bl	8010d0c <HAL_GetTick>
 801b9ba:	4602      	mov	r2, r0
 801b9bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b9be:	1ad3      	subs	r3, r2, r3
 801b9c0:	2b05      	cmp	r3, #5
 801b9c2:	d901      	bls.n	801b9c8 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 801b9c4:	2303      	movs	r3, #3
 801b9c6:	e396      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 801b9c8:	4b4e      	ldr	r3, [pc, #312]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b9ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801b9ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801b9d2:	2b00      	cmp	r3, #0
 801b9d4:	d1ef      	bne.n	801b9b6 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801b9d6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 801b9da:	2b01      	cmp	r3, #1
 801b9dc:	d107      	bne.n	801b9ee <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801b9de:	4b49      	ldr	r3, [pc, #292]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b9e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801b9e4:	4a47      	ldr	r2, [pc, #284]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801b9e6:	f023 0304 	bic.w	r3, r3, #4
 801b9ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801b9ee:	687b      	ldr	r3, [r7, #4]
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	f003 0304 	and.w	r3, r3, #4
 801b9f6:	2b00      	cmp	r3, #0
 801b9f8:	f000 8111 	beq.w	801bc1e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 801b9fc:	2300      	movs	r3, #0
 801b9fe:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801ba02:	4b40      	ldr	r3, [pc, #256]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801ba08:	f003 0304 	and.w	r3, r3, #4
 801ba0c:	2b00      	cmp	r3, #0
 801ba0e:	d111      	bne.n	801ba34 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801ba10:	4b3c      	ldr	r3, [pc, #240]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801ba16:	4a3b      	ldr	r2, [pc, #236]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba18:	f043 0304 	orr.w	r3, r3, #4
 801ba1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801ba20:	4b38      	ldr	r3, [pc, #224]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801ba26:	f003 0304 	and.w	r3, r3, #4
 801ba2a:	613b      	str	r3, [r7, #16]
 801ba2c:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 801ba2e:	2301      	movs	r3, #1
 801ba30:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801ba34:	4b34      	ldr	r3, [pc, #208]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801ba36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ba38:	f003 0301 	and.w	r3, r3, #1
 801ba3c:	2b00      	cmp	r3, #0
 801ba3e:	d118      	bne.n	801ba72 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801ba40:	4b31      	ldr	r3, [pc, #196]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801ba42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ba44:	4a30      	ldr	r2, [pc, #192]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801ba46:	f043 0301 	orr.w	r3, r3, #1
 801ba4a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801ba4c:	f7f5 f95e 	bl	8010d0c <HAL_GetTick>
 801ba50:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801ba52:	e008      	b.n	801ba66 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801ba54:	f7f5 f95a 	bl	8010d0c <HAL_GetTick>
 801ba58:	4602      	mov	r2, r0
 801ba5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba5c:	1ad3      	subs	r3, r2, r3
 801ba5e:	2b02      	cmp	r3, #2
 801ba60:	d901      	bls.n	801ba66 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 801ba62:	2303      	movs	r3, #3
 801ba64:	e347      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801ba66:	4b28      	ldr	r3, [pc, #160]	@ (801bb08 <HAL_RCC_OscConfig+0x7bc>)
 801ba68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ba6a:	f003 0301 	and.w	r3, r3, #1
 801ba6e:	2b00      	cmp	r3, #0
 801ba70:	d0f0      	beq.n	801ba54 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 801ba72:	687b      	ldr	r3, [r7, #4]
 801ba74:	689b      	ldr	r3, [r3, #8]
 801ba76:	f003 0301 	and.w	r3, r3, #1
 801ba7a:	2b00      	cmp	r3, #0
 801ba7c:	d01f      	beq.n	801babe <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 801ba7e:	687b      	ldr	r3, [r7, #4]
 801ba80:	689b      	ldr	r3, [r3, #8]
 801ba82:	f003 0304 	and.w	r3, r3, #4
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d010      	beq.n	801baac <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801ba8a:	4b1e      	ldr	r3, [pc, #120]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ba90:	4a1c      	ldr	r2, [pc, #112]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba92:	f043 0304 	orr.w	r3, r3, #4
 801ba96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801ba9a:	4b1a      	ldr	r3, [pc, #104]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801ba9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801baa0:	4a18      	ldr	r2, [pc, #96]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801baa2:	f043 0301 	orr.w	r3, r3, #1
 801baa6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801baaa:	e018      	b.n	801bade <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801baac:	4b15      	ldr	r3, [pc, #84]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801baae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bab2:	4a14      	ldr	r2, [pc, #80]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801bab4:	f043 0301 	orr.w	r3, r3, #1
 801bab8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801babc:	e00f      	b.n	801bade <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801babe:	4b11      	ldr	r3, [pc, #68]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801bac0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bac4:	4a0f      	ldr	r2, [pc, #60]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801bac6:	f023 0301 	bic.w	r3, r3, #1
 801baca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801bace:	4b0d      	ldr	r3, [pc, #52]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801bad0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bad4:	4a0b      	ldr	r2, [pc, #44]	@ (801bb04 <HAL_RCC_OscConfig+0x7b8>)
 801bad6:	f023 0304 	bic.w	r3, r3, #4
 801bada:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801bade:	687b      	ldr	r3, [r7, #4]
 801bae0:	689b      	ldr	r3, [r3, #8]
 801bae2:	2b00      	cmp	r3, #0
 801bae4:	d057      	beq.n	801bb96 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 801bae6:	f7f5 f911 	bl	8010d0c <HAL_GetTick>
 801baea:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801baec:	e00e      	b.n	801bb0c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801baee:	f7f5 f90d 	bl	8010d0c <HAL_GetTick>
 801baf2:	4602      	mov	r2, r0
 801baf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801baf6:	1ad3      	subs	r3, r2, r3
 801baf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 801bafc:	4293      	cmp	r3, r2
 801bafe:	d905      	bls.n	801bb0c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 801bb00:	2303      	movs	r3, #3
 801bb02:	e2f8      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
 801bb04:	46020c00 	.word	0x46020c00
 801bb08:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801bb0c:	4b9c      	ldr	r3, [pc, #624]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bb12:	f003 0302 	and.w	r3, r3, #2
 801bb16:	2b00      	cmp	r3, #0
 801bb18:	d0e9      	beq.n	801baee <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 801bb1a:	687b      	ldr	r3, [r7, #4]
 801bb1c:	689b      	ldr	r3, [r3, #8]
 801bb1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bb22:	2b00      	cmp	r3, #0
 801bb24:	d01b      	beq.n	801bb5e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801bb26:	4b96      	ldr	r3, [pc, #600]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bb2c:	4a94      	ldr	r2, [pc, #592]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bb32:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801bb36:	e00a      	b.n	801bb4e <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801bb38:	f7f5 f8e8 	bl	8010d0c <HAL_GetTick>
 801bb3c:	4602      	mov	r2, r0
 801bb3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb40:	1ad3      	subs	r3, r2, r3
 801bb42:	f241 3288 	movw	r2, #5000	@ 0x1388
 801bb46:	4293      	cmp	r3, r2
 801bb48:	d901      	bls.n	801bb4e <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 801bb4a:	2303      	movs	r3, #3
 801bb4c:	e2d3      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 801bb4e:	4b8c      	ldr	r3, [pc, #560]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bb54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	d0ed      	beq.n	801bb38 <HAL_RCC_OscConfig+0x7ec>
 801bb5c:	e053      	b.n	801bc06 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801bb5e:	4b88      	ldr	r3, [pc, #544]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bb64:	4a86      	ldr	r2, [pc, #536]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801bb6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801bb6e:	e00a      	b.n	801bb86 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801bb70:	f7f5 f8cc 	bl	8010d0c <HAL_GetTick>
 801bb74:	4602      	mov	r2, r0
 801bb76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bb78:	1ad3      	subs	r3, r2, r3
 801bb7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801bb7e:	4293      	cmp	r3, r2
 801bb80:	d901      	bls.n	801bb86 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 801bb82:	2303      	movs	r3, #3
 801bb84:	e2b7      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801bb86:	4b7e      	ldr	r3, [pc, #504]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bb88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bb8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801bb90:	2b00      	cmp	r3, #0
 801bb92:	d1ed      	bne.n	801bb70 <HAL_RCC_OscConfig+0x824>
 801bb94:	e037      	b.n	801bc06 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 801bb96:	f7f5 f8b9 	bl	8010d0c <HAL_GetTick>
 801bb9a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801bb9c:	e00a      	b.n	801bbb4 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801bb9e:	f7f5 f8b5 	bl	8010d0c <HAL_GetTick>
 801bba2:	4602      	mov	r2, r0
 801bba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bba6:	1ad3      	subs	r3, r2, r3
 801bba8:	f241 3288 	movw	r2, #5000	@ 0x1388
 801bbac:	4293      	cmp	r3, r2
 801bbae:	d901      	bls.n	801bbb4 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 801bbb0:	2303      	movs	r3, #3
 801bbb2:	e2a0      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801bbb4:	4b72      	ldr	r3, [pc, #456]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bbb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bbba:	f003 0302 	and.w	r3, r3, #2
 801bbbe:	2b00      	cmp	r3, #0
 801bbc0:	d1ed      	bne.n	801bb9e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 801bbc2:	4b6f      	ldr	r3, [pc, #444]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bbc4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bbc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bbcc:	2b00      	cmp	r3, #0
 801bbce:	d01a      	beq.n	801bc06 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801bbd0:	4b6b      	ldr	r3, [pc, #428]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bbd2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bbd6:	4a6a      	ldr	r2, [pc, #424]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bbd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801bbdc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801bbe0:	e00a      	b.n	801bbf8 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801bbe2:	f7f5 f893 	bl	8010d0c <HAL_GetTick>
 801bbe6:	4602      	mov	r2, r0
 801bbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bbea:	1ad3      	subs	r3, r2, r3
 801bbec:	f241 3288 	movw	r2, #5000	@ 0x1388
 801bbf0:	4293      	cmp	r3, r2
 801bbf2:	d901      	bls.n	801bbf8 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 801bbf4:	2303      	movs	r3, #3
 801bbf6:	e27e      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801bbf8:	4b61      	ldr	r3, [pc, #388]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bbfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801bbfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801bc02:	2b00      	cmp	r3, #0
 801bc04:	d1ed      	bne.n	801bbe2 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801bc06:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801bc0a:	2b01      	cmp	r3, #1
 801bc0c:	d107      	bne.n	801bc1e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801bc0e:	4b5c      	ldr	r3, [pc, #368]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801bc14:	4a5a      	ldr	r2, [pc, #360]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc16:	f023 0304 	bic.w	r3, r3, #4
 801bc1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801bc1e:	687b      	ldr	r3, [r7, #4]
 801bc20:	681b      	ldr	r3, [r3, #0]
 801bc22:	f003 0320 	and.w	r3, r3, #32
 801bc26:	2b00      	cmp	r3, #0
 801bc28:	d036      	beq.n	801bc98 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 801bc2a:	687b      	ldr	r3, [r7, #4]
 801bc2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801bc2e:	2b00      	cmp	r3, #0
 801bc30:	d019      	beq.n	801bc66 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 801bc32:	4b53      	ldr	r3, [pc, #332]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc34:	681b      	ldr	r3, [r3, #0]
 801bc36:	4a52      	ldr	r2, [pc, #328]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801bc3c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bc3e:	f7f5 f865 	bl	8010d0c <HAL_GetTick>
 801bc42:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 801bc44:	e008      	b.n	801bc58 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801bc46:	f7f5 f861 	bl	8010d0c <HAL_GetTick>
 801bc4a:	4602      	mov	r2, r0
 801bc4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc4e:	1ad3      	subs	r3, r2, r3
 801bc50:	2b02      	cmp	r3, #2
 801bc52:	d901      	bls.n	801bc58 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 801bc54:	2303      	movs	r3, #3
 801bc56:	e24e      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 801bc58:	4b49      	ldr	r3, [pc, #292]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc5a:	681b      	ldr	r3, [r3, #0]
 801bc5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801bc60:	2b00      	cmp	r3, #0
 801bc62:	d0f0      	beq.n	801bc46 <HAL_RCC_OscConfig+0x8fa>
 801bc64:	e018      	b.n	801bc98 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 801bc66:	4b46      	ldr	r3, [pc, #280]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc68:	681b      	ldr	r3, [r3, #0]
 801bc6a:	4a45      	ldr	r2, [pc, #276]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801bc70:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bc72:	f7f5 f84b 	bl	8010d0c <HAL_GetTick>
 801bc76:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 801bc78:	e008      	b.n	801bc8c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 801bc7a:	f7f5 f847 	bl	8010d0c <HAL_GetTick>
 801bc7e:	4602      	mov	r2, r0
 801bc80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc82:	1ad3      	subs	r3, r2, r3
 801bc84:	2b02      	cmp	r3, #2
 801bc86:	d901      	bls.n	801bc8c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 801bc88:	2303      	movs	r3, #3
 801bc8a:	e234      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 801bc8c:	4b3c      	ldr	r3, [pc, #240]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bc8e:	681b      	ldr	r3, [r3, #0]
 801bc90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801bc94:	2b00      	cmp	r3, #0
 801bc96:	d1f0      	bne.n	801bc7a <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 801bc98:	687b      	ldr	r3, [r7, #4]
 801bc9a:	681b      	ldr	r3, [r3, #0]
 801bc9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801bca0:	2b00      	cmp	r3, #0
 801bca2:	d036      	beq.n	801bd12 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 801bca4:	687b      	ldr	r3, [r7, #4]
 801bca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	d019      	beq.n	801bce0 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 801bcac:	4b34      	ldr	r3, [pc, #208]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bcae:	681b      	ldr	r3, [r3, #0]
 801bcb0:	4a33      	ldr	r2, [pc, #204]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bcb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801bcb6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bcb8:	f7f5 f828 	bl	8010d0c <HAL_GetTick>
 801bcbc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 801bcbe:	e008      	b.n	801bcd2 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 801bcc0:	f7f5 f824 	bl	8010d0c <HAL_GetTick>
 801bcc4:	4602      	mov	r2, r0
 801bcc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bcc8:	1ad3      	subs	r3, r2, r3
 801bcca:	2b02      	cmp	r3, #2
 801bccc:	d901      	bls.n	801bcd2 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 801bcce:	2303      	movs	r3, #3
 801bcd0:	e211      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 801bcd2:	4b2b      	ldr	r3, [pc, #172]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bcd4:	681b      	ldr	r3, [r3, #0]
 801bcd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801bcda:	2b00      	cmp	r3, #0
 801bcdc:	d0f0      	beq.n	801bcc0 <HAL_RCC_OscConfig+0x974>
 801bcde:	e018      	b.n	801bd12 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 801bce0:	4b27      	ldr	r3, [pc, #156]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bce2:	681b      	ldr	r3, [r3, #0]
 801bce4:	4a26      	ldr	r2, [pc, #152]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bce6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801bcea:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bcec:	f7f5 f80e 	bl	8010d0c <HAL_GetTick>
 801bcf0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 801bcf2:	e008      	b.n	801bd06 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 801bcf4:	f7f5 f80a 	bl	8010d0c <HAL_GetTick>
 801bcf8:	4602      	mov	r2, r0
 801bcfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bcfc:	1ad3      	subs	r3, r2, r3
 801bcfe:	2b02      	cmp	r3, #2
 801bd00:	d901      	bls.n	801bd06 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 801bd02:	2303      	movs	r3, #3
 801bd04:	e1f7      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 801bd06:	4b1e      	ldr	r3, [pc, #120]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd08:	681b      	ldr	r3, [r3, #0]
 801bd0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801bd0e:	2b00      	cmp	r3, #0
 801bd10:	d1f0      	bne.n	801bcf4 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 801bd12:	687b      	ldr	r3, [r7, #4]
 801bd14:	681b      	ldr	r3, [r3, #0]
 801bd16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d07f      	beq.n	801be1e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 801bd1e:	687b      	ldr	r3, [r7, #4]
 801bd20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bd22:	2b00      	cmp	r3, #0
 801bd24:	d062      	beq.n	801bdec <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 801bd26:	4b16      	ldr	r3, [pc, #88]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd28:	689b      	ldr	r3, [r3, #8]
 801bd2a:	4a15      	ldr	r2, [pc, #84]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801bd30:	6093      	str	r3, [r2, #8]
 801bd32:	4b13      	ldr	r3, [pc, #76]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd34:	689b      	ldr	r3, [r3, #8]
 801bd36:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 801bd3a:	687b      	ldr	r3, [r7, #4]
 801bd3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bd3e:	4910      	ldr	r1, [pc, #64]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd40:	4313      	orrs	r3, r2
 801bd42:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 801bd44:	687b      	ldr	r3, [r7, #4]
 801bd46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd48:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801bd4c:	d309      	bcc.n	801bd62 <HAL_RCC_OscConfig+0xa16>
 801bd4e:	4b0c      	ldr	r3, [pc, #48]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd50:	68db      	ldr	r3, [r3, #12]
 801bd52:	f023 021f 	bic.w	r2, r3, #31
 801bd56:	687b      	ldr	r3, [r7, #4]
 801bd58:	6a1b      	ldr	r3, [r3, #32]
 801bd5a:	4909      	ldr	r1, [pc, #36]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd5c:	4313      	orrs	r3, r2
 801bd5e:	60cb      	str	r3, [r1, #12]
 801bd60:	e02a      	b.n	801bdb8 <HAL_RCC_OscConfig+0xa6c>
 801bd62:	687b      	ldr	r3, [r7, #4]
 801bd64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd66:	2b00      	cmp	r3, #0
 801bd68:	da0c      	bge.n	801bd84 <HAL_RCC_OscConfig+0xa38>
 801bd6a:	4b05      	ldr	r3, [pc, #20]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd6c:	68db      	ldr	r3, [r3, #12]
 801bd6e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 801bd72:	687b      	ldr	r3, [r7, #4]
 801bd74:	6a1b      	ldr	r3, [r3, #32]
 801bd76:	015b      	lsls	r3, r3, #5
 801bd78:	4901      	ldr	r1, [pc, #4]	@ (801bd80 <HAL_RCC_OscConfig+0xa34>)
 801bd7a:	4313      	orrs	r3, r2
 801bd7c:	60cb      	str	r3, [r1, #12]
 801bd7e:	e01b      	b.n	801bdb8 <HAL_RCC_OscConfig+0xa6c>
 801bd80:	46020c00 	.word	0x46020c00
 801bd84:	687b      	ldr	r3, [r7, #4]
 801bd86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bd88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801bd8c:	d30a      	bcc.n	801bda4 <HAL_RCC_OscConfig+0xa58>
 801bd8e:	4ba1      	ldr	r3, [pc, #644]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bd90:	68db      	ldr	r3, [r3, #12]
 801bd92:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 801bd96:	687b      	ldr	r3, [r7, #4]
 801bd98:	6a1b      	ldr	r3, [r3, #32]
 801bd9a:	029b      	lsls	r3, r3, #10
 801bd9c:	499d      	ldr	r1, [pc, #628]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bd9e:	4313      	orrs	r3, r2
 801bda0:	60cb      	str	r3, [r1, #12]
 801bda2:	e009      	b.n	801bdb8 <HAL_RCC_OscConfig+0xa6c>
 801bda4:	4b9b      	ldr	r3, [pc, #620]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bda6:	68db      	ldr	r3, [r3, #12]
 801bda8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 801bdac:	687b      	ldr	r3, [r7, #4]
 801bdae:	6a1b      	ldr	r3, [r3, #32]
 801bdb0:	03db      	lsls	r3, r3, #15
 801bdb2:	4998      	ldr	r1, [pc, #608]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bdb4:	4313      	orrs	r3, r2
 801bdb6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 801bdb8:	4b96      	ldr	r3, [pc, #600]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bdba:	681b      	ldr	r3, [r3, #0]
 801bdbc:	4a95      	ldr	r2, [pc, #596]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bdbe:	f043 0310 	orr.w	r3, r3, #16
 801bdc2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bdc4:	f7f4 ffa2 	bl	8010d0c <HAL_GetTick>
 801bdc8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 801bdca:	e008      	b.n	801bdde <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 801bdcc:	f7f4 ff9e 	bl	8010d0c <HAL_GetTick>
 801bdd0:	4602      	mov	r2, r0
 801bdd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bdd4:	1ad3      	subs	r3, r2, r3
 801bdd6:	2b02      	cmp	r3, #2
 801bdd8:	d901      	bls.n	801bdde <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 801bdda:	2303      	movs	r3, #3
 801bddc:	e18b      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 801bdde:	4b8d      	ldr	r3, [pc, #564]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bde0:	681b      	ldr	r3, [r3, #0]
 801bde2:	f003 0320 	and.w	r3, r3, #32
 801bde6:	2b00      	cmp	r3, #0
 801bde8:	d0f0      	beq.n	801bdcc <HAL_RCC_OscConfig+0xa80>
 801bdea:	e018      	b.n	801be1e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 801bdec:	4b89      	ldr	r3, [pc, #548]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bdee:	681b      	ldr	r3, [r3, #0]
 801bdf0:	4a88      	ldr	r2, [pc, #544]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bdf2:	f023 0310 	bic.w	r3, r3, #16
 801bdf6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 801bdf8:	f7f4 ff88 	bl	8010d0c <HAL_GetTick>
 801bdfc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 801bdfe:	e008      	b.n	801be12 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 801be00:	f7f4 ff84 	bl	8010d0c <HAL_GetTick>
 801be04:	4602      	mov	r2, r0
 801be06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be08:	1ad3      	subs	r3, r2, r3
 801be0a:	2b02      	cmp	r3, #2
 801be0c:	d901      	bls.n	801be12 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 801be0e:	2303      	movs	r3, #3
 801be10:	e171      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 801be12:	4b80      	ldr	r3, [pc, #512]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be14:	681b      	ldr	r3, [r3, #0]
 801be16:	f003 0320 	and.w	r3, r3, #32
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d1f0      	bne.n	801be00 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801be1e:	687b      	ldr	r3, [r7, #4]
 801be20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801be22:	2b00      	cmp	r3, #0
 801be24:	f000 8166 	beq.w	801c0f4 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 801be28:	2300      	movs	r3, #0
 801be2a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801be2e:	4b79      	ldr	r3, [pc, #484]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be30:	69db      	ldr	r3, [r3, #28]
 801be32:	f003 030c 	and.w	r3, r3, #12
 801be36:	2b0c      	cmp	r3, #12
 801be38:	f000 80f2 	beq.w	801c020 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801be3c:	687b      	ldr	r3, [r7, #4]
 801be3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801be40:	2b02      	cmp	r3, #2
 801be42:	f040 80c5 	bne.w	801bfd0 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 801be46:	4b73      	ldr	r3, [pc, #460]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be48:	681b      	ldr	r3, [r3, #0]
 801be4a:	4a72      	ldr	r2, [pc, #456]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801be50:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801be52:	f7f4 ff5b 	bl	8010d0c <HAL_GetTick>
 801be56:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801be58:	e008      	b.n	801be6c <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801be5a:	f7f4 ff57 	bl	8010d0c <HAL_GetTick>
 801be5e:	4602      	mov	r2, r0
 801be60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be62:	1ad3      	subs	r3, r2, r3
 801be64:	2b02      	cmp	r3, #2
 801be66:	d901      	bls.n	801be6c <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 801be68:	2303      	movs	r3, #3
 801be6a:	e144      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801be6c:	4b69      	ldr	r3, [pc, #420]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be6e:	681b      	ldr	r3, [r3, #0]
 801be70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801be74:	2b00      	cmp	r3, #0
 801be76:	d1f0      	bne.n	801be5a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801be78:	4b66      	ldr	r3, [pc, #408]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801be7e:	f003 0304 	and.w	r3, r3, #4
 801be82:	2b00      	cmp	r3, #0
 801be84:	d111      	bne.n	801beaa <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 801be86:	4b63      	ldr	r3, [pc, #396]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801be8c:	4a61      	ldr	r2, [pc, #388]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be8e:	f043 0304 	orr.w	r3, r3, #4
 801be92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801be96:	4b5f      	ldr	r3, [pc, #380]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801be98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801be9c:	f003 0304 	and.w	r3, r3, #4
 801bea0:	60fb      	str	r3, [r7, #12]
 801bea2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 801bea4:	2301      	movs	r3, #1
 801bea6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 801beaa:	4b5b      	ldr	r3, [pc, #364]	@ (801c018 <HAL_RCC_OscConfig+0xccc>)
 801beac:	68db      	ldr	r3, [r3, #12]
 801beae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801beb2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801beb6:	d102      	bne.n	801bebe <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 801beb8:	2301      	movs	r3, #1
 801beba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 801bebe:	4b56      	ldr	r3, [pc, #344]	@ (801c018 <HAL_RCC_OscConfig+0xccc>)
 801bec0:	68db      	ldr	r3, [r3, #12]
 801bec2:	4a55      	ldr	r2, [pc, #340]	@ (801c018 <HAL_RCC_OscConfig+0xccc>)
 801bec4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801bec8:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 801beca:	4b52      	ldr	r3, [pc, #328]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801becc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bece:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801bed2:	f023 0303 	bic.w	r3, r3, #3
 801bed6:	687a      	ldr	r2, [r7, #4]
 801bed8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 801beda:	687a      	ldr	r2, [r7, #4]
 801bedc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 801bede:	3a01      	subs	r2, #1
 801bee0:	0212      	lsls	r2, r2, #8
 801bee2:	4311      	orrs	r1, r2
 801bee4:	687a      	ldr	r2, [r7, #4]
 801bee6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 801bee8:	430a      	orrs	r2, r1
 801beea:	494a      	ldr	r1, [pc, #296]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801beec:	4313      	orrs	r3, r2
 801beee:	628b      	str	r3, [r1, #40]	@ 0x28
 801bef0:	4b48      	ldr	r3, [pc, #288]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bef2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801bef4:	4b49      	ldr	r3, [pc, #292]	@ (801c01c <HAL_RCC_OscConfig+0xcd0>)
 801bef6:	4013      	ands	r3, r2
 801bef8:	687a      	ldr	r2, [r7, #4]
 801befa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801befc:	3a01      	subs	r2, #1
 801befe:	f3c2 0108 	ubfx	r1, r2, #0, #9
 801bf02:	687a      	ldr	r2, [r7, #4]
 801bf04:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 801bf06:	3a01      	subs	r2, #1
 801bf08:	0252      	lsls	r2, r2, #9
 801bf0a:	b292      	uxth	r2, r2
 801bf0c:	4311      	orrs	r1, r2
 801bf0e:	687a      	ldr	r2, [r7, #4]
 801bf10:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801bf12:	3a01      	subs	r2, #1
 801bf14:	0412      	lsls	r2, r2, #16
 801bf16:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 801bf1a:	4311      	orrs	r1, r2
 801bf1c:	687a      	ldr	r2, [r7, #4]
 801bf1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 801bf20:	3a01      	subs	r2, #1
 801bf22:	0612      	lsls	r2, r2, #24
 801bf24:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 801bf28:	430a      	orrs	r2, r1
 801bf2a:	493a      	ldr	r1, [pc, #232]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf2c:	4313      	orrs	r3, r2
 801bf2e:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 801bf30:	4b38      	ldr	r3, [pc, #224]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf34:	4a37      	ldr	r2, [pc, #220]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf36:	f023 0310 	bic.w	r3, r3, #16
 801bf3a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 801bf3c:	687b      	ldr	r3, [r7, #4]
 801bf3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801bf40:	4a34      	ldr	r2, [pc, #208]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf42:	00db      	lsls	r3, r3, #3
 801bf44:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 801bf46:	4b33      	ldr	r3, [pc, #204]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf4a:	4a32      	ldr	r2, [pc, #200]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf4c:	f043 0310 	orr.w	r3, r3, #16
 801bf50:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 801bf52:	4b30      	ldr	r3, [pc, #192]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf56:	f023 020c 	bic.w	r2, r3, #12
 801bf5a:	687b      	ldr	r3, [r7, #4]
 801bf5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801bf5e:	492d      	ldr	r1, [pc, #180]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf60:	4313      	orrs	r3, r2
 801bf62:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 801bf64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801bf68:	2b01      	cmp	r3, #1
 801bf6a:	d105      	bne.n	801bf78 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 801bf6c:	4b2a      	ldr	r3, [pc, #168]	@ (801c018 <HAL_RCC_OscConfig+0xccc>)
 801bf6e:	68db      	ldr	r3, [r3, #12]
 801bf70:	4a29      	ldr	r2, [pc, #164]	@ (801c018 <HAL_RCC_OscConfig+0xccc>)
 801bf72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801bf76:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 801bf78:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 801bf7c:	2b01      	cmp	r3, #1
 801bf7e:	d107      	bne.n	801bf90 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 801bf80:	4b24      	ldr	r3, [pc, #144]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801bf86:	4a23      	ldr	r2, [pc, #140]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf88:	f023 0304 	bic.w	r3, r3, #4
 801bf8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 801bf90:	4b20      	ldr	r3, [pc, #128]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	4a1f      	ldr	r2, [pc, #124]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bf96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801bf9a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801bf9c:	f7f4 feb6 	bl	8010d0c <HAL_GetTick>
 801bfa0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 801bfa2:	e008      	b.n	801bfb6 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801bfa4:	f7f4 feb2 	bl	8010d0c <HAL_GetTick>
 801bfa8:	4602      	mov	r2, r0
 801bfaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfac:	1ad3      	subs	r3, r2, r3
 801bfae:	2b02      	cmp	r3, #2
 801bfb0:	d901      	bls.n	801bfb6 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 801bfb2:	2303      	movs	r3, #3
 801bfb4:	e09f      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 801bfb6:	4b17      	ldr	r3, [pc, #92]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bfb8:	681b      	ldr	r3, [r3, #0]
 801bfba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d0f0      	beq.n	801bfa4 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801bfc2:	4b14      	ldr	r3, [pc, #80]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bfc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bfc6:	4a13      	ldr	r2, [pc, #76]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bfc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801bfcc:	6293      	str	r3, [r2, #40]	@ 0x28
 801bfce:	e091      	b.n	801c0f4 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 801bfd0:	4b10      	ldr	r3, [pc, #64]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bfd2:	681b      	ldr	r3, [r3, #0]
 801bfd4:	4a0f      	ldr	r2, [pc, #60]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bfd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801bfda:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 801bfdc:	f7f4 fe96 	bl	8010d0c <HAL_GetTick>
 801bfe0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801bfe2:	e008      	b.n	801bff6 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801bfe4:	f7f4 fe92 	bl	8010d0c <HAL_GetTick>
 801bfe8:	4602      	mov	r2, r0
 801bfea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bfec:	1ad3      	subs	r3, r2, r3
 801bfee:	2b02      	cmp	r3, #2
 801bff0:	d901      	bls.n	801bff6 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 801bff2:	2303      	movs	r3, #3
 801bff4:	e07f      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 801bff6:	4b07      	ldr	r3, [pc, #28]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801bff8:	681b      	ldr	r3, [r3, #0]
 801bffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801bffe:	2b00      	cmp	r3, #0
 801c000:	d1f0      	bne.n	801bfe4 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 801c002:	4b04      	ldr	r3, [pc, #16]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801c004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c006:	4a03      	ldr	r2, [pc, #12]	@ (801c014 <HAL_RCC_OscConfig+0xcc8>)
 801c008:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 801c00c:	f023 0303 	bic.w	r3, r3, #3
 801c010:	6293      	str	r3, [r2, #40]	@ 0x28
 801c012:	e06f      	b.n	801c0f4 <HAL_RCC_OscConfig+0xda8>
 801c014:	46020c00 	.word	0x46020c00
 801c018:	46020800 	.word	0x46020800
 801c01c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 801c020:	4b37      	ldr	r3, [pc, #220]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c024:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 801c026:	4b36      	ldr	r3, [pc, #216]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c02a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c030:	2b01      	cmp	r3, #1
 801c032:	d039      	beq.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 801c034:	69fb      	ldr	r3, [r7, #28]
 801c036:	f003 0203 	and.w	r2, r3, #3
 801c03a:	687b      	ldr	r3, [r7, #4]
 801c03c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801c03e:	429a      	cmp	r2, r3
 801c040:	d132      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 801c042:	69fb      	ldr	r3, [r7, #28]
 801c044:	0a1b      	lsrs	r3, r3, #8
 801c046:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 801c04a:	687b      	ldr	r3, [r7, #4]
 801c04c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c04e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 801c050:	429a      	cmp	r2, r3
 801c052:	d129      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 801c054:	69fb      	ldr	r3, [r7, #28]
 801c056:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 801c05a:	687b      	ldr	r3, [r7, #4]
 801c05c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 801c05e:	429a      	cmp	r2, r3
 801c060:	d122      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801c062:	69bb      	ldr	r3, [r7, #24]
 801c064:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801c068:	687b      	ldr	r3, [r7, #4]
 801c06a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801c06c:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 801c06e:	429a      	cmp	r2, r3
 801c070:	d11a      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 801c072:	69bb      	ldr	r3, [r7, #24]
 801c074:	0a5b      	lsrs	r3, r3, #9
 801c076:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801c07a:	687b      	ldr	r3, [r7, #4]
 801c07c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801c07e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801c080:	429a      	cmp	r2, r3
 801c082:	d111      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 801c084:	69bb      	ldr	r3, [r7, #24]
 801c086:	0c1b      	lsrs	r3, r3, #16
 801c088:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801c08c:	687b      	ldr	r3, [r7, #4]
 801c08e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c090:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801c092:	429a      	cmp	r2, r3
 801c094:	d108      	bne.n	801c0a8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 801c096:	69bb      	ldr	r3, [r7, #24]
 801c098:	0e1b      	lsrs	r3, r3, #24
 801c09a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 801c09e:	687b      	ldr	r3, [r7, #4]
 801c0a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c0a2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 801c0a4:	429a      	cmp	r2, r3
 801c0a6:	d001      	beq.n	801c0ac <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 801c0a8:	2301      	movs	r3, #1
 801c0aa:	e024      	b.n	801c0f6 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 801c0ac:	4b14      	ldr	r3, [pc, #80]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c0b0:	08db      	lsrs	r3, r3, #3
 801c0b2:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 801c0b6:	687b      	ldr	r3, [r7, #4]
 801c0b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 801c0ba:	429a      	cmp	r2, r3
 801c0bc:	d01a      	beq.n	801c0f4 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 801c0be:	4b10      	ldr	r3, [pc, #64]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c0c2:	4a0f      	ldr	r2, [pc, #60]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0c4:	f023 0310 	bic.w	r3, r3, #16
 801c0c8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801c0ca:	f7f4 fe1f 	bl	8010d0c <HAL_GetTick>
 801c0ce:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 801c0d0:	bf00      	nop
 801c0d2:	f7f4 fe1b 	bl	8010d0c <HAL_GetTick>
 801c0d6:	4602      	mov	r2, r0
 801c0d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c0da:	4293      	cmp	r3, r2
 801c0dc:	d0f9      	beq.n	801c0d2 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 801c0de:	687b      	ldr	r3, [r7, #4]
 801c0e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801c0e2:	4a07      	ldr	r2, [pc, #28]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0e4:	00db      	lsls	r3, r3, #3
 801c0e6:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 801c0e8:	4b05      	ldr	r3, [pc, #20]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c0ec:	4a04      	ldr	r2, [pc, #16]	@ (801c100 <HAL_RCC_OscConfig+0xdb4>)
 801c0ee:	f043 0310 	orr.w	r3, r3, #16
 801c0f2:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 801c0f4:	2300      	movs	r3, #0
}
 801c0f6:	4618      	mov	r0, r3
 801c0f8:	3738      	adds	r7, #56	@ 0x38
 801c0fa:	46bd      	mov	sp, r7
 801c0fc:	bd80      	pop	{r7, pc}
 801c0fe:	bf00      	nop
 801c100:	46020c00 	.word	0x46020c00

0801c104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 801c104:	b580      	push	{r7, lr}
 801c106:	b086      	sub	sp, #24
 801c108:	af00      	add	r7, sp, #0
 801c10a:	6078      	str	r0, [r7, #4]
 801c10c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	2b00      	cmp	r3, #0
 801c112:	d101      	bne.n	801c118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801c114:	2301      	movs	r3, #1
 801c116:	e1d9      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 801c118:	4b9b      	ldr	r3, [pc, #620]	@ (801c388 <HAL_RCC_ClockConfig+0x284>)
 801c11a:	681b      	ldr	r3, [r3, #0]
 801c11c:	f003 030f 	and.w	r3, r3, #15
 801c120:	683a      	ldr	r2, [r7, #0]
 801c122:	429a      	cmp	r2, r3
 801c124:	d910      	bls.n	801c148 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801c126:	4b98      	ldr	r3, [pc, #608]	@ (801c388 <HAL_RCC_ClockConfig+0x284>)
 801c128:	681b      	ldr	r3, [r3, #0]
 801c12a:	f023 020f 	bic.w	r2, r3, #15
 801c12e:	4996      	ldr	r1, [pc, #600]	@ (801c388 <HAL_RCC_ClockConfig+0x284>)
 801c130:	683b      	ldr	r3, [r7, #0]
 801c132:	4313      	orrs	r3, r2
 801c134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801c136:	4b94      	ldr	r3, [pc, #592]	@ (801c388 <HAL_RCC_ClockConfig+0x284>)
 801c138:	681b      	ldr	r3, [r3, #0]
 801c13a:	f003 030f 	and.w	r3, r3, #15
 801c13e:	683a      	ldr	r2, [r7, #0]
 801c140:	429a      	cmp	r2, r3
 801c142:	d001      	beq.n	801c148 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 801c144:	2301      	movs	r3, #1
 801c146:	e1c1      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 801c148:	687b      	ldr	r3, [r7, #4]
 801c14a:	681b      	ldr	r3, [r3, #0]
 801c14c:	f003 0310 	and.w	r3, r3, #16
 801c150:	2b00      	cmp	r3, #0
 801c152:	d010      	beq.n	801c176 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 801c154:	687b      	ldr	r3, [r7, #4]
 801c156:	695a      	ldr	r2, [r3, #20]
 801c158:	4b8c      	ldr	r3, [pc, #560]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c15c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c160:	429a      	cmp	r2, r3
 801c162:	d908      	bls.n	801c176 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 801c164:	4b89      	ldr	r3, [pc, #548]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c168:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	695b      	ldr	r3, [r3, #20]
 801c170:	4986      	ldr	r1, [pc, #536]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c172:	4313      	orrs	r3, r2
 801c174:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801c176:	687b      	ldr	r3, [r7, #4]
 801c178:	681b      	ldr	r3, [r3, #0]
 801c17a:	f003 0308 	and.w	r3, r3, #8
 801c17e:	2b00      	cmp	r3, #0
 801c180:	d012      	beq.n	801c1a8 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 801c182:	687b      	ldr	r3, [r7, #4]
 801c184:	691a      	ldr	r2, [r3, #16]
 801c186:	4b81      	ldr	r3, [pc, #516]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c188:	6a1b      	ldr	r3, [r3, #32]
 801c18a:	091b      	lsrs	r3, r3, #4
 801c18c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c190:	429a      	cmp	r2, r3
 801c192:	d909      	bls.n	801c1a8 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 801c194:	4b7d      	ldr	r3, [pc, #500]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c196:	6a1b      	ldr	r3, [r3, #32]
 801c198:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801c19c:	687b      	ldr	r3, [r7, #4]
 801c19e:	691b      	ldr	r3, [r3, #16]
 801c1a0:	011b      	lsls	r3, r3, #4
 801c1a2:	497a      	ldr	r1, [pc, #488]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1a4:	4313      	orrs	r3, r2
 801c1a6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801c1a8:	687b      	ldr	r3, [r7, #4]
 801c1aa:	681b      	ldr	r3, [r3, #0]
 801c1ac:	f003 0304 	and.w	r3, r3, #4
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d010      	beq.n	801c1d6 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 801c1b4:	687b      	ldr	r3, [r7, #4]
 801c1b6:	68da      	ldr	r2, [r3, #12]
 801c1b8:	4b74      	ldr	r3, [pc, #464]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1ba:	6a1b      	ldr	r3, [r3, #32]
 801c1bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c1c0:	429a      	cmp	r2, r3
 801c1c2:	d908      	bls.n	801c1d6 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 801c1c4:	4b71      	ldr	r3, [pc, #452]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1c6:	6a1b      	ldr	r3, [r3, #32]
 801c1c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c1cc:	687b      	ldr	r3, [r7, #4]
 801c1ce:	68db      	ldr	r3, [r3, #12]
 801c1d0:	496e      	ldr	r1, [pc, #440]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1d2:	4313      	orrs	r3, r2
 801c1d4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801c1d6:	687b      	ldr	r3, [r7, #4]
 801c1d8:	681b      	ldr	r3, [r3, #0]
 801c1da:	f003 0302 	and.w	r3, r3, #2
 801c1de:	2b00      	cmp	r3, #0
 801c1e0:	d010      	beq.n	801c204 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 801c1e2:	687b      	ldr	r3, [r7, #4]
 801c1e4:	689a      	ldr	r2, [r3, #8]
 801c1e6:	4b69      	ldr	r3, [pc, #420]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1e8:	6a1b      	ldr	r3, [r3, #32]
 801c1ea:	f003 030f 	and.w	r3, r3, #15
 801c1ee:	429a      	cmp	r2, r3
 801c1f0:	d908      	bls.n	801c204 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 801c1f2:	4b66      	ldr	r3, [pc, #408]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c1f4:	6a1b      	ldr	r3, [r3, #32]
 801c1f6:	f023 020f 	bic.w	r2, r3, #15
 801c1fa:	687b      	ldr	r3, [r7, #4]
 801c1fc:	689b      	ldr	r3, [r3, #8]
 801c1fe:	4963      	ldr	r1, [pc, #396]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c200:	4313      	orrs	r3, r2
 801c202:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801c204:	687b      	ldr	r3, [r7, #4]
 801c206:	681b      	ldr	r3, [r3, #0]
 801c208:	f003 0301 	and.w	r3, r3, #1
 801c20c:	2b00      	cmp	r3, #0
 801c20e:	f000 80d2 	beq.w	801c3b6 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 801c212:	2300      	movs	r3, #0
 801c214:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801c216:	687b      	ldr	r3, [r7, #4]
 801c218:	685b      	ldr	r3, [r3, #4]
 801c21a:	2b03      	cmp	r3, #3
 801c21c:	d143      	bne.n	801c2a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801c21e:	4b5b      	ldr	r3, [pc, #364]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c220:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c224:	f003 0304 	and.w	r3, r3, #4
 801c228:	2b00      	cmp	r3, #0
 801c22a:	d110      	bne.n	801c24e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 801c22c:	4b57      	ldr	r3, [pc, #348]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c22e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c232:	4a56      	ldr	r2, [pc, #344]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c234:	f043 0304 	orr.w	r3, r3, #4
 801c238:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801c23c:	4b53      	ldr	r3, [pc, #332]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c23e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c242:	f003 0304 	and.w	r3, r3, #4
 801c246:	60bb      	str	r3, [r7, #8]
 801c248:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 801c24a:	2301      	movs	r3, #1
 801c24c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 801c24e:	f7f4 fd5d 	bl	8010d0c <HAL_GetTick>
 801c252:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 801c254:	4b4e      	ldr	r3, [pc, #312]	@ (801c390 <HAL_RCC_ClockConfig+0x28c>)
 801c256:	68db      	ldr	r3, [r3, #12]
 801c258:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801c25c:	2b00      	cmp	r3, #0
 801c25e:	d00f      	beq.n	801c280 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 801c260:	e008      	b.n	801c274 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 801c262:	f7f4 fd53 	bl	8010d0c <HAL_GetTick>
 801c266:	4602      	mov	r2, r0
 801c268:	693b      	ldr	r3, [r7, #16]
 801c26a:	1ad3      	subs	r3, r2, r3
 801c26c:	2b02      	cmp	r3, #2
 801c26e:	d901      	bls.n	801c274 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 801c270:	2303      	movs	r3, #3
 801c272:	e12b      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 801c274:	4b46      	ldr	r3, [pc, #280]	@ (801c390 <HAL_RCC_ClockConfig+0x28c>)
 801c276:	68db      	ldr	r3, [r3, #12]
 801c278:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801c27c:	2b00      	cmp	r3, #0
 801c27e:	d0f0      	beq.n	801c262 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 801c280:	7dfb      	ldrb	r3, [r7, #23]
 801c282:	2b01      	cmp	r3, #1
 801c284:	d107      	bne.n	801c296 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 801c286:	4b41      	ldr	r3, [pc, #260]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c288:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c28c:	4a3f      	ldr	r2, [pc, #252]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c28e:	f023 0304 	bic.w	r3, r3, #4
 801c292:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 801c296:	4b3d      	ldr	r3, [pc, #244]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c298:	681b      	ldr	r3, [r3, #0]
 801c29a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801c29e:	2b00      	cmp	r3, #0
 801c2a0:	d121      	bne.n	801c2e6 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 801c2a2:	2301      	movs	r3, #1
 801c2a4:	e112      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801c2a6:	687b      	ldr	r3, [r7, #4]
 801c2a8:	685b      	ldr	r3, [r3, #4]
 801c2aa:	2b02      	cmp	r3, #2
 801c2ac:	d107      	bne.n	801c2be <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801c2ae:	4b37      	ldr	r3, [pc, #220]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c2b0:	681b      	ldr	r3, [r3, #0]
 801c2b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801c2b6:	2b00      	cmp	r3, #0
 801c2b8:	d115      	bne.n	801c2e6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 801c2ba:	2301      	movs	r3, #1
 801c2bc:	e106      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801c2be:	687b      	ldr	r3, [r7, #4]
 801c2c0:	685b      	ldr	r3, [r3, #4]
 801c2c2:	2b00      	cmp	r3, #0
 801c2c4:	d107      	bne.n	801c2d6 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 801c2c6:	4b31      	ldr	r3, [pc, #196]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c2c8:	681b      	ldr	r3, [r3, #0]
 801c2ca:	f003 0304 	and.w	r3, r3, #4
 801c2ce:	2b00      	cmp	r3, #0
 801c2d0:	d109      	bne.n	801c2e6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 801c2d2:	2301      	movs	r3, #1
 801c2d4:	e0fa      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 801c2d6:	4b2d      	ldr	r3, [pc, #180]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c2d8:	681b      	ldr	r3, [r3, #0]
 801c2da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801c2de:	2b00      	cmp	r3, #0
 801c2e0:	d101      	bne.n	801c2e6 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 801c2e2:	2301      	movs	r3, #1
 801c2e4:	e0f2      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 801c2e6:	4b29      	ldr	r3, [pc, #164]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c2e8:	69db      	ldr	r3, [r3, #28]
 801c2ea:	f023 0203 	bic.w	r2, r3, #3
 801c2ee:	687b      	ldr	r3, [r7, #4]
 801c2f0:	685b      	ldr	r3, [r3, #4]
 801c2f2:	4926      	ldr	r1, [pc, #152]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c2f4:	4313      	orrs	r3, r2
 801c2f6:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 801c2f8:	f7f4 fd08 	bl	8010d0c <HAL_GetTick>
 801c2fc:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801c2fe:	687b      	ldr	r3, [r7, #4]
 801c300:	685b      	ldr	r3, [r3, #4]
 801c302:	2b03      	cmp	r3, #3
 801c304:	d112      	bne.n	801c32c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801c306:	e00a      	b.n	801c31e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801c308:	f7f4 fd00 	bl	8010d0c <HAL_GetTick>
 801c30c:	4602      	mov	r2, r0
 801c30e:	693b      	ldr	r3, [r7, #16]
 801c310:	1ad3      	subs	r3, r2, r3
 801c312:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c316:	4293      	cmp	r3, r2
 801c318:	d901      	bls.n	801c31e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 801c31a:	2303      	movs	r3, #3
 801c31c:	e0d6      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801c31e:	4b1b      	ldr	r3, [pc, #108]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c320:	69db      	ldr	r3, [r3, #28]
 801c322:	f003 030c 	and.w	r3, r3, #12
 801c326:	2b0c      	cmp	r3, #12
 801c328:	d1ee      	bne.n	801c308 <HAL_RCC_ClockConfig+0x204>
 801c32a:	e044      	b.n	801c3b6 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801c32c:	687b      	ldr	r3, [r7, #4]
 801c32e:	685b      	ldr	r3, [r3, #4]
 801c330:	2b02      	cmp	r3, #2
 801c332:	d112      	bne.n	801c35a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 801c334:	e00a      	b.n	801c34c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801c336:	f7f4 fce9 	bl	8010d0c <HAL_GetTick>
 801c33a:	4602      	mov	r2, r0
 801c33c:	693b      	ldr	r3, [r7, #16]
 801c33e:	1ad3      	subs	r3, r2, r3
 801c340:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c344:	4293      	cmp	r3, r2
 801c346:	d901      	bls.n	801c34c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 801c348:	2303      	movs	r3, #3
 801c34a:	e0bf      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 801c34c:	4b0f      	ldr	r3, [pc, #60]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c34e:	69db      	ldr	r3, [r3, #28]
 801c350:	f003 030c 	and.w	r3, r3, #12
 801c354:	2b08      	cmp	r3, #8
 801c356:	d1ee      	bne.n	801c336 <HAL_RCC_ClockConfig+0x232>
 801c358:	e02d      	b.n	801c3b6 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801c35a:	687b      	ldr	r3, [r7, #4]
 801c35c:	685b      	ldr	r3, [r3, #4]
 801c35e:	2b00      	cmp	r3, #0
 801c360:	d123      	bne.n	801c3aa <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 801c362:	e00a      	b.n	801c37a <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801c364:	f7f4 fcd2 	bl	8010d0c <HAL_GetTick>
 801c368:	4602      	mov	r2, r0
 801c36a:	693b      	ldr	r3, [r7, #16]
 801c36c:	1ad3      	subs	r3, r2, r3
 801c36e:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c372:	4293      	cmp	r3, r2
 801c374:	d901      	bls.n	801c37a <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 801c376:	2303      	movs	r3, #3
 801c378:	e0a8      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 801c37a:	4b04      	ldr	r3, [pc, #16]	@ (801c38c <HAL_RCC_ClockConfig+0x288>)
 801c37c:	69db      	ldr	r3, [r3, #28]
 801c37e:	f003 030c 	and.w	r3, r3, #12
 801c382:	2b00      	cmp	r3, #0
 801c384:	d1ee      	bne.n	801c364 <HAL_RCC_ClockConfig+0x260>
 801c386:	e016      	b.n	801c3b6 <HAL_RCC_ClockConfig+0x2b2>
 801c388:	40022000 	.word	0x40022000
 801c38c:	46020c00 	.word	0x46020c00
 801c390:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801c394:	f7f4 fcba 	bl	8010d0c <HAL_GetTick>
 801c398:	4602      	mov	r2, r0
 801c39a:	693b      	ldr	r3, [r7, #16]
 801c39c:	1ad3      	subs	r3, r2, r3
 801c39e:	f241 3288 	movw	r2, #5000	@ 0x1388
 801c3a2:	4293      	cmp	r3, r2
 801c3a4:	d901      	bls.n	801c3aa <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 801c3a6:	2303      	movs	r3, #3
 801c3a8:	e090      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 801c3aa:	4b4a      	ldr	r3, [pc, #296]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c3ac:	69db      	ldr	r3, [r3, #28]
 801c3ae:	f003 030c 	and.w	r3, r3, #12
 801c3b2:	2b04      	cmp	r3, #4
 801c3b4:	d1ee      	bne.n	801c394 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801c3b6:	687b      	ldr	r3, [r7, #4]
 801c3b8:	681b      	ldr	r3, [r3, #0]
 801c3ba:	f003 0302 	and.w	r3, r3, #2
 801c3be:	2b00      	cmp	r3, #0
 801c3c0:	d010      	beq.n	801c3e4 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 801c3c2:	687b      	ldr	r3, [r7, #4]
 801c3c4:	689a      	ldr	r2, [r3, #8]
 801c3c6:	4b43      	ldr	r3, [pc, #268]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c3c8:	6a1b      	ldr	r3, [r3, #32]
 801c3ca:	f003 030f 	and.w	r3, r3, #15
 801c3ce:	429a      	cmp	r2, r3
 801c3d0:	d208      	bcs.n	801c3e4 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 801c3d2:	4b40      	ldr	r3, [pc, #256]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c3d4:	6a1b      	ldr	r3, [r3, #32]
 801c3d6:	f023 020f 	bic.w	r2, r3, #15
 801c3da:	687b      	ldr	r3, [r7, #4]
 801c3dc:	689b      	ldr	r3, [r3, #8]
 801c3de:	493d      	ldr	r1, [pc, #244]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c3e0:	4313      	orrs	r3, r2
 801c3e2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801c3e4:	4b3c      	ldr	r3, [pc, #240]	@ (801c4d8 <HAL_RCC_ClockConfig+0x3d4>)
 801c3e6:	681b      	ldr	r3, [r3, #0]
 801c3e8:	f003 030f 	and.w	r3, r3, #15
 801c3ec:	683a      	ldr	r2, [r7, #0]
 801c3ee:	429a      	cmp	r2, r3
 801c3f0:	d210      	bcs.n	801c414 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801c3f2:	4b39      	ldr	r3, [pc, #228]	@ (801c4d8 <HAL_RCC_ClockConfig+0x3d4>)
 801c3f4:	681b      	ldr	r3, [r3, #0]
 801c3f6:	f023 020f 	bic.w	r2, r3, #15
 801c3fa:	4937      	ldr	r1, [pc, #220]	@ (801c4d8 <HAL_RCC_ClockConfig+0x3d4>)
 801c3fc:	683b      	ldr	r3, [r7, #0]
 801c3fe:	4313      	orrs	r3, r2
 801c400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801c402:	4b35      	ldr	r3, [pc, #212]	@ (801c4d8 <HAL_RCC_ClockConfig+0x3d4>)
 801c404:	681b      	ldr	r3, [r3, #0]
 801c406:	f003 030f 	and.w	r3, r3, #15
 801c40a:	683a      	ldr	r2, [r7, #0]
 801c40c:	429a      	cmp	r2, r3
 801c40e:	d001      	beq.n	801c414 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 801c410:	2301      	movs	r3, #1
 801c412:	e05b      	b.n	801c4cc <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801c414:	687b      	ldr	r3, [r7, #4]
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	f003 0304 	and.w	r3, r3, #4
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d010      	beq.n	801c442 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 801c420:	687b      	ldr	r3, [r7, #4]
 801c422:	68da      	ldr	r2, [r3, #12]
 801c424:	4b2b      	ldr	r3, [pc, #172]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c426:	6a1b      	ldr	r3, [r3, #32]
 801c428:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c42c:	429a      	cmp	r2, r3
 801c42e:	d208      	bcs.n	801c442 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 801c430:	4b28      	ldr	r3, [pc, #160]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c432:	6a1b      	ldr	r3, [r3, #32]
 801c434:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c438:	687b      	ldr	r3, [r7, #4]
 801c43a:	68db      	ldr	r3, [r3, #12]
 801c43c:	4925      	ldr	r1, [pc, #148]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c43e:	4313      	orrs	r3, r2
 801c440:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	681b      	ldr	r3, [r3, #0]
 801c446:	f003 0308 	and.w	r3, r3, #8
 801c44a:	2b00      	cmp	r3, #0
 801c44c:	d012      	beq.n	801c474 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 801c44e:	687b      	ldr	r3, [r7, #4]
 801c450:	691a      	ldr	r2, [r3, #16]
 801c452:	4b20      	ldr	r3, [pc, #128]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c454:	6a1b      	ldr	r3, [r3, #32]
 801c456:	091b      	lsrs	r3, r3, #4
 801c458:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c45c:	429a      	cmp	r2, r3
 801c45e:	d209      	bcs.n	801c474 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 801c460:	4b1c      	ldr	r3, [pc, #112]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c462:	6a1b      	ldr	r3, [r3, #32]
 801c464:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801c468:	687b      	ldr	r3, [r7, #4]
 801c46a:	691b      	ldr	r3, [r3, #16]
 801c46c:	011b      	lsls	r3, r3, #4
 801c46e:	4919      	ldr	r1, [pc, #100]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c470:	4313      	orrs	r3, r2
 801c472:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 801c474:	687b      	ldr	r3, [r7, #4]
 801c476:	681b      	ldr	r3, [r3, #0]
 801c478:	f003 0310 	and.w	r3, r3, #16
 801c47c:	2b00      	cmp	r3, #0
 801c47e:	d010      	beq.n	801c4a2 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 801c480:	687b      	ldr	r3, [r7, #4]
 801c482:	695a      	ldr	r2, [r3, #20]
 801c484:	4b13      	ldr	r3, [pc, #76]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c488:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 801c48c:	429a      	cmp	r2, r3
 801c48e:	d208      	bcs.n	801c4a2 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 801c490:	4b10      	ldr	r3, [pc, #64]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c494:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	695b      	ldr	r3, [r3, #20]
 801c49c:	490d      	ldr	r1, [pc, #52]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c49e:	4313      	orrs	r3, r2
 801c4a0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 801c4a2:	f000 f821 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801c4a6:	4602      	mov	r2, r0
 801c4a8:	4b0a      	ldr	r3, [pc, #40]	@ (801c4d4 <HAL_RCC_ClockConfig+0x3d0>)
 801c4aa:	6a1b      	ldr	r3, [r3, #32]
 801c4ac:	f003 030f 	and.w	r3, r3, #15
 801c4b0:	490a      	ldr	r1, [pc, #40]	@ (801c4dc <HAL_RCC_ClockConfig+0x3d8>)
 801c4b2:	5ccb      	ldrb	r3, [r1, r3]
 801c4b4:	fa22 f303 	lsr.w	r3, r2, r3
 801c4b8:	4a09      	ldr	r2, [pc, #36]	@ (801c4e0 <HAL_RCC_ClockConfig+0x3dc>)
 801c4ba:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 801c4bc:	4b09      	ldr	r3, [pc, #36]	@ (801c4e4 <HAL_RCC_ClockConfig+0x3e0>)
 801c4be:	681b      	ldr	r3, [r3, #0]
 801c4c0:	4618      	mov	r0, r3
 801c4c2:	f7f4 fbad 	bl	8010c20 <HAL_InitTick>
 801c4c6:	4603      	mov	r3, r0
 801c4c8:	73fb      	strb	r3, [r7, #15]

  return status;
 801c4ca:	7bfb      	ldrb	r3, [r7, #15]
}
 801c4cc:	4618      	mov	r0, r3
 801c4ce:	3718      	adds	r7, #24
 801c4d0:	46bd      	mov	sp, r7
 801c4d2:	bd80      	pop	{r7, pc}
 801c4d4:	46020c00 	.word	0x46020c00
 801c4d8:	40022000 	.word	0x40022000
 801c4dc:	0802b028 	.word	0x0802b028
 801c4e0:	20001a50 	.word	0x20001a50
 801c4e4:	20001a54 	.word	0x20001a54

0801c4e8 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801c4e8:	b480      	push	{r7}
 801c4ea:	b08b      	sub	sp, #44	@ 0x2c
 801c4ec:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 801c4ee:	2300      	movs	r3, #0
 801c4f0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 801c4f2:	2300      	movs	r3, #0
 801c4f4:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801c4f6:	4b78      	ldr	r3, [pc, #480]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c4f8:	69db      	ldr	r3, [r3, #28]
 801c4fa:	f003 030c 	and.w	r3, r3, #12
 801c4fe:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 801c500:	4b75      	ldr	r3, [pc, #468]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c504:	f003 0303 	and.w	r3, r3, #3
 801c508:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 801c50a:	69bb      	ldr	r3, [r7, #24]
 801c50c:	2b00      	cmp	r3, #0
 801c50e:	d005      	beq.n	801c51c <HAL_RCC_GetSysClockFreq+0x34>
 801c510:	69bb      	ldr	r3, [r7, #24]
 801c512:	2b0c      	cmp	r3, #12
 801c514:	d121      	bne.n	801c55a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 801c516:	697b      	ldr	r3, [r7, #20]
 801c518:	2b01      	cmp	r3, #1
 801c51a:	d11e      	bne.n	801c55a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 801c51c:	4b6e      	ldr	r3, [pc, #440]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c51e:	689b      	ldr	r3, [r3, #8]
 801c520:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801c524:	2b00      	cmp	r3, #0
 801c526:	d107      	bne.n	801c538 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 801c528:	4b6b      	ldr	r3, [pc, #428]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c52a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801c52e:	0b1b      	lsrs	r3, r3, #12
 801c530:	f003 030f 	and.w	r3, r3, #15
 801c534:	627b      	str	r3, [r7, #36]	@ 0x24
 801c536:	e005      	b.n	801c544 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 801c538:	4b67      	ldr	r3, [pc, #412]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c53a:	689b      	ldr	r3, [r3, #8]
 801c53c:	0f1b      	lsrs	r3, r3, #28
 801c53e:	f003 030f 	and.w	r3, r3, #15
 801c542:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 801c544:	4a65      	ldr	r2, [pc, #404]	@ (801c6dc <HAL_RCC_GetSysClockFreq+0x1f4>)
 801c546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801c54c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801c54e:	69bb      	ldr	r3, [r7, #24]
 801c550:	2b00      	cmp	r3, #0
 801c552:	d110      	bne.n	801c576 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 801c554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c556:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801c558:	e00d      	b.n	801c576 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 801c55a:	4b5f      	ldr	r3, [pc, #380]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c55c:	69db      	ldr	r3, [r3, #28]
 801c55e:	f003 030c 	and.w	r3, r3, #12
 801c562:	2b04      	cmp	r3, #4
 801c564:	d102      	bne.n	801c56c <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 801c566:	4b5e      	ldr	r3, [pc, #376]	@ (801c6e0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 801c568:	623b      	str	r3, [r7, #32]
 801c56a:	e004      	b.n	801c576 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 801c56c:	69bb      	ldr	r3, [r7, #24]
 801c56e:	2b08      	cmp	r3, #8
 801c570:	d101      	bne.n	801c576 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 801c572:	4b5c      	ldr	r3, [pc, #368]	@ (801c6e4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 801c574:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 801c576:	69bb      	ldr	r3, [r7, #24]
 801c578:	2b0c      	cmp	r3, #12
 801c57a:	f040 80a5 	bne.w	801c6c8 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 801c57e:	4b56      	ldr	r3, [pc, #344]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c582:	f003 0303 	and.w	r3, r3, #3
 801c586:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 801c588:	4b53      	ldr	r3, [pc, #332]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c58a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c58c:	0a1b      	lsrs	r3, r3, #8
 801c58e:	f003 030f 	and.w	r3, r3, #15
 801c592:	3301      	adds	r3, #1
 801c594:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 801c596:	4b50      	ldr	r3, [pc, #320]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801c59a:	091b      	lsrs	r3, r3, #4
 801c59c:	f003 0301 	and.w	r3, r3, #1
 801c5a0:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 801c5a2:	4b4d      	ldr	r3, [pc, #308]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c5a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801c5a6:	08db      	lsrs	r3, r3, #3
 801c5a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c5ac:	68ba      	ldr	r2, [r7, #8]
 801c5ae:	fb02 f303 	mul.w	r3, r2, r3
 801c5b2:	ee07 3a90 	vmov	s15, r3
 801c5b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c5ba:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 801c5be:	693b      	ldr	r3, [r7, #16]
 801c5c0:	2b02      	cmp	r3, #2
 801c5c2:	d003      	beq.n	801c5cc <HAL_RCC_GetSysClockFreq+0xe4>
 801c5c4:	693b      	ldr	r3, [r7, #16]
 801c5c6:	2b03      	cmp	r3, #3
 801c5c8:	d022      	beq.n	801c610 <HAL_RCC_GetSysClockFreq+0x128>
 801c5ca:	e043      	b.n	801c654 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c5cc:	68fb      	ldr	r3, [r7, #12]
 801c5ce:	ee07 3a90 	vmov	s15, r3
 801c5d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c5d6:	eddf 6a44 	vldr	s13, [pc, #272]	@ 801c6e8 <HAL_RCC_GetSysClockFreq+0x200>
 801c5da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c5de:	4b3e      	ldr	r3, [pc, #248]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c5e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c5e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c5e6:	ee07 3a90 	vmov	s15, r3
 801c5ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c5ee:	ed97 6a01 	vldr	s12, [r7, #4]
 801c5f2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 801c6ec <HAL_RCC_GetSysClockFreq+0x204>
 801c5f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c5fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c5fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c602:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c606:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c60a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801c60e:	e046      	b.n	801c69e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c610:	68fb      	ldr	r3, [r7, #12]
 801c612:	ee07 3a90 	vmov	s15, r3
 801c616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c61a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 801c6f0 <HAL_RCC_GetSysClockFreq+0x208>
 801c61e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c622:	4b2d      	ldr	r3, [pc, #180]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c62a:	ee07 3a90 	vmov	s15, r3
 801c62e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c632:	ed97 6a01 	vldr	s12, [r7, #4]
 801c636:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 801c6ec <HAL_RCC_GetSysClockFreq+0x204>
 801c63a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c63e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c646:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c64a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c64e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801c652:	e024      	b.n	801c69e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c656:	ee07 3a90 	vmov	s15, r3
 801c65a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801c65e:	68fb      	ldr	r3, [r7, #12]
 801c660:	ee07 3a90 	vmov	s15, r3
 801c664:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801c668:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801c66c:	4b1a      	ldr	r3, [pc, #104]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c670:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801c674:	ee07 3a90 	vmov	s15, r3
 801c678:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c67c:	ed97 6a01 	vldr	s12, [r7, #4]
 801c680:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 801c6ec <HAL_RCC_GetSysClockFreq+0x204>
 801c684:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c688:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 801c68c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c690:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801c694:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c698:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801c69c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 801c69e:	4b0e      	ldr	r3, [pc, #56]	@ (801c6d8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 801c6a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801c6a2:	0e1b      	lsrs	r3, r3, #24
 801c6a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c6a8:	3301      	adds	r3, #1
 801c6aa:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 801c6ac:	683b      	ldr	r3, [r7, #0]
 801c6ae:	ee07 3a90 	vmov	s15, r3
 801c6b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801c6b6:	edd7 6a07 	vldr	s13, [r7, #28]
 801c6ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801c6be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801c6c2:	ee17 3a90 	vmov	r3, s15
 801c6c6:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 801c6c8:	6a3b      	ldr	r3, [r7, #32]
}
 801c6ca:	4618      	mov	r0, r3
 801c6cc:	372c      	adds	r7, #44	@ 0x2c
 801c6ce:	46bd      	mov	sp, r7
 801c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6d4:	4770      	bx	lr
 801c6d6:	bf00      	nop
 801c6d8:	46020c00 	.word	0x46020c00
 801c6dc:	0802b040 	.word	0x0802b040
 801c6e0:	00f42400 	.word	0x00f42400
 801c6e4:	02dc6c00 	.word	0x02dc6c00
 801c6e8:	4b742400 	.word	0x4b742400
 801c6ec:	46000000 	.word	0x46000000
 801c6f0:	4c371b00 	.word	0x4c371b00

0801c6f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 801c6f4:	b580      	push	{r7, lr}
 801c6f6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 801c6f8:	f7ff fef6 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801c6fc:	4602      	mov	r2, r0
 801c6fe:	4b07      	ldr	r3, [pc, #28]	@ (801c71c <HAL_RCC_GetHCLKFreq+0x28>)
 801c700:	6a1b      	ldr	r3, [r3, #32]
 801c702:	f003 030f 	and.w	r3, r3, #15
 801c706:	4906      	ldr	r1, [pc, #24]	@ (801c720 <HAL_RCC_GetHCLKFreq+0x2c>)
 801c708:	5ccb      	ldrb	r3, [r1, r3]
 801c70a:	fa22 f303 	lsr.w	r3, r2, r3
 801c70e:	4a05      	ldr	r2, [pc, #20]	@ (801c724 <HAL_RCC_GetHCLKFreq+0x30>)
 801c710:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 801c712:	4b04      	ldr	r3, [pc, #16]	@ (801c724 <HAL_RCC_GetHCLKFreq+0x30>)
 801c714:	681b      	ldr	r3, [r3, #0]
}
 801c716:	4618      	mov	r0, r3
 801c718:	bd80      	pop	{r7, pc}
 801c71a:	bf00      	nop
 801c71c:	46020c00 	.word	0x46020c00
 801c720:	0802b028 	.word	0x0802b028
 801c724:	20001a50 	.word	0x20001a50

0801c728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801c728:	b580      	push	{r7, lr}
 801c72a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 801c72c:	f7ff ffe2 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801c730:	4602      	mov	r2, r0
 801c732:	4b05      	ldr	r3, [pc, #20]	@ (801c748 <HAL_RCC_GetPCLK1Freq+0x20>)
 801c734:	6a1b      	ldr	r3, [r3, #32]
 801c736:	091b      	lsrs	r3, r3, #4
 801c738:	f003 0307 	and.w	r3, r3, #7
 801c73c:	4903      	ldr	r1, [pc, #12]	@ (801c74c <HAL_RCC_GetPCLK1Freq+0x24>)
 801c73e:	5ccb      	ldrb	r3, [r1, r3]
 801c740:	fa22 f303 	lsr.w	r3, r2, r3
}
 801c744:	4618      	mov	r0, r3
 801c746:	bd80      	pop	{r7, pc}
 801c748:	46020c00 	.word	0x46020c00
 801c74c:	0802b038 	.word	0x0802b038

0801c750 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801c750:	b580      	push	{r7, lr}
 801c752:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 801c754:	f7ff ffce 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801c758:	4602      	mov	r2, r0
 801c75a:	4b05      	ldr	r3, [pc, #20]	@ (801c770 <HAL_RCC_GetPCLK2Freq+0x20>)
 801c75c:	6a1b      	ldr	r3, [r3, #32]
 801c75e:	0a1b      	lsrs	r3, r3, #8
 801c760:	f003 0307 	and.w	r3, r3, #7
 801c764:	4903      	ldr	r1, [pc, #12]	@ (801c774 <HAL_RCC_GetPCLK2Freq+0x24>)
 801c766:	5ccb      	ldrb	r3, [r1, r3]
 801c768:	fa22 f303 	lsr.w	r3, r2, r3
}
 801c76c:	4618      	mov	r0, r3
 801c76e:	bd80      	pop	{r7, pc}
 801c770:	46020c00 	.word	0x46020c00
 801c774:	0802b038 	.word	0x0802b038

0801c778 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 801c778:	b580      	push	{r7, lr}
 801c77a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 801c77c:	f7ff ffba 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801c780:	4602      	mov	r2, r0
 801c782:	4b05      	ldr	r3, [pc, #20]	@ (801c798 <HAL_RCC_GetPCLK3Freq+0x20>)
 801c784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c786:	091b      	lsrs	r3, r3, #4
 801c788:	f003 0307 	and.w	r3, r3, #7
 801c78c:	4903      	ldr	r1, [pc, #12]	@ (801c79c <HAL_RCC_GetPCLK3Freq+0x24>)
 801c78e:	5ccb      	ldrb	r3, [r1, r3]
 801c790:	fa22 f303 	lsr.w	r3, r2, r3
}
 801c794:	4618      	mov	r0, r3
 801c796:	bd80      	pop	{r7, pc}
 801c798:	46020c00 	.word	0x46020c00
 801c79c:	0802b038 	.word	0x0802b038

0801c7a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 801c7a0:	b580      	push	{r7, lr}
 801c7a2:	b086      	sub	sp, #24
 801c7a4:	af00      	add	r7, sp, #0
 801c7a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 801c7a8:	4b3e      	ldr	r3, [pc, #248]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c7ae:	f003 0304 	and.w	r3, r3, #4
 801c7b2:	2b00      	cmp	r3, #0
 801c7b4:	d003      	beq.n	801c7be <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 801c7b6:	f7fe fd3b 	bl	801b230 <HAL_PWREx_GetVoltageRange>
 801c7ba:	6178      	str	r0, [r7, #20]
 801c7bc:	e019      	b.n	801c7f2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 801c7be:	4b39      	ldr	r3, [pc, #228]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c7c4:	4a37      	ldr	r2, [pc, #220]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7c6:	f043 0304 	orr.w	r3, r3, #4
 801c7ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801c7ce:	4b35      	ldr	r3, [pc, #212]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c7d4:	f003 0304 	and.w	r3, r3, #4
 801c7d8:	60fb      	str	r3, [r7, #12]
 801c7da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801c7dc:	f7fe fd28 	bl	801b230 <HAL_PWREx_GetVoltageRange>
 801c7e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 801c7e2:	4b30      	ldr	r3, [pc, #192]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801c7e8:	4a2e      	ldr	r2, [pc, #184]	@ (801c8a4 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 801c7ea:	f023 0304 	bic.w	r3, r3, #4
 801c7ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 801c7f2:	697b      	ldr	r3, [r7, #20]
 801c7f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801c7f8:	d003      	beq.n	801c802 <RCC_SetFlashLatencyFromMSIRange+0x62>
 801c7fa:	697b      	ldr	r3, [r7, #20]
 801c7fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801c800:	d109      	bne.n	801c816 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 801c802:	687b      	ldr	r3, [r7, #4]
 801c804:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c808:	d202      	bcs.n	801c810 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 801c80a:	2301      	movs	r3, #1
 801c80c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 801c80e:	e033      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 801c810:	2300      	movs	r3, #0
 801c812:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 801c814:	e030      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 801c816:	687b      	ldr	r3, [r7, #4]
 801c818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c81c:	d208      	bcs.n	801c830 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 801c81e:	697b      	ldr	r3, [r7, #20]
 801c820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c824:	d102      	bne.n	801c82c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 801c826:	2303      	movs	r3, #3
 801c828:	613b      	str	r3, [r7, #16]
 801c82a:	e025      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 801c82c:	2301      	movs	r3, #1
 801c82e:	e035      	b.n	801c89c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 801c830:	687b      	ldr	r3, [r7, #4]
 801c832:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801c836:	d90f      	bls.n	801c858 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 801c838:	697b      	ldr	r3, [r7, #20]
 801c83a:	2b00      	cmp	r3, #0
 801c83c:	d109      	bne.n	801c852 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 801c83e:	687b      	ldr	r3, [r7, #4]
 801c840:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801c844:	d902      	bls.n	801c84c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 801c846:	2300      	movs	r3, #0
 801c848:	613b      	str	r3, [r7, #16]
 801c84a:	e015      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 801c84c:	2301      	movs	r3, #1
 801c84e:	613b      	str	r3, [r7, #16]
 801c850:	e012      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 801c852:	2300      	movs	r3, #0
 801c854:	613b      	str	r3, [r7, #16]
 801c856:	e00f      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 801c858:	687b      	ldr	r3, [r7, #4]
 801c85a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801c85e:	d109      	bne.n	801c874 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 801c860:	697b      	ldr	r3, [r7, #20]
 801c862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c866:	d102      	bne.n	801c86e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 801c868:	2301      	movs	r3, #1
 801c86a:	613b      	str	r3, [r7, #16]
 801c86c:	e004      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 801c86e:	2302      	movs	r3, #2
 801c870:	613b      	str	r3, [r7, #16]
 801c872:	e001      	b.n	801c878 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 801c874:	2301      	movs	r3, #1
 801c876:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801c878:	4b0b      	ldr	r3, [pc, #44]	@ (801c8a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 801c87a:	681b      	ldr	r3, [r3, #0]
 801c87c:	f023 020f 	bic.w	r2, r3, #15
 801c880:	4909      	ldr	r1, [pc, #36]	@ (801c8a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 801c882:	693b      	ldr	r3, [r7, #16]
 801c884:	4313      	orrs	r3, r2
 801c886:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 801c888:	4b07      	ldr	r3, [pc, #28]	@ (801c8a8 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 801c88a:	681b      	ldr	r3, [r3, #0]
 801c88c:	f003 030f 	and.w	r3, r3, #15
 801c890:	693a      	ldr	r2, [r7, #16]
 801c892:	429a      	cmp	r2, r3
 801c894:	d001      	beq.n	801c89a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 801c896:	2301      	movs	r3, #1
 801c898:	e000      	b.n	801c89c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 801c89a:	2300      	movs	r3, #0
}
 801c89c:	4618      	mov	r0, r3
 801c89e:	3718      	adds	r7, #24
 801c8a0:	46bd      	mov	sp, r7
 801c8a2:	bd80      	pop	{r7, pc}
 801c8a4:	46020c00 	.word	0x46020c00
 801c8a8:	40022000 	.word	0x40022000

0801c8ac <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 801c8ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801c8b0:	b0ba      	sub	sp, #232	@ 0xe8
 801c8b2:	af00      	add	r7, sp, #0
 801c8b4:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801c8b8:	2300      	movs	r3, #0
 801c8ba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801c8be:	2300      	movs	r3, #0
 801c8c0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801c8c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8cc:	f002 0401 	and.w	r4, r2, #1
 801c8d0:	2500      	movs	r5, #0
 801c8d2:	ea54 0305 	orrs.w	r3, r4, r5
 801c8d6:	d00b      	beq.n	801c8f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 801c8d8:	4bcb      	ldr	r3, [pc, #812]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c8da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c8de:	f023 0103 	bic.w	r1, r3, #3
 801c8e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c8e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c8e8:	4ac7      	ldr	r2, [pc, #796]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c8ea:	430b      	orrs	r3, r1
 801c8ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801c8f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c8f8:	f002 0802 	and.w	r8, r2, #2
 801c8fc:	f04f 0900 	mov.w	r9, #0
 801c900:	ea58 0309 	orrs.w	r3, r8, r9
 801c904:	d00b      	beq.n	801c91e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 801c906:	4bc0      	ldr	r3, [pc, #768]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c90c:	f023 010c 	bic.w	r1, r3, #12
 801c910:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801c916:	4abc      	ldr	r2, [pc, #752]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c918:	430b      	orrs	r3, r1
 801c91a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 801c91e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c922:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c926:	f002 0a04 	and.w	sl, r2, #4
 801c92a:	f04f 0b00 	mov.w	fp, #0
 801c92e:	ea5a 030b 	orrs.w	r3, sl, fp
 801c932:	d00b      	beq.n	801c94c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 801c934:	4bb4      	ldr	r3, [pc, #720]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c93a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 801c93e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c944:	4ab0      	ldr	r2, [pc, #704]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c946:	430b      	orrs	r3, r1
 801c948:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 801c94c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c950:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c954:	f002 0308 	and.w	r3, r2, #8
 801c958:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801c95c:	2300      	movs	r3, #0
 801c95e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801c962:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801c966:	460b      	mov	r3, r1
 801c968:	4313      	orrs	r3, r2
 801c96a:	d00b      	beq.n	801c984 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 801c96c:	4ba6      	ldr	r3, [pc, #664]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c96e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c972:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 801c976:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c97a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801c97c:	4aa2      	ldr	r2, [pc, #648]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c97e:	430b      	orrs	r3, r1
 801c980:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 801c984:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c98c:	f002 0310 	and.w	r3, r2, #16
 801c990:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801c994:	2300      	movs	r3, #0
 801c996:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801c99a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801c99e:	460b      	mov	r3, r1
 801c9a0:	4313      	orrs	r3, r2
 801c9a2:	d00b      	beq.n	801c9bc <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 801c9a4:	4b98      	ldr	r3, [pc, #608]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c9a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801c9aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801c9ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c9b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801c9b4:	4a94      	ldr	r2, [pc, #592]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c9b6:	430b      	orrs	r3, r1
 801c9b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801c9bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9c4:	f002 0320 	and.w	r3, r2, #32
 801c9c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801c9cc:	2300      	movs	r3, #0
 801c9ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801c9d2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 801c9d6:	460b      	mov	r3, r1
 801c9d8:	4313      	orrs	r3, r2
 801c9da:	d00b      	beq.n	801c9f4 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 801c9dc:	4b8a      	ldr	r3, [pc, #552]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c9de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801c9e2:	f023 0107 	bic.w	r1, r3, #7
 801c9e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c9ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801c9ec:	4a86      	ldr	r2, [pc, #536]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801c9ee:	430b      	orrs	r3, r1
 801c9f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801c9f4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801c9f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9fc:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 801ca00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801ca04:	2300      	movs	r3, #0
 801ca06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801ca0a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 801ca0e:	460b      	mov	r3, r1
 801ca10:	4313      	orrs	r3, r2
 801ca12:	d00b      	beq.n	801ca2c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 801ca14:	4b7c      	ldr	r3, [pc, #496]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ca1a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 801ca1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ca22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801ca24:	4a78      	ldr	r2, [pc, #480]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca26:	430b      	orrs	r3, r1
 801ca28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 801ca2c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ca30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca34:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 801ca38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801ca3c:	2300      	movs	r3, #0
 801ca3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801ca42:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 801ca46:	460b      	mov	r3, r1
 801ca48:	4313      	orrs	r3, r2
 801ca4a:	d00b      	beq.n	801ca64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 801ca4c:	4b6e      	ldr	r3, [pc, #440]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ca52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801ca56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ca5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801ca5c:	4a6a      	ldr	r2, [pc, #424]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca5e:	430b      	orrs	r3, r1
 801ca60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 801ca64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ca68:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca6c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 801ca70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801ca74:	2300      	movs	r3, #0
 801ca76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 801ca7a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 801ca7e:	460b      	mov	r3, r1
 801ca80:	4313      	orrs	r3, r2
 801ca82:	d00b      	beq.n	801ca9c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 801ca84:	4b60      	ldr	r3, [pc, #384]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ca8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 801ca8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ca92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801ca94:	4a5c      	ldr	r2, [pc, #368]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801ca96:	430b      	orrs	r3, r1
 801ca98:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 801ca9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801caa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caa4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 801caa8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801caac:	2300      	movs	r3, #0
 801caae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801cab2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 801cab6:	460b      	mov	r3, r1
 801cab8:	4313      	orrs	r3, r2
 801caba:	d00b      	beq.n	801cad4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 801cabc:	4b52      	ldr	r3, [pc, #328]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cabe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cac2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 801cac6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801caca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801cacc:	4a4e      	ldr	r2, [pc, #312]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cace:	430b      	orrs	r3, r1
 801cad0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801cad4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cadc:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 801cae0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801cae4:	2300      	movs	r3, #0
 801cae6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801caea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 801caee:	460b      	mov	r3, r1
 801caf0:	4313      	orrs	r3, r2
 801caf2:	d00b      	beq.n	801cb0c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 801caf4:	4b44      	ldr	r3, [pc, #272]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801caf6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801cafa:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 801cafe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801cb04:	4a40      	ldr	r2, [pc, #256]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cb06:	430b      	orrs	r3, r1
 801cb08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801cb0c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb14:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 801cb18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801cb1c:	2300      	movs	r3, #0
 801cb1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801cb22:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 801cb26:	460b      	mov	r3, r1
 801cb28:	4313      	orrs	r3, r2
 801cb2a:	d00b      	beq.n	801cb44 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 801cb2c:	4b36      	ldr	r3, [pc, #216]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cb2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801cb32:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 801cb36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801cb3c:	4a32      	ldr	r2, [pc, #200]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cb3e:	430b      	orrs	r3, r1
 801cb40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 801cb44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb4c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 801cb50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801cb54:	2300      	movs	r3, #0
 801cb56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801cb5a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 801cb5e:	460b      	mov	r3, r1
 801cb60:	4313      	orrs	r3, r2
 801cb62:	d00c      	beq.n	801cb7e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 801cb64:	4b28      	ldr	r3, [pc, #160]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cb66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801cb6a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801cb6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801cb76:	4a24      	ldr	r2, [pc, #144]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cb78:	430b      	orrs	r3, r1
 801cb7a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 801cb7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cb86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 801cb8a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801cb8c:	2300      	movs	r3, #0
 801cb8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801cb90:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 801cb94:	460b      	mov	r3, r1
 801cb96:	4313      	orrs	r3, r2
 801cb98:	d04f      	beq.n	801cc3a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 801cb9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cb9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801cba2:	2b80      	cmp	r3, #128	@ 0x80
 801cba4:	d02d      	beq.n	801cc02 <HAL_RCCEx_PeriphCLKConfig+0x356>
 801cba6:	2b80      	cmp	r3, #128	@ 0x80
 801cba8:	d827      	bhi.n	801cbfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
 801cbaa:	2b60      	cmp	r3, #96	@ 0x60
 801cbac:	d02e      	beq.n	801cc0c <HAL_RCCEx_PeriphCLKConfig+0x360>
 801cbae:	2b60      	cmp	r3, #96	@ 0x60
 801cbb0:	d823      	bhi.n	801cbfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
 801cbb2:	2b40      	cmp	r3, #64	@ 0x40
 801cbb4:	d006      	beq.n	801cbc4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 801cbb6:	2b40      	cmp	r3, #64	@ 0x40
 801cbb8:	d81f      	bhi.n	801cbfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
 801cbba:	2b00      	cmp	r3, #0
 801cbbc:	d009      	beq.n	801cbd2 <HAL_RCCEx_PeriphCLKConfig+0x326>
 801cbbe:	2b20      	cmp	r3, #32
 801cbc0:	d011      	beq.n	801cbe6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 801cbc2:	e01a      	b.n	801cbfa <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801cbc4:	4b10      	ldr	r3, [pc, #64]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cbc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cbc8:	4a0f      	ldr	r2, [pc, #60]	@ (801cc08 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 801cbca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cbce:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 801cbd0:	e01d      	b.n	801cc0e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801cbd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cbd6:	3308      	adds	r3, #8
 801cbd8:	4618      	mov	r0, r3
 801cbda:	f002 fa21 	bl	801f020 <RCCEx_PLL2_Config>
 801cbde:	4603      	mov	r3, r0
 801cbe0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 801cbe4:	e013      	b.n	801cc0e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801cbe6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cbea:	332c      	adds	r3, #44	@ 0x2c
 801cbec:	4618      	mov	r0, r3
 801cbee:	f002 faaf 	bl	801f150 <RCCEx_PLL3_Config>
 801cbf2:	4603      	mov	r3, r0
 801cbf4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 801cbf8:	e009      	b.n	801cc0e <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801cbfa:	2301      	movs	r3, #1
 801cbfc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801cc00:	e005      	b.n	801cc0e <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 801cc02:	bf00      	nop
 801cc04:	e003      	b.n	801cc0e <HAL_RCCEx_PeriphCLKConfig+0x362>
 801cc06:	bf00      	nop
 801cc08:	46020c00 	.word	0x46020c00
        break;
 801cc0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cc0e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cc12:	2b00      	cmp	r3, #0
 801cc14:	d10d      	bne.n	801cc32 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 801cc16:	4bb6      	ldr	r3, [pc, #728]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cc18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801cc1c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 801cc20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cc24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801cc28:	4ab1      	ldr	r2, [pc, #708]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cc2a:	430b      	orrs	r3, r1
 801cc2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 801cc30:	e003      	b.n	801cc3a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cc32:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cc36:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 801cc3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc42:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 801cc46:	673b      	str	r3, [r7, #112]	@ 0x70
 801cc48:	2300      	movs	r3, #0
 801cc4a:	677b      	str	r3, [r7, #116]	@ 0x74
 801cc4c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 801cc50:	460b      	mov	r3, r1
 801cc52:	4313      	orrs	r3, r2
 801cc54:	d053      	beq.n	801ccfe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 801cc56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cc5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801cc5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801cc62:	d033      	beq.n	801cccc <HAL_RCCEx_PeriphCLKConfig+0x420>
 801cc64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801cc68:	d82c      	bhi.n	801ccc4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 801cc6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801cc6e:	d02f      	beq.n	801ccd0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 801cc70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801cc74:	d826      	bhi.n	801ccc4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 801cc76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cc7a:	d008      	beq.n	801cc8e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 801cc7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cc80:	d820      	bhi.n	801ccc4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 801cc82:	2b00      	cmp	r3, #0
 801cc84:	d00a      	beq.n	801cc9c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 801cc86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801cc8a:	d011      	beq.n	801ccb0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 801cc8c:	e01a      	b.n	801ccc4 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801cc8e:	4b98      	ldr	r3, [pc, #608]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cc90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cc92:	4a97      	ldr	r2, [pc, #604]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cc94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cc98:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 801cc9a:	e01a      	b.n	801ccd2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801cc9c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cca0:	3308      	adds	r3, #8
 801cca2:	4618      	mov	r0, r3
 801cca4:	f002 f9bc 	bl	801f020 <RCCEx_PLL2_Config>
 801cca8:	4603      	mov	r3, r0
 801ccaa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 801ccae:	e010      	b.n	801ccd2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801ccb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ccb4:	332c      	adds	r3, #44	@ 0x2c
 801ccb6:	4618      	mov	r0, r3
 801ccb8:	f002 fa4a 	bl	801f150 <RCCEx_PLL3_Config>
 801ccbc:	4603      	mov	r3, r0
 801ccbe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 801ccc2:	e006      	b.n	801ccd2 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801ccc4:	2301      	movs	r3, #1
 801ccc6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801ccca:	e002      	b.n	801ccd2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 801cccc:	bf00      	nop
 801ccce:	e000      	b.n	801ccd2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 801ccd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 801ccd2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801ccd6:	2b00      	cmp	r3, #0
 801ccd8:	d10d      	bne.n	801ccf6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 801ccda:	4b85      	ldr	r3, [pc, #532]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ccdc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801cce0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 801cce4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cce8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801ccec:	4a80      	ldr	r2, [pc, #512]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ccee:	430b      	orrs	r3, r1
 801ccf0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 801ccf4:	e003      	b.n	801ccfe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801ccf6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801ccfa:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 801ccfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd06:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 801cd0a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801cd0c:	2300      	movs	r3, #0
 801cd0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801cd10:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801cd14:	460b      	mov	r3, r1
 801cd16:	4313      	orrs	r3, r2
 801cd18:	d046      	beq.n	801cda8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 801cd1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cd1e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801cd22:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801cd26:	d028      	beq.n	801cd7a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 801cd28:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801cd2c:	d821      	bhi.n	801cd72 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 801cd2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801cd32:	d022      	beq.n	801cd7a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 801cd34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801cd38:	d81b      	bhi.n	801cd72 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 801cd3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801cd3e:	d01c      	beq.n	801cd7a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 801cd40:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801cd44:	d815      	bhi.n	801cd72 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 801cd46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cd4a:	d008      	beq.n	801cd5e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 801cd4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801cd50:	d80f      	bhi.n	801cd72 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 801cd52:	2b00      	cmp	r3, #0
 801cd54:	d011      	beq.n	801cd7a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 801cd56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801cd5a:	d00e      	beq.n	801cd7a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 801cd5c:	e009      	b.n	801cd72 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801cd5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cd62:	3308      	adds	r3, #8
 801cd64:	4618      	mov	r0, r3
 801cd66:	f002 f95b 	bl	801f020 <RCCEx_PLL2_Config>
 801cd6a:	4603      	mov	r3, r0
 801cd6c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801cd70:	e004      	b.n	801cd7c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 801cd72:	2301      	movs	r3, #1
 801cd74:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801cd78:	e000      	b.n	801cd7c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 801cd7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801cd7c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cd80:	2b00      	cmp	r3, #0
 801cd82:	d10d      	bne.n	801cda0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 801cd84:	4b5a      	ldr	r3, [pc, #360]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cd86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801cd8a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 801cd8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cd92:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801cd96:	4a56      	ldr	r2, [pc, #344]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cd98:	430b      	orrs	r3, r1
 801cd9a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801cd9e:	e003      	b.n	801cda8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cda0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cda4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 801cda8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cdac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdb0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801cdb4:	663b      	str	r3, [r7, #96]	@ 0x60
 801cdb6:	2300      	movs	r3, #0
 801cdb8:	667b      	str	r3, [r7, #100]	@ 0x64
 801cdba:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 801cdbe:	460b      	mov	r3, r1
 801cdc0:	4313      	orrs	r3, r2
 801cdc2:	d03f      	beq.n	801ce44 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 801cdc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cdc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801cdcc:	2b04      	cmp	r3, #4
 801cdce:	d81e      	bhi.n	801ce0e <HAL_RCCEx_PeriphCLKConfig+0x562>
 801cdd0:	a201      	add	r2, pc, #4	@ (adr r2, 801cdd8 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 801cdd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cdd6:	bf00      	nop
 801cdd8:	0801ce17 	.word	0x0801ce17
 801cddc:	0801cded 	.word	0x0801cded
 801cde0:	0801cdfb 	.word	0x0801cdfb
 801cde4:	0801ce17 	.word	0x0801ce17
 801cde8:	0801ce17 	.word	0x0801ce17
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801cdec:	4b40      	ldr	r3, [pc, #256]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cdee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cdf0:	4a3f      	ldr	r2, [pc, #252]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cdf2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cdf6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 801cdf8:	e00e      	b.n	801ce18 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801cdfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cdfe:	332c      	adds	r3, #44	@ 0x2c
 801ce00:	4618      	mov	r0, r3
 801ce02:	f002 f9a5 	bl	801f150 <RCCEx_PLL3_Config>
 801ce06:	4603      	mov	r3, r0
 801ce08:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801ce0c:	e004      	b.n	801ce18 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 801ce0e:	2301      	movs	r3, #1
 801ce10:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801ce14:	e000      	b.n	801ce18 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 801ce16:	bf00      	nop
    }
    if (ret == HAL_OK)
 801ce18:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801ce1c:	2b00      	cmp	r3, #0
 801ce1e:	d10d      	bne.n	801ce3c <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 801ce20:	4b33      	ldr	r3, [pc, #204]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ce22:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801ce26:	f023 0107 	bic.w	r1, r3, #7
 801ce2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ce2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801ce32:	4a2f      	ldr	r2, [pc, #188]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ce34:	430b      	orrs	r3, r1
 801ce36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 801ce3a:	e003      	b.n	801ce44 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801ce3c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801ce40:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 801ce44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ce48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce4c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 801ce50:	65bb      	str	r3, [r7, #88]	@ 0x58
 801ce52:	2300      	movs	r3, #0
 801ce54:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801ce56:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 801ce5a:	460b      	mov	r3, r1
 801ce5c:	4313      	orrs	r3, r2
 801ce5e:	d04d      	beq.n	801cefc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 801ce60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801ce64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801ce68:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801ce6c:	d028      	beq.n	801cec0 <HAL_RCCEx_PeriphCLKConfig+0x614>
 801ce6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801ce72:	d821      	bhi.n	801ceb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 801ce74:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801ce78:	d024      	beq.n	801cec4 <HAL_RCCEx_PeriphCLKConfig+0x618>
 801ce7a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801ce7e:	d81b      	bhi.n	801ceb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 801ce80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801ce84:	d00e      	beq.n	801cea4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 801ce86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801ce8a:	d815      	bhi.n	801ceb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 801ce8c:	2b00      	cmp	r3, #0
 801ce8e:	d01b      	beq.n	801cec8 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 801ce90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ce94:	d110      	bne.n	801ceb8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801ce96:	4b16      	ldr	r3, [pc, #88]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ce98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ce9a:	4a15      	ldr	r2, [pc, #84]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ce9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cea0:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 801cea2:	e012      	b.n	801ceca <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 801cea4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cea8:	332c      	adds	r3, #44	@ 0x2c
 801ceaa:	4618      	mov	r0, r3
 801ceac:	f002 f950 	bl	801f150 <RCCEx_PLL3_Config>
 801ceb0:	4603      	mov	r3, r0
 801ceb2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801ceb6:	e008      	b.n	801ceca <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 801ceb8:	2301      	movs	r3, #1
 801ceba:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801cebe:	e004      	b.n	801ceca <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 801cec0:	bf00      	nop
 801cec2:	e002      	b.n	801ceca <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 801cec4:	bf00      	nop
 801cec6:	e000      	b.n	801ceca <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 801cec8:	bf00      	nop
    }
    if (ret == HAL_OK)
 801ceca:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cece:	2b00      	cmp	r3, #0
 801ced0:	d110      	bne.n	801cef4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 801ced2:	4b07      	ldr	r3, [pc, #28]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801ced4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ced8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 801cedc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801cee4:	4a02      	ldr	r2, [pc, #8]	@ (801cef0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 801cee6:	430b      	orrs	r3, r1
 801cee8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 801ceec:	e006      	b.n	801cefc <HAL_RCCEx_PeriphCLKConfig+0x650>
 801ceee:	bf00      	nop
 801cef0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 801cef4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cef8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801cefc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf04:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 801cf08:	653b      	str	r3, [r7, #80]	@ 0x50
 801cf0a:	2300      	movs	r3, #0
 801cf0c:	657b      	str	r3, [r7, #84]	@ 0x54
 801cf0e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801cf12:	460b      	mov	r3, r1
 801cf14:	4313      	orrs	r3, r2
 801cf16:	f000 80b5 	beq.w	801d084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 801cf1a:	2300      	movs	r3, #0
 801cf1c:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801cf20:	4b9d      	ldr	r3, [pc, #628]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cf22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801cf26:	f003 0304 	and.w	r3, r3, #4
 801cf2a:	2b00      	cmp	r3, #0
 801cf2c:	d113      	bne.n	801cf56 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801cf2e:	4b9a      	ldr	r3, [pc, #616]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cf30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801cf34:	4a98      	ldr	r2, [pc, #608]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cf36:	f043 0304 	orr.w	r3, r3, #4
 801cf3a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 801cf3e:	4b96      	ldr	r3, [pc, #600]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cf40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801cf44:	f003 0304 	and.w	r3, r3, #4
 801cf48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801cf4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 801cf50:	2301      	movs	r3, #1
 801cf52:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 801cf56:	4b91      	ldr	r3, [pc, #580]	@ (801d19c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 801cf58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cf5a:	4a90      	ldr	r2, [pc, #576]	@ (801d19c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 801cf5c:	f043 0301 	orr.w	r3, r3, #1
 801cf60:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801cf62:	f7f3 fed3 	bl	8010d0c <HAL_GetTick>
 801cf66:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801cf6a:	e00b      	b.n	801cf84 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801cf6c:	f7f3 fece 	bl	8010d0c <HAL_GetTick>
 801cf70:	4602      	mov	r2, r0
 801cf72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801cf76:	1ad3      	subs	r3, r2, r3
 801cf78:	2b02      	cmp	r3, #2
 801cf7a:	d903      	bls.n	801cf84 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 801cf7c:	2303      	movs	r3, #3
 801cf7e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801cf82:	e005      	b.n	801cf90 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 801cf84:	4b85      	ldr	r3, [pc, #532]	@ (801d19c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 801cf86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801cf88:	f003 0301 	and.w	r3, r3, #1
 801cf8c:	2b00      	cmp	r3, #0
 801cf8e:	d0ed      	beq.n	801cf6c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 801cf90:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801cf94:	2b00      	cmp	r3, #0
 801cf96:	d165      	bne.n	801d064 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801cf98:	4b7f      	ldr	r3, [pc, #508]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cf9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801cf9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801cfa2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 801cfa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cfaa:	2b00      	cmp	r3, #0
 801cfac:	d023      	beq.n	801cff6 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 801cfae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801cfb2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 801cfb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cfba:	4293      	cmp	r3, r2
 801cfbc:	d01b      	beq.n	801cff6 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801cfbe:	4b76      	ldr	r3, [pc, #472]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801cfc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801cfc8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801cfcc:	4b72      	ldr	r3, [pc, #456]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801cfd2:	4a71      	ldr	r2, [pc, #452]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801cfd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 801cfdc:	4b6e      	ldr	r3, [pc, #440]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801cfe2:	4a6d      	ldr	r2, [pc, #436]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801cfe8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801cfec:	4a6a      	ldr	r2, [pc, #424]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801cfee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cff2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801cff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801cffa:	f003 0301 	and.w	r3, r3, #1
 801cffe:	2b00      	cmp	r3, #0
 801d000:	d019      	beq.n	801d036 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801d002:	f7f3 fe83 	bl	8010d0c <HAL_GetTick>
 801d006:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801d00a:	e00d      	b.n	801d028 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801d00c:	f7f3 fe7e 	bl	8010d0c <HAL_GetTick>
 801d010:	4602      	mov	r2, r0
 801d012:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801d016:	1ad2      	subs	r2, r2, r3
 801d018:	f241 3388 	movw	r3, #5000	@ 0x1388
 801d01c:	429a      	cmp	r2, r3
 801d01e:	d903      	bls.n	801d028 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 801d020:	2303      	movs	r3, #3
 801d022:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 801d026:	e006      	b.n	801d036 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801d028:	4b5b      	ldr	r3, [pc, #364]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d02a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801d02e:	f003 0302 	and.w	r3, r3, #2
 801d032:	2b00      	cmp	r3, #0
 801d034:	d0ea      	beq.n	801d00c <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 801d036:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d03a:	2b00      	cmp	r3, #0
 801d03c:	d10d      	bne.n	801d05a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 801d03e:	4b56      	ldr	r3, [pc, #344]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d040:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801d044:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801d048:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d04c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 801d050:	4a51      	ldr	r2, [pc, #324]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d052:	430b      	orrs	r3, r1
 801d054:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 801d058:	e008      	b.n	801d06c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801d05a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d05e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 801d062:	e003      	b.n	801d06c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d064:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d068:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801d06c:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 801d070:	2b01      	cmp	r3, #1
 801d072:	d107      	bne.n	801d084 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801d074:	4b48      	ldr	r3, [pc, #288]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d076:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801d07a:	4a47      	ldr	r2, [pc, #284]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d07c:	f023 0304 	bic.w	r3, r3, #4
 801d080:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 801d084:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d08c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 801d090:	64bb      	str	r3, [r7, #72]	@ 0x48
 801d092:	2300      	movs	r3, #0
 801d094:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801d096:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 801d09a:	460b      	mov	r3, r1
 801d09c:	4313      	orrs	r3, r2
 801d09e:	d042      	beq.n	801d126 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 801d0a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d0a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801d0a8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801d0ac:	d022      	beq.n	801d0f4 <HAL_RCCEx_PeriphCLKConfig+0x848>
 801d0ae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801d0b2:	d81b      	bhi.n	801d0ec <HAL_RCCEx_PeriphCLKConfig+0x840>
 801d0b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801d0b8:	d011      	beq.n	801d0de <HAL_RCCEx_PeriphCLKConfig+0x832>
 801d0ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801d0be:	d815      	bhi.n	801d0ec <HAL_RCCEx_PeriphCLKConfig+0x840>
 801d0c0:	2b00      	cmp	r3, #0
 801d0c2:	d019      	beq.n	801d0f8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 801d0c4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801d0c8:	d110      	bne.n	801d0ec <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801d0ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d0ce:	3308      	adds	r3, #8
 801d0d0:	4618      	mov	r0, r3
 801d0d2:	f001 ffa5 	bl	801f020 <RCCEx_PLL2_Config>
 801d0d6:	4603      	mov	r3, r0
 801d0d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801d0dc:	e00d      	b.n	801d0fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801d0de:	4b2e      	ldr	r3, [pc, #184]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d0e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d0e2:	4a2d      	ldr	r2, [pc, #180]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d0e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801d0e8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 801d0ea:	e006      	b.n	801d0fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 801d0ec:	2301      	movs	r3, #1
 801d0ee:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801d0f2:	e002      	b.n	801d0fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 801d0f4:	bf00      	nop
 801d0f6:	e000      	b.n	801d0fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 801d0f8:	bf00      	nop
    }
    if (ret == HAL_OK)
 801d0fa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d0fe:	2b00      	cmp	r3, #0
 801d100:	d10d      	bne.n	801d11e <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 801d102:	4b25      	ldr	r3, [pc, #148]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d104:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d108:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 801d10c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d110:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801d114:	4a20      	ldr	r2, [pc, #128]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d116:	430b      	orrs	r3, r1
 801d118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801d11c:	e003      	b.n	801d126 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d11e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d122:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801d126:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d12e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 801d132:	643b      	str	r3, [r7, #64]	@ 0x40
 801d134:	2300      	movs	r3, #0
 801d136:	647b      	str	r3, [r7, #68]	@ 0x44
 801d138:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 801d13c:	460b      	mov	r3, r1
 801d13e:	4313      	orrs	r3, r2
 801d140:	d032      	beq.n	801d1a8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 801d142:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d146:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d14a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801d14e:	d00b      	beq.n	801d168 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 801d150:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801d154:	d804      	bhi.n	801d160 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 801d156:	2b00      	cmp	r3, #0
 801d158:	d008      	beq.n	801d16c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 801d15a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801d15e:	d007      	beq.n	801d170 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 801d160:	2301      	movs	r3, #1
 801d162:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801d166:	e004      	b.n	801d172 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 801d168:	bf00      	nop
 801d16a:	e002      	b.n	801d172 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 801d16c:	bf00      	nop
 801d16e:	e000      	b.n	801d172 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 801d170:	bf00      	nop
    }
    if (ret == HAL_OK)
 801d172:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d176:	2b00      	cmp	r3, #0
 801d178:	d112      	bne.n	801d1a0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 801d17a:	4b07      	ldr	r3, [pc, #28]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d17c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801d180:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801d184:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d188:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801d18c:	4a02      	ldr	r2, [pc, #8]	@ (801d198 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 801d18e:	430b      	orrs	r3, r1
 801d190:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 801d194:	e008      	b.n	801d1a8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 801d196:	bf00      	nop
 801d198:	46020c00 	.word	0x46020c00
 801d19c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d1a0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d1a4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 801d1a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1b0:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 801d1b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 801d1b6:	2300      	movs	r3, #0
 801d1b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801d1ba:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 801d1be:	460b      	mov	r3, r1
 801d1c0:	4313      	orrs	r3, r2
 801d1c2:	d00c      	beq.n	801d1de <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 801d1c4:	4b98      	ldr	r3, [pc, #608]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d1c6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801d1ca:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 801d1ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d1d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801d1d6:	4a94      	ldr	r2, [pc, #592]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d1d8:	430b      	orrs	r3, r1
 801d1da:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 801d1de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1e6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 801d1ea:	633b      	str	r3, [r7, #48]	@ 0x30
 801d1ec:	2300      	movs	r3, #0
 801d1ee:	637b      	str	r3, [r7, #52]	@ 0x34
 801d1f0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 801d1f4:	460b      	mov	r3, r1
 801d1f6:	4313      	orrs	r3, r2
 801d1f8:	d019      	beq.n	801d22e <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 801d1fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d1fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801d202:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801d206:	d105      	bne.n	801d214 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 801d208:	4b87      	ldr	r3, [pc, #540]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d20a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d20c:	4a86      	ldr	r2, [pc, #536]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d20e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801d212:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 801d214:	4b84      	ldr	r3, [pc, #528]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d216:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801d21a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 801d21e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d222:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801d226:	4a80      	ldr	r2, [pc, #512]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d228:	430b      	orrs	r3, r1
 801d22a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 801d22e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d232:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d236:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 801d23a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801d23c:	2300      	movs	r3, #0
 801d23e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801d240:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801d244:	460b      	mov	r3, r1
 801d246:	4313      	orrs	r3, r2
 801d248:	d00c      	beq.n	801d264 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 801d24a:	4b77      	ldr	r3, [pc, #476]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d24c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d250:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801d254:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d258:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801d25c:	4972      	ldr	r1, [pc, #456]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d25e:	4313      	orrs	r3, r2
 801d260:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 801d264:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d268:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d26c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 801d270:	623b      	str	r3, [r7, #32]
 801d272:	2300      	movs	r3, #0
 801d274:	627b      	str	r3, [r7, #36]	@ 0x24
 801d276:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801d27a:	460b      	mov	r3, r1
 801d27c:	4313      	orrs	r3, r2
 801d27e:	d00c      	beq.n	801d29a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 801d280:	4b69      	ldr	r3, [pc, #420]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d286:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 801d28a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d28e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 801d292:	4965      	ldr	r1, [pc, #404]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d294:	4313      	orrs	r3, r2
 801d296:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 801d29a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2a2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 801d2a6:	61bb      	str	r3, [r7, #24]
 801d2a8:	2300      	movs	r3, #0
 801d2aa:	61fb      	str	r3, [r7, #28]
 801d2ac:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801d2b0:	460b      	mov	r3, r1
 801d2b2:	4313      	orrs	r3, r2
 801d2b4:	d00c      	beq.n	801d2d0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 801d2b6:	4b5c      	ldr	r3, [pc, #368]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d2b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801d2bc:	f023 0218 	bic.w	r2, r3, #24
 801d2c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d2c4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801d2c8:	4957      	ldr	r1, [pc, #348]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d2ca:	4313      	orrs	r3, r2
 801d2cc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 801d2d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2d8:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 801d2dc:	613b      	str	r3, [r7, #16]
 801d2de:	2300      	movs	r3, #0
 801d2e0:	617b      	str	r3, [r7, #20]
 801d2e2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 801d2e6:	460b      	mov	r3, r1
 801d2e8:	4313      	orrs	r3, r2
 801d2ea:	d032      	beq.n	801d352 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 801d2ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d2f0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801d2f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801d2f8:	d105      	bne.n	801d306 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801d2fa:	4b4b      	ldr	r3, [pc, #300]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d2fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d2fe:	4a4a      	ldr	r2, [pc, #296]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801d304:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 801d306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d30a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801d30e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801d312:	d108      	bne.n	801d326 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801d314:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d318:	3308      	adds	r3, #8
 801d31a:	4618      	mov	r0, r3
 801d31c:	f001 fe80 	bl	801f020 <RCCEx_PLL2_Config>
 801d320:	4603      	mov	r3, r0
 801d322:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 801d326:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d32a:	2b00      	cmp	r3, #0
 801d32c:	d10d      	bne.n	801d34a <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 801d32e:	4b3e      	ldr	r3, [pc, #248]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d330:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801d334:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801d338:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d33c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801d340:	4939      	ldr	r1, [pc, #228]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d342:	4313      	orrs	r3, r2
 801d344:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 801d348:	e003      	b.n	801d352 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d34a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d34e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 801d352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d356:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d35a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 801d35e:	60bb      	str	r3, [r7, #8]
 801d360:	2300      	movs	r3, #0
 801d362:	60fb      	str	r3, [r7, #12]
 801d364:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801d368:	460b      	mov	r3, r1
 801d36a:	4313      	orrs	r3, r2
 801d36c:	d03a      	beq.n	801d3e4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 801d36e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d372:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801d376:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801d37a:	d00e      	beq.n	801d39a <HAL_RCCEx_PeriphCLKConfig+0xaee>
 801d37c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801d380:	d815      	bhi.n	801d3ae <HAL_RCCEx_PeriphCLKConfig+0xb02>
 801d382:	2b00      	cmp	r3, #0
 801d384:	d017      	beq.n	801d3b6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 801d386:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801d38a:	d110      	bne.n	801d3ae <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801d38c:	4b26      	ldr	r3, [pc, #152]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d390:	4a25      	ldr	r2, [pc, #148]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801d396:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 801d398:	e00e      	b.n	801d3b8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 801d39a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d39e:	3308      	adds	r3, #8
 801d3a0:	4618      	mov	r0, r3
 801d3a2:	f001 fe3d 	bl	801f020 <RCCEx_PLL2_Config>
 801d3a6:	4603      	mov	r3, r0
 801d3a8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 801d3ac:	e004      	b.n	801d3b8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 801d3ae:	2301      	movs	r3, #1
 801d3b0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 801d3b4:	e000      	b.n	801d3b8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 801d3b6:	bf00      	nop
    }
    if (ret == HAL_OK)
 801d3b8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d3bc:	2b00      	cmp	r3, #0
 801d3be:	d10d      	bne.n	801d3dc <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 801d3c0:	4b19      	ldr	r3, [pc, #100]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d3c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801d3c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 801d3ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d3ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801d3d2:	4915      	ldr	r1, [pc, #84]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d3d4:	4313      	orrs	r3, r2
 801d3d6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 801d3da:	e003      	b.n	801d3e4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801d3dc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 801d3e0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 801d3e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3ec:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 801d3f0:	603b      	str	r3, [r7, #0]
 801d3f2:	2300      	movs	r3, #0
 801d3f4:	607b      	str	r3, [r7, #4]
 801d3f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 801d3fa:	460b      	mov	r3, r1
 801d3fc:	4313      	orrs	r3, r2
 801d3fe:	d00c      	beq.n	801d41a <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 801d400:	4b09      	ldr	r3, [pc, #36]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d402:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801d406:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 801d40a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801d40e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801d412:	4905      	ldr	r1, [pc, #20]	@ (801d428 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 801d414:	4313      	orrs	r3, r2
 801d416:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 801d41a:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 801d41e:	4618      	mov	r0, r3
 801d420:	37e8      	adds	r7, #232	@ 0xe8
 801d422:	46bd      	mov	sp, r7
 801d424:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801d428:	46020c00 	.word	0x46020c00

0801d42c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 801d42c:	b480      	push	{r7}
 801d42e:	b089      	sub	sp, #36	@ 0x24
 801d430:	af00      	add	r7, sp, #0
 801d432:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 801d434:	4ba6      	ldr	r3, [pc, #664]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d438:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d43c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 801d43e:	4ba4      	ldr	r3, [pc, #656]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d442:	f003 0303 	and.w	r3, r3, #3
 801d446:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 801d448:	4ba1      	ldr	r3, [pc, #644]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d44a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d44c:	0a1b      	lsrs	r3, r3, #8
 801d44e:	f003 030f 	and.w	r3, r3, #15
 801d452:	3301      	adds	r3, #1
 801d454:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 801d456:	4b9e      	ldr	r3, [pc, #632]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d45a:	091b      	lsrs	r3, r3, #4
 801d45c:	f003 0301 	and.w	r3, r3, #1
 801d460:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 801d462:	4b9b      	ldr	r3, [pc, #620]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801d466:	08db      	lsrs	r3, r3, #3
 801d468:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d46c:	68fa      	ldr	r2, [r7, #12]
 801d46e:	fb02 f303 	mul.w	r3, r2, r3
 801d472:	ee07 3a90 	vmov	s15, r3
 801d476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d47a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 801d47e:	697b      	ldr	r3, [r7, #20]
 801d480:	2b03      	cmp	r3, #3
 801d482:	d062      	beq.n	801d54a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 801d484:	697b      	ldr	r3, [r7, #20]
 801d486:	2b03      	cmp	r3, #3
 801d488:	f200 8081 	bhi.w	801d58e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 801d48c:	697b      	ldr	r3, [r7, #20]
 801d48e:	2b01      	cmp	r3, #1
 801d490:	d024      	beq.n	801d4dc <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 801d492:	697b      	ldr	r3, [r7, #20]
 801d494:	2b02      	cmp	r3, #2
 801d496:	d17a      	bne.n	801d58e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d498:	693b      	ldr	r3, [r7, #16]
 801d49a:	ee07 3a90 	vmov	s15, r3
 801d49e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d4a2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 801d6d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 801d4a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801d4aa:	4b89      	ldr	r3, [pc, #548]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d4ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d4ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d4b2:	ee07 3a90 	vmov	s15, r3
 801d4b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 801d4ba:	ed97 6a02 	vldr	s12, [r7, #8]
 801d4be:	eddf 5a86 	vldr	s11, [pc, #536]	@ 801d6d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 801d4c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d4c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 801d4ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d4ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d4d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d4d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d4da:	e08f      	b.n	801d5fc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 801d4dc:	4b7c      	ldr	r3, [pc, #496]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d4de:	689b      	ldr	r3, [r3, #8]
 801d4e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801d4e4:	2b00      	cmp	r3, #0
 801d4e6:	d005      	beq.n	801d4f4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 801d4e8:	4b79      	ldr	r3, [pc, #484]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d4ea:	689b      	ldr	r3, [r3, #8]
 801d4ec:	0f1b      	lsrs	r3, r3, #28
 801d4ee:	f003 030f 	and.w	r3, r3, #15
 801d4f2:	e006      	b.n	801d502 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 801d4f4:	4b76      	ldr	r3, [pc, #472]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d4f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d4fa:	041b      	lsls	r3, r3, #16
 801d4fc:	0f1b      	lsrs	r3, r3, #28
 801d4fe:	f003 030f 	and.w	r3, r3, #15
 801d502:	4a76      	ldr	r2, [pc, #472]	@ (801d6dc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 801d504:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d508:	ee07 3a90 	vmov	s15, r3
 801d50c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d510:	693b      	ldr	r3, [r7, #16]
 801d512:	ee07 3a90 	vmov	s15, r3
 801d516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d51a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 801d51e:	69bb      	ldr	r3, [r7, #24]
 801d520:	ee07 3a90 	vmov	s15, r3
 801d524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d528:	ed97 6a02 	vldr	s12, [r7, #8]
 801d52c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 801d6d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 801d530:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801d534:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801d538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d53c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 801d540:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d544:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d548:	e058      	b.n	801d5fc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d54a:	693b      	ldr	r3, [r7, #16]
 801d54c:	ee07 3a90 	vmov	s15, r3
 801d550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d554:	eddf 6a62 	vldr	s13, [pc, #392]	@ 801d6e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
 801d558:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801d55c:	4b5c      	ldr	r3, [pc, #368]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d55e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d564:	ee07 3a90 	vmov	s15, r3
 801d568:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 801d56c:	ed97 6a02 	vldr	s12, [r7, #8]
 801d570:	eddf 5a59 	vldr	s11, [pc, #356]	@ 801d6d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 801d574:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d578:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 801d57c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d580:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 801d584:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d588:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d58c:	e036      	b.n	801d5fc <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 801d58e:	4b50      	ldr	r3, [pc, #320]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d590:	689b      	ldr	r3, [r3, #8]
 801d592:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801d596:	2b00      	cmp	r3, #0
 801d598:	d005      	beq.n	801d5a6 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 801d59a:	4b4d      	ldr	r3, [pc, #308]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d59c:	689b      	ldr	r3, [r3, #8]
 801d59e:	0f1b      	lsrs	r3, r3, #28
 801d5a0:	f003 030f 	and.w	r3, r3, #15
 801d5a4:	e006      	b.n	801d5b4 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 801d5a6:	4b4a      	ldr	r3, [pc, #296]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d5a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d5ac:	041b      	lsls	r3, r3, #16
 801d5ae:	0f1b      	lsrs	r3, r3, #28
 801d5b0:	f003 030f 	and.w	r3, r3, #15
 801d5b4:	4a49      	ldr	r2, [pc, #292]	@ (801d6dc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 801d5b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d5ba:	ee07 3a90 	vmov	s15, r3
 801d5be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d5c2:	693b      	ldr	r3, [r7, #16]
 801d5c4:	ee07 3a90 	vmov	s15, r3
 801d5c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d5cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 801d5d0:	69bb      	ldr	r3, [r7, #24]
 801d5d2:	ee07 3a90 	vmov	s15, r3
 801d5d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d5da:	ed97 6a02 	vldr	s12, [r7, #8]
 801d5de:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 801d6d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 801d5e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801d5e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801d5ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d5ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 801d5f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d5f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d5fa:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 801d5fc:	4b34      	ldr	r3, [pc, #208]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d5fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801d604:	2b00      	cmp	r3, #0
 801d606:	d017      	beq.n	801d638 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d608:	4b31      	ldr	r3, [pc, #196]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d60a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d60c:	0a5b      	lsrs	r3, r3, #9
 801d60e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d612:	ee07 3a90 	vmov	s15, r3
 801d616:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 801d61a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d61e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d622:	edd7 6a07 	vldr	s13, [r7, #28]
 801d626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d62a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d62e:	ee17 2a90 	vmov	r2, s15
 801d632:	687b      	ldr	r3, [r7, #4]
 801d634:	601a      	str	r2, [r3, #0]
 801d636:	e002      	b.n	801d63e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	2200      	movs	r2, #0
 801d63c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 801d63e:	4b24      	ldr	r3, [pc, #144]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d646:	2b00      	cmp	r3, #0
 801d648:	d017      	beq.n	801d67a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d64a:	4b21      	ldr	r3, [pc, #132]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d64c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d64e:	0c1b      	lsrs	r3, r3, #16
 801d650:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d654:	ee07 3a90 	vmov	s15, r3
 801d658:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 801d65c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d660:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d664:	edd7 6a07 	vldr	s13, [r7, #28]
 801d668:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d66c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d670:	ee17 2a90 	vmov	r2, s15
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	605a      	str	r2, [r3, #4]
 801d678:	e002      	b.n	801d680 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 801d67a:	687b      	ldr	r3, [r7, #4]
 801d67c:	2200      	movs	r2, #0
 801d67e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 801d680:	4b13      	ldr	r3, [pc, #76]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d684:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801d688:	2b00      	cmp	r3, #0
 801d68a:	d017      	beq.n	801d6bc <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d68c:	4b10      	ldr	r3, [pc, #64]	@ (801d6d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 801d68e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d690:	0e1b      	lsrs	r3, r3, #24
 801d692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d696:	ee07 3a90 	vmov	s15, r3
 801d69a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 801d69e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d6a2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 801d6a6:	edd7 6a07 	vldr	s13, [r7, #28]
 801d6aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d6ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d6b2:	ee17 2a90 	vmov	r2, s15
 801d6b6:	687b      	ldr	r3, [r7, #4]
 801d6b8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 801d6ba:	e002      	b.n	801d6c2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801d6bc:	687b      	ldr	r3, [r7, #4]
 801d6be:	2200      	movs	r2, #0
 801d6c0:	609a      	str	r2, [r3, #8]
}
 801d6c2:	bf00      	nop
 801d6c4:	3724      	adds	r7, #36	@ 0x24
 801d6c6:	46bd      	mov	sp, r7
 801d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d6cc:	4770      	bx	lr
 801d6ce:	bf00      	nop
 801d6d0:	46020c00 	.word	0x46020c00
 801d6d4:	4b742400 	.word	0x4b742400
 801d6d8:	46000000 	.word	0x46000000
 801d6dc:	0802b040 	.word	0x0802b040
 801d6e0:	4c371b00 	.word	0x4c371b00

0801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 801d6e4:	b480      	push	{r7}
 801d6e6:	b089      	sub	sp, #36	@ 0x24
 801d6e8:	af00      	add	r7, sp, #0
 801d6ea:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 801d6ec:	4ba6      	ldr	r3, [pc, #664]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d6ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d6f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d6f4:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 801d6f6:	4ba4      	ldr	r3, [pc, #656]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d6fa:	f003 0303 	and.w	r3, r3, #3
 801d6fe:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 801d700:	4ba1      	ldr	r3, [pc, #644]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d704:	0a1b      	lsrs	r3, r3, #8
 801d706:	f003 030f 	and.w	r3, r3, #15
 801d70a:	3301      	adds	r3, #1
 801d70c:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 801d70e:	4b9e      	ldr	r3, [pc, #632]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d712:	091b      	lsrs	r3, r3, #4
 801d714:	f003 0301 	and.w	r3, r3, #1
 801d718:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 801d71a:	4b9b      	ldr	r3, [pc, #620]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d71c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d71e:	08db      	lsrs	r3, r3, #3
 801d720:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d724:	68fa      	ldr	r2, [r7, #12]
 801d726:	fb02 f303 	mul.w	r3, r2, r3
 801d72a:	ee07 3a90 	vmov	s15, r3
 801d72e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d732:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 801d736:	697b      	ldr	r3, [r7, #20]
 801d738:	2b03      	cmp	r3, #3
 801d73a:	d062      	beq.n	801d802 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 801d73c:	697b      	ldr	r3, [r7, #20]
 801d73e:	2b03      	cmp	r3, #3
 801d740:	f200 8081 	bhi.w	801d846 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 801d744:	697b      	ldr	r3, [r7, #20]
 801d746:	2b01      	cmp	r3, #1
 801d748:	d024      	beq.n	801d794 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 801d74a:	697b      	ldr	r3, [r7, #20]
 801d74c:	2b02      	cmp	r3, #2
 801d74e:	d17a      	bne.n	801d846 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d750:	693b      	ldr	r3, [r7, #16]
 801d752:	ee07 3a90 	vmov	s15, r3
 801d756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d75a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 801d98c <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 801d75e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801d762:	4b89      	ldr	r3, [pc, #548]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d764:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d76a:	ee07 3a90 	vmov	s15, r3
 801d76e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 801d772:	ed97 6a02 	vldr	s12, [r7, #8]
 801d776:	eddf 5a86 	vldr	s11, [pc, #536]	@ 801d990 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 801d77a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d77e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 801d782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d786:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d78a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d78e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d792:	e08f      	b.n	801d8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 801d794:	4b7c      	ldr	r3, [pc, #496]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d796:	689b      	ldr	r3, [r3, #8]
 801d798:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801d79c:	2b00      	cmp	r3, #0
 801d79e:	d005      	beq.n	801d7ac <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 801d7a0:	4b79      	ldr	r3, [pc, #484]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d7a2:	689b      	ldr	r3, [r3, #8]
 801d7a4:	0f1b      	lsrs	r3, r3, #28
 801d7a6:	f003 030f 	and.w	r3, r3, #15
 801d7aa:	e006      	b.n	801d7ba <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 801d7ac:	4b76      	ldr	r3, [pc, #472]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d7ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d7b2:	041b      	lsls	r3, r3, #16
 801d7b4:	0f1b      	lsrs	r3, r3, #28
 801d7b6:	f003 030f 	and.w	r3, r3, #15
 801d7ba:	4a76      	ldr	r2, [pc, #472]	@ (801d994 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 801d7bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d7c0:	ee07 3a90 	vmov	s15, r3
 801d7c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d7c8:	693b      	ldr	r3, [r7, #16]
 801d7ca:	ee07 3a90 	vmov	s15, r3
 801d7ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d7d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 801d7d6:	69bb      	ldr	r3, [r7, #24]
 801d7d8:	ee07 3a90 	vmov	s15, r3
 801d7dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d7e0:	ed97 6a02 	vldr	s12, [r7, #8]
 801d7e4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 801d990 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 801d7e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801d7ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801d7f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d7f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 801d7f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d7fc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d800:	e058      	b.n	801d8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d802:	693b      	ldr	r3, [r7, #16]
 801d804:	ee07 3a90 	vmov	s15, r3
 801d808:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d80c:	eddf 6a62 	vldr	s13, [pc, #392]	@ 801d998 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
 801d810:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801d814:	4b5c      	ldr	r3, [pc, #368]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d81c:	ee07 3a90 	vmov	s15, r3
 801d820:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 801d824:	ed97 6a02 	vldr	s12, [r7, #8]
 801d828:	eddf 5a59 	vldr	s11, [pc, #356]	@ 801d990 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 801d82c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d830:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 801d834:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d838:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 801d83c:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d840:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d844:	e036      	b.n	801d8b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 801d846:	4b50      	ldr	r3, [pc, #320]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d848:	689b      	ldr	r3, [r3, #8]
 801d84a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801d84e:	2b00      	cmp	r3, #0
 801d850:	d005      	beq.n	801d85e <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 801d852:	4b4d      	ldr	r3, [pc, #308]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d854:	689b      	ldr	r3, [r3, #8]
 801d856:	0f1b      	lsrs	r3, r3, #28
 801d858:	f003 030f 	and.w	r3, r3, #15
 801d85c:	e006      	b.n	801d86c <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 801d85e:	4b4a      	ldr	r3, [pc, #296]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d860:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801d864:	041b      	lsls	r3, r3, #16
 801d866:	0f1b      	lsrs	r3, r3, #28
 801d868:	f003 030f 	and.w	r3, r3, #15
 801d86c:	4a49      	ldr	r2, [pc, #292]	@ (801d994 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 801d86e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d872:	ee07 3a90 	vmov	s15, r3
 801d876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d87a:	693b      	ldr	r3, [r7, #16]
 801d87c:	ee07 3a90 	vmov	s15, r3
 801d880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d884:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 801d888:	69bb      	ldr	r3, [r7, #24]
 801d88a:	ee07 3a90 	vmov	s15, r3
 801d88e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801d892:	ed97 6a02 	vldr	s12, [r7, #8]
 801d896:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 801d990 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 801d89a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801d89e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801d8a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801d8a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 801d8aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 801d8ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801d8b2:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 801d8b4:	4b34      	ldr	r3, [pc, #208]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d8b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d8b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801d8bc:	2b00      	cmp	r3, #0
 801d8be:	d017      	beq.n	801d8f0 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d8c0:	4b31      	ldr	r3, [pc, #196]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d8c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d8c4:	0a5b      	lsrs	r3, r3, #9
 801d8c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d8ca:	ee07 3a90 	vmov	s15, r3
 801d8ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 801d8d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d8d6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d8da:	edd7 6a07 	vldr	s13, [r7, #28]
 801d8de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d8e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d8e6:	ee17 2a90 	vmov	r2, s15
 801d8ea:	687b      	ldr	r3, [r7, #4]
 801d8ec:	601a      	str	r2, [r3, #0]
 801d8ee:	e002      	b.n	801d8f6 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 801d8f0:	687b      	ldr	r3, [r7, #4]
 801d8f2:	2200      	movs	r2, #0
 801d8f4:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 801d8f6:	4b24      	ldr	r3, [pc, #144]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d8fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801d8fe:	2b00      	cmp	r3, #0
 801d900:	d017      	beq.n	801d932 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d902:	4b21      	ldr	r3, [pc, #132]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d906:	0c1b      	lsrs	r3, r3, #16
 801d908:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d90c:	ee07 3a90 	vmov	s15, r3
 801d910:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 801d914:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d918:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d91c:	edd7 6a07 	vldr	s13, [r7, #28]
 801d920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d924:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d928:	ee17 2a90 	vmov	r2, s15
 801d92c:	687b      	ldr	r3, [r7, #4]
 801d92e:	605a      	str	r2, [r3, #4]
 801d930:	e002      	b.n	801d938 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801d932:	687b      	ldr	r3, [r7, #4]
 801d934:	2200      	movs	r2, #0
 801d936:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 801d938:	4b13      	ldr	r3, [pc, #76]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d93c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801d940:	2b00      	cmp	r3, #0
 801d942:	d017      	beq.n	801d974 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d944:	4b10      	ldr	r3, [pc, #64]	@ (801d988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 801d946:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801d948:	0e1b      	lsrs	r3, r3, #24
 801d94a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d94e:	ee07 3a90 	vmov	s15, r3
 801d952:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 801d956:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801d95a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 801d95e:	edd7 6a07 	vldr	s13, [r7, #28]
 801d962:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801d966:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801d96a:	ee17 2a90 	vmov	r2, s15
 801d96e:	687b      	ldr	r3, [r7, #4]
 801d970:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801d972:	e002      	b.n	801d97a <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 801d974:	687b      	ldr	r3, [r7, #4]
 801d976:	2200      	movs	r2, #0
 801d978:	609a      	str	r2, [r3, #8]
}
 801d97a:	bf00      	nop
 801d97c:	3724      	adds	r7, #36	@ 0x24
 801d97e:	46bd      	mov	sp, r7
 801d980:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d984:	4770      	bx	lr
 801d986:	bf00      	nop
 801d988:	46020c00 	.word	0x46020c00
 801d98c:	4b742400 	.word	0x4b742400
 801d990:	46000000 	.word	0x46000000
 801d994:	0802b040 	.word	0x0802b040
 801d998:	4c371b00 	.word	0x4c371b00

0801d99c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 801d99c:	b480      	push	{r7}
 801d99e:	b089      	sub	sp, #36	@ 0x24
 801d9a0:	af00      	add	r7, sp, #0
 801d9a2:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 801d9a4:	4ba6      	ldr	r3, [pc, #664]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801d9a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d9a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801d9ac:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 801d9ae:	4ba4      	ldr	r3, [pc, #656]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801d9b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d9b2:	f003 0303 	and.w	r3, r3, #3
 801d9b6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 801d9b8:	4ba1      	ldr	r3, [pc, #644]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801d9ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d9bc:	0a1b      	lsrs	r3, r3, #8
 801d9be:	f003 030f 	and.w	r3, r3, #15
 801d9c2:	3301      	adds	r3, #1
 801d9c4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 801d9c6:	4b9e      	ldr	r3, [pc, #632]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801d9c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d9ca:	091b      	lsrs	r3, r3, #4
 801d9cc:	f003 0301 	and.w	r3, r3, #1
 801d9d0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 801d9d2:	4b9b      	ldr	r3, [pc, #620]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801d9d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d9d6:	08db      	lsrs	r3, r3, #3
 801d9d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d9dc:	68fa      	ldr	r2, [r7, #12]
 801d9de:	fb02 f303 	mul.w	r3, r2, r3
 801d9e2:	ee07 3a90 	vmov	s15, r3
 801d9e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801d9ea:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 801d9ee:	697b      	ldr	r3, [r7, #20]
 801d9f0:	2b03      	cmp	r3, #3
 801d9f2:	d062      	beq.n	801daba <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 801d9f4:	697b      	ldr	r3, [r7, #20]
 801d9f6:	2b03      	cmp	r3, #3
 801d9f8:	f200 8081 	bhi.w	801dafe <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 801d9fc:	697b      	ldr	r3, [r7, #20]
 801d9fe:	2b01      	cmp	r3, #1
 801da00:	d024      	beq.n	801da4c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 801da02:	697b      	ldr	r3, [r7, #20]
 801da04:	2b02      	cmp	r3, #2
 801da06:	d17a      	bne.n	801dafe <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801da08:	693b      	ldr	r3, [r7, #16]
 801da0a:	ee07 3a90 	vmov	s15, r3
 801da0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801da12:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 801dc44 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 801da16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801da1a:	4b89      	ldr	r3, [pc, #548]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801da1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801da1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801da22:	ee07 3a90 	vmov	s15, r3
 801da26:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 801da2a:	ed97 6a02 	vldr	s12, [r7, #8]
 801da2e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 801dc48 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 801da32:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801da36:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 801da3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801da3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801da42:	ee67 7a27 	vmul.f32	s15, s14, s15
 801da46:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 801da4a:	e08f      	b.n	801db6c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 801da4c:	4b7c      	ldr	r3, [pc, #496]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801da4e:	689b      	ldr	r3, [r3, #8]
 801da50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801da54:	2b00      	cmp	r3, #0
 801da56:	d005      	beq.n	801da64 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 801da58:	4b79      	ldr	r3, [pc, #484]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801da5a:	689b      	ldr	r3, [r3, #8]
 801da5c:	0f1b      	lsrs	r3, r3, #28
 801da5e:	f003 030f 	and.w	r3, r3, #15
 801da62:	e006      	b.n	801da72 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 801da64:	4b76      	ldr	r3, [pc, #472]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801da66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801da6a:	041b      	lsls	r3, r3, #16
 801da6c:	0f1b      	lsrs	r3, r3, #28
 801da6e:	f003 030f 	and.w	r3, r3, #15
 801da72:	4a76      	ldr	r2, [pc, #472]	@ (801dc4c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 801da74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801da78:	ee07 3a90 	vmov	s15, r3
 801da7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801da80:	693b      	ldr	r3, [r7, #16]
 801da82:	ee07 3a90 	vmov	s15, r3
 801da86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801da8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 801da8e:	69bb      	ldr	r3, [r7, #24]
 801da90:	ee07 3a90 	vmov	s15, r3
 801da94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801da98:	ed97 6a02 	vldr	s12, [r7, #8]
 801da9c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 801dc48 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 801daa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801daa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801daa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801daac:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 801dab0:	ee67 7a27 	vmul.f32	s15, s14, s15
 801dab4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801dab8:	e058      	b.n	801db6c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801daba:	693b      	ldr	r3, [r7, #16]
 801dabc:	ee07 3a90 	vmov	s15, r3
 801dac0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801dac4:	eddf 6a62 	vldr	s13, [pc, #392]	@ 801dc50 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
 801dac8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801dacc:	4b5c      	ldr	r3, [pc, #368]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801dace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801dad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801dad4:	ee07 3a90 	vmov	s15, r3
 801dad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 801dadc:	ed97 6a02 	vldr	s12, [r7, #8]
 801dae0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 801dc48 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 801dae4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801dae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 801daec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801daf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 801daf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 801daf8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801dafc:	e036      	b.n	801db6c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 801dafe:	4b50      	ldr	r3, [pc, #320]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801db00:	689b      	ldr	r3, [r3, #8]
 801db02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801db06:	2b00      	cmp	r3, #0
 801db08:	d005      	beq.n	801db16 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 801db0a:	4b4d      	ldr	r3, [pc, #308]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801db0c:	689b      	ldr	r3, [r3, #8]
 801db0e:	0f1b      	lsrs	r3, r3, #28
 801db10:	f003 030f 	and.w	r3, r3, #15
 801db14:	e006      	b.n	801db24 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 801db16:	4b4a      	ldr	r3, [pc, #296]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801db18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801db1c:	041b      	lsls	r3, r3, #16
 801db1e:	0f1b      	lsrs	r3, r3, #28
 801db20:	f003 030f 	and.w	r3, r3, #15
 801db24:	4a49      	ldr	r2, [pc, #292]	@ (801dc4c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 801db26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801db2a:	ee07 3a90 	vmov	s15, r3
 801db2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801db32:	693b      	ldr	r3, [r7, #16]
 801db34:	ee07 3a90 	vmov	s15, r3
 801db38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801db3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 801db40:	69bb      	ldr	r3, [r7, #24]
 801db42:	ee07 3a90 	vmov	s15, r3
 801db46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801db4a:	ed97 6a02 	vldr	s12, [r7, #8]
 801db4e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 801dc48 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 801db52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801db56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801db5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801db5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 801db62:	ee67 7a27 	vmul.f32	s15, s14, s15
 801db66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 801db6a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 801db6c:	4b34      	ldr	r3, [pc, #208]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801db6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801db70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801db74:	2b00      	cmp	r3, #0
 801db76:	d017      	beq.n	801dba8 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801db78:	4b31      	ldr	r3, [pc, #196]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801db7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801db7c:	0a5b      	lsrs	r3, r3, #9
 801db7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801db82:	ee07 3a90 	vmov	s15, r3
 801db86:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 801db8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801db8e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801db92:	edd7 6a07 	vldr	s13, [r7, #28]
 801db96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801db9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801db9e:	ee17 2a90 	vmov	r2, s15
 801dba2:	687b      	ldr	r3, [r7, #4]
 801dba4:	601a      	str	r2, [r3, #0]
 801dba6:	e002      	b.n	801dbae <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801dba8:	687b      	ldr	r3, [r7, #4]
 801dbaa:	2200      	movs	r2, #0
 801dbac:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 801dbae:	4b24      	ldr	r3, [pc, #144]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801dbb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801dbb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dbb6:	2b00      	cmp	r3, #0
 801dbb8:	d017      	beq.n	801dbea <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801dbba:	4b21      	ldr	r3, [pc, #132]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801dbbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801dbbe:	0c1b      	lsrs	r3, r3, #16
 801dbc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801dbc4:	ee07 3a90 	vmov	s15, r3
 801dbc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 801dbcc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801dbd0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801dbd4:	edd7 6a07 	vldr	s13, [r7, #28]
 801dbd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801dbdc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801dbe0:	ee17 2a90 	vmov	r2, s15
 801dbe4:	687b      	ldr	r3, [r7, #4]
 801dbe6:	605a      	str	r2, [r3, #4]
 801dbe8:	e002      	b.n	801dbf0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 801dbea:	687b      	ldr	r3, [r7, #4]
 801dbec:	2200      	movs	r2, #0
 801dbee:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 801dbf0:	4b13      	ldr	r3, [pc, #76]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801dbf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801dbf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801dbf8:	2b00      	cmp	r3, #0
 801dbfa:	d017      	beq.n	801dc2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801dbfc:	4b10      	ldr	r3, [pc, #64]	@ (801dc40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 801dbfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801dc00:	0e1b      	lsrs	r3, r3, #24
 801dc02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801dc06:	ee07 3a90 	vmov	s15, r3
 801dc0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 801dc0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801dc12:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 801dc16:	edd7 6a07 	vldr	s13, [r7, #28]
 801dc1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801dc1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801dc22:	ee17 2a90 	vmov	r2, s15
 801dc26:	687b      	ldr	r3, [r7, #4]
 801dc28:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801dc2a:	e002      	b.n	801dc32 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 801dc2c:	687b      	ldr	r3, [r7, #4]
 801dc2e:	2200      	movs	r2, #0
 801dc30:	609a      	str	r2, [r3, #8]
}
 801dc32:	bf00      	nop
 801dc34:	3724      	adds	r7, #36	@ 0x24
 801dc36:	46bd      	mov	sp, r7
 801dc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dc3c:	4770      	bx	lr
 801dc3e:	bf00      	nop
 801dc40:	46020c00 	.word	0x46020c00
 801dc44:	4b742400 	.word	0x4b742400
 801dc48:	46000000 	.word	0x46000000
 801dc4c:	0802b040 	.word	0x0802b040
 801dc50:	4c371b00 	.word	0x4c371b00

0801dc54 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 801dc54:	b580      	push	{r7, lr}
 801dc56:	b08e      	sub	sp, #56	@ 0x38
 801dc58:	af00      	add	r7, sp, #0
 801dc5a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 801dc5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dc62:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 801dc66:	430b      	orrs	r3, r1
 801dc68:	d145      	bne.n	801dcf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 801dc6a:	4ba7      	ldr	r3, [pc, #668]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dc6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801dc74:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 801dc76:	4ba4      	ldr	r3, [pc, #656]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dc78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc7c:	f003 0302 	and.w	r3, r3, #2
 801dc80:	2b02      	cmp	r3, #2
 801dc82:	d108      	bne.n	801dc96 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 801dc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dc86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801dc8a:	d104      	bne.n	801dc96 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 801dc8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801dc90:	637b      	str	r3, [r7, #52]	@ 0x34
 801dc92:	f001 b9b7 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 801dc96:	4b9c      	ldr	r3, [pc, #624]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dc98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dc9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801dca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801dca4:	d114      	bne.n	801dcd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 801dca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dcac:	d110      	bne.n	801dcd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801dcae:	4b96      	ldr	r3, [pc, #600]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dcb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801dcb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801dcb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801dcbc:	d103      	bne.n	801dcc6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 801dcbe:	23fa      	movs	r3, #250	@ 0xfa
 801dcc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801dcc2:	f001 b99f 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = LSI_VALUE;
 801dcc6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801dcca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801dccc:	f001 b99a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 801dcd0:	4b8d      	ldr	r3, [pc, #564]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dcd2:	681b      	ldr	r3, [r3, #0]
 801dcd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801dcd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801dcdc:	d107      	bne.n	801dcee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 801dcde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dce0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801dce4:	d103      	bne.n	801dcee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 801dce6:	4b89      	ldr	r3, [pc, #548]	@ (801df0c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 801dce8:	637b      	str	r3, [r7, #52]	@ 0x34
 801dcea:	f001 b98b 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 801dcee:	2300      	movs	r3, #0
 801dcf0:	637b      	str	r3, [r7, #52]	@ 0x34
 801dcf2:	f001 b987 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801dcf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dcfa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 801dcfe:	430b      	orrs	r3, r1
 801dd00:	d151      	bne.n	801dda6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 801dd02:	4b81      	ldr	r3, [pc, #516]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dd04:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801dd08:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 801dd0c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801dd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd10:	2b80      	cmp	r3, #128	@ 0x80
 801dd12:	d035      	beq.n	801dd80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 801dd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd16:	2b80      	cmp	r3, #128	@ 0x80
 801dd18:	d841      	bhi.n	801dd9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 801dd1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd1c:	2b60      	cmp	r3, #96	@ 0x60
 801dd1e:	d02a      	beq.n	801dd76 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 801dd20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd22:	2b60      	cmp	r3, #96	@ 0x60
 801dd24:	d83b      	bhi.n	801dd9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 801dd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd28:	2b40      	cmp	r3, #64	@ 0x40
 801dd2a:	d009      	beq.n	801dd40 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 801dd2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd2e:	2b40      	cmp	r3, #64	@ 0x40
 801dd30:	d835      	bhi.n	801dd9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 801dd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd34:	2b00      	cmp	r3, #0
 801dd36:	d00c      	beq.n	801dd52 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 801dd38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dd3a:	2b20      	cmp	r3, #32
 801dd3c:	d012      	beq.n	801dd64 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 801dd3e:	e02e      	b.n	801dd9e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801dd40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801dd44:	4618      	mov	r0, r3
 801dd46:	f7ff fb71 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 801dd4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dd4e:	f001 b959 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801dd52:	f107 0318 	add.w	r3, r7, #24
 801dd56:	4618      	mov	r0, r3
 801dd58:	f7ff fcc4 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 801dd5c:	69bb      	ldr	r3, [r7, #24]
 801dd5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dd60:	f001 b950 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801dd64:	f107 030c 	add.w	r3, r7, #12
 801dd68:	4618      	mov	r0, r3
 801dd6a:	f7ff fe17 	bl	801d99c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 801dd6e:	68fb      	ldr	r3, [r7, #12]
 801dd70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dd72:	f001 b947 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 801dd76:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801dd7a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dd7c:	f001 b942 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801dd80:	4b61      	ldr	r3, [pc, #388]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801dd82:	681b      	ldr	r3, [r3, #0]
 801dd84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801dd88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801dd8c:	d103      	bne.n	801dd96 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 801dd8e:	4b60      	ldr	r3, [pc, #384]	@ (801df10 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 801dd90:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801dd92:	f001 b937 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801dd96:	2300      	movs	r3, #0
 801dd98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dd9a:	f001 b933 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default :
      {
        frequency = 0U;
 801dd9e:	2300      	movs	r3, #0
 801dda0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dda2:	f001 b92f 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 801dda6:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ddaa:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 801ddae:	430b      	orrs	r3, r1
 801ddb0:	d158      	bne.n	801de64 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 801ddb2:	4b55      	ldr	r3, [pc, #340]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801ddb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801ddb8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 801ddbc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801ddbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ddc4:	d03b      	beq.n	801de3e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 801ddc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ddcc:	d846      	bhi.n	801de5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 801ddce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801ddd4:	d02e      	beq.n	801de34 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 801ddd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801dddc:	d83e      	bhi.n	801de5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 801ddde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dde0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dde4:	d00b      	beq.n	801ddfe <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 801dde6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dde8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ddec:	d836      	bhi.n	801de5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 801ddee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddf0:	2b00      	cmp	r3, #0
 801ddf2:	d00d      	beq.n	801de10 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 801ddf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ddf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801ddfa:	d012      	beq.n	801de22 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 801ddfc:	e02e      	b.n	801de5c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801ddfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801de02:	4618      	mov	r0, r3
 801de04:	f7ff fb12 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 801de08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801de0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de0c:	f001 b8fa 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801de10:	f107 0318 	add.w	r3, r7, #24
 801de14:	4618      	mov	r0, r3
 801de16:	f7ff fc65 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 801de1a:	69bb      	ldr	r3, [r7, #24]
 801de1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de1e:	f001 b8f1 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801de22:	f107 030c 	add.w	r3, r7, #12
 801de26:	4618      	mov	r0, r3
 801de28:	f7ff fdb8 	bl	801d99c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 801de2c:	68fb      	ldr	r3, [r7, #12]
 801de2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de30:	f001 b8e8 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 801de34:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801de38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de3a:	f001 b8e3 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801de3e:	4b32      	ldr	r3, [pc, #200]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801de40:	681b      	ldr	r3, [r3, #0]
 801de42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801de46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801de4a:	d103      	bne.n	801de54 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 801de4c:	4b30      	ldr	r3, [pc, #192]	@ (801df10 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 801de4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801de50:	f001 b8d8 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801de54:	2300      	movs	r3, #0
 801de56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de58:	f001 b8d4 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default :

        frequency = 0U;
 801de5c:	2300      	movs	r3, #0
 801de5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801de60:	f001 b8d0 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 801de64:	e9d7 2300 	ldrd	r2, r3, [r7]
 801de68:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 801de6c:	430b      	orrs	r3, r1
 801de6e:	d126      	bne.n	801debe <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 801de70:	4b25      	ldr	r3, [pc, #148]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801de72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801de76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801de7a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 801de7c:	4b22      	ldr	r3, [pc, #136]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801de7e:	681b      	ldr	r3, [r3, #0]
 801de80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801de84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801de88:	d106      	bne.n	801de98 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 801de8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801de8c:	2b00      	cmp	r3, #0
 801de8e:	d103      	bne.n	801de98 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 801de90:	4b1f      	ldr	r3, [pc, #124]	@ (801df10 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 801de92:	637b      	str	r3, [r7, #52]	@ 0x34
 801de94:	f001 b8b6 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 801de98:	4b1b      	ldr	r3, [pc, #108]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801de9a:	681b      	ldr	r3, [r3, #0]
 801de9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801dea0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801dea4:	d107      	bne.n	801deb6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 801dea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801deac:	d103      	bne.n	801deb6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 801deae:	4b19      	ldr	r3, [pc, #100]	@ (801df14 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 801deb0:	637b      	str	r3, [r7, #52]	@ 0x34
 801deb2:	f001 b8a7 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 801deb6:	2300      	movs	r3, #0
 801deb8:	637b      	str	r3, [r7, #52]	@ 0x34
 801deba:	f001 b8a3 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 801debe:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dec2:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 801dec6:	430b      	orrs	r3, r1
 801dec8:	d16e      	bne.n	801dfa8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 801deca:	4b0f      	ldr	r3, [pc, #60]	@ (801df08 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 801decc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ded0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 801ded4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801ded6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ded8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801dedc:	d03d      	beq.n	801df5a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 801dede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dee0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801dee4:	d85c      	bhi.n	801dfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 801dee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dee8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801deec:	d014      	beq.n	801df18 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 801deee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801def0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801def4:	d854      	bhi.n	801dfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 801def6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801def8:	2b00      	cmp	r3, #0
 801defa:	d01f      	beq.n	801df3c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 801defc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801defe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801df02:	d012      	beq.n	801df2a <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 801df04:	e04c      	b.n	801dfa0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 801df06:	bf00      	nop
 801df08:	46020c00 	.word	0x46020c00
 801df0c:	0016e360 	.word	0x0016e360
 801df10:	00f42400 	.word	0x00f42400
 801df14:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801df18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801df1c:	4618      	mov	r0, r3
 801df1e:	f7ff fa85 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 801df22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801df24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801df26:	f001 b86d 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801df2a:	f107 0318 	add.w	r3, r7, #24
 801df2e:	4618      	mov	r0, r3
 801df30:	f7ff fbd8 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 801df34:	69fb      	ldr	r3, [r7, #28]
 801df36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801df38:	f001 b864 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 801df3c:	4ba7      	ldr	r3, [pc, #668]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801df3e:	681b      	ldr	r3, [r3, #0]
 801df40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801df44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801df48:	d103      	bne.n	801df52 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 801df4a:	4ba5      	ldr	r3, [pc, #660]	@ (801e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 801df4c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801df4e:	f001 b859 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801df52:	2300      	movs	r3, #0
 801df54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801df56:	f001 b855 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801df5a:	4ba0      	ldr	r3, [pc, #640]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801df5c:	681b      	ldr	r3, [r3, #0]
 801df5e:	f003 0320 	and.w	r3, r3, #32
 801df62:	2b20      	cmp	r3, #32
 801df64:	d118      	bne.n	801df98 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801df66:	4b9d      	ldr	r3, [pc, #628]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801df68:	689b      	ldr	r3, [r3, #8]
 801df6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801df6e:	2b00      	cmp	r3, #0
 801df70:	d005      	beq.n	801df7e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 801df72:	4b9a      	ldr	r3, [pc, #616]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801df74:	689b      	ldr	r3, [r3, #8]
 801df76:	0e1b      	lsrs	r3, r3, #24
 801df78:	f003 030f 	and.w	r3, r3, #15
 801df7c:	e006      	b.n	801df8c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 801df7e:	4b97      	ldr	r3, [pc, #604]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801df80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801df84:	041b      	lsls	r3, r3, #16
 801df86:	0e1b      	lsrs	r3, r3, #24
 801df88:	f003 030f 	and.w	r3, r3, #15
 801df8c:	4a95      	ldr	r2, [pc, #596]	@ (801e1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 801df8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801df92:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801df94:	f001 b836 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801df98:	2300      	movs	r3, #0
 801df9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801df9c:	f001 b832 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default :

        frequency = 0U;
 801dfa0:	2300      	movs	r3, #0
 801dfa2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801dfa4:	f001 b82e 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 801dfa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801dfac:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 801dfb0:	430b      	orrs	r3, r1
 801dfb2:	d17f      	bne.n	801e0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 801dfb4:	4b89      	ldr	r3, [pc, #548]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801dfb6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801dfba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801dfbe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 801dfc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfc2:	2b00      	cmp	r3, #0
 801dfc4:	d165      	bne.n	801e092 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 801dfc6:	4b85      	ldr	r3, [pc, #532]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801dfc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dfcc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 801dfd0:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 801dfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfd4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801dfd8:	d034      	beq.n	801e044 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 801dfda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfdc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801dfe0:	d853      	bhi.n	801e08a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 801dfe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfe4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801dfe8:	d00b      	beq.n	801e002 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 801dfea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dfec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801dff0:	d84b      	bhi.n	801e08a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 801dff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	d016      	beq.n	801e026 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 801dff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801dffa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801dffe:	d009      	beq.n	801e014 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 801e000:	e043      	b.n	801e08a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e006:	4618      	mov	r0, r3
 801e008:	f7ff fa10 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 801e00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801e00e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 801e010:	f000 bff8 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e014:	f107 0318 	add.w	r3, r7, #24
 801e018:	4618      	mov	r0, r3
 801e01a:	f7ff fb63 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801e01e:	69fb      	ldr	r3, [r7, #28]
 801e020:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 801e022:	f000 bfef 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 801e026:	4b6d      	ldr	r3, [pc, #436]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e028:	681b      	ldr	r3, [r3, #0]
 801e02a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801e02e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e032:	d103      	bne.n	801e03c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 801e034:	4b6a      	ldr	r3, [pc, #424]	@ (801e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 801e036:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 801e038:	f000 bfe4 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
            frequency = 0U;
 801e03c:	2300      	movs	r3, #0
 801e03e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 801e040:	f000 bfe0 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e044:	4b65      	ldr	r3, [pc, #404]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e046:	681b      	ldr	r3, [r3, #0]
 801e048:	f003 0320 	and.w	r3, r3, #32
 801e04c:	2b20      	cmp	r3, #32
 801e04e:	d118      	bne.n	801e082 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e050:	4b62      	ldr	r3, [pc, #392]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e052:	689b      	ldr	r3, [r3, #8]
 801e054:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e058:	2b00      	cmp	r3, #0
 801e05a:	d005      	beq.n	801e068 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 801e05c:	4b5f      	ldr	r3, [pc, #380]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e05e:	689b      	ldr	r3, [r3, #8]
 801e060:	0e1b      	lsrs	r3, r3, #24
 801e062:	f003 030f 	and.w	r3, r3, #15
 801e066:	e006      	b.n	801e076 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 801e068:	4b5c      	ldr	r3, [pc, #368]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e06a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e06e:	041b      	lsls	r3, r3, #16
 801e070:	0e1b      	lsrs	r3, r3, #24
 801e072:	f003 030f 	and.w	r3, r3, #15
 801e076:	4a5b      	ldr	r2, [pc, #364]	@ (801e1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 801e078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e07c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 801e07e:	f000 bfc1 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
            frequency = 0U;
 801e082:	2300      	movs	r3, #0
 801e084:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 801e086:	f000 bfbd 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        }
        default :
        {
          frequency = 0U;
 801e08a:	2300      	movs	r3, #0
 801e08c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 801e08e:	f000 bfb9 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 801e092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e094:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801e098:	d108      	bne.n	801e0ac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e09a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e09e:	4618      	mov	r0, r3
 801e0a0:	f7ff f9c4 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 801e0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e0a6:	637b      	str	r3, [r7, #52]	@ 0x34
 801e0a8:	f000 bfac 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else
    {
      frequency = 0U;
 801e0ac:	2300      	movs	r3, #0
 801e0ae:	637b      	str	r3, [r7, #52]	@ 0x34
 801e0b0:	f000 bfa8 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 801e0b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e0b8:	1e51      	subs	r1, r2, #1
 801e0ba:	430b      	orrs	r3, r1
 801e0bc:	d136      	bne.n	801e12c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 801e0be:	4b47      	ldr	r3, [pc, #284]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e0c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e0c4:	f003 0303 	and.w	r3, r3, #3
 801e0c8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 801e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e0cc:	2b00      	cmp	r3, #0
 801e0ce:	d104      	bne.n	801e0da <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 801e0d0:	f7fe fb3e 	bl	801c750 <HAL_RCC_GetPCLK2Freq>
 801e0d4:	6378      	str	r0, [r7, #52]	@ 0x34
 801e0d6:	f000 bf95 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 801e0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e0dc:	2b01      	cmp	r3, #1
 801e0de:	d104      	bne.n	801e0ea <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e0e0:	f7fe fa02 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e0e4:	6378      	str	r0, [r7, #52]	@ 0x34
 801e0e6:	f000 bf8d 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 801e0ea:	4b3c      	ldr	r3, [pc, #240]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e0ec:	681b      	ldr	r3, [r3, #0]
 801e0ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e0f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e0f6:	d106      	bne.n	801e106 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 801e0f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e0fa:	2b02      	cmp	r3, #2
 801e0fc:	d103      	bne.n	801e106 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 801e0fe:	4b3a      	ldr	r3, [pc, #232]	@ (801e1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 801e100:	637b      	str	r3, [r7, #52]	@ 0x34
 801e102:	f000 bf7f 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 801e106:	4b35      	ldr	r3, [pc, #212]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e108:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e10c:	f003 0302 	and.w	r3, r3, #2
 801e110:	2b02      	cmp	r3, #2
 801e112:	d107      	bne.n	801e124 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 801e114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e116:	2b03      	cmp	r3, #3
 801e118:	d104      	bne.n	801e124 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 801e11a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e11e:	637b      	str	r3, [r7, #52]	@ 0x34
 801e120:	f000 bf70 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 801e124:	2300      	movs	r3, #0
 801e126:	637b      	str	r3, [r7, #52]	@ 0x34
 801e128:	f000 bf6c 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 801e12c:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e130:	1e91      	subs	r1, r2, #2
 801e132:	430b      	orrs	r3, r1
 801e134:	d136      	bne.n	801e1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 801e136:	4b29      	ldr	r3, [pc, #164]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e13c:	f003 030c 	and.w	r3, r3, #12
 801e140:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 801e142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e144:	2b00      	cmp	r3, #0
 801e146:	d104      	bne.n	801e152 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e148:	f7fe faee 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e14c:	6378      	str	r0, [r7, #52]	@ 0x34
 801e14e:	f000 bf59 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 801e152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e154:	2b04      	cmp	r3, #4
 801e156:	d104      	bne.n	801e162 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e158:	f7fe f9c6 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e15c:	6378      	str	r0, [r7, #52]	@ 0x34
 801e15e:	f000 bf51 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 801e162:	4b1e      	ldr	r3, [pc, #120]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e164:	681b      	ldr	r3, [r3, #0]
 801e166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e16a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e16e:	d106      	bne.n	801e17e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 801e170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e172:	2b08      	cmp	r3, #8
 801e174:	d103      	bne.n	801e17e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 801e176:	4b1c      	ldr	r3, [pc, #112]	@ (801e1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 801e178:	637b      	str	r3, [r7, #52]	@ 0x34
 801e17a:	f000 bf43 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 801e17e:	4b17      	ldr	r3, [pc, #92]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e180:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e184:	f003 0302 	and.w	r3, r3, #2
 801e188:	2b02      	cmp	r3, #2
 801e18a:	d107      	bne.n	801e19c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 801e18c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e18e:	2b0c      	cmp	r3, #12
 801e190:	d104      	bne.n	801e19c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 801e192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e196:	637b      	str	r3, [r7, #52]	@ 0x34
 801e198:	f000 bf34 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 801e19c:	2300      	movs	r3, #0
 801e19e:	637b      	str	r3, [r7, #52]	@ 0x34
 801e1a0:	f000 bf30 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 801e1a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e1a8:	1f11      	subs	r1, r2, #4
 801e1aa:	430b      	orrs	r3, r1
 801e1ac:	d13f      	bne.n	801e22e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 801e1ae:	4b0b      	ldr	r3, [pc, #44]	@ (801e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 801e1b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e1b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801e1b8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 801e1ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e1bc:	2b00      	cmp	r3, #0
 801e1be:	d104      	bne.n	801e1ca <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e1c0:	f7fe fab2 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e1c4:	6378      	str	r0, [r7, #52]	@ 0x34
 801e1c6:	f000 bf1d 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 801e1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e1cc:	2b10      	cmp	r3, #16
 801e1ce:	d10d      	bne.n	801e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e1d0:	f7fe f98a 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e1d4:	6378      	str	r0, [r7, #52]	@ 0x34
 801e1d6:	f000 bf15 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801e1da:	bf00      	nop
 801e1dc:	46020c00 	.word	0x46020c00
 801e1e0:	02dc6c00 	.word	0x02dc6c00
 801e1e4:	0802b040 	.word	0x0802b040
 801e1e8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 801e1ec:	4ba6      	ldr	r3, [pc, #664]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e1ee:	681b      	ldr	r3, [r3, #0]
 801e1f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e1f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e1f8:	d106      	bne.n	801e208 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 801e1fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e1fc:	2b20      	cmp	r3, #32
 801e1fe:	d103      	bne.n	801e208 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 801e200:	4ba2      	ldr	r3, [pc, #648]	@ (801e48c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 801e202:	637b      	str	r3, [r7, #52]	@ 0x34
 801e204:	f000 befe 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 801e208:	4b9f      	ldr	r3, [pc, #636]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e20a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e20e:	f003 0302 	and.w	r3, r3, #2
 801e212:	2b02      	cmp	r3, #2
 801e214:	d107      	bne.n	801e226 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 801e216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e218:	2b30      	cmp	r3, #48	@ 0x30
 801e21a:	d104      	bne.n	801e226 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 801e21c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e220:	637b      	str	r3, [r7, #52]	@ 0x34
 801e222:	f000 beef 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 801e226:	2300      	movs	r3, #0
 801e228:	637b      	str	r3, [r7, #52]	@ 0x34
 801e22a:	f000 beeb 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 801e22e:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e232:	f1a2 0108 	sub.w	r1, r2, #8
 801e236:	430b      	orrs	r3, r1
 801e238:	d136      	bne.n	801e2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 801e23a:	4b93      	ldr	r3, [pc, #588]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e23c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e240:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801e244:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 801e246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e248:	2b00      	cmp	r3, #0
 801e24a:	d104      	bne.n	801e256 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e24c:	f7fe fa6c 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e250:	6378      	str	r0, [r7, #52]	@ 0x34
 801e252:	f000 bed7 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 801e256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e258:	2b40      	cmp	r3, #64	@ 0x40
 801e25a:	d104      	bne.n	801e266 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e25c:	f7fe f944 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e260:	6378      	str	r0, [r7, #52]	@ 0x34
 801e262:	f000 becf 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 801e266:	4b88      	ldr	r3, [pc, #544]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e268:	681b      	ldr	r3, [r3, #0]
 801e26a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e26e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e272:	d106      	bne.n	801e282 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 801e274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e276:	2b80      	cmp	r3, #128	@ 0x80
 801e278:	d103      	bne.n	801e282 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 801e27a:	4b84      	ldr	r3, [pc, #528]	@ (801e48c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 801e27c:	637b      	str	r3, [r7, #52]	@ 0x34
 801e27e:	f000 bec1 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 801e282:	4b81      	ldr	r3, [pc, #516]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e288:	f003 0302 	and.w	r3, r3, #2
 801e28c:	2b02      	cmp	r3, #2
 801e28e:	d107      	bne.n	801e2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 801e290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e292:	2bc0      	cmp	r3, #192	@ 0xc0
 801e294:	d104      	bne.n	801e2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 801e296:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e29a:	637b      	str	r3, [r7, #52]	@ 0x34
 801e29c:	f000 beb2 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 801e2a0:	2300      	movs	r3, #0
 801e2a2:	637b      	str	r3, [r7, #52]	@ 0x34
 801e2a4:	f000 beae 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 801e2a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e2ac:	f1a2 0110 	sub.w	r1, r2, #16
 801e2b0:	430b      	orrs	r3, r1
 801e2b2:	d139      	bne.n	801e328 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 801e2b4:	4b74      	ldr	r3, [pc, #464]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e2b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e2ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801e2be:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 801e2c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2c2:	2b00      	cmp	r3, #0
 801e2c4:	d104      	bne.n	801e2d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e2c6:	f7fe fa2f 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e2ca:	6378      	str	r0, [r7, #52]	@ 0x34
 801e2cc:	f000 be9a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 801e2d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e2d6:	d104      	bne.n	801e2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e2d8:	f7fe f906 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e2dc:	6378      	str	r0, [r7, #52]	@ 0x34
 801e2de:	f000 be91 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 801e2e2:	4b69      	ldr	r3, [pc, #420]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e2e4:	681b      	ldr	r3, [r3, #0]
 801e2e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e2ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e2ee:	d107      	bne.n	801e300 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 801e2f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e2f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e2f6:	d103      	bne.n	801e300 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 801e2f8:	4b64      	ldr	r3, [pc, #400]	@ (801e48c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 801e2fa:	637b      	str	r3, [r7, #52]	@ 0x34
 801e2fc:	f000 be82 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 801e300:	4b61      	ldr	r3, [pc, #388]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e302:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e306:	f003 0302 	and.w	r3, r3, #2
 801e30a:	2b02      	cmp	r3, #2
 801e30c:	d108      	bne.n	801e320 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 801e30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e310:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801e314:	d104      	bne.n	801e320 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 801e316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e31a:	637b      	str	r3, [r7, #52]	@ 0x34
 801e31c:	f000 be72 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 801e320:	2300      	movs	r3, #0
 801e322:	637b      	str	r3, [r7, #52]	@ 0x34
 801e324:	f000 be6e 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 801e328:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e32c:	f1a2 0120 	sub.w	r1, r2, #32
 801e330:	430b      	orrs	r3, r1
 801e332:	d158      	bne.n	801e3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 801e334:	4b54      	ldr	r3, [pc, #336]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e336:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801e33a:	f003 0307 	and.w	r3, r3, #7
 801e33e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 801e340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e342:	2b00      	cmp	r3, #0
 801e344:	d104      	bne.n	801e350 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 801e346:	f7fe fa17 	bl	801c778 <HAL_RCC_GetPCLK3Freq>
 801e34a:	6378      	str	r0, [r7, #52]	@ 0x34
 801e34c:	f000 be5a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 801e350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e352:	2b01      	cmp	r3, #1
 801e354:	d104      	bne.n	801e360 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e356:	f7fe f8c7 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e35a:	6378      	str	r0, [r7, #52]	@ 0x34
 801e35c:	f000 be52 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 801e360:	4b49      	ldr	r3, [pc, #292]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e362:	681b      	ldr	r3, [r3, #0]
 801e364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e36c:	d106      	bne.n	801e37c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 801e36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e370:	2b02      	cmp	r3, #2
 801e372:	d103      	bne.n	801e37c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 801e374:	4b45      	ldr	r3, [pc, #276]	@ (801e48c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 801e376:	637b      	str	r3, [r7, #52]	@ 0x34
 801e378:	f000 be44 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 801e37c:	4b42      	ldr	r3, [pc, #264]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e37e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e382:	f003 0302 	and.w	r3, r3, #2
 801e386:	2b02      	cmp	r3, #2
 801e388:	d107      	bne.n	801e39a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 801e38a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e38c:	2b03      	cmp	r3, #3
 801e38e:	d104      	bne.n	801e39a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 801e390:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e394:	637b      	str	r3, [r7, #52]	@ 0x34
 801e396:	f000 be35 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 801e39a:	4b3b      	ldr	r3, [pc, #236]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e39c:	681b      	ldr	r3, [r3, #0]
 801e39e:	f003 0320 	and.w	r3, r3, #32
 801e3a2:	2b20      	cmp	r3, #32
 801e3a4:	d11b      	bne.n	801e3de <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 801e3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e3a8:	2b04      	cmp	r3, #4
 801e3aa:	d118      	bne.n	801e3de <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e3ac:	4b36      	ldr	r3, [pc, #216]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e3ae:	689b      	ldr	r3, [r3, #8]
 801e3b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e3b4:	2b00      	cmp	r3, #0
 801e3b6:	d005      	beq.n	801e3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 801e3b8:	4b33      	ldr	r3, [pc, #204]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e3ba:	689b      	ldr	r3, [r3, #8]
 801e3bc:	0e1b      	lsrs	r3, r3, #24
 801e3be:	f003 030f 	and.w	r3, r3, #15
 801e3c2:	e006      	b.n	801e3d2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 801e3c4:	4b30      	ldr	r3, [pc, #192]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e3c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e3ca:	041b      	lsls	r3, r3, #16
 801e3cc:	0e1b      	lsrs	r3, r3, #24
 801e3ce:	f003 030f 	and.w	r3, r3, #15
 801e3d2:	4a2f      	ldr	r2, [pc, #188]	@ (801e490 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 801e3d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e3d8:	637b      	str	r3, [r7, #52]	@ 0x34
 801e3da:	f000 be13 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 801e3de:	2300      	movs	r3, #0
 801e3e0:	637b      	str	r3, [r7, #52]	@ 0x34
 801e3e2:	f000 be0f 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 801e3e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e3ea:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 801e3ee:	430b      	orrs	r3, r1
 801e3f0:	d172      	bne.n	801e4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 801e3f2:	4b25      	ldr	r3, [pc, #148]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e3f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801e3f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 801e3fc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 801e3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e400:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801e404:	d104      	bne.n	801e410 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e406:	f7fe f86f 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e40a:	6378      	str	r0, [r7, #52]	@ 0x34
 801e40c:	f000 bdfa 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 801e410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e416:	d108      	bne.n	801e42a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801e418:	f107 0318 	add.w	r3, r7, #24
 801e41c:	4618      	mov	r0, r3
 801e41e:	f7ff f961 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 801e422:	6a3b      	ldr	r3, [r7, #32]
 801e424:	637b      	str	r3, [r7, #52]	@ 0x34
 801e426:	f000 bded 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 801e42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e42c:	2b00      	cmp	r3, #0
 801e42e:	d104      	bne.n	801e43a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 801e430:	f7fe f960 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801e434:	6378      	str	r0, [r7, #52]	@ 0x34
 801e436:	f000 bde5 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 801e43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e43c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 801e440:	d128      	bne.n	801e494 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e442:	4b11      	ldr	r3, [pc, #68]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e444:	681b      	ldr	r3, [r3, #0]
 801e446:	f003 0320 	and.w	r3, r3, #32
 801e44a:	2b20      	cmp	r3, #32
 801e44c:	d118      	bne.n	801e480 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e44e:	4b0e      	ldr	r3, [pc, #56]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e450:	689b      	ldr	r3, [r3, #8]
 801e452:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e456:	2b00      	cmp	r3, #0
 801e458:	d005      	beq.n	801e466 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 801e45a:	4b0b      	ldr	r3, [pc, #44]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e45c:	689b      	ldr	r3, [r3, #8]
 801e45e:	0e1b      	lsrs	r3, r3, #24
 801e460:	f003 030f 	and.w	r3, r3, #15
 801e464:	e006      	b.n	801e474 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 801e466:	4b08      	ldr	r3, [pc, #32]	@ (801e488 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 801e468:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e46c:	041b      	lsls	r3, r3, #16
 801e46e:	0e1b      	lsrs	r3, r3, #24
 801e470:	f003 030f 	and.w	r3, r3, #15
 801e474:	4a06      	ldr	r2, [pc, #24]	@ (801e490 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 801e476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e47a:	637b      	str	r3, [r7, #52]	@ 0x34
 801e47c:	f000 bdc2 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = 0U;
 801e480:	2300      	movs	r3, #0
 801e482:	637b      	str	r3, [r7, #52]	@ 0x34
 801e484:	f000 bdbe 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801e488:	46020c00 	.word	0x46020c00
 801e48c:	00f42400 	.word	0x00f42400
 801e490:	0802b040 	.word	0x0802b040
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 801e494:	4baf      	ldr	r3, [pc, #700]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e496:	681b      	ldr	r3, [r3, #0]
 801e498:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801e49c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e4a0:	d107      	bne.n	801e4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 801e4a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e4a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801e4a8:	d103      	bne.n	801e4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 801e4aa:	4bab      	ldr	r3, [pc, #684]	@ (801e758 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 801e4ac:	637b      	str	r3, [r7, #52]	@ 0x34
 801e4ae:	f000 bda9 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 801e4b2:	4ba8      	ldr	r3, [pc, #672]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e4b4:	681b      	ldr	r3, [r3, #0]
 801e4b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e4ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e4be:	d107      	bne.n	801e4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 801e4c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e4c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801e4c6:	d103      	bne.n	801e4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 801e4c8:	4ba4      	ldr	r3, [pc, #656]	@ (801e75c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 801e4ca:	637b      	str	r3, [r7, #52]	@ 0x34
 801e4cc:	f000 bd9a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 801e4d0:	2300      	movs	r3, #0
 801e4d2:	637b      	str	r3, [r7, #52]	@ 0x34
 801e4d4:	f000 bd96 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 801e4d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e4dc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 801e4e0:	430b      	orrs	r3, r1
 801e4e2:	d158      	bne.n	801e596 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 801e4e4:	4b9b      	ldr	r3, [pc, #620]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e4e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801e4ea:	f003 0307 	and.w	r3, r3, #7
 801e4ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801e4f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e4f2:	2b04      	cmp	r3, #4
 801e4f4:	d84b      	bhi.n	801e58e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 801e4f6:	a201      	add	r2, pc, #4	@ (adr r2, 801e4fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 801e4f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e4fc:	0801e535 	.word	0x0801e535
 801e500:	0801e511 	.word	0x0801e511
 801e504:	0801e523 	.word	0x0801e523
 801e508:	0801e53f 	.word	0x0801e53f
 801e50c:	0801e549 	.word	0x0801e549
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e510:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e514:	4618      	mov	r0, r3
 801e516:	f7fe ff89 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 801e51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e51c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e51e:	f000 bd71 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e522:	f107 030c 	add.w	r3, r7, #12
 801e526:	4618      	mov	r0, r3
 801e528:	f7ff fa38 	bl	801d99c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 801e52c:	693b      	ldr	r3, [r7, #16]
 801e52e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e530:	f000 bd68 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 801e534:	f7fe f8de 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801e538:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801e53a:	f000 bd63 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 801e53e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801e542:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e544:	f000 bd5e 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e548:	4b82      	ldr	r3, [pc, #520]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e54a:	681b      	ldr	r3, [r3, #0]
 801e54c:	f003 0320 	and.w	r3, r3, #32
 801e550:	2b20      	cmp	r3, #32
 801e552:	d118      	bne.n	801e586 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e554:	4b7f      	ldr	r3, [pc, #508]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e556:	689b      	ldr	r3, [r3, #8]
 801e558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e55c:	2b00      	cmp	r3, #0
 801e55e:	d005      	beq.n	801e56c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 801e560:	4b7c      	ldr	r3, [pc, #496]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e562:	689b      	ldr	r3, [r3, #8]
 801e564:	0e1b      	lsrs	r3, r3, #24
 801e566:	f003 030f 	and.w	r3, r3, #15
 801e56a:	e006      	b.n	801e57a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 801e56c:	4b79      	ldr	r3, [pc, #484]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e56e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e572:	041b      	lsls	r3, r3, #16
 801e574:	0e1b      	lsrs	r3, r3, #24
 801e576:	f003 030f 	and.w	r3, r3, #15
 801e57a:	4a79      	ldr	r2, [pc, #484]	@ (801e760 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>)
 801e57c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e580:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801e582:	f000 bd3f 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801e586:	2300      	movs	r3, #0
 801e588:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e58a:	f000 bd3b 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801e58e:	2300      	movs	r3, #0
 801e590:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e592:	f000 bd37 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 801e596:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e59a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 801e59e:	430b      	orrs	r3, r1
 801e5a0:	d167      	bne.n	801e672 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 801e5a2:	4b6c      	ldr	r3, [pc, #432]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e5a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801e5a8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 801e5ac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801e5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801e5b4:	d036      	beq.n	801e624 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 801e5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801e5bc:	d855      	bhi.n	801e66a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 801e5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801e5c4:	d029      	beq.n	801e61a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 801e5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801e5cc:	d84d      	bhi.n	801e66a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 801e5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e5d4:	d013      	beq.n	801e5fe <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 801e5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801e5dc:	d845      	bhi.n	801e66a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 801e5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5e0:	2b00      	cmp	r3, #0
 801e5e2:	d015      	beq.n	801e610 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 801e5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e5e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801e5ea:	d13e      	bne.n	801e66a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801e5ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801e5f0:	4618      	mov	r0, r3
 801e5f2:	f7fe ff1b 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 801e5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e5f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e5fa:	f000 bd03 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801e5fe:	f107 030c 	add.w	r3, r7, #12
 801e602:	4618      	mov	r0, r3
 801e604:	f7ff f9ca 	bl	801d99c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 801e608:	693b      	ldr	r3, [r7, #16]
 801e60a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e60c:	f000 bcfa 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 801e610:	f7fe f870 	bl	801c6f4 <HAL_RCC_GetHCLKFreq>
 801e614:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801e616:	f000 bcf5 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 801e61a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 801e61e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e620:	f000 bcf0 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e624:	4b4b      	ldr	r3, [pc, #300]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e626:	681b      	ldr	r3, [r3, #0]
 801e628:	f003 0320 	and.w	r3, r3, #32
 801e62c:	2b20      	cmp	r3, #32
 801e62e:	d118      	bne.n	801e662 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e630:	4b48      	ldr	r3, [pc, #288]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e632:	689b      	ldr	r3, [r3, #8]
 801e634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e638:	2b00      	cmp	r3, #0
 801e63a:	d005      	beq.n	801e648 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 801e63c:	4b45      	ldr	r3, [pc, #276]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e63e:	689b      	ldr	r3, [r3, #8]
 801e640:	0e1b      	lsrs	r3, r3, #24
 801e642:	f003 030f 	and.w	r3, r3, #15
 801e646:	e006      	b.n	801e656 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 801e648:	4b42      	ldr	r3, [pc, #264]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e64a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e64e:	041b      	lsls	r3, r3, #16
 801e650:	0e1b      	lsrs	r3, r3, #24
 801e652:	f003 030f 	and.w	r3, r3, #15
 801e656:	4a42      	ldr	r2, [pc, #264]	@ (801e760 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>)
 801e658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e65c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801e65e:	f000 bcd1 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801e662:	2300      	movs	r3, #0
 801e664:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e666:	f000 bccd 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801e66a:	2300      	movs	r3, #0
 801e66c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e66e:	f000 bcc9 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 801e672:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e676:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 801e67a:	430b      	orrs	r3, r1
 801e67c:	d14c      	bne.n	801e718 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 801e67e:	4b35      	ldr	r3, [pc, #212]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e684:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801e688:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 801e68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e68c:	2b00      	cmp	r3, #0
 801e68e:	d104      	bne.n	801e69a <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e690:	f7fe f84a 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e694:	6378      	str	r0, [r7, #52]	@ 0x34
 801e696:	f000 bcb5 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 801e69a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e69c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e6a0:	d104      	bne.n	801e6ac <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e6a2:	f7fd ff21 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e6a6:	6378      	str	r0, [r7, #52]	@ 0x34
 801e6a8:	f000 bcac 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 801e6ac:	4b29      	ldr	r3, [pc, #164]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e6ae:	681b      	ldr	r3, [r3, #0]
 801e6b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e6b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e6b8:	d107      	bne.n	801e6ca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 801e6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e6bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801e6c0:	d103      	bne.n	801e6ca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 801e6c2:	4b26      	ldr	r3, [pc, #152]	@ (801e75c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 801e6c4:	637b      	str	r3, [r7, #52]	@ 0x34
 801e6c6:	f000 bc9d 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 801e6ca:	4b22      	ldr	r3, [pc, #136]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e6cc:	681b      	ldr	r3, [r3, #0]
 801e6ce:	f003 0320 	and.w	r3, r3, #32
 801e6d2:	2b20      	cmp	r3, #32
 801e6d4:	d11c      	bne.n	801e710 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 801e6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e6d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801e6dc:	d118      	bne.n	801e710 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e6de:	4b1d      	ldr	r3, [pc, #116]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e6e0:	689b      	ldr	r3, [r3, #8]
 801e6e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e6e6:	2b00      	cmp	r3, #0
 801e6e8:	d005      	beq.n	801e6f6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 801e6ea:	4b1a      	ldr	r3, [pc, #104]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e6ec:	689b      	ldr	r3, [r3, #8]
 801e6ee:	0e1b      	lsrs	r3, r3, #24
 801e6f0:	f003 030f 	and.w	r3, r3, #15
 801e6f4:	e006      	b.n	801e704 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 801e6f6:	4b17      	ldr	r3, [pc, #92]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e6f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e6fc:	041b      	lsls	r3, r3, #16
 801e6fe:	0e1b      	lsrs	r3, r3, #24
 801e700:	f003 030f 	and.w	r3, r3, #15
 801e704:	4a16      	ldr	r2, [pc, #88]	@ (801e760 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>)
 801e706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e70a:	637b      	str	r3, [r7, #52]	@ 0x34
 801e70c:	f000 bc7a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 801e710:	2300      	movs	r3, #0
 801e712:	637b      	str	r3, [r7, #52]	@ 0x34
 801e714:	f000 bc76 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 801e718:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e71c:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 801e720:	430b      	orrs	r3, r1
 801e722:	d155      	bne.n	801e7d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 801e724:	4b0b      	ldr	r3, [pc, #44]	@ (801e754 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 801e726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e72a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 801e72e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 801e730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e732:	2b00      	cmp	r3, #0
 801e734:	d104      	bne.n	801e740 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e736:	f7fd fff7 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e73a:	6378      	str	r0, [r7, #52]	@ 0x34
 801e73c:	f000 bc62 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 801e740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e742:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801e746:	d10d      	bne.n	801e764 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e748:	f7fd fece 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e74c:	6378      	str	r0, [r7, #52]	@ 0x34
 801e74e:	f000 bc59 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801e752:	bf00      	nop
 801e754:	46020c00 	.word	0x46020c00
 801e758:	02dc6c00 	.word	0x02dc6c00
 801e75c:	00f42400 	.word	0x00f42400
 801e760:	0802b040 	.word	0x0802b040
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 801e764:	4ba1      	ldr	r3, [pc, #644]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e766:	681b      	ldr	r3, [r3, #0]
 801e768:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e76c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e770:	d107      	bne.n	801e782 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
 801e772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e774:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801e778:	d103      	bne.n	801e782 <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HSI_VALUE;
 801e77a:	4b9d      	ldr	r3, [pc, #628]	@ (801e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 801e77c:	637b      	str	r3, [r7, #52]	@ 0x34
 801e77e:	f000 bc41 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 801e782:	4b9a      	ldr	r3, [pc, #616]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e784:	681b      	ldr	r3, [r3, #0]
 801e786:	f003 0320 	and.w	r3, r3, #32
 801e78a:	2b20      	cmp	r3, #32
 801e78c:	d11c      	bne.n	801e7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
 801e78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e790:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801e794:	d118      	bne.n	801e7c8 <HAL_RCCEx_GetPeriphCLKFreq+0xb74>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e796:	4b95      	ldr	r3, [pc, #596]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e798:	689b      	ldr	r3, [r3, #8]
 801e79a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e79e:	2b00      	cmp	r3, #0
 801e7a0:	d005      	beq.n	801e7ae <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801e7a2:	4b92      	ldr	r3, [pc, #584]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e7a4:	689b      	ldr	r3, [r3, #8]
 801e7a6:	0e1b      	lsrs	r3, r3, #24
 801e7a8:	f003 030f 	and.w	r3, r3, #15
 801e7ac:	e006      	b.n	801e7bc <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 801e7ae:	4b8f      	ldr	r3, [pc, #572]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e7b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e7b4:	041b      	lsls	r3, r3, #16
 801e7b6:	0e1b      	lsrs	r3, r3, #24
 801e7b8:	f003 030f 	and.w	r3, r3, #15
 801e7bc:	4a8d      	ldr	r2, [pc, #564]	@ (801e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 801e7be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e7c2:	637b      	str	r3, [r7, #52]	@ 0x34
 801e7c4:	f000 bc1e 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 801e7c8:	2300      	movs	r3, #0
 801e7ca:	637b      	str	r3, [r7, #52]	@ 0x34
 801e7cc:	f000 bc1a 	b.w	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 801e7d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e7d4:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 801e7d8:	430b      	orrs	r3, r1
 801e7da:	d151      	bne.n	801e880 <HAL_RCCEx_GetPeriphCLKFreq+0xc2c>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 801e7dc:	4b83      	ldr	r3, [pc, #524]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e7de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801e7e2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801e7e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801e7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e7ea:	2bc0      	cmp	r3, #192	@ 0xc0
 801e7ec:	d024      	beq.n	801e838 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 801e7ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e7f0:	2bc0      	cmp	r3, #192	@ 0xc0
 801e7f2:	d842      	bhi.n	801e87a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 801e7f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e7f6:	2b80      	cmp	r3, #128	@ 0x80
 801e7f8:	d00d      	beq.n	801e816 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
 801e7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e7fc:	2b80      	cmp	r3, #128	@ 0x80
 801e7fe:	d83c      	bhi.n	801e87a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 801e800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e802:	2b00      	cmp	r3, #0
 801e804:	d003      	beq.n	801e80e <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 801e806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e808:	2b40      	cmp	r3, #64	@ 0x40
 801e80a:	d011      	beq.n	801e830 <HAL_RCCEx_GetPeriphCLKFreq+0xbdc>
 801e80c:	e035      	b.n	801e87a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 801e80e:	f7fd ffb3 	bl	801c778 <HAL_RCC_GetPCLK3Freq>
 801e812:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801e814:	e3f6      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801e816:	4b75      	ldr	r3, [pc, #468]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e818:	681b      	ldr	r3, [r3, #0]
 801e81a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e81e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e822:	d102      	bne.n	801e82a <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
        {
          frequency = HSI_VALUE;
 801e824:	4b72      	ldr	r3, [pc, #456]	@ (801e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 801e826:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801e828:	e3ec      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801e82a:	2300      	movs	r3, #0
 801e82c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e82e:	e3e9      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 801e830:	f7fd fe5a 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e834:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801e836:	e3e5      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e838:	4b6c      	ldr	r3, [pc, #432]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e83a:	681b      	ldr	r3, [r3, #0]
 801e83c:	f003 0320 	and.w	r3, r3, #32
 801e840:	2b20      	cmp	r3, #32
 801e842:	d117      	bne.n	801e874 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e844:	4b69      	ldr	r3, [pc, #420]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e846:	689b      	ldr	r3, [r3, #8]
 801e848:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e84c:	2b00      	cmp	r3, #0
 801e84e:	d005      	beq.n	801e85c <HAL_RCCEx_GetPeriphCLKFreq+0xc08>
 801e850:	4b66      	ldr	r3, [pc, #408]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e852:	689b      	ldr	r3, [r3, #8]
 801e854:	0e1b      	lsrs	r3, r3, #24
 801e856:	f003 030f 	and.w	r3, r3, #15
 801e85a:	e006      	b.n	801e86a <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 801e85c:	4b63      	ldr	r3, [pc, #396]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e85e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e862:	041b      	lsls	r3, r3, #16
 801e864:	0e1b      	lsrs	r3, r3, #24
 801e866:	f003 030f 	and.w	r3, r3, #15
 801e86a:	4a62      	ldr	r2, [pc, #392]	@ (801e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 801e86c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e870:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801e872:	e3c7      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801e874:	2300      	movs	r3, #0
 801e876:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e878:	e3c4      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      default:
      {
        frequency = 0U;
 801e87a:	2300      	movs	r3, #0
 801e87c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801e87e:	e3c1      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 801e880:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e884:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 801e888:	430b      	orrs	r3, r1
 801e88a:	d147      	bne.n	801e91c <HAL_RCCEx_GetPeriphCLKFreq+0xcc8>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 801e88c:	4b57      	ldr	r3, [pc, #348]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e88e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801e892:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 801e896:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 801e898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e89a:	2b00      	cmp	r3, #0
 801e89c:	d103      	bne.n	801e8a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801e89e:	f7fd ff43 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801e8a2:	6378      	str	r0, [r7, #52]	@ 0x34
 801e8a4:	e3ae      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 801e8a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e8a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801e8ac:	d103      	bne.n	801e8b6 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 801e8ae:	f7fd fe1b 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801e8b2:	6378      	str	r0, [r7, #52]	@ 0x34
 801e8b4:	e3a6      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 801e8b6:	4b4d      	ldr	r3, [pc, #308]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e8b8:	681b      	ldr	r3, [r3, #0]
 801e8ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e8be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e8c2:	d106      	bne.n	801e8d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 801e8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e8c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801e8ca:	d102      	bne.n	801e8d2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
    {
      frequency = HSI_VALUE;
 801e8cc:	4b48      	ldr	r3, [pc, #288]	@ (801e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 801e8ce:	637b      	str	r3, [r7, #52]	@ 0x34
 801e8d0:	e398      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 801e8d2:	4b46      	ldr	r3, [pc, #280]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e8d4:	681b      	ldr	r3, [r3, #0]
 801e8d6:	f003 0320 	and.w	r3, r3, #32
 801e8da:	2b20      	cmp	r3, #32
 801e8dc:	d11b      	bne.n	801e916 <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
 801e8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e8e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 801e8e4:	d117      	bne.n	801e916 <HAL_RCCEx_GetPeriphCLKFreq+0xcc2>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e8e6:	4b41      	ldr	r3, [pc, #260]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e8e8:	689b      	ldr	r3, [r3, #8]
 801e8ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e8ee:	2b00      	cmp	r3, #0
 801e8f0:	d005      	beq.n	801e8fe <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 801e8f2:	4b3e      	ldr	r3, [pc, #248]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e8f4:	689b      	ldr	r3, [r3, #8]
 801e8f6:	0e1b      	lsrs	r3, r3, #24
 801e8f8:	f003 030f 	and.w	r3, r3, #15
 801e8fc:	e006      	b.n	801e90c <HAL_RCCEx_GetPeriphCLKFreq+0xcb8>
 801e8fe:	4b3b      	ldr	r3, [pc, #236]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e900:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e904:	041b      	lsls	r3, r3, #16
 801e906:	0e1b      	lsrs	r3, r3, #24
 801e908:	f003 030f 	and.w	r3, r3, #15
 801e90c:	4a39      	ldr	r2, [pc, #228]	@ (801e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 801e90e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e912:	637b      	str	r3, [r7, #52]	@ 0x34
 801e914:	e376      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 801e916:	2300      	movs	r3, #0
 801e918:	637b      	str	r3, [r7, #52]	@ 0x34
 801e91a:	e373      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 801e91c:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e920:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 801e924:	430b      	orrs	r3, r1
 801e926:	d16a      	bne.n	801e9fe <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 801e928:	4b30      	ldr	r3, [pc, #192]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e92a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801e92e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801e932:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 801e934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e936:	2b00      	cmp	r3, #0
 801e938:	d120      	bne.n	801e97c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801e93a:	4b2c      	ldr	r3, [pc, #176]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e93c:	681b      	ldr	r3, [r3, #0]
 801e93e:	f003 0320 	and.w	r3, r3, #32
 801e942:	2b20      	cmp	r3, #32
 801e944:	d117      	bne.n	801e976 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801e946:	4b29      	ldr	r3, [pc, #164]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e948:	689b      	ldr	r3, [r3, #8]
 801e94a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801e94e:	2b00      	cmp	r3, #0
 801e950:	d005      	beq.n	801e95e <HAL_RCCEx_GetPeriphCLKFreq+0xd0a>
 801e952:	4b26      	ldr	r3, [pc, #152]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e954:	689b      	ldr	r3, [r3, #8]
 801e956:	0e1b      	lsrs	r3, r3, #24
 801e958:	f003 030f 	and.w	r3, r3, #15
 801e95c:	e006      	b.n	801e96c <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 801e95e:	4b23      	ldr	r3, [pc, #140]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e960:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801e964:	041b      	lsls	r3, r3, #16
 801e966:	0e1b      	lsrs	r3, r3, #24
 801e968:	f003 030f 	and.w	r3, r3, #15
 801e96c:	4a21      	ldr	r2, [pc, #132]	@ (801e9f4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>)
 801e96e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e972:	637b      	str	r3, [r7, #52]	@ 0x34
 801e974:	e346      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = 0U;
 801e976:	2300      	movs	r3, #0
 801e978:	637b      	str	r3, [r7, #52]	@ 0x34
 801e97a:	e343      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 801e97c:	4b1b      	ldr	r3, [pc, #108]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e97e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e982:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801e986:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801e98a:	d112      	bne.n	801e9b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5e>
 801e98c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e98e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801e992:	d10e      	bne.n	801e9b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801e994:	4b15      	ldr	r3, [pc, #84]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e996:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e99a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801e99e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801e9a2:	d102      	bne.n	801e9aa <HAL_RCCEx_GetPeriphCLKFreq+0xd56>
      {
        frequency = LSI_VALUE / 128U;
 801e9a4:	23fa      	movs	r3, #250	@ 0xfa
 801e9a6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801e9a8:	e32c      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = LSI_VALUE;
 801e9aa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801e9ae:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801e9b0:	e328      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 801e9b2:	4b0e      	ldr	r3, [pc, #56]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e9b4:	681b      	ldr	r3, [r3, #0]
 801e9b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801e9ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e9be:	d106      	bne.n	801e9ce <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
 801e9c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801e9c6:	d102      	bne.n	801e9ce <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
    {
      frequency = HSI_VALUE;
 801e9c8:	4b09      	ldr	r3, [pc, #36]	@ (801e9f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 801e9ca:	637b      	str	r3, [r7, #52]	@ 0x34
 801e9cc:	e31a      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 801e9ce:	4b07      	ldr	r3, [pc, #28]	@ (801e9ec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 801e9d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801e9d4:	f003 0302 	and.w	r3, r3, #2
 801e9d8:	2b02      	cmp	r3, #2
 801e9da:	d10d      	bne.n	801e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
 801e9dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801e9de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801e9e2:	d109      	bne.n	801e9f8 <HAL_RCCEx_GetPeriphCLKFreq+0xda4>
    {
      frequency = LSE_VALUE;
 801e9e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801e9e8:	637b      	str	r3, [r7, #52]	@ 0x34
 801e9ea:	e30b      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801e9ec:	46020c00 	.word	0x46020c00
 801e9f0:	00f42400 	.word	0x00f42400
 801e9f4:	0802b040 	.word	0x0802b040
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 801e9f8:	2300      	movs	r3, #0
 801e9fa:	637b      	str	r3, [r7, #52]	@ 0x34
 801e9fc:	e302      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 801e9fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ea02:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 801ea06:	430b      	orrs	r3, r1
 801ea08:	d164      	bne.n	801ead4 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 801ea0a:	4ba2      	ldr	r3, [pc, #648]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ea10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801ea14:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 801ea16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea18:	2b00      	cmp	r3, #0
 801ea1a:	d120      	bne.n	801ea5e <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801ea1c:	4b9d      	ldr	r3, [pc, #628]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea1e:	681b      	ldr	r3, [r3, #0]
 801ea20:	f003 0320 	and.w	r3, r3, #32
 801ea24:	2b20      	cmp	r3, #32
 801ea26:	d117      	bne.n	801ea58 <HAL_RCCEx_GetPeriphCLKFreq+0xe04>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801ea28:	4b9a      	ldr	r3, [pc, #616]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea2a:	689b      	ldr	r3, [r3, #8]
 801ea2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801ea30:	2b00      	cmp	r3, #0
 801ea32:	d005      	beq.n	801ea40 <HAL_RCCEx_GetPeriphCLKFreq+0xdec>
 801ea34:	4b97      	ldr	r3, [pc, #604]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea36:	689b      	ldr	r3, [r3, #8]
 801ea38:	0e1b      	lsrs	r3, r3, #24
 801ea3a:	f003 030f 	and.w	r3, r3, #15
 801ea3e:	e006      	b.n	801ea4e <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
 801ea40:	4b94      	ldr	r3, [pc, #592]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea42:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801ea46:	041b      	lsls	r3, r3, #16
 801ea48:	0e1b      	lsrs	r3, r3, #24
 801ea4a:	f003 030f 	and.w	r3, r3, #15
 801ea4e:	4a92      	ldr	r2, [pc, #584]	@ (801ec98 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 801ea50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ea54:	637b      	str	r3, [r7, #52]	@ 0x34
 801ea56:	e2d5      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = 0U;
 801ea58:	2300      	movs	r3, #0
 801ea5a:	637b      	str	r3, [r7, #52]	@ 0x34
 801ea5c:	e2d2      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 801ea5e:	4b8d      	ldr	r3, [pc, #564]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ea64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801ea68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801ea6c:	d112      	bne.n	801ea94 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
 801ea6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ea70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ea74:	d10e      	bne.n	801ea94 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ea76:	4b87      	ldr	r3, [pc, #540]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ea7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801ea80:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ea84:	d102      	bne.n	801ea8c <HAL_RCCEx_GetPeriphCLKFreq+0xe38>
      {
        frequency = LSI_VALUE / 128U;
 801ea86:	23fa      	movs	r3, #250	@ 0xfa
 801ea88:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ea8a:	e2bb      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = LSI_VALUE;
 801ea8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801ea90:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ea92:	e2b7      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 801ea94:	4b7f      	ldr	r3, [pc, #508]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ea96:	681b      	ldr	r3, [r3, #0]
 801ea98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801ea9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801eaa0:	d106      	bne.n	801eab0 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 801eaa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eaa4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801eaa8:	d102      	bne.n	801eab0 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
    {
      frequency = HSI_VALUE;
 801eaaa:	4b7c      	ldr	r3, [pc, #496]	@ (801ec9c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>)
 801eaac:	637b      	str	r3, [r7, #52]	@ 0x34
 801eaae:	e2a9      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 801eab0:	4b78      	ldr	r3, [pc, #480]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eab2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801eab6:	f003 0302 	and.w	r3, r3, #2
 801eaba:	2b02      	cmp	r3, #2
 801eabc:	d107      	bne.n	801eace <HAL_RCCEx_GetPeriphCLKFreq+0xe7a>
 801eabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eac0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801eac4:	d103      	bne.n	801eace <HAL_RCCEx_GetPeriphCLKFreq+0xe7a>
    {
      frequency = LSE_VALUE;
 801eac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801eaca:	637b      	str	r3, [r7, #52]	@ 0x34
 801eacc:	e29a      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 801eace:	2300      	movs	r3, #0
 801ead0:	637b      	str	r3, [r7, #52]	@ 0x34
 801ead2:	e297      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 801ead4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ead8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 801eadc:	430b      	orrs	r3, r1
 801eade:	d147      	bne.n	801eb70 <HAL_RCCEx_GetPeriphCLKFreq+0xf1c>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 801eae0:	4b6c      	ldr	r3, [pc, #432]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eae2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801eae6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 801eaea:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 801eaec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eaee:	2b00      	cmp	r3, #0
 801eaf0:	d103      	bne.n	801eafa <HAL_RCCEx_GetPeriphCLKFreq+0xea6>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 801eaf2:	f7fd fe19 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801eaf6:	6378      	str	r0, [r7, #52]	@ 0x34
 801eaf8:	e284      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 801eafa:	4b66      	ldr	r3, [pc, #408]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eafc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801eb00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801eb04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801eb08:	d112      	bne.n	801eb30 <HAL_RCCEx_GetPeriphCLKFreq+0xedc>
 801eb0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801eb10:	d10e      	bne.n	801eb30 <HAL_RCCEx_GetPeriphCLKFreq+0xedc>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801eb12:	4b60      	ldr	r3, [pc, #384]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eb14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801eb18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801eb1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801eb20:	d102      	bne.n	801eb28 <HAL_RCCEx_GetPeriphCLKFreq+0xed4>
      {
        frequency = LSI_VALUE / 128U;
 801eb22:	23fa      	movs	r3, #250	@ 0xfa
 801eb24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801eb26:	e26d      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = LSI_VALUE;
 801eb28:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801eb2c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801eb2e:	e269      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 801eb30:	4b58      	ldr	r3, [pc, #352]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eb32:	681b      	ldr	r3, [r3, #0]
 801eb34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801eb38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801eb3c:	d106      	bne.n	801eb4c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 801eb3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb40:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801eb44:	d102      	bne.n	801eb4c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
    {
      frequency = HSI_VALUE;
 801eb46:	4b55      	ldr	r3, [pc, #340]	@ (801ec9c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>)
 801eb48:	637b      	str	r3, [r7, #52]	@ 0x34
 801eb4a:	e25b      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 801eb4c:	4b51      	ldr	r3, [pc, #324]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eb4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801eb52:	f003 0302 	and.w	r3, r3, #2
 801eb56:	2b02      	cmp	r3, #2
 801eb58:	d107      	bne.n	801eb6a <HAL_RCCEx_GetPeriphCLKFreq+0xf16>
 801eb5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb5c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 801eb60:	d103      	bne.n	801eb6a <HAL_RCCEx_GetPeriphCLKFreq+0xf16>
    {
      frequency = LSE_VALUE;
 801eb62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801eb66:	637b      	str	r3, [r7, #52]	@ 0x34
 801eb68:	e24c      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 801eb6a:	2300      	movs	r3, #0
 801eb6c:	637b      	str	r3, [r7, #52]	@ 0x34
 801eb6e:	e249      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 801eb70:	e9d7 2300 	ldrd	r2, r3, [r7]
 801eb74:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 801eb78:	430b      	orrs	r3, r1
 801eb7a:	d12d      	bne.n	801ebd8 <HAL_RCCEx_GetPeriphCLKFreq+0xf84>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 801eb7c:	4b45      	ldr	r3, [pc, #276]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eb7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801eb82:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 801eb86:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 801eb88:	4b42      	ldr	r3, [pc, #264]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801eb8a:	681b      	ldr	r3, [r3, #0]
 801eb8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801eb90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801eb94:	d105      	bne.n	801eba2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4e>
 801eb96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eb98:	2b00      	cmp	r3, #0
 801eb9a:	d102      	bne.n	801eba2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4e>
    {
      frequency = HSE_VALUE;
 801eb9c:	4b40      	ldr	r3, [pc, #256]	@ (801eca0 <HAL_RCCEx_GetPeriphCLKFreq+0x104c>)
 801eb9e:	637b      	str	r3, [r7, #52]	@ 0x34
 801eba0:	e230      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 801eba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801eba4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801eba8:	d107      	bne.n	801ebba <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801ebaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801ebae:	4618      	mov	r0, r3
 801ebb0:	f7fe fc3c 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 801ebb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ebb6:	637b      	str	r3, [r7, #52]	@ 0x34
 801ebb8:	e224      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 801ebba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ebbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801ebc0:	d107      	bne.n	801ebd2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7e>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801ebc2:	f107 0318 	add.w	r3, r7, #24
 801ebc6:	4618      	mov	r0, r3
 801ebc8:	f7fe fd8c 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 801ebcc:	69bb      	ldr	r3, [r7, #24]
 801ebce:	637b      	str	r3, [r7, #52]	@ 0x34
 801ebd0:	e218      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 801ebd2:	2300      	movs	r3, #0
 801ebd4:	637b      	str	r3, [r7, #52]	@ 0x34
 801ebd6:	e215      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 801ebd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ebdc:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 801ebe0:	430b      	orrs	r3, r1
 801ebe2:	d15f      	bne.n	801eca4 <HAL_RCCEx_GetPeriphCLKFreq+0x1050>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 801ebe4:	4b2b      	ldr	r3, [pc, #172]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ebe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ebea:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 801ebee:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 801ebf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ebf2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801ebf6:	d028      	beq.n	801ec4a <HAL_RCCEx_GetPeriphCLKFreq+0xff6>
 801ebf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ebfa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801ebfe:	d845      	bhi.n	801ec8c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 801ec00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ec06:	d013      	beq.n	801ec30 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 801ec08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ec0e:	d83d      	bhi.n	801ec8c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 801ec10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec12:	2b00      	cmp	r3, #0
 801ec14:	d004      	beq.n	801ec20 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 801ec16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ec18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801ec1c:	d004      	beq.n	801ec28 <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>
 801ec1e:	e035      	b.n	801ec8c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 801ec20:	f7fd fd96 	bl	801c750 <HAL_RCC_GetPCLK2Freq>
 801ec24:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801ec26:	e1ed      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 801ec28:	f7fd fc5e 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801ec2c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801ec2e:	e1e9      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801ec30:	4b18      	ldr	r3, [pc, #96]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ec32:	681b      	ldr	r3, [r3, #0]
 801ec34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801ec38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ec3c:	d102      	bne.n	801ec44 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
        {
          frequency = HSI_VALUE;
 801ec3e:	4b17      	ldr	r3, [pc, #92]	@ (801ec9c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>)
 801ec40:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ec42:	e1df      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ec44:	2300      	movs	r3, #0
 801ec46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ec48:	e1dc      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801ec4a:	4b12      	ldr	r3, [pc, #72]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ec4c:	681b      	ldr	r3, [r3, #0]
 801ec4e:	f003 0320 	and.w	r3, r3, #32
 801ec52:	2b20      	cmp	r3, #32
 801ec54:	d117      	bne.n	801ec86 <HAL_RCCEx_GetPeriphCLKFreq+0x1032>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801ec56:	4b0f      	ldr	r3, [pc, #60]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ec58:	689b      	ldr	r3, [r3, #8]
 801ec5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801ec5e:	2b00      	cmp	r3, #0
 801ec60:	d005      	beq.n	801ec6e <HAL_RCCEx_GetPeriphCLKFreq+0x101a>
 801ec62:	4b0c      	ldr	r3, [pc, #48]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ec64:	689b      	ldr	r3, [r3, #8]
 801ec66:	0e1b      	lsrs	r3, r3, #24
 801ec68:	f003 030f 	and.w	r3, r3, #15
 801ec6c:	e006      	b.n	801ec7c <HAL_RCCEx_GetPeriphCLKFreq+0x1028>
 801ec6e:	4b09      	ldr	r3, [pc, #36]	@ (801ec94 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 801ec70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801ec74:	041b      	lsls	r3, r3, #16
 801ec76:	0e1b      	lsrs	r3, r3, #24
 801ec78:	f003 030f 	and.w	r3, r3, #15
 801ec7c:	4a06      	ldr	r2, [pc, #24]	@ (801ec98 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 801ec7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ec82:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ec84:	e1be      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ec86:	2300      	movs	r3, #0
 801ec88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ec8a:	e1bb      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801ec8c:	2300      	movs	r3, #0
 801ec8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ec90:	e1b8      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801ec92:	bf00      	nop
 801ec94:	46020c00 	.word	0x46020c00
 801ec98:	0802b040 	.word	0x0802b040
 801ec9c:	00f42400 	.word	0x00f42400
 801eca0:	02dc6c00 	.word	0x02dc6c00
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 801eca4:	e9d7 2300 	ldrd	r2, r3, [r7]
 801eca8:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 801ecac:	430b      	orrs	r3, r1
 801ecae:	d156      	bne.n	801ed5e <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 801ecb0:	4ba5      	ldr	r3, [pc, #660]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ecb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801ecb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 801ecba:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 801ecbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ecbe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801ecc2:	d028      	beq.n	801ed16 <HAL_RCCEx_GetPeriphCLKFreq+0x10c2>
 801ecc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ecc6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 801ecca:	d845      	bhi.n	801ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x1104>
 801eccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ecce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801ecd2:	d013      	beq.n	801ecfc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
 801ecd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ecd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801ecda:	d83d      	bhi.n	801ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x1104>
 801ecdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ecde:	2b00      	cmp	r3, #0
 801ece0:	d004      	beq.n	801ecec <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 801ece2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ece4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801ece8:	d004      	beq.n	801ecf4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 801ecea:	e035      	b.n	801ed58 <HAL_RCCEx_GetPeriphCLKFreq+0x1104>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 801ecec:	f7fd fd1c 	bl	801c728 <HAL_RCC_GetPCLK1Freq>
 801ecf0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801ecf2:	e187      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 801ecf4:	f7fd fbf8 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801ecf8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801ecfa:	e183      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801ecfc:	4b92      	ldr	r3, [pc, #584]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ecfe:	681b      	ldr	r3, [r3, #0]
 801ed00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801ed04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ed08:	d102      	bne.n	801ed10 <HAL_RCCEx_GetPeriphCLKFreq+0x10bc>
        {
          frequency = HSI_VALUE;
 801ed0a:	4b90      	ldr	r3, [pc, #576]	@ (801ef4c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>)
 801ed0c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ed0e:	e179      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ed10:	2300      	movs	r3, #0
 801ed12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ed14:	e176      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801ed16:	4b8c      	ldr	r3, [pc, #560]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ed18:	681b      	ldr	r3, [r3, #0]
 801ed1a:	f003 0320 	and.w	r3, r3, #32
 801ed1e:	2b20      	cmp	r3, #32
 801ed20:	d117      	bne.n	801ed52 <HAL_RCCEx_GetPeriphCLKFreq+0x10fe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801ed22:	4b89      	ldr	r3, [pc, #548]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ed24:	689b      	ldr	r3, [r3, #8]
 801ed26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801ed2a:	2b00      	cmp	r3, #0
 801ed2c:	d005      	beq.n	801ed3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e6>
 801ed2e:	4b86      	ldr	r3, [pc, #536]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ed30:	689b      	ldr	r3, [r3, #8]
 801ed32:	0e1b      	lsrs	r3, r3, #24
 801ed34:	f003 030f 	and.w	r3, r3, #15
 801ed38:	e006      	b.n	801ed48 <HAL_RCCEx_GetPeriphCLKFreq+0x10f4>
 801ed3a:	4b83      	ldr	r3, [pc, #524]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ed3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801ed40:	041b      	lsls	r3, r3, #16
 801ed42:	0e1b      	lsrs	r3, r3, #24
 801ed44:	f003 030f 	and.w	r3, r3, #15
 801ed48:	4a81      	ldr	r2, [pc, #516]	@ (801ef50 <HAL_RCCEx_GetPeriphCLKFreq+0x12fc>)
 801ed4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ed4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ed50:	e158      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ed52:	2300      	movs	r3, #0
 801ed54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ed56:	e155      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801ed58:	2300      	movs	r3, #0
 801ed5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ed5c:	e152      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 801ed5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ed62:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 801ed66:	430b      	orrs	r3, r1
 801ed68:	d177      	bne.n	801ee5a <HAL_RCCEx_GetPeriphCLKFreq+0x1206>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 801ed6a:	4b77      	ldr	r3, [pc, #476]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ed6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ed70:	f003 0318 	and.w	r3, r3, #24
 801ed74:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 801ed76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ed78:	2b18      	cmp	r3, #24
 801ed7a:	d86b      	bhi.n	801ee54 <HAL_RCCEx_GetPeriphCLKFreq+0x1200>
 801ed7c:	a201      	add	r2, pc, #4	@ (adr r2, 801ed84 <HAL_RCCEx_GetPeriphCLKFreq+0x1130>)
 801ed7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ed82:	bf00      	nop
 801ed84:	0801ede9 	.word	0x0801ede9
 801ed88:	0801ee55 	.word	0x0801ee55
 801ed8c:	0801ee55 	.word	0x0801ee55
 801ed90:	0801ee55 	.word	0x0801ee55
 801ed94:	0801ee55 	.word	0x0801ee55
 801ed98:	0801ee55 	.word	0x0801ee55
 801ed9c:	0801ee55 	.word	0x0801ee55
 801eda0:	0801ee55 	.word	0x0801ee55
 801eda4:	0801edf1 	.word	0x0801edf1
 801eda8:	0801ee55 	.word	0x0801ee55
 801edac:	0801ee55 	.word	0x0801ee55
 801edb0:	0801ee55 	.word	0x0801ee55
 801edb4:	0801ee55 	.word	0x0801ee55
 801edb8:	0801ee55 	.word	0x0801ee55
 801edbc:	0801ee55 	.word	0x0801ee55
 801edc0:	0801ee55 	.word	0x0801ee55
 801edc4:	0801edf9 	.word	0x0801edf9
 801edc8:	0801ee55 	.word	0x0801ee55
 801edcc:	0801ee55 	.word	0x0801ee55
 801edd0:	0801ee55 	.word	0x0801ee55
 801edd4:	0801ee55 	.word	0x0801ee55
 801edd8:	0801ee55 	.word	0x0801ee55
 801eddc:	0801ee55 	.word	0x0801ee55
 801ede0:	0801ee55 	.word	0x0801ee55
 801ede4:	0801ee13 	.word	0x0801ee13
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 801ede8:	f7fd fcc6 	bl	801c778 <HAL_RCC_GetPCLK3Freq>
 801edec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801edee:	e109      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 801edf0:	f7fd fb7a 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801edf4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801edf6:	e105      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801edf8:	4b53      	ldr	r3, [pc, #332]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801edfa:	681b      	ldr	r3, [r3, #0]
 801edfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801ee00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801ee04:	d102      	bne.n	801ee0c <HAL_RCCEx_GetPeriphCLKFreq+0x11b8>
        {
          frequency = HSI_VALUE;
 801ee06:	4b51      	ldr	r3, [pc, #324]	@ (801ef4c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>)
 801ee08:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ee0a:	e0fb      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ee0c:	2300      	movs	r3, #0
 801ee0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ee10:	e0f8      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801ee12:	4b4d      	ldr	r3, [pc, #308]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ee14:	681b      	ldr	r3, [r3, #0]
 801ee16:	f003 0320 	and.w	r3, r3, #32
 801ee1a:	2b20      	cmp	r3, #32
 801ee1c:	d117      	bne.n	801ee4e <HAL_RCCEx_GetPeriphCLKFreq+0x11fa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801ee1e:	4b4a      	ldr	r3, [pc, #296]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ee20:	689b      	ldr	r3, [r3, #8]
 801ee22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801ee26:	2b00      	cmp	r3, #0
 801ee28:	d005      	beq.n	801ee36 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 801ee2a:	4b47      	ldr	r3, [pc, #284]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ee2c:	689b      	ldr	r3, [r3, #8]
 801ee2e:	0e1b      	lsrs	r3, r3, #24
 801ee30:	f003 030f 	and.w	r3, r3, #15
 801ee34:	e006      	b.n	801ee44 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
 801ee36:	4b44      	ldr	r3, [pc, #272]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ee38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801ee3c:	041b      	lsls	r3, r3, #16
 801ee3e:	0e1b      	lsrs	r3, r3, #24
 801ee40:	f003 030f 	and.w	r3, r3, #15
 801ee44:	4a42      	ldr	r2, [pc, #264]	@ (801ef50 <HAL_RCCEx_GetPeriphCLKFreq+0x12fc>)
 801ee46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ee4a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ee4c:	e0da      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ee4e:	2300      	movs	r3, #0
 801ee50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ee52:	e0d7      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801ee54:	2300      	movs	r3, #0
 801ee56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ee58:	e0d4      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 801ee5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ee5e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 801ee62:	430b      	orrs	r3, r1
 801ee64:	d155      	bne.n	801ef12 <HAL_RCCEx_GetPeriphCLKFreq+0x12be>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 801ee66:	4b38      	ldr	r3, [pc, #224]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ee68:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801ee6c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 801ee70:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 801ee72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee74:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801ee78:	d013      	beq.n	801eea2 <HAL_RCCEx_GetPeriphCLKFreq+0x124e>
 801ee7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 801ee80:	d844      	bhi.n	801ef0c <HAL_RCCEx_GetPeriphCLKFreq+0x12b8>
 801ee82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ee88:	d013      	beq.n	801eeb2 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
 801ee8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 801ee90:	d83c      	bhi.n	801ef0c <HAL_RCCEx_GetPeriphCLKFreq+0x12b8>
 801ee92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee94:	2b00      	cmp	r3, #0
 801ee96:	d014      	beq.n	801eec2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 801ee98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ee9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801ee9e:	d014      	beq.n	801eeca <HAL_RCCEx_GetPeriphCLKFreq+0x1276>
 801eea0:	e034      	b.n	801ef0c <HAL_RCCEx_GetPeriphCLKFreq+0x12b8>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801eea2:	f107 0318 	add.w	r3, r7, #24
 801eea6:	4618      	mov	r0, r3
 801eea8:	f7fe fc1c 	bl	801d6e4 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 801eeac:	69fb      	ldr	r3, [r7, #28]
 801eeae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801eeb0:	e0a8      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801eeb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801eeb6:	4618      	mov	r0, r3
 801eeb8:	f7fe fab8 	bl	801d42c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 801eebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801eebe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801eec0:	e0a0      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 801eec2:	f7fd fb11 	bl	801c4e8 <HAL_RCC_GetSysClockFreq>
 801eec6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 801eec8:	e09c      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 801eeca:	4b1f      	ldr	r3, [pc, #124]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801eecc:	681b      	ldr	r3, [r3, #0]
 801eece:	f003 0320 	and.w	r3, r3, #32
 801eed2:	2b20      	cmp	r3, #32
 801eed4:	d117      	bne.n	801ef06 <HAL_RCCEx_GetPeriphCLKFreq+0x12b2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 801eed6:	4b1c      	ldr	r3, [pc, #112]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801eed8:	689b      	ldr	r3, [r3, #8]
 801eeda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801eede:	2b00      	cmp	r3, #0
 801eee0:	d005      	beq.n	801eeee <HAL_RCCEx_GetPeriphCLKFreq+0x129a>
 801eee2:	4b19      	ldr	r3, [pc, #100]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801eee4:	689b      	ldr	r3, [r3, #8]
 801eee6:	0e1b      	lsrs	r3, r3, #24
 801eee8:	f003 030f 	and.w	r3, r3, #15
 801eeec:	e006      	b.n	801eefc <HAL_RCCEx_GetPeriphCLKFreq+0x12a8>
 801eeee:	4b16      	ldr	r3, [pc, #88]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801eef0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 801eef4:	041b      	lsls	r3, r3, #16
 801eef6:	0e1b      	lsrs	r3, r3, #24
 801eef8:	f003 030f 	and.w	r3, r3, #15
 801eefc:	4a14      	ldr	r2, [pc, #80]	@ (801ef50 <HAL_RCCEx_GetPeriphCLKFreq+0x12fc>)
 801eefe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ef02:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 801ef04:	e07e      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
          frequency = 0U;
 801ef06:	2300      	movs	r3, #0
 801ef08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ef0a:	e07b      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>

      default:

        frequency = 0U;
 801ef0c:	2300      	movs	r3, #0
 801ef0e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 801ef10:	e078      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 801ef12:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ef16:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 801ef1a:	430b      	orrs	r3, r1
 801ef1c:	d138      	bne.n	801ef90 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 801ef1e:	4b0a      	ldr	r3, [pc, #40]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ef20:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 801ef24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801ef28:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 801ef2a:	4b07      	ldr	r3, [pc, #28]	@ (801ef48 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 801ef2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ef30:	f003 0302 	and.w	r3, r3, #2
 801ef34:	2b02      	cmp	r3, #2
 801ef36:	d10d      	bne.n	801ef54 <HAL_RCCEx_GetPeriphCLKFreq+0x1300>
 801ef38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef3a:	2b00      	cmp	r3, #0
 801ef3c:	d10a      	bne.n	801ef54 <HAL_RCCEx_GetPeriphCLKFreq+0x1300>
    {
      frequency = LSE_VALUE;
 801ef3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801ef42:	637b      	str	r3, [r7, #52]	@ 0x34
 801ef44:	e05e      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
 801ef46:	bf00      	nop
 801ef48:	46020c00 	.word	0x46020c00
 801ef4c:	00f42400 	.word	0x00f42400
 801ef50:	0802b040 	.word	0x0802b040
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 801ef54:	4b2e      	ldr	r3, [pc, #184]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801ef56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ef5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801ef5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801ef62:	d112      	bne.n	801ef8a <HAL_RCCEx_GetPeriphCLKFreq+0x1336>
 801ef64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ef66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801ef6a:	d10e      	bne.n	801ef8a <HAL_RCCEx_GetPeriphCLKFreq+0x1336>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ef6c:	4b28      	ldr	r3, [pc, #160]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801ef6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801ef72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801ef76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ef7a:	d102      	bne.n	801ef82 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
      {
        frequency = LSI_VALUE / 128U;
 801ef7c:	23fa      	movs	r3, #250	@ 0xfa
 801ef7e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ef80:	e040      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
      else
      {
        frequency = LSI_VALUE;
 801ef82:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801ef86:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 801ef88:	e03c      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 801ef8a:	2300      	movs	r3, #0
 801ef8c:	637b      	str	r3, [r7, #52]	@ 0x34
 801ef8e:	e039      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 801ef90:	e9d7 2300 	ldrd	r2, r3, [r7]
 801ef94:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 801ef98:	430b      	orrs	r3, r1
 801ef9a:	d131      	bne.n	801f000 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 801ef9c:	4b1c      	ldr	r3, [pc, #112]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801ef9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 801efa2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 801efa6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 801efa8:	4b19      	ldr	r3, [pc, #100]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801efaa:	681b      	ldr	r3, [r3, #0]
 801efac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801efb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801efb4:	d105      	bne.n	801efc2 <HAL_RCCEx_GetPeriphCLKFreq+0x136e>
 801efb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801efb8:	2b00      	cmp	r3, #0
 801efba:	d102      	bne.n	801efc2 <HAL_RCCEx_GetPeriphCLKFreq+0x136e>
    {
      frequency = HSI48_VALUE;
 801efbc:	4b15      	ldr	r3, [pc, #84]	@ (801f014 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 801efbe:	637b      	str	r3, [r7, #52]	@ 0x34
 801efc0:	e020      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 801efc2:	4b13      	ldr	r3, [pc, #76]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801efc4:	681b      	ldr	r3, [r3, #0]
 801efc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801efca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801efce:	d106      	bne.n	801efde <HAL_RCCEx_GetPeriphCLKFreq+0x138a>
 801efd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801efd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801efd6:	d102      	bne.n	801efde <HAL_RCCEx_GetPeriphCLKFreq+0x138a>
    {
      frequency = HSI48_VALUE >> 1U ;
 801efd8:	4b0f      	ldr	r3, [pc, #60]	@ (801f018 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>)
 801efda:	637b      	str	r3, [r7, #52]	@ 0x34
 801efdc:	e012      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 801efde:	4b0c      	ldr	r3, [pc, #48]	@ (801f010 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 801efe0:	681b      	ldr	r3, [r3, #0]
 801efe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801efe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801efea:	d106      	bne.n	801effa <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
 801efec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801efee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801eff2:	d102      	bne.n	801effa <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
    {
      frequency = HSI_VALUE;
 801eff4:	4b09      	ldr	r3, [pc, #36]	@ (801f01c <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>)
 801eff6:	637b      	str	r3, [r7, #52]	@ 0x34
 801eff8:	e004      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 801effa:	2300      	movs	r3, #0
 801effc:	637b      	str	r3, [r7, #52]	@ 0x34
 801effe:	e001      	b.n	801f004 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 801f000:	2300      	movs	r3, #0
 801f002:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 801f004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801f006:	4618      	mov	r0, r3
 801f008:	3738      	adds	r7, #56	@ 0x38
 801f00a:	46bd      	mov	sp, r7
 801f00c:	bd80      	pop	{r7, pc}
 801f00e:	bf00      	nop
 801f010:	46020c00 	.word	0x46020c00
 801f014:	02dc6c00 	.word	0x02dc6c00
 801f018:	016e3600 	.word	0x016e3600
 801f01c:	00f42400 	.word	0x00f42400

0801f020 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 801f020:	b580      	push	{r7, lr}
 801f022:	b084      	sub	sp, #16
 801f024:	af00      	add	r7, sp, #0
 801f026:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 801f028:	4b47      	ldr	r3, [pc, #284]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f02a:	681b      	ldr	r3, [r3, #0]
 801f02c:	4a46      	ldr	r2, [pc, #280]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f02e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801f032:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801f034:	f7f1 fe6a 	bl	8010d0c <HAL_GetTick>
 801f038:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801f03a:	e008      	b.n	801f04e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801f03c:	f7f1 fe66 	bl	8010d0c <HAL_GetTick>
 801f040:	4602      	mov	r2, r0
 801f042:	68fb      	ldr	r3, [r7, #12]
 801f044:	1ad3      	subs	r3, r2, r3
 801f046:	2b02      	cmp	r3, #2
 801f048:	d901      	bls.n	801f04e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 801f04a:	2303      	movs	r3, #3
 801f04c:	e077      	b.n	801f13e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801f04e:	4b3e      	ldr	r3, [pc, #248]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f050:	681b      	ldr	r3, [r3, #0]
 801f052:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801f056:	2b00      	cmp	r3, #0
 801f058:	d1f0      	bne.n	801f03c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 801f05a:	4b3b      	ldr	r3, [pc, #236]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f05e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 801f062:	f023 0303 	bic.w	r3, r3, #3
 801f066:	687a      	ldr	r2, [r7, #4]
 801f068:	6811      	ldr	r1, [r2, #0]
 801f06a:	687a      	ldr	r2, [r7, #4]
 801f06c:	6852      	ldr	r2, [r2, #4]
 801f06e:	3a01      	subs	r2, #1
 801f070:	0212      	lsls	r2, r2, #8
 801f072:	430a      	orrs	r2, r1
 801f074:	4934      	ldr	r1, [pc, #208]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f076:	4313      	orrs	r3, r2
 801f078:	62cb      	str	r3, [r1, #44]	@ 0x2c
 801f07a:	4b33      	ldr	r3, [pc, #204]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f07c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801f07e:	4b33      	ldr	r3, [pc, #204]	@ (801f14c <RCCEx_PLL2_Config+0x12c>)
 801f080:	4013      	ands	r3, r2
 801f082:	687a      	ldr	r2, [r7, #4]
 801f084:	6892      	ldr	r2, [r2, #8]
 801f086:	3a01      	subs	r2, #1
 801f088:	f3c2 0108 	ubfx	r1, r2, #0, #9
 801f08c:	687a      	ldr	r2, [r7, #4]
 801f08e:	68d2      	ldr	r2, [r2, #12]
 801f090:	3a01      	subs	r2, #1
 801f092:	0252      	lsls	r2, r2, #9
 801f094:	b292      	uxth	r2, r2
 801f096:	4311      	orrs	r1, r2
 801f098:	687a      	ldr	r2, [r7, #4]
 801f09a:	6912      	ldr	r2, [r2, #16]
 801f09c:	3a01      	subs	r2, #1
 801f09e:	0412      	lsls	r2, r2, #16
 801f0a0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 801f0a4:	4311      	orrs	r1, r2
 801f0a6:	687a      	ldr	r2, [r7, #4]
 801f0a8:	6952      	ldr	r2, [r2, #20]
 801f0aa:	3a01      	subs	r2, #1
 801f0ac:	0612      	lsls	r2, r2, #24
 801f0ae:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 801f0b2:	430a      	orrs	r2, r1
 801f0b4:	4924      	ldr	r1, [pc, #144]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0b6:	4313      	orrs	r3, r2
 801f0b8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 801f0ba:	4b23      	ldr	r3, [pc, #140]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f0be:	f023 020c 	bic.w	r2, r3, #12
 801f0c2:	687b      	ldr	r3, [r7, #4]
 801f0c4:	699b      	ldr	r3, [r3, #24]
 801f0c6:	4920      	ldr	r1, [pc, #128]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0c8:	4313      	orrs	r3, r2
 801f0ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 801f0cc:	4b1e      	ldr	r3, [pc, #120]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801f0d0:	687b      	ldr	r3, [r7, #4]
 801f0d2:	6a1b      	ldr	r3, [r3, #32]
 801f0d4:	491c      	ldr	r1, [pc, #112]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0d6:	4313      	orrs	r3, r2
 801f0d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 801f0da:	4b1b      	ldr	r3, [pc, #108]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f0de:	4a1a      	ldr	r2, [pc, #104]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0e0:	f023 0310 	bic.w	r3, r3, #16
 801f0e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801f0e6:	4b18      	ldr	r3, [pc, #96]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801f0ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801f0ee:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801f0f2:	687a      	ldr	r2, [r7, #4]
 801f0f4:	69d2      	ldr	r2, [r2, #28]
 801f0f6:	00d2      	lsls	r2, r2, #3
 801f0f8:	4913      	ldr	r1, [pc, #76]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f0fa:	4313      	orrs	r3, r2
 801f0fc:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 801f0fe:	4b12      	ldr	r3, [pc, #72]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801f102:	4a11      	ldr	r2, [pc, #68]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f104:	f043 0310 	orr.w	r3, r3, #16
 801f108:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 801f10a:	4b0f      	ldr	r3, [pc, #60]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f10c:	681b      	ldr	r3, [r3, #0]
 801f10e:	4a0e      	ldr	r2, [pc, #56]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f110:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801f114:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801f116:	f7f1 fdf9 	bl	8010d0c <HAL_GetTick>
 801f11a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801f11c:	e008      	b.n	801f130 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801f11e:	f7f1 fdf5 	bl	8010d0c <HAL_GetTick>
 801f122:	4602      	mov	r2, r0
 801f124:	68fb      	ldr	r3, [r7, #12]
 801f126:	1ad3      	subs	r3, r2, r3
 801f128:	2b02      	cmp	r3, #2
 801f12a:	d901      	bls.n	801f130 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 801f12c:	2303      	movs	r3, #3
 801f12e:	e006      	b.n	801f13e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801f130:	4b05      	ldr	r3, [pc, #20]	@ (801f148 <RCCEx_PLL2_Config+0x128>)
 801f132:	681b      	ldr	r3, [r3, #0]
 801f134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801f138:	2b00      	cmp	r3, #0
 801f13a:	d0f0      	beq.n	801f11e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 801f13c:	2300      	movs	r3, #0

}
 801f13e:	4618      	mov	r0, r3
 801f140:	3710      	adds	r7, #16
 801f142:	46bd      	mov	sp, r7
 801f144:	bd80      	pop	{r7, pc}
 801f146:	bf00      	nop
 801f148:	46020c00 	.word	0x46020c00
 801f14c:	80800000 	.word	0x80800000

0801f150 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 801f150:	b580      	push	{r7, lr}
 801f152:	b084      	sub	sp, #16
 801f154:	af00      	add	r7, sp, #0
 801f156:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 801f158:	4b47      	ldr	r3, [pc, #284]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f15a:	681b      	ldr	r3, [r3, #0]
 801f15c:	4a46      	ldr	r2, [pc, #280]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f15e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801f162:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801f164:	f7f1 fdd2 	bl	8010d0c <HAL_GetTick>
 801f168:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801f16a:	e008      	b.n	801f17e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801f16c:	f7f1 fdce 	bl	8010d0c <HAL_GetTick>
 801f170:	4602      	mov	r2, r0
 801f172:	68fb      	ldr	r3, [r7, #12]
 801f174:	1ad3      	subs	r3, r2, r3
 801f176:	2b02      	cmp	r3, #2
 801f178:	d901      	bls.n	801f17e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 801f17a:	2303      	movs	r3, #3
 801f17c:	e077      	b.n	801f26e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801f17e:	4b3e      	ldr	r3, [pc, #248]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f180:	681b      	ldr	r3, [r3, #0]
 801f182:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801f186:	2b00      	cmp	r3, #0
 801f188:	d1f0      	bne.n	801f16c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 801f18a:	4b3b      	ldr	r3, [pc, #236]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f18c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f18e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 801f192:	f023 0303 	bic.w	r3, r3, #3
 801f196:	687a      	ldr	r2, [r7, #4]
 801f198:	6811      	ldr	r1, [r2, #0]
 801f19a:	687a      	ldr	r2, [r7, #4]
 801f19c:	6852      	ldr	r2, [r2, #4]
 801f19e:	3a01      	subs	r2, #1
 801f1a0:	0212      	lsls	r2, r2, #8
 801f1a2:	430a      	orrs	r2, r1
 801f1a4:	4934      	ldr	r1, [pc, #208]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1a6:	4313      	orrs	r3, r2
 801f1a8:	630b      	str	r3, [r1, #48]	@ 0x30
 801f1aa:	4b33      	ldr	r3, [pc, #204]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801f1ae:	4b33      	ldr	r3, [pc, #204]	@ (801f27c <RCCEx_PLL3_Config+0x12c>)
 801f1b0:	4013      	ands	r3, r2
 801f1b2:	687a      	ldr	r2, [r7, #4]
 801f1b4:	6892      	ldr	r2, [r2, #8]
 801f1b6:	3a01      	subs	r2, #1
 801f1b8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 801f1bc:	687a      	ldr	r2, [r7, #4]
 801f1be:	68d2      	ldr	r2, [r2, #12]
 801f1c0:	3a01      	subs	r2, #1
 801f1c2:	0252      	lsls	r2, r2, #9
 801f1c4:	b292      	uxth	r2, r2
 801f1c6:	4311      	orrs	r1, r2
 801f1c8:	687a      	ldr	r2, [r7, #4]
 801f1ca:	6912      	ldr	r2, [r2, #16]
 801f1cc:	3a01      	subs	r2, #1
 801f1ce:	0412      	lsls	r2, r2, #16
 801f1d0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 801f1d4:	4311      	orrs	r1, r2
 801f1d6:	687a      	ldr	r2, [r7, #4]
 801f1d8:	6952      	ldr	r2, [r2, #20]
 801f1da:	3a01      	subs	r2, #1
 801f1dc:	0612      	lsls	r2, r2, #24
 801f1de:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 801f1e2:	430a      	orrs	r2, r1
 801f1e4:	4924      	ldr	r1, [pc, #144]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1e6:	4313      	orrs	r3, r2
 801f1e8:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 801f1ea:	4b23      	ldr	r3, [pc, #140]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f1ee:	f023 020c 	bic.w	r2, r3, #12
 801f1f2:	687b      	ldr	r3, [r7, #4]
 801f1f4:	699b      	ldr	r3, [r3, #24]
 801f1f6:	4920      	ldr	r1, [pc, #128]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1f8:	4313      	orrs	r3, r2
 801f1fa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 801f1fc:	4b1e      	ldr	r3, [pc, #120]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f1fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801f200:	687b      	ldr	r3, [r7, #4]
 801f202:	6a1b      	ldr	r3, [r3, #32]
 801f204:	491c      	ldr	r1, [pc, #112]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f206:	4313      	orrs	r3, r2
 801f208:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 801f20a:	4b1b      	ldr	r3, [pc, #108]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f20c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f20e:	4a1a      	ldr	r2, [pc, #104]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f210:	f023 0310 	bic.w	r3, r3, #16
 801f214:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 801f216:	4b18      	ldr	r3, [pc, #96]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f218:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801f21a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801f21e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 801f222:	687a      	ldr	r2, [r7, #4]
 801f224:	69d2      	ldr	r2, [r2, #28]
 801f226:	00d2      	lsls	r2, r2, #3
 801f228:	4913      	ldr	r1, [pc, #76]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f22a:	4313      	orrs	r3, r2
 801f22c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 801f22e:	4b12      	ldr	r3, [pc, #72]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801f232:	4a11      	ldr	r2, [pc, #68]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f234:	f043 0310 	orr.w	r3, r3, #16
 801f238:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 801f23a:	4b0f      	ldr	r3, [pc, #60]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f23c:	681b      	ldr	r3, [r3, #0]
 801f23e:	4a0e      	ldr	r2, [pc, #56]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801f244:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801f246:	f7f1 fd61 	bl	8010d0c <HAL_GetTick>
 801f24a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801f24c:	e008      	b.n	801f260 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801f24e:	f7f1 fd5d 	bl	8010d0c <HAL_GetTick>
 801f252:	4602      	mov	r2, r0
 801f254:	68fb      	ldr	r3, [r7, #12]
 801f256:	1ad3      	subs	r3, r2, r3
 801f258:	2b02      	cmp	r3, #2
 801f25a:	d901      	bls.n	801f260 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 801f25c:	2303      	movs	r3, #3
 801f25e:	e006      	b.n	801f26e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801f260:	4b05      	ldr	r3, [pc, #20]	@ (801f278 <RCCEx_PLL3_Config+0x128>)
 801f262:	681b      	ldr	r3, [r3, #0]
 801f264:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801f268:	2b00      	cmp	r3, #0
 801f26a:	d0f0      	beq.n	801f24e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 801f26c:	2300      	movs	r3, #0
}
 801f26e:	4618      	mov	r0, r3
 801f270:	3710      	adds	r7, #16
 801f272:	46bd      	mov	sp, r7
 801f274:	bd80      	pop	{r7, pc}
 801f276:	bf00      	nop
 801f278:	46020c00 	.word	0x46020c00
 801f27c:	80800000 	.word	0x80800000

0801f280 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 801f280:	b580      	push	{r7, lr}
 801f282:	b084      	sub	sp, #16
 801f284:	af00      	add	r7, sp, #0
 801f286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 801f288:	687b      	ldr	r3, [r7, #4]
 801f28a:	2b00      	cmp	r3, #0
 801f28c:	d101      	bne.n	801f292 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 801f28e:	2301      	movs	r3, #1
 801f290:	e08c      	b.n	801f3ac <HAL_RNG_Init+0x12c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 801f292:	687b      	ldr	r3, [r7, #4]
 801f294:	7a5b      	ldrb	r3, [r3, #9]
 801f296:	b2db      	uxtb	r3, r3
 801f298:	2b00      	cmp	r3, #0
 801f29a:	d105      	bne.n	801f2a8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 801f29c:	687b      	ldr	r3, [r7, #4]
 801f29e:	2200      	movs	r2, #0
 801f2a0:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 801f2a2:	6878      	ldr	r0, [r7, #4]
 801f2a4:	f7f0 fc6a 	bl	800fb7c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 801f2a8:	687b      	ldr	r3, [r7, #4]
 801f2aa:	2202      	movs	r2, #2
 801f2ac:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 801f2ae:	687b      	ldr	r3, [r7, #4]
 801f2b0:	681b      	ldr	r3, [r3, #0]
 801f2b2:	681a      	ldr	r2, [r3, #0]
 801f2b4:	687b      	ldr	r3, [r7, #4]
 801f2b6:	681b      	ldr	r3, [r3, #0]
 801f2b8:	f022 0204 	bic.w	r2, r2, #4
 801f2bc:	601a      	str	r2, [r3, #0]

#if defined(RNG_CR_NIST_VALUE)
  /* Recommended value for NIST compliance, refer to application note AN4230 */
  WRITE_REG(hrng->Instance->CR, RNG_CR_NIST_VALUE | RNG_CR_CONDRST | hrng->Init.ClockErrorDetection);
 801f2be:	687b      	ldr	r3, [r7, #4]
 801f2c0:	6859      	ldr	r1, [r3, #4]
 801f2c2:	687b      	ldr	r3, [r7, #4]
 801f2c4:	681a      	ldr	r2, [r3, #0]
 801f2c6:	4b3b      	ldr	r3, [pc, #236]	@ (801f3b4 <HAL_RNG_Init+0x134>)
 801f2c8:	430b      	orrs	r3, r1
 801f2ca:	6013      	str	r3, [r2, #0]
  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
#endif /* RNG_CR_NIST_VALUE */
#if defined(RNG_HTCR_NIST_VALUE)
  /* Recommended value for NIST compliance, refer to application note AN4230 */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCR_NIST_VALUE);
 801f2cc:	687b      	ldr	r3, [r7, #4]
 801f2ce:	681b      	ldr	r3, [r3, #0]
 801f2d0:	f24a 22b0 	movw	r2, #41648	@ 0xa2b0
 801f2d4:	611a      	str	r2, [r3, #16]
#endif /* RNG_HTCR_NIST_VALUE */
#if defined(RNG_NSCR_NIST_VALUE)
  WRITE_REG(hrng->Instance->NSCR, RNG_NSCR_NIST_VALUE);
 801f2d6:	687b      	ldr	r3, [r7, #4]
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	4a37      	ldr	r2, [pc, #220]	@ (801f3b8 <HAL_RNG_Init+0x138>)
 801f2dc:	60da      	str	r2, [r3, #12]
#endif /* RNG_NSCR_NIST_VALUE */

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801f2de:	687b      	ldr	r3, [r7, #4]
 801f2e0:	681b      	ldr	r3, [r3, #0]
 801f2e2:	681a      	ldr	r2, [r3, #0]
 801f2e4:	687b      	ldr	r3, [r7, #4]
 801f2e6:	681b      	ldr	r3, [r3, #0]
 801f2e8:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 801f2ec:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 801f2ee:	f7f1 fd0d 	bl	8010d0c <HAL_GetTick>
 801f2f2:	60f8      	str	r0, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801f2f4:	e016      	b.n	801f324 <HAL_RNG_Init+0xa4>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801f2f6:	f7f1 fd09 	bl	8010d0c <HAL_GetTick>
 801f2fa:	4602      	mov	r2, r0
 801f2fc:	68fb      	ldr	r3, [r7, #12]
 801f2fe:	1ad3      	subs	r3, r2, r3
 801f300:	2b04      	cmp	r3, #4
 801f302:	d90f      	bls.n	801f324 <HAL_RNG_Init+0xa4>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801f304:	687b      	ldr	r3, [r7, #4]
 801f306:	681b      	ldr	r3, [r3, #0]
 801f308:	681b      	ldr	r3, [r3, #0]
 801f30a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801f30e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f312:	d107      	bne.n	801f324 <HAL_RNG_Init+0xa4>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801f314:	687b      	ldr	r3, [r7, #4]
 801f316:	2201      	movs	r2, #1
 801f318:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801f31a:	687b      	ldr	r3, [r7, #4]
 801f31c:	2202      	movs	r2, #2
 801f31e:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 801f320:	2301      	movs	r3, #1
 801f322:	e043      	b.n	801f3ac <HAL_RNG_Init+0x12c>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801f324:	687b      	ldr	r3, [r7, #4]
 801f326:	681b      	ldr	r3, [r3, #0]
 801f328:	681b      	ldr	r3, [r3, #0]
 801f32a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801f32e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801f332:	d0e0      	beq.n	801f2f6 <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 801f334:	687b      	ldr	r3, [r7, #4]
 801f336:	681b      	ldr	r3, [r3, #0]
 801f338:	681a      	ldr	r2, [r3, #0]
 801f33a:	687b      	ldr	r3, [r7, #4]
 801f33c:	681b      	ldr	r3, [r3, #0]
 801f33e:	f042 0204 	orr.w	r2, r2, #4
 801f342:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801f344:	687b      	ldr	r3, [r7, #4]
 801f346:	681b      	ldr	r3, [r3, #0]
 801f348:	685b      	ldr	r3, [r3, #4]
 801f34a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f34e:	2b40      	cmp	r3, #64	@ 0x40
 801f350:	d104      	bne.n	801f35c <HAL_RNG_Init+0xdc>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 801f352:	687b      	ldr	r3, [r7, #4]
 801f354:	2204      	movs	r2, #4
 801f356:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 801f358:	2301      	movs	r3, #1
 801f35a:	e027      	b.n	801f3ac <HAL_RNG_Init+0x12c>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 801f35c:	f7f1 fcd6 	bl	8010d0c <HAL_GetTick>
 801f360:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801f362:	e015      	b.n	801f390 <HAL_RNG_Init+0x110>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801f364:	f7f1 fcd2 	bl	8010d0c <HAL_GetTick>
 801f368:	4602      	mov	r2, r0
 801f36a:	68fb      	ldr	r3, [r7, #12]
 801f36c:	1ad3      	subs	r3, r2, r3
 801f36e:	2b04      	cmp	r3, #4
 801f370:	d90e      	bls.n	801f390 <HAL_RNG_Init+0x110>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801f372:	687b      	ldr	r3, [r7, #4]
 801f374:	681b      	ldr	r3, [r3, #0]
 801f376:	685b      	ldr	r3, [r3, #4]
 801f378:	f003 0301 	and.w	r3, r3, #1
 801f37c:	2b01      	cmp	r3, #1
 801f37e:	d007      	beq.n	801f390 <HAL_RNG_Init+0x110>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 801f380:	687b      	ldr	r3, [r7, #4]
 801f382:	2204      	movs	r2, #4
 801f384:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801f386:	687b      	ldr	r3, [r7, #4]
 801f388:	2202      	movs	r2, #2
 801f38a:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 801f38c:	2301      	movs	r3, #1
 801f38e:	e00d      	b.n	801f3ac <HAL_RNG_Init+0x12c>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801f390:	687b      	ldr	r3, [r7, #4]
 801f392:	681b      	ldr	r3, [r3, #0]
 801f394:	685b      	ldr	r3, [r3, #4]
 801f396:	f003 0301 	and.w	r3, r3, #1
 801f39a:	2b01      	cmp	r3, #1
 801f39c:	d1e2      	bne.n	801f364 <HAL_RNG_Init+0xe4>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 801f39e:	687b      	ldr	r3, [r7, #4]
 801f3a0:	2201      	movs	r2, #1
 801f3a2:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 801f3a4:	687b      	ldr	r3, [r7, #4]
 801f3a6:	2200      	movs	r2, #0
 801f3a8:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 801f3aa:	2300      	movs	r3, #0
}
 801f3ac:	4618      	mov	r0, r3
 801f3ae:	3710      	adds	r7, #16
 801f3b0:	46bd      	mov	sp, r7
 801f3b2:	bd80      	pop	{r7, pc}
 801f3b4:	40f00d00 	.word	0x40f00d00
 801f3b8:	00017cbb 	.word	0x00017cbb

0801f3bc <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 801f3bc:	b580      	push	{r7, lr}
 801f3be:	b084      	sub	sp, #16
 801f3c0:	af00      	add	r7, sp, #0
 801f3c2:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 801f3c4:	2300      	movs	r3, #0
 801f3c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 801f3c8:	687b      	ldr	r3, [r7, #4]
 801f3ca:	681b      	ldr	r3, [r3, #0]
 801f3cc:	685b      	ldr	r3, [r3, #4]
 801f3ce:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 801f3d0:	68bb      	ldr	r3, [r7, #8]
 801f3d2:	f003 0320 	and.w	r3, r3, #32
 801f3d6:	2b00      	cmp	r3, #0
 801f3d8:	d005      	beq.n	801f3e6 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 801f3da:	687b      	ldr	r3, [r7, #4]
 801f3dc:	2210      	movs	r2, #16
 801f3de:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 801f3e0:	2301      	movs	r3, #1
 801f3e2:	60fb      	str	r3, [r7, #12]
 801f3e4:	e01f      	b.n	801f426 <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 801f3e6:	68bb      	ldr	r3, [r7, #8]
 801f3e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f3ec:	2b00      	cmp	r3, #0
 801f3ee:	d01a      	beq.n	801f426 <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 801f3f0:	68bb      	ldr	r3, [r7, #8]
 801f3f2:	f003 0304 	and.w	r3, r3, #4
 801f3f6:	2b00      	cmp	r3, #0
 801f3f8:	d108      	bne.n	801f40c <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 801f3fa:	687b      	ldr	r3, [r7, #4]
 801f3fc:	681b      	ldr	r3, [r3, #0]
 801f3fe:	685a      	ldr	r2, [r3, #4]
 801f400:	687b      	ldr	r3, [r7, #4]
 801f402:	681b      	ldr	r3, [r3, #0]
 801f404:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801f408:	605a      	str	r2, [r3, #4]
 801f40a:	e00c      	b.n	801f426 <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 801f40c:	687b      	ldr	r3, [r7, #4]
 801f40e:	2208      	movs	r2, #8
 801f410:	60da      	str	r2, [r3, #12]
      rngclockerror = 1U;
 801f412:	2301      	movs	r3, #1
 801f414:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 801f416:	687b      	ldr	r3, [r7, #4]
 801f418:	681b      	ldr	r3, [r3, #0]
 801f41a:	681a      	ldr	r2, [r3, #0]
 801f41c:	687b      	ldr	r3, [r7, #4]
 801f41e:	681b      	ldr	r3, [r3, #0]
 801f420:	f022 0208 	bic.w	r2, r2, #8
 801f424:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 801f426:	68fb      	ldr	r3, [r7, #12]
 801f428:	2b01      	cmp	r3, #1
 801f42a:	d10b      	bne.n	801f444 <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 801f42c:	687b      	ldr	r3, [r7, #4]
 801f42e:	2204      	movs	r2, #4
 801f430:	725a      	strb	r2, [r3, #9]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 801f432:	6878      	ldr	r0, [r7, #4]
 801f434:	f000 f837 	bl	801f4a6 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 801f438:	687b      	ldr	r3, [r7, #4]
 801f43a:	681b      	ldr	r3, [r3, #0]
 801f43c:	f06f 0260 	mvn.w	r2, #96	@ 0x60
 801f440:	605a      	str	r2, [r3, #4]

    return;
 801f442:	e022      	b.n	801f48a <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 801f444:	68bb      	ldr	r3, [r7, #8]
 801f446:	f003 0301 	and.w	r3, r3, #1
 801f44a:	2b00      	cmp	r3, #0
 801f44c:	d01d      	beq.n	801f48a <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 801f44e:	687b      	ldr	r3, [r7, #4]
 801f450:	681b      	ldr	r3, [r3, #0]
 801f452:	681a      	ldr	r2, [r3, #0]
 801f454:	687b      	ldr	r3, [r7, #4]
 801f456:	681b      	ldr	r3, [r3, #0]
 801f458:	f022 0208 	bic.w	r2, r2, #8
 801f45c:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 801f45e:	687b      	ldr	r3, [r7, #4]
 801f460:	681b      	ldr	r3, [r3, #0]
 801f462:	689a      	ldr	r2, [r3, #8]
 801f464:	687b      	ldr	r3, [r7, #4]
 801f466:	611a      	str	r2, [r3, #16]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 801f468:	687b      	ldr	r3, [r7, #4]
 801f46a:	7a5b      	ldrb	r3, [r3, #9]
 801f46c:	b2db      	uxtb	r3, r3
 801f46e:	2b04      	cmp	r3, #4
 801f470:	d00b      	beq.n	801f48a <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 801f472:	687b      	ldr	r3, [r7, #4]
 801f474:	2201      	movs	r2, #1
 801f476:	725a      	strb	r2, [r3, #9]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 801f478:	687b      	ldr	r3, [r7, #4]
 801f47a:	2200      	movs	r2, #0
 801f47c:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 801f47e:	687b      	ldr	r3, [r7, #4]
 801f480:	691b      	ldr	r3, [r3, #16]
 801f482:	4619      	mov	r1, r3
 801f484:	6878      	ldr	r0, [r7, #4]
 801f486:	f000 f803 	bl	801f490 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 801f48a:	3710      	adds	r7, #16
 801f48c:	46bd      	mov	sp, r7
 801f48e:	bd80      	pop	{r7, pc}

0801f490 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 801f490:	b480      	push	{r7}
 801f492:	b083      	sub	sp, #12
 801f494:	af00      	add	r7, sp, #0
 801f496:	6078      	str	r0, [r7, #4]
 801f498:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 801f49a:	bf00      	nop
 801f49c:	370c      	adds	r7, #12
 801f49e:	46bd      	mov	sp, r7
 801f4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f4a4:	4770      	bx	lr

0801f4a6 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 801f4a6:	b480      	push	{r7}
 801f4a8:	b083      	sub	sp, #12
 801f4aa:	af00      	add	r7, sp, #0
 801f4ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 801f4ae:	bf00      	nop
 801f4b0:	370c      	adds	r7, #12
 801f4b2:	46bd      	mov	sp, r7
 801f4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801f4b8:	4770      	bx	lr
	...

0801f4bc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801f4bc:	b580      	push	{r7, lr}
 801f4be:	b084      	sub	sp, #16
 801f4c0:	af00      	add	r7, sp, #0
 801f4c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 801f4c4:	2301      	movs	r3, #1
 801f4c6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 801f4c8:	687b      	ldr	r3, [r7, #4]
 801f4ca:	2b00      	cmp	r3, #0
 801f4cc:	d078      	beq.n	801f5c0 <HAL_RTC_Init+0x104>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 801f4ce:	687b      	ldr	r3, [r7, #4]
 801f4d0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801f4d4:	b2db      	uxtb	r3, r3
 801f4d6:	2b00      	cmp	r3, #0
 801f4d8:	d106      	bne.n	801f4e8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 801f4da:	687b      	ldr	r3, [r7, #4]
 801f4dc:	2200      	movs	r2, #0
 801f4de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801f4e2:	6878      	ldr	r0, [r7, #4]
 801f4e4:	f7f0 fc42 	bl	800fd6c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 801f4e8:	687b      	ldr	r3, [r7, #4]
 801f4ea:	2202      	movs	r2, #2
 801f4ec:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 801f4f0:	4b36      	ldr	r3, [pc, #216]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f4f2:	68db      	ldr	r3, [r3, #12]
 801f4f4:	f003 0310 	and.w	r3, r3, #16
 801f4f8:	2b10      	cmp	r3, #16
 801f4fa:	d058      	beq.n	801f5ae <HAL_RTC_Init+0xf2>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 801f4fc:	4b33      	ldr	r3, [pc, #204]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f4fe:	68db      	ldr	r3, [r3, #12]
 801f500:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801f508:	d053      	beq.n	801f5b2 <HAL_RTC_Init+0xf6>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801f50a:	4b30      	ldr	r3, [pc, #192]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f50c:	22ca      	movs	r2, #202	@ 0xca
 801f50e:	625a      	str	r2, [r3, #36]	@ 0x24
 801f510:	4b2e      	ldr	r3, [pc, #184]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f512:	2253      	movs	r2, #83	@ 0x53
 801f514:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 801f516:	6878      	ldr	r0, [r7, #4]
 801f518:	f000 fab0 	bl	801fa7c <RTC_EnterInitMode>
 801f51c:	4603      	mov	r3, r0
 801f51e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 801f520:	7bfb      	ldrb	r3, [r7, #15]
 801f522:	2b00      	cmp	r3, #0
 801f524:	d13f      	bne.n	801f5a6 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 801f526:	4b29      	ldr	r3, [pc, #164]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f528:	699b      	ldr	r3, [r3, #24]
 801f52a:	4a28      	ldr	r2, [pc, #160]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f52c:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 801f530:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801f534:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 801f536:	4b25      	ldr	r3, [pc, #148]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f538:	699a      	ldr	r2, [r3, #24]
 801f53a:	687b      	ldr	r3, [r7, #4]
 801f53c:	6859      	ldr	r1, [r3, #4]
 801f53e:	687b      	ldr	r3, [r7, #4]
 801f540:	691b      	ldr	r3, [r3, #16]
 801f542:	4319      	orrs	r1, r3
 801f544:	687b      	ldr	r3, [r7, #4]
 801f546:	699b      	ldr	r3, [r3, #24]
 801f548:	430b      	orrs	r3, r1
 801f54a:	4920      	ldr	r1, [pc, #128]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f54c:	4313      	orrs	r3, r2
 801f54e:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 801f550:	687b      	ldr	r3, [r7, #4]
 801f552:	68da      	ldr	r2, [r3, #12]
 801f554:	687b      	ldr	r3, [r7, #4]
 801f556:	689b      	ldr	r3, [r3, #8]
 801f558:	041b      	lsls	r3, r3, #16
 801f55a:	491c      	ldr	r1, [pc, #112]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f55c:	4313      	orrs	r3, r2
 801f55e:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 801f560:	4b1a      	ldr	r3, [pc, #104]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f562:	68db      	ldr	r3, [r3, #12]
 801f564:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 801f568:	687b      	ldr	r3, [r7, #4]
 801f56a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801f56c:	687b      	ldr	r3, [r7, #4]
 801f56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f570:	430b      	orrs	r3, r1
 801f572:	4916      	ldr	r1, [pc, #88]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f574:	4313      	orrs	r3, r2
 801f576:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 801f578:	6878      	ldr	r0, [r7, #4]
 801f57a:	f000 fabb 	bl	801faf4 <RTC_ExitInitMode>
 801f57e:	4603      	mov	r3, r0
 801f580:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 801f582:	7bfb      	ldrb	r3, [r7, #15]
 801f584:	2b00      	cmp	r3, #0
 801f586:	d10e      	bne.n	801f5a6 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 801f588:	4b10      	ldr	r3, [pc, #64]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f58a:	699b      	ldr	r3, [r3, #24]
 801f58c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 801f590:	687b      	ldr	r3, [r7, #4]
 801f592:	6a19      	ldr	r1, [r3, #32]
 801f594:	687b      	ldr	r3, [r7, #4]
 801f596:	69db      	ldr	r3, [r3, #28]
 801f598:	4319      	orrs	r1, r3
 801f59a:	687b      	ldr	r3, [r7, #4]
 801f59c:	695b      	ldr	r3, [r3, #20]
 801f59e:	430b      	orrs	r3, r1
 801f5a0:	490a      	ldr	r1, [pc, #40]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f5a2:	4313      	orrs	r3, r2
 801f5a4:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f5a6:	4b09      	ldr	r3, [pc, #36]	@ (801f5cc <HAL_RTC_Init+0x110>)
 801f5a8:	22ff      	movs	r2, #255	@ 0xff
 801f5aa:	625a      	str	r2, [r3, #36]	@ 0x24
 801f5ac:	e001      	b.n	801f5b2 <HAL_RTC_Init+0xf6>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 801f5ae:	2300      	movs	r3, #0
 801f5b0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 801f5b2:	7bfb      	ldrb	r3, [r7, #15]
 801f5b4:	2b00      	cmp	r3, #0
 801f5b6:	d103      	bne.n	801f5c0 <HAL_RTC_Init+0x104>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 801f5b8:	687b      	ldr	r3, [r7, #4]
 801f5ba:	2201      	movs	r2, #1
 801f5bc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 801f5c0:	7bfb      	ldrb	r3, [r7, #15]
}
 801f5c2:	4618      	mov	r0, r3
 801f5c4:	3710      	adds	r7, #16
 801f5c6:	46bd      	mov	sp, r7
 801f5c8:	bd80      	pop	{r7, pc}
 801f5ca:	bf00      	nop
 801f5cc:	46007800 	.word	0x46007800

0801f5d0 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 801f5d0:	b590      	push	{r4, r7, lr}
 801f5d2:	b087      	sub	sp, #28
 801f5d4:	af00      	add	r7, sp, #0
 801f5d6:	60f8      	str	r0, [r7, #12]
 801f5d8:	60b9      	str	r1, [r7, #8]
 801f5da:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801f5dc:	68fb      	ldr	r3, [r7, #12]
 801f5de:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801f5e2:	2b01      	cmp	r3, #1
 801f5e4:	d101      	bne.n	801f5ea <HAL_RTC_SetTime+0x1a>
 801f5e6:	2302      	movs	r3, #2
 801f5e8:	e088      	b.n	801f6fc <HAL_RTC_SetTime+0x12c>
 801f5ea:	68fb      	ldr	r3, [r7, #12]
 801f5ec:	2201      	movs	r2, #1
 801f5ee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801f5f2:	68fb      	ldr	r3, [r7, #12]
 801f5f4:	2202      	movs	r2, #2
 801f5f6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801f5fa:	4b42      	ldr	r3, [pc, #264]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f5fc:	22ca      	movs	r2, #202	@ 0xca
 801f5fe:	625a      	str	r2, [r3, #36]	@ 0x24
 801f600:	4b40      	ldr	r3, [pc, #256]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f602:	2253      	movs	r2, #83	@ 0x53
 801f604:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 801f606:	68f8      	ldr	r0, [r7, #12]
 801f608:	f000 fa38 	bl	801fa7c <RTC_EnterInitMode>
 801f60c:	4603      	mov	r3, r0
 801f60e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 801f610:	7cfb      	ldrb	r3, [r7, #19]
 801f612:	2b00      	cmp	r3, #0
 801f614:	d163      	bne.n	801f6de <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 801f616:	4b3b      	ldr	r3, [pc, #236]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f618:	68db      	ldr	r3, [r3, #12]
 801f61a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f61e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801f622:	d057      	beq.n	801f6d4 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 801f624:	687b      	ldr	r3, [r7, #4]
 801f626:	2b00      	cmp	r3, #0
 801f628:	d125      	bne.n	801f676 <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801f62a:	4b36      	ldr	r3, [pc, #216]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f62c:	699b      	ldr	r3, [r3, #24]
 801f62e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f632:	2b00      	cmp	r3, #0
 801f634:	d102      	bne.n	801f63c <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 801f636:	68bb      	ldr	r3, [r7, #8]
 801f638:	2200      	movs	r2, #0
 801f63a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f63c:	68bb      	ldr	r3, [r7, #8]
 801f63e:	781b      	ldrb	r3, [r3, #0]
 801f640:	4618      	mov	r0, r3
 801f642:	f000 fa95 	bl	801fb70 <RTC_ByteToBcd2>
 801f646:	4603      	mov	r3, r0
 801f648:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801f64a:	68bb      	ldr	r3, [r7, #8]
 801f64c:	785b      	ldrb	r3, [r3, #1]
 801f64e:	4618      	mov	r0, r3
 801f650:	f000 fa8e 	bl	801fb70 <RTC_ByteToBcd2>
 801f654:	4603      	mov	r3, r0
 801f656:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f658:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 801f65a:	68bb      	ldr	r3, [r7, #8]
 801f65c:	789b      	ldrb	r3, [r3, #2]
 801f65e:	4618      	mov	r0, r3
 801f660:	f000 fa86 	bl	801fb70 <RTC_ByteToBcd2>
 801f664:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801f666:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 801f66a:	68bb      	ldr	r3, [r7, #8]
 801f66c:	78db      	ldrb	r3, [r3, #3]
 801f66e:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f670:	4313      	orrs	r3, r2
 801f672:	617b      	str	r3, [r7, #20]
 801f674:	e017      	b.n	801f6a6 <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801f676:	4b23      	ldr	r3, [pc, #140]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f678:	699b      	ldr	r3, [r3, #24]
 801f67a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801f67e:	2b00      	cmp	r3, #0
 801f680:	d102      	bne.n	801f688 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 801f682:	68bb      	ldr	r3, [r7, #8]
 801f684:	2200      	movs	r2, #0
 801f686:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f688:	68bb      	ldr	r3, [r7, #8]
 801f68a:	781b      	ldrb	r3, [r3, #0]
 801f68c:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801f68e:	68bb      	ldr	r3, [r7, #8]
 801f690:	785b      	ldrb	r3, [r3, #1]
 801f692:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f694:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 801f696:	68ba      	ldr	r2, [r7, #8]
 801f698:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 801f69a:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 801f69c:	68bb      	ldr	r3, [r7, #8]
 801f69e:	78db      	ldrb	r3, [r3, #3]
 801f6a0:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 801f6a2:	4313      	orrs	r3, r2
 801f6a4:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 801f6a6:	4a17      	ldr	r2, [pc, #92]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6a8:	697b      	ldr	r3, [r7, #20]
 801f6aa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 801f6ae:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 801f6b2:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 801f6b4:	4b13      	ldr	r3, [pc, #76]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6b6:	699b      	ldr	r3, [r3, #24]
 801f6b8:	4a12      	ldr	r2, [pc, #72]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801f6be:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 801f6c0:	4b10      	ldr	r3, [pc, #64]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6c2:	699a      	ldr	r2, [r3, #24]
 801f6c4:	68bb      	ldr	r3, [r7, #8]
 801f6c6:	68d9      	ldr	r1, [r3, #12]
 801f6c8:	68bb      	ldr	r3, [r7, #8]
 801f6ca:	691b      	ldr	r3, [r3, #16]
 801f6cc:	430b      	orrs	r3, r1
 801f6ce:	490d      	ldr	r1, [pc, #52]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6d0:	4313      	orrs	r3, r2
 801f6d2:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 801f6d4:	68f8      	ldr	r0, [r7, #12]
 801f6d6:	f000 fa0d 	bl	801faf4 <RTC_ExitInitMode>
 801f6da:	4603      	mov	r3, r0
 801f6dc:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f6de:	4b09      	ldr	r3, [pc, #36]	@ (801f704 <HAL_RTC_SetTime+0x134>)
 801f6e0:	22ff      	movs	r2, #255	@ 0xff
 801f6e2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 801f6e4:	7cfb      	ldrb	r3, [r7, #19]
 801f6e6:	2b00      	cmp	r3, #0
 801f6e8:	d103      	bne.n	801f6f2 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 801f6ea:	68fb      	ldr	r3, [r7, #12]
 801f6ec:	2201      	movs	r2, #1
 801f6ee:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801f6f2:	68fb      	ldr	r3, [r7, #12]
 801f6f4:	2200      	movs	r2, #0
 801f6f6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 801f6fa:	7cfb      	ldrb	r3, [r7, #19]
}
 801f6fc:	4618      	mov	r0, r3
 801f6fe:	371c      	adds	r7, #28
 801f700:	46bd      	mov	sp, r7
 801f702:	bd90      	pop	{r4, r7, pc}
 801f704:	46007800 	.word	0x46007800

0801f708 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 801f708:	b580      	push	{r7, lr}
 801f70a:	b086      	sub	sp, #24
 801f70c:	af00      	add	r7, sp, #0
 801f70e:	60f8      	str	r0, [r7, #12]
 801f710:	60b9      	str	r1, [r7, #8]
 801f712:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 801f714:	4b34      	ldr	r3, [pc, #208]	@ (801f7e8 <HAL_RTC_GetTime+0xe0>)
 801f716:	689a      	ldr	r2, [r3, #8]
 801f718:	68bb      	ldr	r3, [r7, #8]
 801f71a:	605a      	str	r2, [r3, #4]


  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 801f71c:	4b32      	ldr	r3, [pc, #200]	@ (801f7e8 <HAL_RTC_GetTime+0xe0>)
 801f71e:	68db      	ldr	r3, [r3, #12]
 801f720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801f724:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801f728:	d04a      	beq.n	801f7c0 <HAL_RTC_GetTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 801f72a:	4b2f      	ldr	r3, [pc, #188]	@ (801f7e8 <HAL_RTC_GetTime+0xe0>)
 801f72c:	691b      	ldr	r3, [r3, #16]
 801f72e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 801f732:	68bb      	ldr	r3, [r7, #8]
 801f734:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 801f736:	4b2c      	ldr	r3, [pc, #176]	@ (801f7e8 <HAL_RTC_GetTime+0xe0>)
 801f738:	681b      	ldr	r3, [r3, #0]
 801f73a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 801f73e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 801f742:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 801f744:	697b      	ldr	r3, [r7, #20]
 801f746:	0c1b      	lsrs	r3, r3, #16
 801f748:	b2db      	uxtb	r3, r3
 801f74a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801f74e:	b2da      	uxtb	r2, r3
 801f750:	68bb      	ldr	r3, [r7, #8]
 801f752:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 801f754:	697b      	ldr	r3, [r7, #20]
 801f756:	0a1b      	lsrs	r3, r3, #8
 801f758:	b2db      	uxtb	r3, r3
 801f75a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801f75e:	b2da      	uxtb	r2, r3
 801f760:	68bb      	ldr	r3, [r7, #8]
 801f762:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 801f764:	697b      	ldr	r3, [r7, #20]
 801f766:	b2db      	uxtb	r3, r3
 801f768:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801f76c:	b2da      	uxtb	r2, r3
 801f76e:	68bb      	ldr	r3, [r7, #8]
 801f770:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 801f772:	697b      	ldr	r3, [r7, #20]
 801f774:	0d9b      	lsrs	r3, r3, #22
 801f776:	b2db      	uxtb	r3, r3
 801f778:	f003 0301 	and.w	r3, r3, #1
 801f77c:	b2da      	uxtb	r2, r3
 801f77e:	68bb      	ldr	r3, [r7, #8]
 801f780:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 801f782:	687b      	ldr	r3, [r7, #4]
 801f784:	2b00      	cmp	r3, #0
 801f786:	d12a      	bne.n	801f7de <HAL_RTC_GetTime+0xd6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 801f788:	68bb      	ldr	r3, [r7, #8]
 801f78a:	781b      	ldrb	r3, [r3, #0]
 801f78c:	4618      	mov	r0, r3
 801f78e:	f000 fa0f 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f792:	4603      	mov	r3, r0
 801f794:	461a      	mov	r2, r3
 801f796:	68bb      	ldr	r3, [r7, #8]
 801f798:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 801f79a:	68bb      	ldr	r3, [r7, #8]
 801f79c:	785b      	ldrb	r3, [r3, #1]
 801f79e:	4618      	mov	r0, r3
 801f7a0:	f000 fa06 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f7a4:	4603      	mov	r3, r0
 801f7a6:	461a      	mov	r2, r3
 801f7a8:	68bb      	ldr	r3, [r7, #8]
 801f7aa:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 801f7ac:	68bb      	ldr	r3, [r7, #8]
 801f7ae:	789b      	ldrb	r3, [r3, #2]
 801f7b0:	4618      	mov	r0, r3
 801f7b2:	f000 f9fd 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f7b6:	4603      	mov	r3, r0
 801f7b8:	461a      	mov	r2, r3
 801f7ba:	68bb      	ldr	r3, [r7, #8]
 801f7bc:	709a      	strb	r2, [r3, #2]
 801f7be:	e00e      	b.n	801f7de <HAL_RTC_GetTime+0xd6>
    }
  }
  else
  {
    /* Initialize structure fields */
    sTime->Hours = 0U;
 801f7c0:	68bb      	ldr	r3, [r7, #8]
 801f7c2:	2200      	movs	r2, #0
 801f7c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = 0U;
 801f7c6:	68bb      	ldr	r3, [r7, #8]
 801f7c8:	2200      	movs	r2, #0
 801f7ca:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = 0U;
 801f7cc:	68bb      	ldr	r3, [r7, #8]
 801f7ce:	2200      	movs	r2, #0
 801f7d0:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = 0U;
 801f7d2:	68bb      	ldr	r3, [r7, #8]
 801f7d4:	2200      	movs	r2, #0
 801f7d6:	70da      	strb	r2, [r3, #3]
    sTime->SecondFraction = 0U;
 801f7d8:	68bb      	ldr	r3, [r7, #8]
 801f7da:	2200      	movs	r2, #0
 801f7dc:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 801f7de:	2300      	movs	r3, #0
}
 801f7e0:	4618      	mov	r0, r3
 801f7e2:	3718      	adds	r7, #24
 801f7e4:	46bd      	mov	sp, r7
 801f7e6:	bd80      	pop	{r7, pc}
 801f7e8:	46007800 	.word	0x46007800

0801f7ec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 801f7ec:	b590      	push	{r4, r7, lr}
 801f7ee:	b087      	sub	sp, #28
 801f7f0:	af00      	add	r7, sp, #0
 801f7f2:	60f8      	str	r0, [r7, #12]
 801f7f4:	60b9      	str	r1, [r7, #8]
 801f7f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801f7f8:	68fb      	ldr	r3, [r7, #12]
 801f7fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801f7fe:	2b01      	cmp	r3, #1
 801f800:	d101      	bne.n	801f806 <HAL_RTC_SetDate+0x1a>
 801f802:	2302      	movs	r3, #2
 801f804:	e071      	b.n	801f8ea <HAL_RTC_SetDate+0xfe>
 801f806:	68fb      	ldr	r3, [r7, #12]
 801f808:	2201      	movs	r2, #1
 801f80a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801f80e:	68fb      	ldr	r3, [r7, #12]
 801f810:	2202      	movs	r2, #2
 801f812:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 801f816:	687b      	ldr	r3, [r7, #4]
 801f818:	2b00      	cmp	r3, #0
 801f81a:	d10e      	bne.n	801f83a <HAL_RTC_SetDate+0x4e>
 801f81c:	68bb      	ldr	r3, [r7, #8]
 801f81e:	785b      	ldrb	r3, [r3, #1]
 801f820:	f003 0310 	and.w	r3, r3, #16
 801f824:	2b00      	cmp	r3, #0
 801f826:	d008      	beq.n	801f83a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 801f828:	68bb      	ldr	r3, [r7, #8]
 801f82a:	785b      	ldrb	r3, [r3, #1]
 801f82c:	f023 0310 	bic.w	r3, r3, #16
 801f830:	b2db      	uxtb	r3, r3
 801f832:	330a      	adds	r3, #10
 801f834:	b2da      	uxtb	r2, r3
 801f836:	68bb      	ldr	r3, [r7, #8]
 801f838:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 801f83a:	687b      	ldr	r3, [r7, #4]
 801f83c:	2b00      	cmp	r3, #0
 801f83e:	d11c      	bne.n	801f87a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801f840:	68bb      	ldr	r3, [r7, #8]
 801f842:	78db      	ldrb	r3, [r3, #3]
 801f844:	4618      	mov	r0, r3
 801f846:	f000 f993 	bl	801fb70 <RTC_ByteToBcd2>
 801f84a:	4603      	mov	r3, r0
 801f84c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801f84e:	68bb      	ldr	r3, [r7, #8]
 801f850:	785b      	ldrb	r3, [r3, #1]
 801f852:	4618      	mov	r0, r3
 801f854:	f000 f98c 	bl	801fb70 <RTC_ByteToBcd2>
 801f858:	4603      	mov	r3, r0
 801f85a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801f85c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 801f85e:	68bb      	ldr	r3, [r7, #8]
 801f860:	789b      	ldrb	r3, [r3, #2]
 801f862:	4618      	mov	r0, r3
 801f864:	f000 f984 	bl	801fb70 <RTC_ByteToBcd2>
 801f868:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 801f86a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 801f86e:	68bb      	ldr	r3, [r7, #8]
 801f870:	781b      	ldrb	r3, [r3, #0]
 801f872:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 801f874:	4313      	orrs	r3, r2
 801f876:	617b      	str	r3, [r7, #20]
 801f878:	e00e      	b.n	801f898 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801f87a:	68bb      	ldr	r3, [r7, #8]
 801f87c:	78db      	ldrb	r3, [r3, #3]
 801f87e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 801f880:	68bb      	ldr	r3, [r7, #8]
 801f882:	785b      	ldrb	r3, [r3, #1]
 801f884:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801f886:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 801f888:	68ba      	ldr	r2, [r7, #8]
 801f88a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 801f88c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 801f88e:	68bb      	ldr	r3, [r7, #8]
 801f890:	781b      	ldrb	r3, [r3, #0]
 801f892:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 801f894:	4313      	orrs	r3, r2
 801f896:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801f898:	4b16      	ldr	r3, [pc, #88]	@ (801f8f4 <HAL_RTC_SetDate+0x108>)
 801f89a:	22ca      	movs	r2, #202	@ 0xca
 801f89c:	625a      	str	r2, [r3, #36]	@ 0x24
 801f89e:	4b15      	ldr	r3, [pc, #84]	@ (801f8f4 <HAL_RTC_SetDate+0x108>)
 801f8a0:	2253      	movs	r2, #83	@ 0x53
 801f8a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 801f8a4:	68f8      	ldr	r0, [r7, #12]
 801f8a6:	f000 f8e9 	bl	801fa7c <RTC_EnterInitMode>
 801f8aa:	4603      	mov	r3, r0
 801f8ac:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 801f8ae:	7cfb      	ldrb	r3, [r7, #19]
 801f8b0:	2b00      	cmp	r3, #0
 801f8b2:	d10b      	bne.n	801f8cc <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 801f8b4:	4a0f      	ldr	r2, [pc, #60]	@ (801f8f4 <HAL_RTC_SetDate+0x108>)
 801f8b6:	697b      	ldr	r3, [r7, #20]
 801f8b8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801f8bc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801f8c0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 801f8c2:	68f8      	ldr	r0, [r7, #12]
 801f8c4:	f000 f916 	bl	801faf4 <RTC_ExitInitMode>
 801f8c8:	4603      	mov	r3, r0
 801f8ca:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801f8cc:	4b09      	ldr	r3, [pc, #36]	@ (801f8f4 <HAL_RTC_SetDate+0x108>)
 801f8ce:	22ff      	movs	r2, #255	@ 0xff
 801f8d0:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 801f8d2:	7cfb      	ldrb	r3, [r7, #19]
 801f8d4:	2b00      	cmp	r3, #0
 801f8d6:	d103      	bne.n	801f8e0 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 801f8d8:	68fb      	ldr	r3, [r7, #12]
 801f8da:	2201      	movs	r2, #1
 801f8dc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801f8e0:	68fb      	ldr	r3, [r7, #12]
 801f8e2:	2200      	movs	r2, #0
 801f8e4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 801f8e8:	7cfb      	ldrb	r3, [r7, #19]
}
 801f8ea:	4618      	mov	r0, r3
 801f8ec:	371c      	adds	r7, #28
 801f8ee:	46bd      	mov	sp, r7
 801f8f0:	bd90      	pop	{r4, r7, pc}
 801f8f2:	bf00      	nop
 801f8f4:	46007800 	.word	0x46007800

0801f8f8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 801f8f8:	b580      	push	{r7, lr}
 801f8fa:	b086      	sub	sp, #24
 801f8fc:	af00      	add	r7, sp, #0
 801f8fe:	60f8      	str	r0, [r7, #12]
 801f900:	60b9      	str	r1, [r7, #8]
 801f902:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 801f904:	4b22      	ldr	r3, [pc, #136]	@ (801f990 <HAL_RTC_GetDate+0x98>)
 801f906:	685b      	ldr	r3, [r3, #4]
 801f908:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 801f90c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 801f910:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 801f912:	697b      	ldr	r3, [r7, #20]
 801f914:	0c1b      	lsrs	r3, r3, #16
 801f916:	b2da      	uxtb	r2, r3
 801f918:	68bb      	ldr	r3, [r7, #8]
 801f91a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 801f91c:	697b      	ldr	r3, [r7, #20]
 801f91e:	0a1b      	lsrs	r3, r3, #8
 801f920:	b2db      	uxtb	r3, r3
 801f922:	f003 031f 	and.w	r3, r3, #31
 801f926:	b2da      	uxtb	r2, r3
 801f928:	68bb      	ldr	r3, [r7, #8]
 801f92a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 801f92c:	697b      	ldr	r3, [r7, #20]
 801f92e:	b2db      	uxtb	r3, r3
 801f930:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801f934:	b2da      	uxtb	r2, r3
 801f936:	68bb      	ldr	r3, [r7, #8]
 801f938:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 801f93a:	697b      	ldr	r3, [r7, #20]
 801f93c:	0b5b      	lsrs	r3, r3, #13
 801f93e:	b2db      	uxtb	r3, r3
 801f940:	f003 0307 	and.w	r3, r3, #7
 801f944:	b2da      	uxtb	r2, r3
 801f946:	68bb      	ldr	r3, [r7, #8]
 801f948:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 801f94a:	687b      	ldr	r3, [r7, #4]
 801f94c:	2b00      	cmp	r3, #0
 801f94e:	d11a      	bne.n	801f986 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 801f950:	68bb      	ldr	r3, [r7, #8]
 801f952:	78db      	ldrb	r3, [r3, #3]
 801f954:	4618      	mov	r0, r3
 801f956:	f000 f92b 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f95a:	4603      	mov	r3, r0
 801f95c:	461a      	mov	r2, r3
 801f95e:	68bb      	ldr	r3, [r7, #8]
 801f960:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 801f962:	68bb      	ldr	r3, [r7, #8]
 801f964:	785b      	ldrb	r3, [r3, #1]
 801f966:	4618      	mov	r0, r3
 801f968:	f000 f922 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f96c:	4603      	mov	r3, r0
 801f96e:	461a      	mov	r2, r3
 801f970:	68bb      	ldr	r3, [r7, #8]
 801f972:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 801f974:	68bb      	ldr	r3, [r7, #8]
 801f976:	789b      	ldrb	r3, [r3, #2]
 801f978:	4618      	mov	r0, r3
 801f97a:	f000 f919 	bl	801fbb0 <RTC_Bcd2ToByte>
 801f97e:	4603      	mov	r3, r0
 801f980:	461a      	mov	r2, r3
 801f982:	68bb      	ldr	r3, [r7, #8]
 801f984:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 801f986:	2300      	movs	r3, #0
}
 801f988:	4618      	mov	r0, r3
 801f98a:	3718      	adds	r7, #24
 801f98c:	46bd      	mov	sp, r7
 801f98e:	bd80      	pop	{r7, pc}
 801f990:	46007800 	.word	0x46007800

0801f994 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 801f994:	b480      	push	{r7}
 801f996:	b083      	sub	sp, #12
 801f998:	af00      	add	r7, sp, #0
 801f99a:	6078      	str	r0, [r7, #4]
 801f99c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801f99e:	687b      	ldr	r3, [r7, #4]
 801f9a0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801f9a4:	2b01      	cmp	r3, #1
 801f9a6:	d101      	bne.n	801f9ac <HAL_RTC_DeactivateAlarm+0x18>
 801f9a8:	2302      	movs	r3, #2
 801f9aa:	e02d      	b.n	801fa08 <HAL_RTC_DeactivateAlarm+0x74>
 801f9ac:	687b      	ldr	r3, [r7, #4]
 801f9ae:	2201      	movs	r2, #1
 801f9b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801f9b4:	687b      	ldr	r3, [r7, #4]
 801f9b6:	2202      	movs	r2, #2
 801f9b8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d


  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 801f9bc:	683b      	ldr	r3, [r7, #0]
 801f9be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801f9c2:	d10c      	bne.n	801f9de <HAL_RTC_DeactivateAlarm+0x4a>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 801f9c4:	4b13      	ldr	r3, [pc, #76]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9c6:	699b      	ldr	r3, [r3, #24]
 801f9c8:	4a12      	ldr	r2, [pc, #72]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9ca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 801f9ce:	6193      	str	r3, [r2, #24]
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 801f9d0:	4b10      	ldr	r3, [pc, #64]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801f9d4:	4a0f      	ldr	r2, [pc, #60]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801f9da:	6453      	str	r3, [r2, #68]	@ 0x44
 801f9dc:	e00b      	b.n	801f9f6 <HAL_RTC_DeactivateAlarm+0x62>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801f9de:	4b0d      	ldr	r3, [pc, #52]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9e0:	699b      	ldr	r3, [r3, #24]
 801f9e2:	4a0c      	ldr	r2, [pc, #48]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9e4:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 801f9e8:	6193      	str	r3, [r2, #24]
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 801f9ea:	4b0a      	ldr	r3, [pc, #40]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801f9ee:	4a09      	ldr	r2, [pc, #36]	@ (801fa14 <HAL_RTC_DeactivateAlarm+0x80>)
 801f9f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801f9f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }


  hrtc->State = HAL_RTC_STATE_READY;
 801f9f6:	687b      	ldr	r3, [r7, #4]
 801f9f8:	2201      	movs	r2, #1
 801f9fa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801f9fe:	687b      	ldr	r3, [r7, #4]
 801fa00:	2200      	movs	r2, #0
 801fa02:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801fa06:	2300      	movs	r3, #0
}
 801fa08:	4618      	mov	r0, r3
 801fa0a:	370c      	adds	r7, #12
 801fa0c:	46bd      	mov	sp, r7
 801fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fa12:	4770      	bx	lr
 801fa14:	46007800 	.word	0x46007800

0801fa18 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 801fa18:	b580      	push	{r7, lr}
 801fa1a:	b084      	sub	sp, #16
 801fa1c:	af00      	add	r7, sp, #0
 801fa1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 801fa20:	4b15      	ldr	r3, [pc, #84]	@ (801fa78 <HAL_RTC_WaitForSynchro+0x60>)
 801fa22:	68db      	ldr	r3, [r3, #12]
 801fa24:	4a14      	ldr	r2, [pc, #80]	@ (801fa78 <HAL_RTC_WaitForSynchro+0x60>)
 801fa26:	f023 0320 	bic.w	r3, r3, #32
 801fa2a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 801fa2c:	f7f1 f96e 	bl	8010d0c <HAL_GetTick>
 801fa30:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801fa32:	e013      	b.n	801fa5c <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801fa34:	f7f1 f96a 	bl	8010d0c <HAL_GetTick>
 801fa38:	4602      	mov	r2, r0
 801fa3a:	68fb      	ldr	r3, [r7, #12]
 801fa3c:	1ad3      	subs	r3, r2, r3
 801fa3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801fa42:	d90b      	bls.n	801fa5c <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801fa44:	4b0c      	ldr	r3, [pc, #48]	@ (801fa78 <HAL_RTC_WaitForSynchro+0x60>)
 801fa46:	68db      	ldr	r3, [r3, #12]
 801fa48:	f003 0320 	and.w	r3, r3, #32
 801fa4c:	2b00      	cmp	r3, #0
 801fa4e:	d10c      	bne.n	801fa6a <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801fa50:	687b      	ldr	r3, [r7, #4]
 801fa52:	2203      	movs	r2, #3
 801fa54:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 801fa58:	2303      	movs	r3, #3
 801fa5a:	e008      	b.n	801fa6e <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801fa5c:	4b06      	ldr	r3, [pc, #24]	@ (801fa78 <HAL_RTC_WaitForSynchro+0x60>)
 801fa5e:	68db      	ldr	r3, [r3, #12]
 801fa60:	f003 0320 	and.w	r3, r3, #32
 801fa64:	2b00      	cmp	r3, #0
 801fa66:	d0e5      	beq.n	801fa34 <HAL_RTC_WaitForSynchro+0x1c>
 801fa68:	e000      	b.n	801fa6c <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 801fa6a:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 801fa6c:	2300      	movs	r3, #0
}
 801fa6e:	4618      	mov	r0, r3
 801fa70:	3710      	adds	r7, #16
 801fa72:	46bd      	mov	sp, r7
 801fa74:	bd80      	pop	{r7, pc}
 801fa76:	bf00      	nop
 801fa78:	46007800 	.word	0x46007800

0801fa7c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 801fa7c:	b580      	push	{r7, lr}
 801fa7e:	b084      	sub	sp, #16
 801fa80:	af00      	add	r7, sp, #0
 801fa82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801fa84:	2300      	movs	r3, #0
 801fa86:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801fa88:	4b19      	ldr	r3, [pc, #100]	@ (801faf0 <RTC_EnterInitMode+0x74>)
 801fa8a:	68db      	ldr	r3, [r3, #12]
 801fa8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801fa90:	2b00      	cmp	r3, #0
 801fa92:	d128      	bne.n	801fae6 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801fa94:	4b16      	ldr	r3, [pc, #88]	@ (801faf0 <RTC_EnterInitMode+0x74>)
 801fa96:	68db      	ldr	r3, [r3, #12]
 801fa98:	4a15      	ldr	r2, [pc, #84]	@ (801faf0 <RTC_EnterInitMode+0x74>)
 801fa9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801fa9e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 801faa0:	f7f1 f934 	bl	8010d0c <HAL_GetTick>
 801faa4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 801faa6:	e013      	b.n	801fad0 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 801faa8:	f7f1 f930 	bl	8010d0c <HAL_GetTick>
 801faac:	4602      	mov	r2, r0
 801faae:	68bb      	ldr	r3, [r7, #8]
 801fab0:	1ad3      	subs	r3, r2, r3
 801fab2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801fab6:	d90b      	bls.n	801fad0 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801fab8:	4b0d      	ldr	r3, [pc, #52]	@ (801faf0 <RTC_EnterInitMode+0x74>)
 801faba:	68db      	ldr	r3, [r3, #12]
 801fabc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801fac0:	2b00      	cmp	r3, #0
 801fac2:	d10f      	bne.n	801fae4 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 801fac4:	2303      	movs	r3, #3
 801fac6:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801fac8:	687b      	ldr	r3, [r7, #4]
 801faca:	2203      	movs	r2, #3
 801facc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 801fad0:	4b07      	ldr	r3, [pc, #28]	@ (801faf0 <RTC_EnterInitMode+0x74>)
 801fad2:	68db      	ldr	r3, [r3, #12]
 801fad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801fad8:	2b00      	cmp	r3, #0
 801fada:	d104      	bne.n	801fae6 <RTC_EnterInitMode+0x6a>
 801fadc:	7bfb      	ldrb	r3, [r7, #15]
 801fade:	2b03      	cmp	r3, #3
 801fae0:	d1e2      	bne.n	801faa8 <RTC_EnterInitMode+0x2c>
 801fae2:	e000      	b.n	801fae6 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 801fae4:	bf00      	nop
        }
      }
    }
  }

  return status;
 801fae6:	7bfb      	ldrb	r3, [r7, #15]
}
 801fae8:	4618      	mov	r0, r3
 801faea:	3710      	adds	r7, #16
 801faec:	46bd      	mov	sp, r7
 801faee:	bd80      	pop	{r7, pc}
 801faf0:	46007800 	.word	0x46007800

0801faf4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 801faf4:	b580      	push	{r7, lr}
 801faf6:	b084      	sub	sp, #16
 801faf8:	af00      	add	r7, sp, #0
 801fafa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801fafc:	2300      	movs	r3, #0
 801fafe:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801fb00:	4b1a      	ldr	r3, [pc, #104]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb02:	68db      	ldr	r3, [r3, #12]
 801fb04:	4a19      	ldr	r2, [pc, #100]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801fb0a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 801fb0c:	4b17      	ldr	r3, [pc, #92]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb0e:	699b      	ldr	r3, [r3, #24]
 801fb10:	f003 0320 	and.w	r3, r3, #32
 801fb14:	2b00      	cmp	r3, #0
 801fb16:	d10c      	bne.n	801fb32 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801fb18:	6878      	ldr	r0, [r7, #4]
 801fb1a:	f7ff ff7d 	bl	801fa18 <HAL_RTC_WaitForSynchro>
 801fb1e:	4603      	mov	r3, r0
 801fb20:	2b00      	cmp	r3, #0
 801fb22:	d01e      	beq.n	801fb62 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801fb24:	687b      	ldr	r3, [r7, #4]
 801fb26:	2203      	movs	r2, #3
 801fb28:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 801fb2c:	2303      	movs	r3, #3
 801fb2e:	73fb      	strb	r3, [r7, #15]
 801fb30:	e017      	b.n	801fb62 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801fb32:	4b0e      	ldr	r3, [pc, #56]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb34:	699b      	ldr	r3, [r3, #24]
 801fb36:	4a0d      	ldr	r2, [pc, #52]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb38:	f023 0320 	bic.w	r3, r3, #32
 801fb3c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801fb3e:	6878      	ldr	r0, [r7, #4]
 801fb40:	f7ff ff6a 	bl	801fa18 <HAL_RTC_WaitForSynchro>
 801fb44:	4603      	mov	r3, r0
 801fb46:	2b00      	cmp	r3, #0
 801fb48:	d005      	beq.n	801fb56 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801fb4a:	687b      	ldr	r3, [r7, #4]
 801fb4c:	2203      	movs	r2, #3
 801fb4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 801fb52:	2303      	movs	r3, #3
 801fb54:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801fb56:	4b05      	ldr	r3, [pc, #20]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb58:	699b      	ldr	r3, [r3, #24]
 801fb5a:	4a04      	ldr	r2, [pc, #16]	@ (801fb6c <RTC_ExitInitMode+0x78>)
 801fb5c:	f043 0320 	orr.w	r3, r3, #32
 801fb60:	6193      	str	r3, [r2, #24]
  }
  return status;
 801fb62:	7bfb      	ldrb	r3, [r7, #15]
}
 801fb64:	4618      	mov	r0, r3
 801fb66:	3710      	adds	r7, #16
 801fb68:	46bd      	mov	sp, r7
 801fb6a:	bd80      	pop	{r7, pc}
 801fb6c:	46007800 	.word	0x46007800

0801fb70 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 801fb70:	b480      	push	{r7}
 801fb72:	b085      	sub	sp, #20
 801fb74:	af00      	add	r7, sp, #0
 801fb76:	4603      	mov	r3, r0
 801fb78:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 801fb7a:	2300      	movs	r3, #0
 801fb7c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 801fb7e:	79fb      	ldrb	r3, [r7, #7]
 801fb80:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 801fb82:	e005      	b.n	801fb90 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 801fb84:	68fb      	ldr	r3, [r7, #12]
 801fb86:	3301      	adds	r3, #1
 801fb88:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 801fb8a:	7afb      	ldrb	r3, [r7, #11]
 801fb8c:	3b0a      	subs	r3, #10
 801fb8e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 801fb90:	7afb      	ldrb	r3, [r7, #11]
 801fb92:	2b09      	cmp	r3, #9
 801fb94:	d8f6      	bhi.n	801fb84 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 801fb96:	68fb      	ldr	r3, [r7, #12]
 801fb98:	b2db      	uxtb	r3, r3
 801fb9a:	011b      	lsls	r3, r3, #4
 801fb9c:	b2da      	uxtb	r2, r3
 801fb9e:	7afb      	ldrb	r3, [r7, #11]
 801fba0:	4313      	orrs	r3, r2
 801fba2:	b2db      	uxtb	r3, r3
}
 801fba4:	4618      	mov	r0, r3
 801fba6:	3714      	adds	r7, #20
 801fba8:	46bd      	mov	sp, r7
 801fbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbae:	4770      	bx	lr

0801fbb0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 801fbb0:	b480      	push	{r7}
 801fbb2:	b085      	sub	sp, #20
 801fbb4:	af00      	add	r7, sp, #0
 801fbb6:	4603      	mov	r3, r0
 801fbb8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 801fbba:	79fb      	ldrb	r3, [r7, #7]
 801fbbc:	091b      	lsrs	r3, r3, #4
 801fbbe:	b2db      	uxtb	r3, r3
 801fbc0:	461a      	mov	r2, r3
 801fbc2:	4613      	mov	r3, r2
 801fbc4:	009b      	lsls	r3, r3, #2
 801fbc6:	4413      	add	r3, r2
 801fbc8:	005b      	lsls	r3, r3, #1
 801fbca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 801fbcc:	68fb      	ldr	r3, [r7, #12]
 801fbce:	b2da      	uxtb	r2, r3
 801fbd0:	79fb      	ldrb	r3, [r7, #7]
 801fbd2:	f003 030f 	and.w	r3, r3, #15
 801fbd6:	b2db      	uxtb	r3, r3
 801fbd8:	4413      	add	r3, r2
 801fbda:	b2db      	uxtb	r3, r3
}
 801fbdc:	4618      	mov	r0, r3
 801fbde:	3714      	adds	r7, #20
 801fbe0:	46bd      	mov	sp, r7
 801fbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fbe6:	4770      	bx	lr

0801fbe8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                         after Wake Up.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock,
                                              uint32_t WakeUpAutoClr)
{
 801fbe8:	b580      	push	{r7, lr}
 801fbea:	b086      	sub	sp, #24
 801fbec:	af00      	add	r7, sp, #0
 801fbee:	60f8      	str	r0, [r7, #12]
 801fbf0:	60b9      	str	r1, [r7, #8]
 801fbf2:	607a      	str	r2, [r7, #4]
 801fbf4:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801fbf6:	68fb      	ldr	r3, [r7, #12]
 801fbf8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801fbfc:	2b01      	cmp	r3, #1
 801fbfe:	d101      	bne.n	801fc04 <HAL_RTCEx_SetWakeUpTimer_IT+0x1c>
 801fc00:	2302      	movs	r3, #2
 801fc02:	e057      	b.n	801fcb4 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
 801fc04:	68fb      	ldr	r3, [r7, #12]
 801fc06:	2201      	movs	r2, #1
 801fc08:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 801fc0c:	68fb      	ldr	r3, [r7, #12]
 801fc0e:	2202      	movs	r2, #2
 801fc10:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d


  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 801fc14:	4b29      	ldr	r3, [pc, #164]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc16:	699b      	ldr	r3, [r3, #24]
 801fc18:	4a28      	ldr	r2, [pc, #160]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 801fc1e:	6193      	str	r3, [r2, #24]

  /* Clear flag Wake-Up */
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 801fc20:	4b26      	ldr	r3, [pc, #152]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc22:	2204      	movs	r2, #4
 801fc24:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801fc26:	4b25      	ldr	r3, [pc, #148]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc28:	68db      	ldr	r3, [r3, #12]
 801fc2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801fc2e:	2b00      	cmp	r3, #0
 801fc30:	d123      	bne.n	801fc7a <HAL_RTCEx_SetWakeUpTimer_IT+0x92>
  {
    tickstart = HAL_GetTick();
 801fc32:	f7f1 f86b 	bl	8010d0c <HAL_GetTick>
 801fc36:	6178      	str	r0, [r7, #20]
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 801fc38:	e017      	b.n	801fc6a <HAL_RTCEx_SetWakeUpTimer_IT+0x82>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801fc3a:	f7f1 f867 	bl	8010d0c <HAL_GetTick>
 801fc3e:	4602      	mov	r2, r0
 801fc40:	697b      	ldr	r3, [r7, #20]
 801fc42:	1ad3      	subs	r3, r2, r3
 801fc44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801fc48:	d90f      	bls.n	801fc6a <HAL_RTCEx_SetWakeUpTimer_IT+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 801fc4a:	4b1c      	ldr	r3, [pc, #112]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc4c:	68db      	ldr	r3, [r3, #12]
 801fc4e:	f003 0304 	and.w	r3, r3, #4
 801fc52:	2b00      	cmp	r3, #0
 801fc54:	d110      	bne.n	801fc78 <HAL_RTCEx_SetWakeUpTimer_IT+0x90>
        {

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801fc56:	68fb      	ldr	r3, [r7, #12]
 801fc58:	2203      	movs	r2, #3
 801fc5a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 801fc5e:	68fb      	ldr	r3, [r7, #12]
 801fc60:	2200      	movs	r2, #0
 801fc62:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

          return HAL_TIMEOUT;
 801fc66:	2303      	movs	r3, #3
 801fc68:	e024      	b.n	801fcb4 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 801fc6a:	4b14      	ldr	r3, [pc, #80]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc6c:	68db      	ldr	r3, [r3, #12]
 801fc6e:	f003 0304 	and.w	r3, r3, #4
 801fc72:	2b00      	cmp	r3, #0
 801fc74:	d0e1      	beq.n	801fc3a <HAL_RTCEx_SetWakeUpTimer_IT+0x52>
 801fc76:	e000      	b.n	801fc7a <HAL_RTCEx_SetWakeUpTimer_IT+0x92>
        }
        else
        {
          break;
 801fc78:	bf00      	nop
      }
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 801fc7a:	683b      	ldr	r3, [r7, #0]
 801fc7c:	041a      	lsls	r2, r3, #16
 801fc7e:	490f      	ldr	r1, [pc, #60]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc80:	68bb      	ldr	r3, [r7, #8]
 801fc82:	4313      	orrs	r3, r2
 801fc84:	614b      	str	r3, [r1, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 801fc86:	4b0d      	ldr	r3, [pc, #52]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc88:	699b      	ldr	r3, [r3, #24]
 801fc8a:	f023 0207 	bic.w	r2, r3, #7
 801fc8e:	490b      	ldr	r1, [pc, #44]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc90:	687b      	ldr	r3, [r7, #4]
 801fc92:	4313      	orrs	r3, r2
 801fc94:	618b      	str	r3, [r1, #24]

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 801fc96:	4b09      	ldr	r3, [pc, #36]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc98:	699b      	ldr	r3, [r3, #24]
 801fc9a:	4a08      	ldr	r2, [pc, #32]	@ (801fcbc <HAL_RTCEx_SetWakeUpTimer_IT+0xd4>)
 801fc9c:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 801fca0:	6193      	str	r3, [r2, #24]


  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801fca2:	68fb      	ldr	r3, [r7, #12]
 801fca4:	2201      	movs	r2, #1
 801fca6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801fcaa:	68fb      	ldr	r3, [r7, #12]
 801fcac:	2200      	movs	r2, #0
 801fcae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801fcb2:	2300      	movs	r3, #0
}
 801fcb4:	4618      	mov	r0, r3
 801fcb6:	3718      	adds	r7, #24
 801fcb8:	46bd      	mov	sp, r7
 801fcba:	bd80      	pop	{r7, pc}
 801fcbc:	46007800 	.word	0x46007800

0801fcc0 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 801fcc0:	b480      	push	{r7}
 801fcc2:	b083      	sub	sp, #12
 801fcc4:	af00      	add	r7, sp, #0
 801fcc6:	6078      	str	r0, [r7, #4]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801fcc8:	687b      	ldr	r3, [r7, #4]
 801fcca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801fcce:	2b01      	cmp	r3, #1
 801fcd0:	d101      	bne.n	801fcd6 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 801fcd2:	2302      	movs	r3, #2
 801fcd4:	e019      	b.n	801fd0a <HAL_RTCEx_DeactivateWakeUpTimer+0x4a>
 801fcd6:	687b      	ldr	r3, [r7, #4]
 801fcd8:	2201      	movs	r2, #1
 801fcda:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 801fcde:	687b      	ldr	r3, [r7, #4]
 801fce0:	2202      	movs	r2, #2
 801fce2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d


  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 801fce6:	4b0c      	ldr	r3, [pc, #48]	@ (801fd18 <HAL_RTCEx_DeactivateWakeUpTimer+0x58>)
 801fce8:	699b      	ldr	r3, [r3, #24]
 801fcea:	4a0b      	ldr	r2, [pc, #44]	@ (801fd18 <HAL_RTCEx_DeactivateWakeUpTimer+0x58>)
 801fcec:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 801fcf0:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801fcf2:	4b09      	ldr	r3, [pc, #36]	@ (801fd18 <HAL_RTCEx_DeactivateWakeUpTimer+0x58>)
 801fcf4:	22ff      	movs	r2, #255	@ 0xff
 801fcf6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801fcf8:	687b      	ldr	r3, [r7, #4]
 801fcfa:	2201      	movs	r2, #1
 801fcfc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801fd00:	687b      	ldr	r3, [r7, #4]
 801fd02:	2200      	movs	r2, #0
 801fd04:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801fd08:	2300      	movs	r3, #0
}
 801fd0a:	4618      	mov	r0, r3
 801fd0c:	370c      	adds	r7, #12
 801fd0e:	46bd      	mov	sp, r7
 801fd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd14:	4770      	bx	lr
 801fd16:	bf00      	nop
 801fd18:	46007800 	.word	0x46007800

0801fd1c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 801fd1c:	b580      	push	{r7, lr}
 801fd1e:	b082      	sub	sp, #8
 801fd20:	af00      	add	r7, sp, #0
 801fd22:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the Wake-Up Timer Interrupt */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if (READ_BIT(RTC->SMISR, RTC_SMISR_WUTMF) != 0U)
#else
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 801fd24:	4b09      	ldr	r3, [pc, #36]	@ (801fd4c <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 801fd26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801fd28:	f003 0304 	and.w	r3, r3, #4
 801fd2c:	2b00      	cmp	r3, #0
 801fd2e:	d005      	beq.n	801fd3c <HAL_RTCEx_WakeUpTimerIRQHandler+0x20>
#endif /* #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 801fd30:	4b06      	ldr	r3, [pc, #24]	@ (801fd4c <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 801fd32:	2204      	movs	r2, #4
 801fd34:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 801fd36:	6878      	ldr	r0, [r7, #4]
 801fd38:	f7eb f9d4 	bl	800b0e4 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801fd3c:	687b      	ldr	r3, [r7, #4]
 801fd3e:	2201      	movs	r2, #1
 801fd40:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 801fd44:	bf00      	nop
 801fd46:	3708      	adds	r7, #8
 801fd48:	46bd      	mov	sp, r7
 801fd4a:	bd80      	pop	{r7, pc}
 801fd4c:	46007800 	.word	0x46007800

0801fd50 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 801fd50:	b480      	push	{r7}
 801fd52:	b087      	sub	sp, #28
 801fd54:	af00      	add	r7, sp, #0
 801fd56:	60f8      	str	r0, [r7, #12]
 801fd58:	60b9      	str	r1, [r7, #8]
 801fd5a:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 801fd5c:	4b07      	ldr	r3, [pc, #28]	@ (801fd7c <HAL_RTCEx_BKUPWrite+0x2c>)
 801fd5e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 801fd60:	68bb      	ldr	r3, [r7, #8]
 801fd62:	009b      	lsls	r3, r3, #2
 801fd64:	697a      	ldr	r2, [r7, #20]
 801fd66:	4413      	add	r3, r2
 801fd68:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 801fd6a:	697b      	ldr	r3, [r7, #20]
 801fd6c:	687a      	ldr	r2, [r7, #4]
 801fd6e:	601a      	str	r2, [r3, #0]
}
 801fd70:	bf00      	nop
 801fd72:	371c      	adds	r7, #28
 801fd74:	46bd      	mov	sp, r7
 801fd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fd7a:	4770      	bx	lr
 801fd7c:	46007d00 	.word	0x46007d00

0801fd80 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 801fd80:	b480      	push	{r7}
 801fd82:	b085      	sub	sp, #20
 801fd84:	af00      	add	r7, sp, #0
 801fd86:	6078      	str	r0, [r7, #4]
 801fd88:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 801fd8a:	4b07      	ldr	r3, [pc, #28]	@ (801fda8 <HAL_RTCEx_BKUPRead+0x28>)
 801fd8c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 801fd8e:	683b      	ldr	r3, [r7, #0]
 801fd90:	009b      	lsls	r3, r3, #2
 801fd92:	68fa      	ldr	r2, [r7, #12]
 801fd94:	4413      	add	r3, r2
 801fd96:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 801fd98:	68fb      	ldr	r3, [r7, #12]
 801fd9a:	681b      	ldr	r3, [r3, #0]
}
 801fd9c:	4618      	mov	r0, r3
 801fd9e:	3714      	adds	r7, #20
 801fda0:	46bd      	mov	sp, r7
 801fda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fda6:	4770      	bx	lr
 801fda8:	46007d00 	.word	0x46007d00

0801fdac <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 801fdac:	b480      	push	{r7}
 801fdae:	b083      	sub	sp, #12
 801fdb0:	af00      	add	r7, sp, #0
 801fdb2:	6078      	str	r0, [r7, #4]
 801fdb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 801fdb6:	683b      	ldr	r3, [r7, #0]
 801fdb8:	681a      	ldr	r2, [r3, #0]
 801fdba:	683b      	ldr	r3, [r7, #0]
 801fdbc:	685b      	ldr	r3, [r3, #4]
 801fdbe:	4910      	ldr	r1, [pc, #64]	@ (801fe00 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 801fdc0:	4313      	orrs	r3, r2
 801fdc2:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 801fdc4:	683b      	ldr	r3, [r7, #0]
 801fdc6:	689a      	ldr	r2, [r3, #8]
 801fdc8:	683b      	ldr	r3, [r7, #0]
 801fdca:	68db      	ldr	r3, [r3, #12]
 801fdcc:	431a      	orrs	r2, r3
 801fdce:	683b      	ldr	r3, [r7, #0]
 801fdd0:	699b      	ldr	r3, [r3, #24]
 801fdd2:	490c      	ldr	r1, [pc, #48]	@ (801fe04 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 801fdd4:	4313      	orrs	r3, r2
 801fdd6:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 801fdd8:	4b0a      	ldr	r3, [pc, #40]	@ (801fe04 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 801fdda:	6a1b      	ldr	r3, [r3, #32]
 801fddc:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 801fde0:	683b      	ldr	r3, [r7, #0]
 801fde2:	6919      	ldr	r1, [r3, #16]
 801fde4:	683b      	ldr	r3, [r7, #0]
 801fde6:	695b      	ldr	r3, [r3, #20]
 801fde8:	041b      	lsls	r3, r3, #16
 801fdea:	430b      	orrs	r3, r1
 801fdec:	4905      	ldr	r1, [pc, #20]	@ (801fe04 <HAL_RTCEx_PrivilegeModeSet+0x58>)
 801fdee:	4313      	orrs	r3, r2
 801fdf0:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 801fdf2:	2300      	movs	r3, #0
}
 801fdf4:	4618      	mov	r0, r3
 801fdf6:	370c      	adds	r7, #12
 801fdf8:	46bd      	mov	sp, r7
 801fdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801fdfe:	4770      	bx	lr
 801fe00:	46007800 	.word	0x46007800
 801fe04:	46007c00 	.word	0x46007c00

0801fe08 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801fe08:	b580      	push	{r7, lr}
 801fe0a:	b084      	sub	sp, #16
 801fe0c:	af00      	add	r7, sp, #0
 801fe0e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801fe10:	687b      	ldr	r3, [r7, #4]
 801fe12:	2b00      	cmp	r3, #0
 801fe14:	d101      	bne.n	801fe1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801fe16:	2301      	movs	r3, #1
 801fe18:	e0fb      	b.n	8020012 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 801fe1a:	687b      	ldr	r3, [r7, #4]
 801fe1c:	681b      	ldr	r3, [r3, #0]
 801fe1e:	4a7f      	ldr	r2, [pc, #508]	@ (802001c <HAL_SPI_Init+0x214>)
 801fe20:	4293      	cmp	r3, r2
 801fe22:	d004      	beq.n	801fe2e <HAL_SPI_Init+0x26>
 801fe24:	687b      	ldr	r3, [r7, #4]
 801fe26:	681b      	ldr	r3, [r3, #0]
 801fe28:	4a7d      	ldr	r2, [pc, #500]	@ (8020020 <HAL_SPI_Init+0x218>)
 801fe2a:	4293      	cmp	r3, r2
 801fe2c:	e000      	b.n	801fe30 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 801fe2e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801fe30:	687b      	ldr	r3, [r7, #4]
 801fe32:	2200      	movs	r2, #0
 801fe34:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 801fe36:	687b      	ldr	r3, [r7, #4]
 801fe38:	681b      	ldr	r3, [r3, #0]
 801fe3a:	4a78      	ldr	r2, [pc, #480]	@ (802001c <HAL_SPI_Init+0x214>)
 801fe3c:	4293      	cmp	r3, r2
 801fe3e:	d004      	beq.n	801fe4a <HAL_SPI_Init+0x42>
 801fe40:	687b      	ldr	r3, [r7, #4]
 801fe42:	681b      	ldr	r3, [r3, #0]
 801fe44:	4a76      	ldr	r2, [pc, #472]	@ (8020020 <HAL_SPI_Init+0x218>)
 801fe46:	4293      	cmp	r3, r2
 801fe48:	d105      	bne.n	801fe56 <HAL_SPI_Init+0x4e>
 801fe4a:	687b      	ldr	r3, [r7, #4]
 801fe4c:	68db      	ldr	r3, [r3, #12]
 801fe4e:	2b0f      	cmp	r3, #15
 801fe50:	d901      	bls.n	801fe56 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 801fe52:	2301      	movs	r3, #1
 801fe54:	e0dd      	b.n	8020012 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 801fe56:	6878      	ldr	r0, [r7, #4]
 801fe58:	f001 fc94 	bl	8021784 <SPI_GetPacketSize>
 801fe5c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801fe5e:	687b      	ldr	r3, [r7, #4]
 801fe60:	681b      	ldr	r3, [r3, #0]
 801fe62:	4a6e      	ldr	r2, [pc, #440]	@ (802001c <HAL_SPI_Init+0x214>)
 801fe64:	4293      	cmp	r3, r2
 801fe66:	d004      	beq.n	801fe72 <HAL_SPI_Init+0x6a>
 801fe68:	687b      	ldr	r3, [r7, #4]
 801fe6a:	681b      	ldr	r3, [r3, #0]
 801fe6c:	4a6c      	ldr	r2, [pc, #432]	@ (8020020 <HAL_SPI_Init+0x218>)
 801fe6e:	4293      	cmp	r3, r2
 801fe70:	d102      	bne.n	801fe78 <HAL_SPI_Init+0x70>
 801fe72:	68fb      	ldr	r3, [r7, #12]
 801fe74:	2b08      	cmp	r3, #8
 801fe76:	d816      	bhi.n	801fea6 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801fe78:	687b      	ldr	r3, [r7, #4]
 801fe7a:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801fe7c:	4a69      	ldr	r2, [pc, #420]	@ (8020024 <HAL_SPI_Init+0x21c>)
 801fe7e:	4293      	cmp	r3, r2
 801fe80:	d00e      	beq.n	801fea0 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801fe82:	687b      	ldr	r3, [r7, #4]
 801fe84:	681b      	ldr	r3, [r3, #0]
 801fe86:	4a68      	ldr	r2, [pc, #416]	@ (8020028 <HAL_SPI_Init+0x220>)
 801fe88:	4293      	cmp	r3, r2
 801fe8a:	d009      	beq.n	801fea0 <HAL_SPI_Init+0x98>
 801fe8c:	687b      	ldr	r3, [r7, #4]
 801fe8e:	681b      	ldr	r3, [r3, #0]
 801fe90:	4a66      	ldr	r2, [pc, #408]	@ (802002c <HAL_SPI_Init+0x224>)
 801fe92:	4293      	cmp	r3, r2
 801fe94:	d004      	beq.n	801fea0 <HAL_SPI_Init+0x98>
 801fe96:	687b      	ldr	r3, [r7, #4]
 801fe98:	681b      	ldr	r3, [r3, #0]
 801fe9a:	4a65      	ldr	r2, [pc, #404]	@ (8020030 <HAL_SPI_Init+0x228>)
 801fe9c:	4293      	cmp	r3, r2
 801fe9e:	d104      	bne.n	801feaa <HAL_SPI_Init+0xa2>
 801fea0:	68fb      	ldr	r3, [r7, #12]
 801fea2:	2b10      	cmp	r3, #16
 801fea4:	d901      	bls.n	801feaa <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 801fea6:	2301      	movs	r3, #1
 801fea8:	e0b3      	b.n	8020012 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801feaa:	687b      	ldr	r3, [r7, #4]
 801feac:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 801feb0:	b2db      	uxtb	r3, r3
 801feb2:	2b00      	cmp	r3, #0
 801feb4:	d106      	bne.n	801fec4 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801feb6:	687b      	ldr	r3, [r7, #4]
 801feb8:	2200      	movs	r2, #0
 801feba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801febe:	6878      	ldr	r0, [r7, #4]
 801fec0:	f7f0 f818 	bl	800fef4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 801fec4:	687b      	ldr	r3, [r7, #4]
 801fec6:	2202      	movs	r2, #2
 801fec8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 801fecc:	687b      	ldr	r3, [r7, #4]
 801fece:	681b      	ldr	r3, [r3, #0]
 801fed0:	681a      	ldr	r2, [r3, #0]
 801fed2:	687b      	ldr	r3, [r7, #4]
 801fed4:	681b      	ldr	r3, [r3, #0]
 801fed6:	f022 0201 	bic.w	r2, r2, #1
 801feda:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 801fedc:	687b      	ldr	r3, [r7, #4]
 801fede:	681b      	ldr	r3, [r3, #0]
 801fee0:	689b      	ldr	r3, [r3, #8]
 801fee2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 801fee6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801fee8:	687b      	ldr	r3, [r7, #4]
 801feea:	699b      	ldr	r3, [r3, #24]
 801feec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801fef0:	d119      	bne.n	801ff26 <HAL_SPI_Init+0x11e>
 801fef2:	687b      	ldr	r3, [r7, #4]
 801fef4:	685b      	ldr	r3, [r3, #4]
 801fef6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801fefa:	d103      	bne.n	801ff04 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801fefc:	687b      	ldr	r3, [r7, #4]
 801fefe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801ff00:	2b00      	cmp	r3, #0
 801ff02:	d008      	beq.n	801ff16 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801ff04:	687b      	ldr	r3, [r7, #4]
 801ff06:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 801ff08:	2b00      	cmp	r3, #0
 801ff0a:	d10c      	bne.n	801ff26 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 801ff0c:	687b      	ldr	r3, [r7, #4]
 801ff0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801ff10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801ff14:	d107      	bne.n	801ff26 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 801ff16:	687b      	ldr	r3, [r7, #4]
 801ff18:	681b      	ldr	r3, [r3, #0]
 801ff1a:	681a      	ldr	r2, [r3, #0]
 801ff1c:	687b      	ldr	r3, [r7, #4]
 801ff1e:	681b      	ldr	r3, [r3, #0]
 801ff20:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801ff24:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 801ff26:	687b      	ldr	r3, [r7, #4]
 801ff28:	685b      	ldr	r3, [r3, #4]
 801ff2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801ff2e:	2b00      	cmp	r3, #0
 801ff30:	d00f      	beq.n	801ff52 <HAL_SPI_Init+0x14a>
 801ff32:	687b      	ldr	r3, [r7, #4]
 801ff34:	68db      	ldr	r3, [r3, #12]
 801ff36:	2b06      	cmp	r3, #6
 801ff38:	d90b      	bls.n	801ff52 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 801ff3a:	687b      	ldr	r3, [r7, #4]
 801ff3c:	681b      	ldr	r3, [r3, #0]
 801ff3e:	681b      	ldr	r3, [r3, #0]
 801ff40:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 801ff44:	687b      	ldr	r3, [r7, #4]
 801ff46:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801ff48:	687b      	ldr	r3, [r7, #4]
 801ff4a:	681b      	ldr	r3, [r3, #0]
 801ff4c:	430a      	orrs	r2, r1
 801ff4e:	601a      	str	r2, [r3, #0]
 801ff50:	e007      	b.n	801ff62 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801ff52:	687b      	ldr	r3, [r7, #4]
 801ff54:	681b      	ldr	r3, [r3, #0]
 801ff56:	681a      	ldr	r2, [r3, #0]
 801ff58:	687b      	ldr	r3, [r7, #4]
 801ff5a:	681b      	ldr	r3, [r3, #0]
 801ff5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801ff60:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801ff62:	687b      	ldr	r3, [r7, #4]
 801ff64:	69da      	ldr	r2, [r3, #28]
 801ff66:	687b      	ldr	r3, [r7, #4]
 801ff68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801ff6a:	431a      	orrs	r2, r3
 801ff6c:	68bb      	ldr	r3, [r7, #8]
 801ff6e:	431a      	orrs	r2, r3
 801ff70:	687b      	ldr	r3, [r7, #4]
 801ff72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ff74:	ea42 0103 	orr.w	r1, r2, r3
 801ff78:	687b      	ldr	r3, [r7, #4]
 801ff7a:	68da      	ldr	r2, [r3, #12]
 801ff7c:	687b      	ldr	r3, [r7, #4]
 801ff7e:	681b      	ldr	r3, [r3, #0]
 801ff80:	430a      	orrs	r2, r1
 801ff82:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 801ff84:	687b      	ldr	r3, [r7, #4]
 801ff86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801ff88:	687b      	ldr	r3, [r7, #4]
 801ff8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ff8c:	431a      	orrs	r2, r3
 801ff8e:	687b      	ldr	r3, [r7, #4]
 801ff90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ff92:	431a      	orrs	r2, r3
 801ff94:	687b      	ldr	r3, [r7, #4]
 801ff96:	699b      	ldr	r3, [r3, #24]
 801ff98:	431a      	orrs	r2, r3
 801ff9a:	687b      	ldr	r3, [r7, #4]
 801ff9c:	691b      	ldr	r3, [r3, #16]
 801ff9e:	431a      	orrs	r2, r3
 801ffa0:	687b      	ldr	r3, [r7, #4]
 801ffa2:	695b      	ldr	r3, [r3, #20]
 801ffa4:	431a      	orrs	r2, r3
 801ffa6:	687b      	ldr	r3, [r7, #4]
 801ffa8:	6a1b      	ldr	r3, [r3, #32]
 801ffaa:	431a      	orrs	r2, r3
 801ffac:	687b      	ldr	r3, [r7, #4]
 801ffae:	685b      	ldr	r3, [r3, #4]
 801ffb0:	431a      	orrs	r2, r3
 801ffb2:	687b      	ldr	r3, [r7, #4]
 801ffb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801ffb6:	431a      	orrs	r2, r3
 801ffb8:	687b      	ldr	r3, [r7, #4]
 801ffba:	689b      	ldr	r3, [r3, #8]
 801ffbc:	431a      	orrs	r2, r3
 801ffbe:	687b      	ldr	r3, [r7, #4]
 801ffc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801ffc2:	431a      	orrs	r2, r3
 801ffc4:	687b      	ldr	r3, [r7, #4]
 801ffc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801ffc8:	431a      	orrs	r2, r3
 801ffca:	687b      	ldr	r3, [r7, #4]
 801ffcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801ffce:	ea42 0103 	orr.w	r1, r2, r3
 801ffd2:	687b      	ldr	r3, [r7, #4]
 801ffd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 801ffd6:	687b      	ldr	r3, [r7, #4]
 801ffd8:	681b      	ldr	r3, [r3, #0]
 801ffda:	430a      	orrs	r2, r1
 801ffdc:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801ffde:	687b      	ldr	r3, [r7, #4]
 801ffe0:	685b      	ldr	r3, [r3, #4]
 801ffe2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801ffe6:	2b00      	cmp	r3, #0
 801ffe8:	d00a      	beq.n	8020000 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801ffea:	687b      	ldr	r3, [r7, #4]
 801ffec:	681b      	ldr	r3, [r3, #0]
 801ffee:	68db      	ldr	r3, [r3, #12]
 801fff0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801fff4:	687b      	ldr	r3, [r7, #4]
 801fff6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801fff8:	687b      	ldr	r3, [r7, #4]
 801fffa:	681b      	ldr	r3, [r3, #0]
 801fffc:	430a      	orrs	r2, r1
 801fffe:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020000:	687b      	ldr	r3, [r7, #4]
 8020002:	2200      	movs	r2, #0
 8020004:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8020008:	687b      	ldr	r3, [r7, #4]
 802000a:	2201      	movs	r2, #1
 802000c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8020010:	2300      	movs	r3, #0
}
 8020012:	4618      	mov	r0, r3
 8020014:	3710      	adds	r7, #16
 8020016:	46bd      	mov	sp, r7
 8020018:	bd80      	pop	{r7, pc}
 802001a:	bf00      	nop
 802001c:	46002000 	.word	0x46002000
 8020020:	56002000 	.word	0x56002000
 8020024:	40013000 	.word	0x40013000
 8020028:	50013000 	.word	0x50013000
 802002c:	40003800 	.word	0x40003800
 8020030:	50003800 	.word	0x50003800

08020034 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8020034:	b580      	push	{r7, lr}
 8020036:	b088      	sub	sp, #32
 8020038:	af02      	add	r7, sp, #8
 802003a:	60f8      	str	r0, [r7, #12]
 802003c:	60b9      	str	r1, [r7, #8]
 802003e:	603b      	str	r3, [r7, #0]
 8020040:	4613      	mov	r3, r2
 8020042:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8020044:	68fb      	ldr	r3, [r7, #12]
 8020046:	681b      	ldr	r3, [r3, #0]
 8020048:	3320      	adds	r3, #32
 802004a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 802004c:	68fb      	ldr	r3, [r7, #12]
 802004e:	681b      	ldr	r3, [r3, #0]
 8020050:	4a90      	ldr	r2, [pc, #576]	@ (8020294 <HAL_SPI_Transmit+0x260>)
 8020052:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8020054:	f7f0 fe5a 	bl	8010d0c <HAL_GetTick>
 8020058:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 802005a:	68fb      	ldr	r3, [r7, #12]
 802005c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8020060:	b2db      	uxtb	r3, r3
 8020062:	2b01      	cmp	r3, #1
 8020064:	d001      	beq.n	802006a <HAL_SPI_Transmit+0x36>
  {
    return HAL_BUSY;
 8020066:	2302      	movs	r3, #2
 8020068:	e1f4      	b.n	8020454 <HAL_SPI_Transmit+0x420>
  }

  if ((pData == NULL) || (Size == 0UL))
 802006a:	68bb      	ldr	r3, [r7, #8]
 802006c:	2b00      	cmp	r3, #0
 802006e:	d002      	beq.n	8020076 <HAL_SPI_Transmit+0x42>
 8020070:	88fb      	ldrh	r3, [r7, #6]
 8020072:	2b00      	cmp	r3, #0
 8020074:	d101      	bne.n	802007a <HAL_SPI_Transmit+0x46>
  {
    return HAL_ERROR;
 8020076:	2301      	movs	r3, #1
 8020078:	e1ec      	b.n	8020454 <HAL_SPI_Transmit+0x420>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 802007a:	68fb      	ldr	r3, [r7, #12]
 802007c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8020080:	2b01      	cmp	r3, #1
 8020082:	d101      	bne.n	8020088 <HAL_SPI_Transmit+0x54>
 8020084:	2302      	movs	r3, #2
 8020086:	e1e5      	b.n	8020454 <HAL_SPI_Transmit+0x420>
 8020088:	68fb      	ldr	r3, [r7, #12]
 802008a:	2201      	movs	r2, #1
 802008c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8020090:	68fb      	ldr	r3, [r7, #12]
 8020092:	2203      	movs	r2, #3
 8020094:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8020098:	68fb      	ldr	r3, [r7, #12]
 802009a:	2200      	movs	r2, #0
 802009c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80200a0:	68fb      	ldr	r3, [r7, #12]
 80200a2:	68ba      	ldr	r2, [r7, #8]
 80200a4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80200a6:	68fb      	ldr	r3, [r7, #12]
 80200a8:	88fa      	ldrh	r2, [r7, #6]
 80200aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80200ae:	68fb      	ldr	r3, [r7, #12]
 80200b0:	88fa      	ldrh	r2, [r7, #6]
 80200b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80200b6:	68fb      	ldr	r3, [r7, #12]
 80200b8:	2200      	movs	r2, #0
 80200ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 80200bc:	68fb      	ldr	r3, [r7, #12]
 80200be:	2200      	movs	r2, #0
 80200c0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 80200c4:	68fb      	ldr	r3, [r7, #12]
 80200c6:	2200      	movs	r2, #0
 80200c8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxISR       = NULL;
 80200cc:	68fb      	ldr	r3, [r7, #12]
 80200ce:	2200      	movs	r2, #0
 80200d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hspi->RxISR       = NULL;
 80200d2:	68fb      	ldr	r3, [r7, #12]
 80200d4:	2200      	movs	r2, #0
 80200d6:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80200d8:	68fb      	ldr	r3, [r7, #12]
 80200da:	689b      	ldr	r3, [r3, #8]
 80200dc:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80200e0:	d108      	bne.n	80200f4 <HAL_SPI_Transmit+0xc0>
  {
    SPI_1LINE_TX(hspi);
 80200e2:	68fb      	ldr	r3, [r7, #12]
 80200e4:	681b      	ldr	r3, [r3, #0]
 80200e6:	681a      	ldr	r2, [r3, #0]
 80200e8:	68fb      	ldr	r3, [r7, #12]
 80200ea:	681b      	ldr	r3, [r3, #0]
 80200ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80200f0:	601a      	str	r2, [r3, #0]
 80200f2:	e009      	b.n	8020108 <HAL_SPI_Transmit+0xd4>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80200f4:	68fb      	ldr	r3, [r7, #12]
 80200f6:	681b      	ldr	r3, [r3, #0]
 80200f8:	68db      	ldr	r3, [r3, #12]
 80200fa:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80200fe:	68fb      	ldr	r3, [r7, #12]
 8020100:	681b      	ldr	r3, [r3, #0]
 8020102:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8020106:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8020108:	68fb      	ldr	r3, [r7, #12]
 802010a:	681b      	ldr	r3, [r3, #0]
 802010c:	685b      	ldr	r3, [r3, #4]
 802010e:	0c1b      	lsrs	r3, r3, #16
 8020110:	041b      	lsls	r3, r3, #16
 8020112:	88f9      	ldrh	r1, [r7, #6]
 8020114:	68fa      	ldr	r2, [r7, #12]
 8020116:	6812      	ldr	r2, [r2, #0]
 8020118:	430b      	orrs	r3, r1
 802011a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 802011c:	68fb      	ldr	r3, [r7, #12]
 802011e:	681b      	ldr	r3, [r3, #0]
 8020120:	681a      	ldr	r2, [r3, #0]
 8020122:	68fb      	ldr	r3, [r7, #12]
 8020124:	681b      	ldr	r3, [r3, #0]
 8020126:	f042 0201 	orr.w	r2, r2, #1
 802012a:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 802012c:	68fb      	ldr	r3, [r7, #12]
 802012e:	681b      	ldr	r3, [r3, #0]
 8020130:	69db      	ldr	r3, [r3, #28]
 8020132:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8020136:	2b00      	cmp	r3, #0
 8020138:	d10c      	bne.n	8020154 <HAL_SPI_Transmit+0x120>
 802013a:	68fb      	ldr	r3, [r7, #12]
 802013c:	685b      	ldr	r3, [r3, #4]
 802013e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8020142:	d107      	bne.n	8020154 <HAL_SPI_Transmit+0x120>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8020144:	68fb      	ldr	r3, [r7, #12]
 8020146:	681b      	ldr	r3, [r3, #0]
 8020148:	681a      	ldr	r2, [r3, #0]
 802014a:	68fb      	ldr	r3, [r7, #12]
 802014c:	681b      	ldr	r3, [r3, #0]
 802014e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8020152:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8020154:	68fb      	ldr	r3, [r7, #12]
 8020156:	68db      	ldr	r3, [r3, #12]
 8020158:	2b0f      	cmp	r3, #15
 802015a:	d95b      	bls.n	8020214 <HAL_SPI_Transmit+0x1e0>
 802015c:	68fb      	ldr	r3, [r7, #12]
 802015e:	681b      	ldr	r3, [r3, #0]
 8020160:	4a4d      	ldr	r2, [pc, #308]	@ (8020298 <HAL_SPI_Transmit+0x264>)
 8020162:	4293      	cmp	r3, r2
 8020164:	d04f      	beq.n	8020206 <HAL_SPI_Transmit+0x1d2>
 8020166:	68fb      	ldr	r3, [r7, #12]
 8020168:	681b      	ldr	r3, [r3, #0]
 802016a:	4a4c      	ldr	r2, [pc, #304]	@ (802029c <HAL_SPI_Transmit+0x268>)
 802016c:	4293      	cmp	r3, r2
 802016e:	d04a      	beq.n	8020206 <HAL_SPI_Transmit+0x1d2>
 8020170:	68fb      	ldr	r3, [r7, #12]
 8020172:	681b      	ldr	r3, [r3, #0]
 8020174:	4a4a      	ldr	r2, [pc, #296]	@ (80202a0 <HAL_SPI_Transmit+0x26c>)
 8020176:	4293      	cmp	r3, r2
 8020178:	d045      	beq.n	8020206 <HAL_SPI_Transmit+0x1d2>
 802017a:	68fb      	ldr	r3, [r7, #12]
 802017c:	681b      	ldr	r3, [r3, #0]
 802017e:	4a49      	ldr	r2, [pc, #292]	@ (80202a4 <HAL_SPI_Transmit+0x270>)
 8020180:	4293      	cmp	r3, r2
 8020182:	d147      	bne.n	8020214 <HAL_SPI_Transmit+0x1e0>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8020184:	e03f      	b.n	8020206 <HAL_SPI_Transmit+0x1d2>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8020186:	68fb      	ldr	r3, [r7, #12]
 8020188:	681b      	ldr	r3, [r3, #0]
 802018a:	695b      	ldr	r3, [r3, #20]
 802018c:	f003 0302 	and.w	r3, r3, #2
 8020190:	2b02      	cmp	r3, #2
 8020192:	d114      	bne.n	80201be <HAL_SPI_Transmit+0x18a>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8020194:	68fb      	ldr	r3, [r7, #12]
 8020196:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8020198:	68fb      	ldr	r3, [r7, #12]
 802019a:	681b      	ldr	r3, [r3, #0]
 802019c:	6812      	ldr	r2, [r2, #0]
 802019e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80201a0:	68fb      	ldr	r3, [r7, #12]
 80201a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80201a4:	1d1a      	adds	r2, r3, #4
 80201a6:	68fb      	ldr	r3, [r7, #12]
 80201a8:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->TxXferCount--;
 80201aa:	68fb      	ldr	r3, [r7, #12]
 80201ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80201b0:	b29b      	uxth	r3, r3
 80201b2:	3b01      	subs	r3, #1
 80201b4:	b29a      	uxth	r2, r3
 80201b6:	68fb      	ldr	r3, [r7, #12]
 80201b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80201bc:	e023      	b.n	8020206 <HAL_SPI_Transmit+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80201be:	f7f0 fda5 	bl	8010d0c <HAL_GetTick>
 80201c2:	4602      	mov	r2, r0
 80201c4:	693b      	ldr	r3, [r7, #16]
 80201c6:	1ad3      	subs	r3, r2, r3
 80201c8:	683a      	ldr	r2, [r7, #0]
 80201ca:	429a      	cmp	r2, r3
 80201cc:	d803      	bhi.n	80201d6 <HAL_SPI_Transmit+0x1a2>
 80201ce:	683b      	ldr	r3, [r7, #0]
 80201d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80201d4:	d102      	bne.n	80201dc <HAL_SPI_Transmit+0x1a8>
 80201d6:	683b      	ldr	r3, [r7, #0]
 80201d8:	2b00      	cmp	r3, #0
 80201da:	d114      	bne.n	8020206 <HAL_SPI_Transmit+0x1d2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80201dc:	68f8      	ldr	r0, [r7, #12]
 80201de:	f001 fa03 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80201e2:	68fb      	ldr	r3, [r7, #12]
 80201e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80201e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80201ec:	68fb      	ldr	r3, [r7, #12]
 80201ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80201f2:	68fb      	ldr	r3, [r7, #12]
 80201f4:	2201      	movs	r2, #1
 80201f6:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80201fa:	68fb      	ldr	r3, [r7, #12]
 80201fc:	2200      	movs	r2, #0
 80201fe:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8020202:	2303      	movs	r3, #3
 8020204:	e126      	b.n	8020454 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 8020206:	68fb      	ldr	r3, [r7, #12]
 8020208:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 802020c:	b29b      	uxth	r3, r3
 802020e:	2b00      	cmp	r3, #0
 8020210:	d1b9      	bne.n	8020186 <HAL_SPI_Transmit+0x152>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8020212:	e0f9      	b.n	8020408 <HAL_SPI_Transmit+0x3d4>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8020214:	68fb      	ldr	r3, [r7, #12]
 8020216:	68db      	ldr	r3, [r3, #12]
 8020218:	2b07      	cmp	r3, #7
 802021a:	f240 80ee 	bls.w	80203fa <HAL_SPI_Transmit+0x3c6>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 802021e:	e067      	b.n	80202f0 <HAL_SPI_Transmit+0x2bc>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8020220:	68fb      	ldr	r3, [r7, #12]
 8020222:	681b      	ldr	r3, [r3, #0]
 8020224:	695b      	ldr	r3, [r3, #20]
 8020226:	f003 0302 	and.w	r3, r3, #2
 802022a:	2b02      	cmp	r3, #2
 802022c:	d13c      	bne.n	80202a8 <HAL_SPI_Transmit+0x274>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 802022e:	68fb      	ldr	r3, [r7, #12]
 8020230:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020234:	b29b      	uxth	r3, r3
 8020236:	2b01      	cmp	r3, #1
 8020238:	d918      	bls.n	802026c <HAL_SPI_Transmit+0x238>
 802023a:	68fb      	ldr	r3, [r7, #12]
 802023c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802023e:	2b00      	cmp	r3, #0
 8020240:	d014      	beq.n	802026c <HAL_SPI_Transmit+0x238>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8020242:	68fb      	ldr	r3, [r7, #12]
 8020244:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8020246:	68fb      	ldr	r3, [r7, #12]
 8020248:	681b      	ldr	r3, [r3, #0]
 802024a:	6812      	ldr	r2, [r2, #0]
 802024c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 802024e:	68fb      	ldr	r3, [r7, #12]
 8020250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8020252:	1d1a      	adds	r2, r3, #4
 8020254:	68fb      	ldr	r3, [r7, #12]
 8020256:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8020258:	68fb      	ldr	r3, [r7, #12]
 802025a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 802025e:	b29b      	uxth	r3, r3
 8020260:	3b02      	subs	r3, #2
 8020262:	b29a      	uxth	r2, r3
 8020264:	68fb      	ldr	r3, [r7, #12]
 8020266:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 802026a:	e041      	b.n	80202f0 <HAL_SPI_Transmit+0x2bc>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 802026c:	68fb      	ldr	r3, [r7, #12]
 802026e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8020270:	881a      	ldrh	r2, [r3, #0]
 8020272:	697b      	ldr	r3, [r7, #20]
 8020274:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8020276:	68fb      	ldr	r3, [r7, #12]
 8020278:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802027a:	1c9a      	adds	r2, r3, #2
 802027c:	68fb      	ldr	r3, [r7, #12]
 802027e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 8020280:	68fb      	ldr	r3, [r7, #12]
 8020282:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020286:	b29b      	uxth	r3, r3
 8020288:	3b01      	subs	r3, #1
 802028a:	b29a      	uxth	r2, r3
 802028c:	68fb      	ldr	r3, [r7, #12]
 802028e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8020292:	e02d      	b.n	80202f0 <HAL_SPI_Transmit+0x2bc>
 8020294:	46002000 	.word	0x46002000
 8020298:	40013000 	.word	0x40013000
 802029c:	50013000 	.word	0x50013000
 80202a0:	40003800 	.word	0x40003800
 80202a4:	50003800 	.word	0x50003800
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80202a8:	f7f0 fd30 	bl	8010d0c <HAL_GetTick>
 80202ac:	4602      	mov	r2, r0
 80202ae:	693b      	ldr	r3, [r7, #16]
 80202b0:	1ad3      	subs	r3, r2, r3
 80202b2:	683a      	ldr	r2, [r7, #0]
 80202b4:	429a      	cmp	r2, r3
 80202b6:	d803      	bhi.n	80202c0 <HAL_SPI_Transmit+0x28c>
 80202b8:	683b      	ldr	r3, [r7, #0]
 80202ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80202be:	d102      	bne.n	80202c6 <HAL_SPI_Transmit+0x292>
 80202c0:	683b      	ldr	r3, [r7, #0]
 80202c2:	2b00      	cmp	r3, #0
 80202c4:	d114      	bne.n	80202f0 <HAL_SPI_Transmit+0x2bc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80202c6:	68f8      	ldr	r0, [r7, #12]
 80202c8:	f001 f98e 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80202cc:	68fb      	ldr	r3, [r7, #12]
 80202ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80202d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80202d6:	68fb      	ldr	r3, [r7, #12]
 80202d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80202dc:	68fb      	ldr	r3, [r7, #12]
 80202de:	2201      	movs	r2, #1
 80202e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80202e4:	68fb      	ldr	r3, [r7, #12]
 80202e6:	2200      	movs	r2, #0
 80202e8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80202ec:	2303      	movs	r3, #3
 80202ee:	e0b1      	b.n	8020454 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80202f0:	68fb      	ldr	r3, [r7, #12]
 80202f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80202f6:	b29b      	uxth	r3, r3
 80202f8:	2b00      	cmp	r3, #0
 80202fa:	d191      	bne.n	8020220 <HAL_SPI_Transmit+0x1ec>
 80202fc:	e084      	b.n	8020408 <HAL_SPI_Transmit+0x3d4>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80202fe:	68fb      	ldr	r3, [r7, #12]
 8020300:	681b      	ldr	r3, [r3, #0]
 8020302:	695b      	ldr	r3, [r3, #20]
 8020304:	f003 0302 	and.w	r3, r3, #2
 8020308:	2b02      	cmp	r3, #2
 802030a:	d152      	bne.n	80203b2 <HAL_SPI_Transmit+0x37e>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 802030c:	68fb      	ldr	r3, [r7, #12]
 802030e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020312:	b29b      	uxth	r3, r3
 8020314:	2b03      	cmp	r3, #3
 8020316:	d918      	bls.n	802034a <HAL_SPI_Transmit+0x316>
 8020318:	68fb      	ldr	r3, [r7, #12]
 802031a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802031c:	2b40      	cmp	r3, #64	@ 0x40
 802031e:	d914      	bls.n	802034a <HAL_SPI_Transmit+0x316>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8020320:	68fb      	ldr	r3, [r7, #12]
 8020322:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8020324:	68fb      	ldr	r3, [r7, #12]
 8020326:	681b      	ldr	r3, [r3, #0]
 8020328:	6812      	ldr	r2, [r2, #0]
 802032a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 802032c:	68fb      	ldr	r3, [r7, #12]
 802032e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8020330:	1d1a      	adds	r2, r3, #4
 8020332:	68fb      	ldr	r3, [r7, #12]
 8020334:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)4UL;
 8020336:	68fb      	ldr	r3, [r7, #12]
 8020338:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 802033c:	b29b      	uxth	r3, r3
 802033e:	3b04      	subs	r3, #4
 8020340:	b29a      	uxth	r2, r3
 8020342:	68fb      	ldr	r3, [r7, #12]
 8020344:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8020348:	e057      	b.n	80203fa <HAL_SPI_Transmit+0x3c6>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 802034a:	68fb      	ldr	r3, [r7, #12]
 802034c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020350:	b29b      	uxth	r3, r3
 8020352:	2b01      	cmp	r3, #1
 8020354:	d917      	bls.n	8020386 <HAL_SPI_Transmit+0x352>
 8020356:	68fb      	ldr	r3, [r7, #12]
 8020358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802035a:	2b00      	cmp	r3, #0
 802035c:	d013      	beq.n	8020386 <HAL_SPI_Transmit+0x352>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 802035e:	68fb      	ldr	r3, [r7, #12]
 8020360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8020362:	881a      	ldrh	r2, [r3, #0]
 8020364:	697b      	ldr	r3, [r7, #20]
 8020366:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8020368:	68fb      	ldr	r3, [r7, #12]
 802036a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802036c:	1c9a      	adds	r2, r3, #2
 802036e:	68fb      	ldr	r3, [r7, #12]
 8020370:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount -= (uint16_t)2UL;
 8020372:	68fb      	ldr	r3, [r7, #12]
 8020374:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020378:	b29b      	uxth	r3, r3
 802037a:	3b02      	subs	r3, #2
 802037c:	b29a      	uxth	r2, r3
 802037e:	68fb      	ldr	r3, [r7, #12]
 8020380:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8020384:	e039      	b.n	80203fa <HAL_SPI_Transmit+0x3c6>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8020386:	68fb      	ldr	r3, [r7, #12]
 8020388:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 802038a:	68fb      	ldr	r3, [r7, #12]
 802038c:	681b      	ldr	r3, [r3, #0]
 802038e:	3320      	adds	r3, #32
 8020390:	7812      	ldrb	r2, [r2, #0]
 8020392:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8020394:	68fb      	ldr	r3, [r7, #12]
 8020396:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8020398:	1c5a      	adds	r2, r3, #1
 802039a:	68fb      	ldr	r3, [r7, #12]
 802039c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->TxXferCount--;
 802039e:	68fb      	ldr	r3, [r7, #12]
 80203a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80203a4:	b29b      	uxth	r3, r3
 80203a6:	3b01      	subs	r3, #1
 80203a8:	b29a      	uxth	r2, r3
 80203aa:	68fb      	ldr	r3, [r7, #12]
 80203ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80203b0:	e023      	b.n	80203fa <HAL_SPI_Transmit+0x3c6>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80203b2:	f7f0 fcab 	bl	8010d0c <HAL_GetTick>
 80203b6:	4602      	mov	r2, r0
 80203b8:	693b      	ldr	r3, [r7, #16]
 80203ba:	1ad3      	subs	r3, r2, r3
 80203bc:	683a      	ldr	r2, [r7, #0]
 80203be:	429a      	cmp	r2, r3
 80203c0:	d803      	bhi.n	80203ca <HAL_SPI_Transmit+0x396>
 80203c2:	683b      	ldr	r3, [r7, #0]
 80203c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80203c8:	d102      	bne.n	80203d0 <HAL_SPI_Transmit+0x39c>
 80203ca:	683b      	ldr	r3, [r7, #0]
 80203cc:	2b00      	cmp	r3, #0
 80203ce:	d114      	bne.n	80203fa <HAL_SPI_Transmit+0x3c6>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80203d0:	68f8      	ldr	r0, [r7, #12]
 80203d2:	f001 f909 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80203d6:	68fb      	ldr	r3, [r7, #12]
 80203d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80203dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80203e0:	68fb      	ldr	r3, [r7, #12]
 80203e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80203e6:	68fb      	ldr	r3, [r7, #12]
 80203e8:	2201      	movs	r2, #1
 80203ea:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80203ee:	68fb      	ldr	r3, [r7, #12]
 80203f0:	2200      	movs	r2, #0
 80203f2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80203f6:	2303      	movs	r3, #3
 80203f8:	e02c      	b.n	8020454 <HAL_SPI_Transmit+0x420>
    while (hspi->TxXferCount > 0UL)
 80203fa:	68fb      	ldr	r3, [r7, #12]
 80203fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8020400:	b29b      	uxth	r3, r3
 8020402:	2b00      	cmp	r3, #0
 8020404:	f47f af7b 	bne.w	80202fe <HAL_SPI_Transmit+0x2ca>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8020408:	693b      	ldr	r3, [r7, #16]
 802040a:	9300      	str	r3, [sp, #0]
 802040c:	683b      	ldr	r3, [r7, #0]
 802040e:	2200      	movs	r2, #0
 8020410:	2108      	movs	r1, #8
 8020412:	68f8      	ldr	r0, [r7, #12]
 8020414:	f001 f988 	bl	8021728 <SPI_WaitOnFlagUntilTimeout>
 8020418:	4603      	mov	r3, r0
 802041a:	2b00      	cmp	r3, #0
 802041c:	d007      	beq.n	802042e <HAL_SPI_Transmit+0x3fa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 802041e:	68fb      	ldr	r3, [r7, #12]
 8020420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020424:	f043 0220 	orr.w	r2, r3, #32
 8020428:	68fb      	ldr	r3, [r7, #12]
 802042a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 802042e:	68f8      	ldr	r0, [r7, #12]
 8020430:	f001 f8da 	bl	80215e8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8020434:	68fb      	ldr	r3, [r7, #12]
 8020436:	2201      	movs	r2, #1
 8020438:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 802043c:	68fb      	ldr	r3, [r7, #12]
 802043e:	2200      	movs	r2, #0
 8020440:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8020444:	68fb      	ldr	r3, [r7, #12]
 8020446:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802044a:	2b00      	cmp	r3, #0
 802044c:	d001      	beq.n	8020452 <HAL_SPI_Transmit+0x41e>
  {
    return HAL_ERROR;
 802044e:	2301      	movs	r3, #1
 8020450:	e000      	b.n	8020454 <HAL_SPI_Transmit+0x420>
  }
  else
  {
    return HAL_OK;
 8020452:	2300      	movs	r3, #0
  }
}
 8020454:	4618      	mov	r0, r3
 8020456:	3718      	adds	r7, #24
 8020458:	46bd      	mov	sp, r7
 802045a:	bd80      	pop	{r7, pc}

0802045c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 802045c:	b580      	push	{r7, lr}
 802045e:	b088      	sub	sp, #32
 8020460:	af00      	add	r7, sp, #0
 8020462:	60f8      	str	r0, [r7, #12]
 8020464:	60b9      	str	r1, [r7, #8]
 8020466:	603b      	str	r3, [r7, #0]
 8020468:	4613      	mov	r3, r2
 802046a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 802046c:	68fb      	ldr	r3, [r7, #12]
 802046e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8020470:	095b      	lsrs	r3, r3, #5
 8020472:	b29b      	uxth	r3, r3
 8020474:	3301      	adds	r3, #1
 8020476:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8020478:	68fb      	ldr	r3, [r7, #12]
 802047a:	681b      	ldr	r3, [r3, #0]
 802047c:	3330      	adds	r3, #48	@ 0x30
 802047e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8020480:	68fb      	ldr	r3, [r7, #12]
 8020482:	681b      	ldr	r3, [r3, #0]
 8020484:	4a96      	ldr	r2, [pc, #600]	@ (80206e0 <HAL_SPI_Receive+0x284>)
 8020486:	4293      	cmp	r3, r2
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8020488:	f7f0 fc40 	bl	8010d0c <HAL_GetTick>
 802048c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 802048e:	68fb      	ldr	r3, [r7, #12]
 8020490:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8020494:	b2db      	uxtb	r3, r3
 8020496:	2b01      	cmp	r3, #1
 8020498:	d001      	beq.n	802049e <HAL_SPI_Receive+0x42>
  {
    return HAL_BUSY;
 802049a:	2302      	movs	r3, #2
 802049c:	e274      	b.n	8020988 <HAL_SPI_Receive+0x52c>
  }

  if ((pData == NULL) || (Size == 0UL))
 802049e:	68bb      	ldr	r3, [r7, #8]
 80204a0:	2b00      	cmp	r3, #0
 80204a2:	d002      	beq.n	80204aa <HAL_SPI_Receive+0x4e>
 80204a4:	88fb      	ldrh	r3, [r7, #6]
 80204a6:	2b00      	cmp	r3, #0
 80204a8:	d101      	bne.n	80204ae <HAL_SPI_Receive+0x52>
  {
    return HAL_ERROR;
 80204aa:	2301      	movs	r3, #1
 80204ac:	e26c      	b.n	8020988 <HAL_SPI_Receive+0x52c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80204ae:	68fb      	ldr	r3, [r7, #12]
 80204b0:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80204b4:	2b01      	cmp	r3, #1
 80204b6:	d101      	bne.n	80204bc <HAL_SPI_Receive+0x60>
 80204b8:	2302      	movs	r3, #2
 80204ba:	e265      	b.n	8020988 <HAL_SPI_Receive+0x52c>
 80204bc:	68fb      	ldr	r3, [r7, #12]
 80204be:	2201      	movs	r2, #1
 80204c0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80204c4:	68fb      	ldr	r3, [r7, #12]
 80204c6:	2204      	movs	r2, #4
 80204c8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80204cc:	68fb      	ldr	r3, [r7, #12]
 80204ce:	2200      	movs	r2, #0
 80204d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80204d4:	68fb      	ldr	r3, [r7, #12]
 80204d6:	68ba      	ldr	r2, [r7, #8]
 80204d8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = Size;
 80204da:	68fb      	ldr	r3, [r7, #12]
 80204dc:	88fa      	ldrh	r2, [r7, #6]
 80204de:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = Size;
 80204e2:	68fb      	ldr	r3, [r7, #12]
 80204e4:	88fa      	ldrh	r2, [r7, #6]
 80204e6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80204ea:	68fb      	ldr	r3, [r7, #12]
 80204ec:	2200      	movs	r2, #0
 80204ee:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = (uint16_t) 0UL;
 80204f0:	68fb      	ldr	r3, [r7, #12]
 80204f2:	2200      	movs	r2, #0
 80204f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = (uint16_t) 0UL;
 80204f8:	68fb      	ldr	r3, [r7, #12]
 80204fa:	2200      	movs	r2, #0
 80204fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxISR       = NULL;
 8020500:	68fb      	ldr	r3, [r7, #12]
 8020502:	2200      	movs	r2, #0
 8020504:	679a      	str	r2, [r3, #120]	@ 0x78
  hspi->TxISR       = NULL;
 8020506:	68fb      	ldr	r3, [r7, #12]
 8020508:	2200      	movs	r2, #0
 802050a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 802050c:	68fb      	ldr	r3, [r7, #12]
 802050e:	689b      	ldr	r3, [r3, #8]
 8020510:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8020514:	d108      	bne.n	8020528 <HAL_SPI_Receive+0xcc>
  {
    SPI_1LINE_RX(hspi);
 8020516:	68fb      	ldr	r3, [r7, #12]
 8020518:	681b      	ldr	r3, [r3, #0]
 802051a:	681a      	ldr	r2, [r3, #0]
 802051c:	68fb      	ldr	r3, [r7, #12]
 802051e:	681b      	ldr	r3, [r3, #0]
 8020520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8020524:	601a      	str	r2, [r3, #0]
 8020526:	e009      	b.n	802053c <HAL_SPI_Receive+0xe0>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8020528:	68fb      	ldr	r3, [r7, #12]
 802052a:	681b      	ldr	r3, [r3, #0]
 802052c:	68db      	ldr	r3, [r3, #12]
 802052e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8020532:	68fb      	ldr	r3, [r7, #12]
 8020534:	681b      	ldr	r3, [r3, #0]
 8020536:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 802053a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 802053c:	68fb      	ldr	r3, [r7, #12]
 802053e:	681b      	ldr	r3, [r3, #0]
 8020540:	685b      	ldr	r3, [r3, #4]
 8020542:	0c1b      	lsrs	r3, r3, #16
 8020544:	041b      	lsls	r3, r3, #16
 8020546:	88f9      	ldrh	r1, [r7, #6]
 8020548:	68fa      	ldr	r2, [r7, #12]
 802054a:	6812      	ldr	r2, [r2, #0]
 802054c:	430b      	orrs	r3, r1
 802054e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8020550:	68fb      	ldr	r3, [r7, #12]
 8020552:	681b      	ldr	r3, [r3, #0]
 8020554:	681a      	ldr	r2, [r3, #0]
 8020556:	68fb      	ldr	r3, [r7, #12]
 8020558:	681b      	ldr	r3, [r3, #0]
 802055a:	f042 0201 	orr.w	r2, r2, #1
 802055e:	601a      	str	r2, [r3, #0]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8020560:	68fb      	ldr	r3, [r7, #12]
 8020562:	681b      	ldr	r3, [r3, #0]
 8020564:	69db      	ldr	r3, [r3, #28]
 8020566:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 802056a:	2b00      	cmp	r3, #0
 802056c:	d10c      	bne.n	8020588 <HAL_SPI_Receive+0x12c>
 802056e:	68fb      	ldr	r3, [r7, #12]
 8020570:	685b      	ldr	r3, [r3, #4]
 8020572:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8020576:	d107      	bne.n	8020588 <HAL_SPI_Receive+0x12c>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8020578:	68fb      	ldr	r3, [r7, #12]
 802057a:	681b      	ldr	r3, [r3, #0]
 802057c:	681a      	ldr	r2, [r3, #0]
 802057e:	68fb      	ldr	r3, [r7, #12]
 8020580:	681b      	ldr	r3, [r3, #0]
 8020582:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8020586:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8020588:	68fb      	ldr	r3, [r7, #12]
 802058a:	68db      	ldr	r3, [r3, #12]
 802058c:	2b0f      	cmp	r3, #15
 802058e:	f240 8081 	bls.w	8020694 <HAL_SPI_Receive+0x238>
 8020592:	68fb      	ldr	r3, [r7, #12]
 8020594:	681b      	ldr	r3, [r3, #0]
 8020596:	4a53      	ldr	r2, [pc, #332]	@ (80206e4 <HAL_SPI_Receive+0x288>)
 8020598:	4293      	cmp	r3, r2
 802059a:	d074      	beq.n	8020686 <HAL_SPI_Receive+0x22a>
 802059c:	68fb      	ldr	r3, [r7, #12]
 802059e:	681b      	ldr	r3, [r3, #0]
 80205a0:	4a51      	ldr	r2, [pc, #324]	@ (80206e8 <HAL_SPI_Receive+0x28c>)
 80205a2:	4293      	cmp	r3, r2
 80205a4:	d06f      	beq.n	8020686 <HAL_SPI_Receive+0x22a>
 80205a6:	68fb      	ldr	r3, [r7, #12]
 80205a8:	681b      	ldr	r3, [r3, #0]
 80205aa:	4a50      	ldr	r2, [pc, #320]	@ (80206ec <HAL_SPI_Receive+0x290>)
 80205ac:	4293      	cmp	r3, r2
 80205ae:	d06a      	beq.n	8020686 <HAL_SPI_Receive+0x22a>
 80205b0:	68fb      	ldr	r3, [r7, #12]
 80205b2:	681b      	ldr	r3, [r3, #0]
 80205b4:	4a4e      	ldr	r2, [pc, #312]	@ (80206f0 <HAL_SPI_Receive+0x294>)
 80205b6:	4293      	cmp	r3, r2
 80205b8:	d16c      	bne.n	8020694 <HAL_SPI_Receive+0x238>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80205ba:	e064      	b.n	8020686 <HAL_SPI_Receive+0x22a>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80205bc:	68fb      	ldr	r3, [r7, #12]
 80205be:	681b      	ldr	r3, [r3, #0]
 80205c0:	695b      	ldr	r3, [r3, #20]
 80205c2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80205c4:	68fb      	ldr	r3, [r7, #12]
 80205c6:	681b      	ldr	r3, [r3, #0]
 80205c8:	695b      	ldr	r3, [r3, #20]
 80205ca:	f003 0301 	and.w	r3, r3, #1
 80205ce:	2b01      	cmp	r3, #1
 80205d0:	d114      	bne.n	80205fc <HAL_SPI_Receive+0x1a0>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80205d2:	68fb      	ldr	r3, [r7, #12]
 80205d4:	681a      	ldr	r2, [r3, #0]
 80205d6:	68fb      	ldr	r3, [r7, #12]
 80205d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80205da:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80205dc:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80205de:	68fb      	ldr	r3, [r7, #12]
 80205e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80205e2:	1d1a      	adds	r2, r3, #4
 80205e4:	68fb      	ldr	r3, [r7, #12]
 80205e6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80205e8:	68fb      	ldr	r3, [r7, #12]
 80205ea:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80205ee:	b29b      	uxth	r3, r3
 80205f0:	3b01      	subs	r3, #1
 80205f2:	b29a      	uxth	r2, r3
 80205f4:	68fb      	ldr	r3, [r7, #12]
 80205f6:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80205fa:	e044      	b.n	8020686 <HAL_SPI_Receive+0x22a>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80205fc:	68fb      	ldr	r3, [r7, #12]
 80205fe:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8020602:	b29b      	uxth	r3, r3
 8020604:	8bfa      	ldrh	r2, [r7, #30]
 8020606:	429a      	cmp	r2, r3
 8020608:	d919      	bls.n	802063e <HAL_SPI_Receive+0x1e2>
 802060a:	693b      	ldr	r3, [r7, #16]
 802060c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8020610:	2b00      	cmp	r3, #0
 8020612:	d014      	beq.n	802063e <HAL_SPI_Receive+0x1e2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8020614:	68fb      	ldr	r3, [r7, #12]
 8020616:	681a      	ldr	r2, [r3, #0]
 8020618:	68fb      	ldr	r3, [r7, #12]
 802061a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802061c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 802061e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8020620:	68fb      	ldr	r3, [r7, #12]
 8020622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020624:	1d1a      	adds	r2, r3, #4
 8020626:	68fb      	ldr	r3, [r7, #12]
 8020628:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 802062a:	68fb      	ldr	r3, [r7, #12]
 802062c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8020630:	b29b      	uxth	r3, r3
 8020632:	3b01      	subs	r3, #1
 8020634:	b29a      	uxth	r2, r3
 8020636:	68fb      	ldr	r3, [r7, #12]
 8020638:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 802063c:	e023      	b.n	8020686 <HAL_SPI_Receive+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802063e:	f7f0 fb65 	bl	8010d0c <HAL_GetTick>
 8020642:	4602      	mov	r2, r0
 8020644:	697b      	ldr	r3, [r7, #20]
 8020646:	1ad3      	subs	r3, r2, r3
 8020648:	683a      	ldr	r2, [r7, #0]
 802064a:	429a      	cmp	r2, r3
 802064c:	d803      	bhi.n	8020656 <HAL_SPI_Receive+0x1fa>
 802064e:	683b      	ldr	r3, [r7, #0]
 8020650:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8020654:	d102      	bne.n	802065c <HAL_SPI_Receive+0x200>
 8020656:	683b      	ldr	r3, [r7, #0]
 8020658:	2b00      	cmp	r3, #0
 802065a:	d114      	bne.n	8020686 <HAL_SPI_Receive+0x22a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 802065c:	68f8      	ldr	r0, [r7, #12]
 802065e:	f000 ffc3 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8020662:	68fb      	ldr	r3, [r7, #12]
 8020664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020668:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 802066c:	68fb      	ldr	r3, [r7, #12]
 802066e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8020672:	68fb      	ldr	r3, [r7, #12]
 8020674:	2201      	movs	r2, #1
 8020676:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 802067a:	68fb      	ldr	r3, [r7, #12]
 802067c:	2200      	movs	r2, #0
 802067e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8020682:	2303      	movs	r3, #3
 8020684:	e180      	b.n	8020988 <HAL_SPI_Receive+0x52c>
    while (hspi->RxXferCount > 0UL)
 8020686:	68fb      	ldr	r3, [r7, #12]
 8020688:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802068c:	b29b      	uxth	r3, r3
 802068e:	2b00      	cmp	r3, #0
 8020690:	d194      	bne.n	80205bc <HAL_SPI_Receive+0x160>
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8020692:	e166      	b.n	8020962 <HAL_SPI_Receive+0x506>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8020694:	68fb      	ldr	r3, [r7, #12]
 8020696:	68db      	ldr	r3, [r3, #12]
 8020698:	2b07      	cmp	r3, #7
 802069a:	f240 815b 	bls.w	8020954 <HAL_SPI_Receive+0x4f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 802069e:	e099      	b.n	80207d4 <HAL_SPI_Receive+0x378>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80206a0:	68fb      	ldr	r3, [r7, #12]
 80206a2:	681b      	ldr	r3, [r3, #0]
 80206a4:	695b      	ldr	r3, [r3, #20]
 80206a6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80206a8:	68fb      	ldr	r3, [r7, #12]
 80206aa:	681b      	ldr	r3, [r3, #0]
 80206ac:	695b      	ldr	r3, [r3, #20]
 80206ae:	f003 0301 	and.w	r3, r3, #1
 80206b2:	2b01      	cmp	r3, #1
 80206b4:	d11e      	bne.n	80206f4 <HAL_SPI_Receive+0x298>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80206b6:	68fb      	ldr	r3, [r7, #12]
 80206b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80206ba:	69ba      	ldr	r2, [r7, #24]
 80206bc:	8812      	ldrh	r2, [r2, #0]
 80206be:	b292      	uxth	r2, r2
 80206c0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80206c2:	68fb      	ldr	r3, [r7, #12]
 80206c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80206c6:	1c9a      	adds	r2, r3, #2
 80206c8:	68fb      	ldr	r3, [r7, #12]
 80206ca:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80206cc:	68fb      	ldr	r3, [r7, #12]
 80206ce:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80206d2:	b29b      	uxth	r3, r3
 80206d4:	3b01      	subs	r3, #1
 80206d6:	b29a      	uxth	r2, r3
 80206d8:	68fb      	ldr	r3, [r7, #12]
 80206da:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80206de:	e079      	b.n	80207d4 <HAL_SPI_Receive+0x378>
 80206e0:	46002000 	.word	0x46002000
 80206e4:	40013000 	.word	0x40013000
 80206e8:	50013000 	.word	0x50013000
 80206ec:	40003800 	.word	0x40003800
 80206f0:	50003800 	.word	0x50003800
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80206f4:	68fb      	ldr	r3, [r7, #12]
 80206f6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80206fa:	b29b      	uxth	r3, r3
 80206fc:	8bfa      	ldrh	r2, [r7, #30]
 80206fe:	429a      	cmp	r2, r3
 8020700:	d924      	bls.n	802074c <HAL_SPI_Receive+0x2f0>
 8020702:	693b      	ldr	r3, [r7, #16]
 8020704:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8020708:	2b00      	cmp	r3, #0
 802070a:	d01f      	beq.n	802074c <HAL_SPI_Receive+0x2f0>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 802070c:	68fb      	ldr	r3, [r7, #12]
 802070e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020710:	69ba      	ldr	r2, [r7, #24]
 8020712:	8812      	ldrh	r2, [r2, #0]
 8020714:	b292      	uxth	r2, r2
 8020716:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8020718:	68fb      	ldr	r3, [r7, #12]
 802071a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802071c:	1c9a      	adds	r2, r3, #2
 802071e:	68fb      	ldr	r3, [r7, #12]
 8020720:	66da      	str	r2, [r3, #108]	@ 0x6c
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8020722:	68fb      	ldr	r3, [r7, #12]
 8020724:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020726:	69ba      	ldr	r2, [r7, #24]
 8020728:	8812      	ldrh	r2, [r2, #0]
 802072a:	b292      	uxth	r2, r2
 802072c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802072e:	68fb      	ldr	r3, [r7, #12]
 8020730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020732:	1c9a      	adds	r2, r3, #2
 8020734:	68fb      	ldr	r3, [r7, #12]
 8020736:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)2UL;
 8020738:	68fb      	ldr	r3, [r7, #12]
 802073a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802073e:	b29b      	uxth	r3, r3
 8020740:	3b02      	subs	r3, #2
 8020742:	b29a      	uxth	r2, r3
 8020744:	68fb      	ldr	r3, [r7, #12]
 8020746:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 802074a:	e043      	b.n	80207d4 <HAL_SPI_Receive+0x378>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 802074c:	68fb      	ldr	r3, [r7, #12]
 802074e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8020752:	b29b      	uxth	r3, r3
 8020754:	2b01      	cmp	r3, #1
 8020756:	d119      	bne.n	802078c <HAL_SPI_Receive+0x330>
 8020758:	693b      	ldr	r3, [r7, #16]
 802075a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 802075e:	2b00      	cmp	r3, #0
 8020760:	d014      	beq.n	802078c <HAL_SPI_Receive+0x330>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8020762:	68fb      	ldr	r3, [r7, #12]
 8020764:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020766:	69ba      	ldr	r2, [r7, #24]
 8020768:	8812      	ldrh	r2, [r2, #0]
 802076a:	b292      	uxth	r2, r2
 802076c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 802076e:	68fb      	ldr	r3, [r7, #12]
 8020770:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020772:	1c9a      	adds	r2, r3, #2
 8020774:	68fb      	ldr	r3, [r7, #12]
 8020776:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8020778:	68fb      	ldr	r3, [r7, #12]
 802077a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802077e:	b29b      	uxth	r3, r3
 8020780:	3b01      	subs	r3, #1
 8020782:	b29a      	uxth	r2, r3
 8020784:	68fb      	ldr	r3, [r7, #12]
 8020786:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 802078a:	e023      	b.n	80207d4 <HAL_SPI_Receive+0x378>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802078c:	f7f0 fabe 	bl	8010d0c <HAL_GetTick>
 8020790:	4602      	mov	r2, r0
 8020792:	697b      	ldr	r3, [r7, #20]
 8020794:	1ad3      	subs	r3, r2, r3
 8020796:	683a      	ldr	r2, [r7, #0]
 8020798:	429a      	cmp	r2, r3
 802079a:	d803      	bhi.n	80207a4 <HAL_SPI_Receive+0x348>
 802079c:	683b      	ldr	r3, [r7, #0]
 802079e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80207a2:	d102      	bne.n	80207aa <HAL_SPI_Receive+0x34e>
 80207a4:	683b      	ldr	r3, [r7, #0]
 80207a6:	2b00      	cmp	r3, #0
 80207a8:	d114      	bne.n	80207d4 <HAL_SPI_Receive+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80207aa:	68f8      	ldr	r0, [r7, #12]
 80207ac:	f000 ff1c 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80207b0:	68fb      	ldr	r3, [r7, #12]
 80207b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80207b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80207ba:	68fb      	ldr	r3, [r7, #12]
 80207bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 80207c0:	68fb      	ldr	r3, [r7, #12]
 80207c2:	2201      	movs	r2, #1
 80207c4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80207c8:	68fb      	ldr	r3, [r7, #12]
 80207ca:	2200      	movs	r2, #0
 80207cc:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 80207d0:	2303      	movs	r3, #3
 80207d2:	e0d9      	b.n	8020988 <HAL_SPI_Receive+0x52c>
    while (hspi->RxXferCount > 0UL)
 80207d4:	68fb      	ldr	r3, [r7, #12]
 80207d6:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80207da:	b29b      	uxth	r3, r3
 80207dc:	2b00      	cmp	r3, #0
 80207de:	f47f af5f 	bne.w	80206a0 <HAL_SPI_Receive+0x244>
 80207e2:	e0be      	b.n	8020962 <HAL_SPI_Receive+0x506>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80207e4:	68fb      	ldr	r3, [r7, #12]
 80207e6:	681b      	ldr	r3, [r3, #0]
 80207e8:	695b      	ldr	r3, [r3, #20]
 80207ea:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80207ec:	68fb      	ldr	r3, [r7, #12]
 80207ee:	681b      	ldr	r3, [r3, #0]
 80207f0:	695b      	ldr	r3, [r3, #20]
 80207f2:	f003 0301 	and.w	r3, r3, #1
 80207f6:	2b01      	cmp	r3, #1
 80207f8:	d117      	bne.n	802082a <HAL_SPI_Receive+0x3ce>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80207fa:	68fb      	ldr	r3, [r7, #12]
 80207fc:	681b      	ldr	r3, [r3, #0]
 80207fe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8020802:	68fb      	ldr	r3, [r7, #12]
 8020804:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020806:	7812      	ldrb	r2, [r2, #0]
 8020808:	b2d2      	uxtb	r2, r2
 802080a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 802080c:	68fb      	ldr	r3, [r7, #12]
 802080e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020810:	1c5a      	adds	r2, r3, #1
 8020812:	68fb      	ldr	r3, [r7, #12]
 8020814:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 8020816:	68fb      	ldr	r3, [r7, #12]
 8020818:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802081c:	b29b      	uxth	r3, r3
 802081e:	3b01      	subs	r3, #1
 8020820:	b29a      	uxth	r2, r3
 8020822:	68fb      	ldr	r3, [r7, #12]
 8020824:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 8020828:	e094      	b.n	8020954 <HAL_SPI_Receive+0x4f8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 802082a:	68fb      	ldr	r3, [r7, #12]
 802082c:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8020830:	b29b      	uxth	r3, r3
 8020832:	8bfa      	ldrh	r2, [r7, #30]
 8020834:	429a      	cmp	r2, r3
 8020836:	d946      	bls.n	80208c6 <HAL_SPI_Receive+0x46a>
 8020838:	693b      	ldr	r3, [r7, #16]
 802083a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 802083e:	2b00      	cmp	r3, #0
 8020840:	d041      	beq.n	80208c6 <HAL_SPI_Receive+0x46a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8020842:	68fb      	ldr	r3, [r7, #12]
 8020844:	681b      	ldr	r3, [r3, #0]
 8020846:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 802084a:	68fb      	ldr	r3, [r7, #12]
 802084c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802084e:	7812      	ldrb	r2, [r2, #0]
 8020850:	b2d2      	uxtb	r2, r2
 8020852:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8020854:	68fb      	ldr	r3, [r7, #12]
 8020856:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020858:	1c5a      	adds	r2, r3, #1
 802085a:	68fb      	ldr	r3, [r7, #12]
 802085c:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 802085e:	68fb      	ldr	r3, [r7, #12]
 8020860:	681b      	ldr	r3, [r3, #0]
 8020862:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8020866:	68fb      	ldr	r3, [r7, #12]
 8020868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802086a:	7812      	ldrb	r2, [r2, #0]
 802086c:	b2d2      	uxtb	r2, r2
 802086e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8020870:	68fb      	ldr	r3, [r7, #12]
 8020872:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020874:	1c5a      	adds	r2, r3, #1
 8020876:	68fb      	ldr	r3, [r7, #12]
 8020878:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 802087a:	68fb      	ldr	r3, [r7, #12]
 802087c:	681b      	ldr	r3, [r3, #0]
 802087e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8020882:	68fb      	ldr	r3, [r7, #12]
 8020884:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020886:	7812      	ldrb	r2, [r2, #0]
 8020888:	b2d2      	uxtb	r2, r2
 802088a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 802088c:	68fb      	ldr	r3, [r7, #12]
 802088e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8020890:	1c5a      	adds	r2, r3, #1
 8020892:	68fb      	ldr	r3, [r7, #12]
 8020894:	66da      	str	r2, [r3, #108]	@ 0x6c
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8020896:	68fb      	ldr	r3, [r7, #12]
 8020898:	681b      	ldr	r3, [r3, #0]
 802089a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 802089e:	68fb      	ldr	r3, [r7, #12]
 80208a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208a2:	7812      	ldrb	r2, [r2, #0]
 80208a4:	b2d2      	uxtb	r2, r2
 80208a6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80208a8:	68fb      	ldr	r3, [r7, #12]
 80208aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208ac:	1c5a      	adds	r2, r3, #1
 80208ae:	68fb      	ldr	r3, [r7, #12]
 80208b0:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount -= (uint16_t)4UL;
 80208b2:	68fb      	ldr	r3, [r7, #12]
 80208b4:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80208b8:	b29b      	uxth	r3, r3
 80208ba:	3b04      	subs	r3, #4
 80208bc:	b29a      	uxth	r2, r3
 80208be:	68fb      	ldr	r3, [r7, #12]
 80208c0:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 80208c4:	e046      	b.n	8020954 <HAL_SPI_Receive+0x4f8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 80208c6:	68fb      	ldr	r3, [r7, #12]
 80208c8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80208cc:	b29b      	uxth	r3, r3
 80208ce:	2b03      	cmp	r3, #3
 80208d0:	d81c      	bhi.n	802090c <HAL_SPI_Receive+0x4b0>
 80208d2:	693b      	ldr	r3, [r7, #16]
 80208d4:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 80208d8:	2b00      	cmp	r3, #0
 80208da:	d017      	beq.n	802090c <HAL_SPI_Receive+0x4b0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80208dc:	68fb      	ldr	r3, [r7, #12]
 80208de:	681b      	ldr	r3, [r3, #0]
 80208e0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80208e4:	68fb      	ldr	r3, [r7, #12]
 80208e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208e8:	7812      	ldrb	r2, [r2, #0]
 80208ea:	b2d2      	uxtb	r2, r2
 80208ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80208ee:	68fb      	ldr	r3, [r7, #12]
 80208f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80208f2:	1c5a      	adds	r2, r3, #1
 80208f4:	68fb      	ldr	r3, [r7, #12]
 80208f6:	66da      	str	r2, [r3, #108]	@ 0x6c
        hspi->RxXferCount--;
 80208f8:	68fb      	ldr	r3, [r7, #12]
 80208fa:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 80208fe:	b29b      	uxth	r3, r3
 8020900:	3b01      	subs	r3, #1
 8020902:	b29a      	uxth	r2, r3
 8020904:	68fb      	ldr	r3, [r7, #12]
 8020906:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
 802090a:	e023      	b.n	8020954 <HAL_SPI_Receive+0x4f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802090c:	f7f0 f9fe 	bl	8010d0c <HAL_GetTick>
 8020910:	4602      	mov	r2, r0
 8020912:	697b      	ldr	r3, [r7, #20]
 8020914:	1ad3      	subs	r3, r2, r3
 8020916:	683a      	ldr	r2, [r7, #0]
 8020918:	429a      	cmp	r2, r3
 802091a:	d803      	bhi.n	8020924 <HAL_SPI_Receive+0x4c8>
 802091c:	683b      	ldr	r3, [r7, #0]
 802091e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8020922:	d102      	bne.n	802092a <HAL_SPI_Receive+0x4ce>
 8020924:	683b      	ldr	r3, [r7, #0]
 8020926:	2b00      	cmp	r3, #0
 8020928:	d114      	bne.n	8020954 <HAL_SPI_Receive+0x4f8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 802092a:	68f8      	ldr	r0, [r7, #12]
 802092c:	f000 fe5c 	bl	80215e8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8020930:	68fb      	ldr	r3, [r7, #12]
 8020932:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020936:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 802093a:	68fb      	ldr	r3, [r7, #12]
 802093c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          hspi->State = HAL_SPI_STATE_READY;
 8020940:	68fb      	ldr	r3, [r7, #12]
 8020942:	2201      	movs	r2, #1
 8020944:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8020948:	68fb      	ldr	r3, [r7, #12]
 802094a:	2200      	movs	r2, #0
 802094c:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          return HAL_TIMEOUT;
 8020950:	2303      	movs	r3, #3
 8020952:	e019      	b.n	8020988 <HAL_SPI_Receive+0x52c>
    while (hspi->RxXferCount > 0UL)
 8020954:	68fb      	ldr	r3, [r7, #12]
 8020956:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 802095a:	b29b      	uxth	r3, r3
 802095c:	2b00      	cmp	r3, #0
 802095e:	f47f af41 	bne.w	80207e4 <HAL_SPI_Receive+0x388>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8020962:	68f8      	ldr	r0, [r7, #12]
 8020964:	f000 fe40 	bl	80215e8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8020968:	68fb      	ldr	r3, [r7, #12]
 802096a:	2201      	movs	r2, #1
 802096c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8020970:	68fb      	ldr	r3, [r7, #12]
 8020972:	2200      	movs	r2, #0
 8020974:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8020978:	68fb      	ldr	r3, [r7, #12]
 802097a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802097e:	2b00      	cmp	r3, #0
 8020980:	d001      	beq.n	8020986 <HAL_SPI_Receive+0x52a>
  {
    return HAL_ERROR;
 8020982:	2301      	movs	r3, #1
 8020984:	e000      	b.n	8020988 <HAL_SPI_Receive+0x52c>
  }
  else
  {
    return HAL_OK;
 8020986:	2300      	movs	r3, #0
  }
}
 8020988:	4618      	mov	r0, r3
 802098a:	3720      	adds	r7, #32
 802098c:	46bd      	mov	sp, r7
 802098e:	bd80      	pop	{r7, pc}

08020990 <HAL_SPI_Transmit_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8020990:	b480      	push	{r7}
 8020992:	b085      	sub	sp, #20
 8020994:	af00      	add	r7, sp, #0
 8020996:	60f8      	str	r0, [r7, #12]
 8020998:	60b9      	str	r1, [r7, #8]
 802099a:	4613      	mov	r3, r2
 802099c:	80fb      	strh	r3, [r7, #6]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Check transfer size parameter */
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 802099e:	68fb      	ldr	r3, [r7, #12]
 80209a0:	681b      	ldr	r3, [r3, #0]
 80209a2:	4a5c      	ldr	r2, [pc, #368]	@ (8020b14 <HAL_SPI_Transmit_IT+0x184>)
 80209a4:	4293      	cmp	r3, r2
  else
  {
    assert_param(IS_SPI_TRANSFER_SIZE(Size));
  }

  if ((pData == NULL) || (Size == 0UL))
 80209a6:	68bb      	ldr	r3, [r7, #8]
 80209a8:	2b00      	cmp	r3, #0
 80209aa:	d002      	beq.n	80209b2 <HAL_SPI_Transmit_IT+0x22>
 80209ac:	88fb      	ldrh	r3, [r7, #6]
 80209ae:	2b00      	cmp	r3, #0
 80209b0:	d101      	bne.n	80209b6 <HAL_SPI_Transmit_IT+0x26>
  {
    return HAL_ERROR;
 80209b2:	2301      	movs	r3, #1
 80209b4:	e0a7      	b.n	8020b06 <HAL_SPI_Transmit_IT+0x176>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80209b6:	68fb      	ldr	r3, [r7, #12]
 80209b8:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80209bc:	b2db      	uxtb	r3, r3
 80209be:	2b01      	cmp	r3, #1
 80209c0:	d001      	beq.n	80209c6 <HAL_SPI_Transmit_IT+0x36>
  {
    return HAL_BUSY;
 80209c2:	2302      	movs	r3, #2
 80209c4:	e09f      	b.n	8020b06 <HAL_SPI_Transmit_IT+0x176>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80209c6:	68fb      	ldr	r3, [r7, #12]
 80209c8:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80209cc:	2b01      	cmp	r3, #1
 80209ce:	d101      	bne.n	80209d4 <HAL_SPI_Transmit_IT+0x44>
 80209d0:	2302      	movs	r3, #2
 80209d2:	e098      	b.n	8020b06 <HAL_SPI_Transmit_IT+0x176>
 80209d4:	68fb      	ldr	r3, [r7, #12]
 80209d6:	2201      	movs	r2, #1
 80209d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80209dc:	68fb      	ldr	r3, [r7, #12]
 80209de:	2203      	movs	r2, #3
 80209e0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80209e4:	68fb      	ldr	r3, [r7, #12]
 80209e6:	2200      	movs	r2, #0
 80209e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80209ec:	68fb      	ldr	r3, [r7, #12]
 80209ee:	68ba      	ldr	r2, [r7, #8]
 80209f0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferSize  = Size;
 80209f2:	68fb      	ldr	r3, [r7, #12]
 80209f4:	88fa      	ldrh	r2, [r7, #6]
 80209f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->TxXferCount = Size;
 80209fa:	68fb      	ldr	r3, [r7, #12]
 80209fc:	88fa      	ldrh	r2, [r7, #6]
 80209fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8020a02:	68fb      	ldr	r3, [r7, #12]
 8020a04:	2200      	movs	r2, #0
 8020a06:	66da      	str	r2, [r3, #108]	@ 0x6c
  hspi->RxXferSize  = (uint16_t) 0UL;
 8020a08:	68fb      	ldr	r3, [r7, #12]
 8020a0a:	2200      	movs	r2, #0
 8020a0c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
  hspi->RxXferCount = (uint16_t) 0UL;
 8020a10:	68fb      	ldr	r3, [r7, #12]
 8020a12:	2200      	movs	r2, #0
 8020a14:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->RxISR       = NULL;
 8020a18:	68fb      	ldr	r3, [r7, #12]
 8020a1a:	2200      	movs	r2, #0
 8020a1c:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Set the function for IT treatment */
  if ((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (IS_SPI_FULL_INSTANCE(hspi->Instance)))
 8020a1e:	68fb      	ldr	r3, [r7, #12]
 8020a20:	68db      	ldr	r3, [r3, #12]
 8020a22:	2b0f      	cmp	r3, #15
 8020a24:	d917      	bls.n	8020a56 <HAL_SPI_Transmit_IT+0xc6>
 8020a26:	68fb      	ldr	r3, [r7, #12]
 8020a28:	681b      	ldr	r3, [r3, #0]
 8020a2a:	4a3b      	ldr	r2, [pc, #236]	@ (8020b18 <HAL_SPI_Transmit_IT+0x188>)
 8020a2c:	4293      	cmp	r3, r2
 8020a2e:	d00e      	beq.n	8020a4e <HAL_SPI_Transmit_IT+0xbe>
 8020a30:	68fb      	ldr	r3, [r7, #12]
 8020a32:	681b      	ldr	r3, [r3, #0]
 8020a34:	4a39      	ldr	r2, [pc, #228]	@ (8020b1c <HAL_SPI_Transmit_IT+0x18c>)
 8020a36:	4293      	cmp	r3, r2
 8020a38:	d009      	beq.n	8020a4e <HAL_SPI_Transmit_IT+0xbe>
 8020a3a:	68fb      	ldr	r3, [r7, #12]
 8020a3c:	681b      	ldr	r3, [r3, #0]
 8020a3e:	4a38      	ldr	r2, [pc, #224]	@ (8020b20 <HAL_SPI_Transmit_IT+0x190>)
 8020a40:	4293      	cmp	r3, r2
 8020a42:	d004      	beq.n	8020a4e <HAL_SPI_Transmit_IT+0xbe>
 8020a44:	68fb      	ldr	r3, [r7, #12]
 8020a46:	681b      	ldr	r3, [r3, #0]
 8020a48:	4a36      	ldr	r2, [pc, #216]	@ (8020b24 <HAL_SPI_Transmit_IT+0x194>)
 8020a4a:	4293      	cmp	r3, r2
 8020a4c:	d103      	bne.n	8020a56 <HAL_SPI_Transmit_IT+0xc6>
  {
    hspi->TxISR = SPI_TxISR_32BIT;
 8020a4e:	68fb      	ldr	r3, [r7, #12]
 8020a50:	4a35      	ldr	r2, [pc, #212]	@ (8020b28 <HAL_SPI_Transmit_IT+0x198>)
 8020a52:	67da      	str	r2, [r3, #124]	@ 0x7c
 8020a54:	e00a      	b.n	8020a6c <HAL_SPI_Transmit_IT+0xdc>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8020a56:	68fb      	ldr	r3, [r7, #12]
 8020a58:	68db      	ldr	r3, [r3, #12]
 8020a5a:	2b07      	cmp	r3, #7
 8020a5c:	d903      	bls.n	8020a66 <HAL_SPI_Transmit_IT+0xd6>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8020a5e:	68fb      	ldr	r3, [r7, #12]
 8020a60:	4a32      	ldr	r2, [pc, #200]	@ (8020b2c <HAL_SPI_Transmit_IT+0x19c>)
 8020a62:	67da      	str	r2, [r3, #124]	@ 0x7c
 8020a64:	e002      	b.n	8020a6c <HAL_SPI_Transmit_IT+0xdc>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8020a66:	68fb      	ldr	r3, [r7, #12]
 8020a68:	4a31      	ldr	r2, [pc, #196]	@ (8020b30 <HAL_SPI_Transmit_IT+0x1a0>)
 8020a6a:	67da      	str	r2, [r3, #124]	@ 0x7c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8020a6c:	68fb      	ldr	r3, [r7, #12]
 8020a6e:	689b      	ldr	r3, [r3, #8]
 8020a70:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8020a74:	d108      	bne.n	8020a88 <HAL_SPI_Transmit_IT+0xf8>
  {
    SPI_1LINE_TX(hspi);
 8020a76:	68fb      	ldr	r3, [r7, #12]
 8020a78:	681b      	ldr	r3, [r3, #0]
 8020a7a:	681a      	ldr	r2, [r3, #0]
 8020a7c:	68fb      	ldr	r3, [r7, #12]
 8020a7e:	681b      	ldr	r3, [r3, #0]
 8020a80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8020a84:	601a      	str	r2, [r3, #0]
 8020a86:	e009      	b.n	8020a9c <HAL_SPI_Transmit_IT+0x10c>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8020a88:	68fb      	ldr	r3, [r7, #12]
 8020a8a:	681b      	ldr	r3, [r3, #0]
 8020a8c:	68db      	ldr	r3, [r3, #12]
 8020a8e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8020a92:	68fb      	ldr	r3, [r7, #12]
 8020a94:	681b      	ldr	r3, [r3, #0]
 8020a96:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8020a9a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8020a9c:	68fb      	ldr	r3, [r7, #12]
 8020a9e:	681b      	ldr	r3, [r3, #0]
 8020aa0:	685b      	ldr	r3, [r3, #4]
 8020aa2:	0c1b      	lsrs	r3, r3, #16
 8020aa4:	041b      	lsls	r3, r3, #16
 8020aa6:	88f9      	ldrh	r1, [r7, #6]
 8020aa8:	68fa      	ldr	r2, [r7, #12]
 8020aaa:	6812      	ldr	r2, [r2, #0]
 8020aac:	430b      	orrs	r3, r1
 8020aae:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8020ab0:	68fb      	ldr	r3, [r7, #12]
 8020ab2:	681b      	ldr	r3, [r3, #0]
 8020ab4:	681a      	ldr	r2, [r3, #0]
 8020ab6:	68fb      	ldr	r3, [r7, #12]
 8020ab8:	681b      	ldr	r3, [r3, #0]
 8020aba:	f042 0201 	orr.w	r2, r2, #1
 8020abe:	601a      	str	r2, [r3, #0]

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8020ac0:	68fb      	ldr	r3, [r7, #12]
 8020ac2:	2200      	movs	r2, #0
 8020ac4:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Enable EOT, TXP, FRE, MODF and UDR interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8020ac8:	68fb      	ldr	r3, [r7, #12]
 8020aca:	681b      	ldr	r3, [r3, #0]
 8020acc:	691b      	ldr	r3, [r3, #16]
 8020ace:	68fa      	ldr	r2, [r7, #12]
 8020ad0:	6812      	ldr	r2, [r2, #0]
 8020ad2:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8020ad6:	f043 0302 	orr.w	r3, r3, #2
 8020ada:	6113      	str	r3, [r2, #16]

  if (((hspi->Instance->AUTOCR & SPI_AUTOCR_TRIGEN) == 0U) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8020adc:	68fb      	ldr	r3, [r7, #12]
 8020ade:	681b      	ldr	r3, [r3, #0]
 8020ae0:	69db      	ldr	r3, [r3, #28]
 8020ae2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8020ae6:	2b00      	cmp	r3, #0
 8020ae8:	d10c      	bne.n	8020b04 <HAL_SPI_Transmit_IT+0x174>
 8020aea:	68fb      	ldr	r3, [r7, #12]
 8020aec:	685b      	ldr	r3, [r3, #4]
 8020aee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8020af2:	d107      	bne.n	8020b04 <HAL_SPI_Transmit_IT+0x174>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8020af4:	68fb      	ldr	r3, [r7, #12]
 8020af6:	681b      	ldr	r3, [r3, #0]
 8020af8:	681a      	ldr	r2, [r3, #0]
 8020afa:	68fb      	ldr	r3, [r7, #12]
 8020afc:	681b      	ldr	r3, [r3, #0]
 8020afe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8020b02:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8020b04:	2300      	movs	r3, #0
}
 8020b06:	4618      	mov	r0, r3
 8020b08:	3714      	adds	r7, #20
 8020b0a:	46bd      	mov	sp, r7
 8020b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b10:	4770      	bx	lr
 8020b12:	bf00      	nop
 8020b14:	46002000 	.word	0x46002000
 8020b18:	40013000 	.word	0x40013000
 8020b1c:	50013000 	.word	0x50013000
 8020b20:	40003800 	.word	0x40003800
 8020b24:	50003800 	.word	0x50003800
 8020b28:	080214c9 	.word	0x080214c9
 8020b2c:	0802146b 	.word	0x0802146b
 8020b30:	08021411 	.word	0x08021411

08020b34 <HAL_SPI_Abort>:
  *          + Set handle State to READY.
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 8020b34:	b580      	push	{r7, lr}
 8020b36:	b084      	sub	sp, #16
 8020b38:	af00      	add	r7, sp, #0
 8020b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;

  __IO uint32_t count;

  /* Lock the process */
  __HAL_LOCK(hspi);
 8020b3c:	687b      	ldr	r3, [r7, #4]
 8020b3e:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8020b42:	2b01      	cmp	r3, #1
 8020b44:	d101      	bne.n	8020b4a <HAL_SPI_Abort+0x16>
 8020b46:	2302      	movs	r3, #2
 8020b48:	e0e1      	b.n	8020d0e <HAL_SPI_Abort+0x1da>
 8020b4a:	687b      	ldr	r3, [r7, #4]
 8020b4c:	2201      	movs	r2, #1
 8020b4e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  /* Set hspi->state to aborting to avoid any interaction */
  hspi->State = HAL_SPI_STATE_ABORT;
 8020b52:	687b      	ldr	r3, [r7, #4]
 8020b54:	2207      	movs	r2, #7
 8020b56:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8020b5a:	2300      	movs	r3, #0
 8020b5c:	73fb      	strb	r3, [r7, #15]
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8020b5e:	4b6e      	ldr	r3, [pc, #440]	@ (8020d18 <HAL_SPI_Abort+0x1e4>)
 8020b60:	681b      	ldr	r3, [r3, #0]
 8020b62:	4a6e      	ldr	r2, [pc, #440]	@ (8020d1c <HAL_SPI_Abort+0x1e8>)
 8020b64:	fba2 2303 	umull	r2, r3, r2, r3
 8020b68:	0a5b      	lsrs	r3, r3, #9
 8020b6a:	2264      	movs	r2, #100	@ 0x64
 8020b6c:	fb02 f303 	mul.w	r3, r2, r3
 8020b70:	60bb      	str	r3, [r7, #8]

  /* If master communication on going, make sure current frame is done before closing the connection */
  if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8020b72:	687b      	ldr	r3, [r7, #4]
 8020b74:	681b      	ldr	r3, [r3, #0]
 8020b76:	681b      	ldr	r3, [r3, #0]
 8020b78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020b7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020b80:	d15b      	bne.n	8020c3a <HAL_SPI_Abort+0x106>
  {
    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8020b82:	687b      	ldr	r3, [r7, #4]
 8020b84:	681b      	ldr	r3, [r3, #0]
 8020b86:	691a      	ldr	r2, [r3, #16]
 8020b88:	687b      	ldr	r3, [r7, #4]
 8020b8a:	681b      	ldr	r3, [r3, #0]
 8020b8c:	f022 0208 	bic.w	r2, r2, #8
 8020b90:	611a      	str	r2, [r3, #16]
    do
    {
      count--;
 8020b92:	68bb      	ldr	r3, [r7, #8]
 8020b94:	3b01      	subs	r3, #1
 8020b96:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020b98:	68bb      	ldr	r3, [r7, #8]
 8020b9a:	2b00      	cmp	r3, #0
 8020b9c:	d108      	bne.n	8020bb0 <HAL_SPI_Abort+0x7c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020b9e:	687b      	ldr	r3, [r7, #4]
 8020ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020ba4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020ba8:	687b      	ldr	r3, [r7, #4]
 8020baa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020bae:	e006      	b.n	8020bbe <HAL_SPI_Abort+0x8a>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->IER, SPI_IT_EOT));
 8020bb0:	687b      	ldr	r3, [r7, #4]
 8020bb2:	681b      	ldr	r3, [r3, #0]
 8020bb4:	691b      	ldr	r3, [r3, #16]
 8020bb6:	f003 0308 	and.w	r3, r3, #8
 8020bba:	2b08      	cmp	r3, #8
 8020bbc:	d0e9      	beq.n	8020b92 <HAL_SPI_Abort+0x5e>

    /* Request a Suspend transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSUSP);
 8020bbe:	687b      	ldr	r3, [r7, #4]
 8020bc0:	681b      	ldr	r3, [r3, #0]
 8020bc2:	681a      	ldr	r2, [r3, #0]
 8020bc4:	687b      	ldr	r3, [r7, #4]
 8020bc6:	681b      	ldr	r3, [r3, #0]
 8020bc8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8020bcc:	601a      	str	r2, [r3, #0]
    do
    {
      count--;
 8020bce:	68bb      	ldr	r3, [r7, #8]
 8020bd0:	3b01      	subs	r3, #1
 8020bd2:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020bd4:	68bb      	ldr	r3, [r7, #8]
 8020bd6:	2b00      	cmp	r3, #0
 8020bd8:	d108      	bne.n	8020bec <HAL_SPI_Abort+0xb8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020bda:	687b      	ldr	r3, [r7, #4]
 8020bdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020be0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020be4:	687b      	ldr	r3, [r7, #4]
 8020be6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020bea:	e007      	b.n	8020bfc <HAL_SPI_Abort+0xc8>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART));
 8020bec:	687b      	ldr	r3, [r7, #4]
 8020bee:	681b      	ldr	r3, [r3, #0]
 8020bf0:	681b      	ldr	r3, [r3, #0]
 8020bf2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020bf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020bfa:	d0e8      	beq.n	8020bce <HAL_SPI_Abort+0x9a>

    /* Clear SUSP flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8020bfc:	687b      	ldr	r3, [r7, #4]
 8020bfe:	681b      	ldr	r3, [r3, #0]
 8020c00:	699a      	ldr	r2, [r3, #24]
 8020c02:	687b      	ldr	r3, [r7, #4]
 8020c04:	681b      	ldr	r3, [r3, #0]
 8020c06:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8020c0a:	619a      	str	r2, [r3, #24]
    do
    {
      count--;
 8020c0c:	68bb      	ldr	r3, [r7, #8]
 8020c0e:	3b01      	subs	r3, #1
 8020c10:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020c12:	68bb      	ldr	r3, [r7, #8]
 8020c14:	2b00      	cmp	r3, #0
 8020c16:	d108      	bne.n	8020c2a <HAL_SPI_Abort+0xf6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020c18:	687b      	ldr	r3, [r7, #4]
 8020c1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020c1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020c22:	687b      	ldr	r3, [r7, #4]
 8020c24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020c28:	e007      	b.n	8020c3a <HAL_SPI_Abort+0x106>
      }
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_SUSP));
 8020c2a:	687b      	ldr	r3, [r7, #4]
 8020c2c:	681b      	ldr	r3, [r3, #0]
 8020c2e:	695b      	ldr	r3, [r3, #20]
 8020c30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8020c34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8020c38:	d0e8      	beq.n	8020c0c <HAL_SPI_Abort+0xd8>
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8020c3a:	687b      	ldr	r3, [r7, #4]
 8020c3c:	681b      	ldr	r3, [r3, #0]
 8020c3e:	689b      	ldr	r3, [r3, #8]
 8020c40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8020c44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8020c48:	d11f      	bne.n	8020c8a <HAL_SPI_Abort+0x156>
  {
    if (hspi->hdmatx != NULL)
 8020c4a:	687b      	ldr	r3, [r7, #4]
 8020c4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020c50:	2b00      	cmp	r3, #0
 8020c52:	d01a      	beq.n	8020c8a <HAL_SPI_Abort+0x156>
    {
      /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
      hspi->hdmatx->XferAbortCallback = NULL;
 8020c54:	687b      	ldr	r3, [r7, #4]
 8020c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020c5a:	2200      	movs	r2, #0
 8020c5c:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8020c5e:	687b      	ldr	r3, [r7, #4]
 8020c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020c64:	4618      	mov	r0, r3
 8020c66:	f7f3 fe59 	bl	801491c <HAL_DMA_Abort>
 8020c6a:	4603      	mov	r3, r0
 8020c6c:	2b00      	cmp	r3, #0
 8020c6e:	d00c      	beq.n	8020c8a <HAL_SPI_Abort+0x156>
      {
        if (HAL_DMA_GetError(hspi->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8020c70:	687b      	ldr	r3, [r7, #4]
 8020c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020c76:	4618      	mov	r0, r3
 8020c78:	f7f4 f864 	bl	8014d44 <HAL_DMA_GetError>
 8020c7c:	4603      	mov	r3, r0
 8020c7e:	2b10      	cmp	r3, #16
 8020c80:	d103      	bne.n	8020c8a <HAL_SPI_Abort+0x156>
        {
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8020c82:	687b      	ldr	r3, [r7, #4]
 8020c84:	2240      	movs	r2, #64	@ 0x40
 8020c86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8020c8a:	687b      	ldr	r3, [r7, #4]
 8020c8c:	681b      	ldr	r3, [r3, #0]
 8020c8e:	689b      	ldr	r3, [r3, #8]
 8020c90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8020c94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8020c98:	d11f      	bne.n	8020cda <HAL_SPI_Abort+0x1a6>
  {
    if (hspi->hdmarx != NULL)
 8020c9a:	687b      	ldr	r3, [r7, #4]
 8020c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ca0:	2b00      	cmp	r3, #0
 8020ca2:	d01a      	beq.n	8020cda <HAL_SPI_Abort+0x1a6>
    {
      /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
      hspi->hdmarx->XferAbortCallback = NULL;
 8020ca4:	687b      	ldr	r3, [r7, #4]
 8020ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020caa:	2200      	movs	r2, #0
 8020cac:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 8020cae:	687b      	ldr	r3, [r7, #4]
 8020cb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020cb4:	4618      	mov	r0, r3
 8020cb6:	f7f3 fe31 	bl	801491c <HAL_DMA_Abort>
 8020cba:	4603      	mov	r3, r0
 8020cbc:	2b00      	cmp	r3, #0
 8020cbe:	d00c      	beq.n	8020cda <HAL_SPI_Abort+0x1a6>
      {
        if (HAL_DMA_GetError(hspi->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8020cc0:	687b      	ldr	r3, [r7, #4]
 8020cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020cc6:	4618      	mov	r0, r3
 8020cc8:	f7f4 f83c 	bl	8014d44 <HAL_DMA_GetError>
 8020ccc:	4603      	mov	r3, r0
 8020cce:	2b10      	cmp	r3, #16
 8020cd0:	d103      	bne.n	8020cda <HAL_SPI_Abort+0x1a6>
        {
          hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8020cd2:	687b      	ldr	r3, [r7, #4]
 8020cd4:	2240      	movs	r2, #64	@ 0x40
 8020cd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
  }

  /* Proceed with abort procedure */
  SPI_AbortTransfer(hspi);
 8020cda:	6878      	ldr	r0, [r7, #4]
 8020cdc:	f000 fc20 	bl	8021520 <SPI_AbortTransfer>

  /* Check error during Abort procedure */
  if (HAL_IS_BIT_SET(hspi->ErrorCode, HAL_SPI_ERROR_ABORT))
 8020ce0:	687b      	ldr	r3, [r7, #4]
 8020ce2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8020cea:	2b40      	cmp	r3, #64	@ 0x40
 8020cec:	d102      	bne.n	8020cf4 <HAL_SPI_Abort+0x1c0>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8020cee:	2301      	movs	r3, #1
 8020cf0:	73fb      	strb	r3, [r7, #15]
 8020cf2:	e003      	b.n	8020cfc <HAL_SPI_Abort+0x1c8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020cf4:	687b      	ldr	r3, [r7, #4]
 8020cf6:	2200      	movs	r2, #0
 8020cf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8020cfc:	687b      	ldr	r3, [r7, #4]
 8020cfe:	2201      	movs	r2, #1
 8020d00:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8020d04:	687b      	ldr	r3, [r7, #4]
 8020d06:	2200      	movs	r2, #0
 8020d08:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

  return errorcode;
 8020d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8020d0e:	4618      	mov	r0, r3
 8020d10:	3710      	adds	r7, #16
 8020d12:	46bd      	mov	sp, r7
 8020d14:	bd80      	pop	{r7, pc}
 8020d16:	bf00      	nop
 8020d18:	20001a50 	.word	0x20001a50
 8020d1c:	057619f1 	.word	0x057619f1

08020d20 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8020d20:	b580      	push	{r7, lr}
 8020d22:	b086      	sub	sp, #24
 8020d24:	af00      	add	r7, sp, #0
 8020d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  uint32_t dma_tx_abort_done = 1UL;
 8020d28:	2301      	movs	r3, #1
 8020d2a:	613b      	str	r3, [r7, #16]
  uint32_t dma_rx_abort_done = 1UL;
 8020d2c:	2301      	movs	r3, #1
 8020d2e:	60fb      	str	r3, [r7, #12]

  /* Set hspi->state to aborting to avoid any interaction */
  hspi->State = HAL_SPI_STATE_ABORT;
 8020d30:	687b      	ldr	r3, [r7, #4]
 8020d32:	2207      	movs	r2, #7
 8020d34:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8020d38:	2300      	movs	r3, #0
 8020d3a:	75fb      	strb	r3, [r7, #23]
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24UL / 1000UL);
 8020d3c:	4b84      	ldr	r3, [pc, #528]	@ (8020f50 <HAL_SPI_Abort_IT+0x230>)
 8020d3e:	681b      	ldr	r3, [r3, #0]
 8020d40:	4a84      	ldr	r2, [pc, #528]	@ (8020f54 <HAL_SPI_Abort_IT+0x234>)
 8020d42:	fba2 2303 	umull	r2, r3, r2, r3
 8020d46:	0a5b      	lsrs	r3, r3, #9
 8020d48:	2264      	movs	r2, #100	@ 0x64
 8020d4a:	fb02 f303 	mul.w	r3, r2, r3
 8020d4e:	60bb      	str	r3, [r7, #8]

  /* If master communication on going, make sure current frame is done before closing the connection */
  if (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART))
 8020d50:	687b      	ldr	r3, [r7, #4]
 8020d52:	681b      	ldr	r3, [r3, #0]
 8020d54:	681b      	ldr	r3, [r3, #0]
 8020d56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020d5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020d5e:	d15b      	bne.n	8020e18 <HAL_SPI_Abort_IT+0xf8>
  {
    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8020d60:	687b      	ldr	r3, [r7, #4]
 8020d62:	681b      	ldr	r3, [r3, #0]
 8020d64:	691a      	ldr	r2, [r3, #16]
 8020d66:	687b      	ldr	r3, [r7, #4]
 8020d68:	681b      	ldr	r3, [r3, #0]
 8020d6a:	f022 0208 	bic.w	r2, r2, #8
 8020d6e:	611a      	str	r2, [r3, #16]
    do
    {
      count--;
 8020d70:	68bb      	ldr	r3, [r7, #8]
 8020d72:	3b01      	subs	r3, #1
 8020d74:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020d76:	68bb      	ldr	r3, [r7, #8]
 8020d78:	2b00      	cmp	r3, #0
 8020d7a:	d108      	bne.n	8020d8e <HAL_SPI_Abort_IT+0x6e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020d7c:	687b      	ldr	r3, [r7, #4]
 8020d7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020d82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020d86:	687b      	ldr	r3, [r7, #4]
 8020d88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020d8c:	e006      	b.n	8020d9c <HAL_SPI_Abort_IT+0x7c>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->IER, SPI_IT_EOT));
 8020d8e:	687b      	ldr	r3, [r7, #4]
 8020d90:	681b      	ldr	r3, [r3, #0]
 8020d92:	691b      	ldr	r3, [r3, #16]
 8020d94:	f003 0308 	and.w	r3, r3, #8
 8020d98:	2b08      	cmp	r3, #8
 8020d9a:	d0e9      	beq.n	8020d70 <HAL_SPI_Abort_IT+0x50>

    /* Request a Suspend transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSUSP);
 8020d9c:	687b      	ldr	r3, [r7, #4]
 8020d9e:	681b      	ldr	r3, [r3, #0]
 8020da0:	681a      	ldr	r2, [r3, #0]
 8020da2:	687b      	ldr	r3, [r7, #4]
 8020da4:	681b      	ldr	r3, [r3, #0]
 8020da6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8020daa:	601a      	str	r2, [r3, #0]
    do
    {
      count--;
 8020dac:	68bb      	ldr	r3, [r7, #8]
 8020dae:	3b01      	subs	r3, #1
 8020db0:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020db2:	68bb      	ldr	r3, [r7, #8]
 8020db4:	2b00      	cmp	r3, #0
 8020db6:	d108      	bne.n	8020dca <HAL_SPI_Abort_IT+0xaa>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020db8:	687b      	ldr	r3, [r7, #4]
 8020dba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020dbe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020dc2:	687b      	ldr	r3, [r7, #4]
 8020dc4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020dc8:	e007      	b.n	8020dda <HAL_SPI_Abort_IT+0xba>
      }
    } while (HAL_IS_BIT_SET(hspi->Instance->CR1, SPI_CR1_CSTART));
 8020dca:	687b      	ldr	r3, [r7, #4]
 8020dcc:	681b      	ldr	r3, [r3, #0]
 8020dce:	681b      	ldr	r3, [r3, #0]
 8020dd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8020dd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8020dd8:	d0e8      	beq.n	8020dac <HAL_SPI_Abort_IT+0x8c>

    /* Clear SUSP flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8020dda:	687b      	ldr	r3, [r7, #4]
 8020ddc:	681b      	ldr	r3, [r3, #0]
 8020dde:	699a      	ldr	r2, [r3, #24]
 8020de0:	687b      	ldr	r3, [r7, #4]
 8020de2:	681b      	ldr	r3, [r3, #0]
 8020de4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8020de8:	619a      	str	r2, [r3, #24]
    do
    {
      count--;
 8020dea:	68bb      	ldr	r3, [r7, #8]
 8020dec:	3b01      	subs	r3, #1
 8020dee:	60bb      	str	r3, [r7, #8]
      if (count == 0UL)
 8020df0:	68bb      	ldr	r3, [r7, #8]
 8020df2:	2b00      	cmp	r3, #0
 8020df4:	d108      	bne.n	8020e08 <HAL_SPI_Abort_IT+0xe8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8020df6:	687b      	ldr	r3, [r7, #4]
 8020df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020dfc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8020e00:	687b      	ldr	r3, [r7, #4]
 8020e02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8020e06:	e007      	b.n	8020e18 <HAL_SPI_Abort_IT+0xf8>
      }
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_SUSP));
 8020e08:	687b      	ldr	r3, [r7, #4]
 8020e0a:	681b      	ldr	r3, [r3, #0]
 8020e0c:	695b      	ldr	r3, [r3, #20]
 8020e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8020e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8020e16:	d0e8      	beq.n	8020dea <HAL_SPI_Abort_IT+0xca>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialized
     before any call to DMA Abort functions */

  if (hspi->hdmarx != NULL)
 8020e18:	687b      	ldr	r3, [r7, #4]
 8020e1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020e1e:	2b00      	cmp	r3, #0
 8020e20:	d00c      	beq.n	8020e3c <HAL_SPI_Abort_IT+0x11c>
  {
    if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8020e22:	687b      	ldr	r3, [r7, #4]
 8020e24:	681b      	ldr	r3, [r3, #0]
 8020e26:	689b      	ldr	r3, [r3, #8]
 8020e28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8020e2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8020e30:	d104      	bne.n	8020e3c <HAL_SPI_Abort_IT+0x11c>
    {
      /* Set DMA Abort Complete callback if SPI DMA Rx request if enabled */
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8020e32:	687b      	ldr	r3, [r7, #4]
 8020e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020e38:	4a47      	ldr	r2, [pc, #284]	@ (8020f58 <HAL_SPI_Abort_IT+0x238>)
 8020e3a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  if (hspi->hdmatx != NULL)
 8020e3c:	687b      	ldr	r3, [r7, #4]
 8020e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e42:	2b00      	cmp	r3, #0
 8020e44:	d02d      	beq.n	8020ea2 <HAL_SPI_Abort_IT+0x182>
  {
    if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8020e46:	687b      	ldr	r3, [r7, #4]
 8020e48:	681b      	ldr	r3, [r3, #0]
 8020e4a:	689b      	ldr	r3, [r3, #8]
 8020e4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8020e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8020e54:	d120      	bne.n	8020e98 <HAL_SPI_Abort_IT+0x178>
    {
      /* Set DMA Abort Complete callback if SPI DMA Tx request if enabled */
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8020e56:	687b      	ldr	r3, [r7, #4]
 8020e58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8020f5c <HAL_SPI_Abort_IT+0x23c>)
 8020e5e:	66da      	str	r2, [r3, #108]	@ 0x6c

      dma_tx_abort_done = 0UL;
 8020e60:	2300      	movs	r3, #0
 8020e62:	613b      	str	r3, [r7, #16]

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e6a:	4618      	mov	r0, r3
 8020e6c:	f7f3 fdd2 	bl	8014a14 <HAL_DMA_Abort_IT>
 8020e70:	4603      	mov	r3, r0
 8020e72:	2b00      	cmp	r3, #0
 8020e74:	d015      	beq.n	8020ea2 <HAL_SPI_Abort_IT+0x182>
      {
        if (HAL_DMA_GetError(hspi->hdmatx) == HAL_DMA_ERROR_NO_XFER)
 8020e76:	687b      	ldr	r3, [r7, #4]
 8020e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e7c:	4618      	mov	r0, r3
 8020e7e:	f7f3 ff61 	bl	8014d44 <HAL_DMA_GetError>
 8020e82:	4603      	mov	r3, r0
 8020e84:	2b20      	cmp	r3, #32
 8020e86:	d10c      	bne.n	8020ea2 <HAL_SPI_Abort_IT+0x182>
        {
          dma_tx_abort_done = 1UL;
 8020e88:	2301      	movs	r3, #1
 8020e8a:	613b      	str	r3, [r7, #16]
          hspi->hdmatx->XferAbortCallback = NULL;
 8020e8c:	687b      	ldr	r3, [r7, #4]
 8020e8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e92:	2200      	movs	r2, #0
 8020e94:	66da      	str	r2, [r3, #108]	@ 0x6c
 8020e96:	e004      	b.n	8020ea2 <HAL_SPI_Abort_IT+0x182>
        }
      }
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8020e98:	687b      	ldr	r3, [r7, #4]
 8020e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8020e9e:	2200      	movs	r2, #0
 8020ea0:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  if (hspi->hdmarx != NULL)
 8020ea2:	687b      	ldr	r3, [r7, #4]
 8020ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ea8:	2b00      	cmp	r3, #0
 8020eaa:	d02d      	beq.n	8020f08 <HAL_SPI_Abort_IT+0x1e8>
  {
    if (HAL_IS_BIT_SET(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8020eac:	687b      	ldr	r3, [r7, #4]
 8020eae:	681b      	ldr	r3, [r3, #0]
 8020eb0:	689b      	ldr	r3, [r3, #8]
 8020eb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8020eb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8020eba:	d120      	bne.n	8020efe <HAL_SPI_Abort_IT+0x1de>
    {
      /* Set DMA Abort Complete callback if SPI DMA Rx request if enabled */
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8020ebc:	687b      	ldr	r3, [r7, #4]
 8020ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ec2:	4a25      	ldr	r2, [pc, #148]	@ (8020f58 <HAL_SPI_Abort_IT+0x238>)
 8020ec4:	66da      	str	r2, [r3, #108]	@ 0x6c

      dma_rx_abort_done = 0UL;
 8020ec6:	2300      	movs	r3, #0
 8020ec8:	60fb      	str	r3, [r7, #12]

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) != HAL_OK)
 8020eca:	687b      	ldr	r3, [r7, #4]
 8020ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ed0:	4618      	mov	r0, r3
 8020ed2:	f7f3 fd9f 	bl	8014a14 <HAL_DMA_Abort_IT>
 8020ed6:	4603      	mov	r3, r0
 8020ed8:	2b00      	cmp	r3, #0
 8020eda:	d015      	beq.n	8020f08 <HAL_SPI_Abort_IT+0x1e8>
      {
        if (HAL_DMA_GetError(hspi->hdmarx) == HAL_DMA_ERROR_NO_XFER)
 8020edc:	687b      	ldr	r3, [r7, #4]
 8020ede:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ee2:	4618      	mov	r0, r3
 8020ee4:	f7f3 ff2e 	bl	8014d44 <HAL_DMA_GetError>
 8020ee8:	4603      	mov	r3, r0
 8020eea:	2b20      	cmp	r3, #32
 8020eec:	d10c      	bne.n	8020f08 <HAL_SPI_Abort_IT+0x1e8>
        {
          dma_rx_abort_done = 1UL;
 8020eee:	2301      	movs	r3, #1
 8020ef0:	60fb      	str	r3, [r7, #12]
          hspi->hdmarx->XferAbortCallback = NULL;
 8020ef2:	687b      	ldr	r3, [r7, #4]
 8020ef4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020ef8:	2200      	movs	r2, #0
 8020efa:	66da      	str	r2, [r3, #108]	@ 0x6c
 8020efc:	e004      	b.n	8020f08 <HAL_SPI_Abort_IT+0x1e8>
        }
      }
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8020efe:	687b      	ldr	r3, [r7, #4]
 8020f00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8020f04:	2200      	movs	r2, #0
 8020f06:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* If no running DMA transfer, finish cleanup and call callbacks */
  if ((dma_tx_abort_done == 1UL) && (dma_rx_abort_done == 1UL))
 8020f08:	693b      	ldr	r3, [r7, #16]
 8020f0a:	2b01      	cmp	r3, #1
 8020f0c:	d11a      	bne.n	8020f44 <HAL_SPI_Abort_IT+0x224>
 8020f0e:	68fb      	ldr	r3, [r7, #12]
 8020f10:	2b01      	cmp	r3, #1
 8020f12:	d117      	bne.n	8020f44 <HAL_SPI_Abort_IT+0x224>
  {
    /* Proceed with abort procedure */
    SPI_AbortTransfer(hspi);
 8020f14:	6878      	ldr	r0, [r7, #4]
 8020f16:	f000 fb03 	bl	8021520 <SPI_AbortTransfer>

    /* Check error during Abort procedure */
    if (HAL_IS_BIT_SET(hspi->ErrorCode, HAL_SPI_ERROR_ABORT))
 8020f1a:	687b      	ldr	r3, [r7, #4]
 8020f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8020f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8020f24:	2b40      	cmp	r3, #64	@ 0x40
 8020f26:	d102      	bne.n	8020f2e <HAL_SPI_Abort_IT+0x20e>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8020f28:	2301      	movs	r3, #1
 8020f2a:	75fb      	strb	r3, [r7, #23]
 8020f2c:	e003      	b.n	8020f36 <HAL_SPI_Abort_IT+0x216>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8020f2e:	687b      	ldr	r3, [r7, #4]
 8020f30:	2200      	movs	r2, #0
 8020f32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Restore hspi->state to ready */
    hspi->State = HAL_SPI_STATE_READY;
 8020f36:	687b      	ldr	r3, [r7, #4]
 8020f38:	2201      	movs	r2, #1
 8020f3a:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8020f3e:	6878      	ldr	r0, [r7, #4]
 8020f40:	f7e0 ff80 	bl	8001e44 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8020f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8020f46:	4618      	mov	r0, r3
 8020f48:	3718      	adds	r7, #24
 8020f4a:	46bd      	mov	sp, r7
 8020f4c:	bd80      	pop	{r7, pc}
 8020f4e:	bf00      	nop
 8020f50:	20001a50 	.word	0x20001a50
 8020f54:	057619f1 	.word	0x057619f1
 8020f58:	080213c5 	.word	0x080213c5
 8020f5c:	08021379 	.word	0x08021379

08020f60 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8020f60:	b580      	push	{r7, lr}
 8020f62:	b08a      	sub	sp, #40	@ 0x28
 8020f64:	af00      	add	r7, sp, #0
 8020f66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8020f68:	687b      	ldr	r3, [r7, #4]
 8020f6a:	681b      	ldr	r3, [r3, #0]
 8020f6c:	691b      	ldr	r3, [r3, #16]
 8020f6e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8020f70:	687b      	ldr	r3, [r7, #4]
 8020f72:	681b      	ldr	r3, [r3, #0]
 8020f74:	695b      	ldr	r3, [r3, #20]
 8020f76:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8020f78:	6a3a      	ldr	r2, [r7, #32]
 8020f7a:	69fb      	ldr	r3, [r7, #28]
 8020f7c:	4013      	ands	r3, r2
 8020f7e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8020f80:	687b      	ldr	r3, [r7, #4]
 8020f82:	681b      	ldr	r3, [r3, #0]
 8020f84:	689b      	ldr	r3, [r3, #8]
 8020f86:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8020f88:	2300      	movs	r3, #0
 8020f8a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8020f8c:	687b      	ldr	r3, [r7, #4]
 8020f8e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8020f92:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8020f94:	687b      	ldr	r3, [r7, #4]
 8020f96:	681b      	ldr	r3, [r3, #0]
 8020f98:	3330      	adds	r3, #48	@ 0x30
 8020f9a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8020f9c:	69fb      	ldr	r3, [r7, #28]
 8020f9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8020fa2:	2b00      	cmp	r3, #0
 8020fa4:	d010      	beq.n	8020fc8 <HAL_SPI_IRQHandler+0x68>
 8020fa6:	6a3b      	ldr	r3, [r7, #32]
 8020fa8:	f003 0308 	and.w	r3, r3, #8
 8020fac:	2b00      	cmp	r3, #0
 8020fae:	d00b      	beq.n	8020fc8 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8020fb0:	687b      	ldr	r3, [r7, #4]
 8020fb2:	681b      	ldr	r3, [r3, #0]
 8020fb4:	699a      	ldr	r2, [r3, #24]
 8020fb6:	687b      	ldr	r3, [r7, #4]
 8020fb8:	681b      	ldr	r3, [r3, #0]
 8020fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8020fbe:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8020fc0:	6878      	ldr	r0, [r7, #4]
 8020fc2:	f000 f9b5 	bl	8021330 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8020fc6:	e19a      	b.n	80212fe <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8020fc8:	69bb      	ldr	r3, [r7, #24]
 8020fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8020fce:	2b00      	cmp	r3, #0
 8020fd0:	d113      	bne.n	8020ffa <HAL_SPI_IRQHandler+0x9a>
 8020fd2:	69bb      	ldr	r3, [r7, #24]
 8020fd4:	f003 0320 	and.w	r3, r3, #32
 8020fd8:	2b00      	cmp	r3, #0
 8020fda:	d10e      	bne.n	8020ffa <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8020fdc:	69bb      	ldr	r3, [r7, #24]
 8020fde:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8020fe2:	2b00      	cmp	r3, #0
 8020fe4:	d009      	beq.n	8020ffa <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8020fe6:	687b      	ldr	r3, [r7, #4]
 8020fe8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8020fea:	6878      	ldr	r0, [r7, #4]
 8020fec:	4798      	blx	r3
    hspi->RxISR(hspi);
 8020fee:	687b      	ldr	r3, [r7, #4]
 8020ff0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8020ff2:	6878      	ldr	r0, [r7, #4]
 8020ff4:	4798      	blx	r3
    handled = 1UL;
 8020ff6:	2301      	movs	r3, #1
 8020ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8020ffa:	69bb      	ldr	r3, [r7, #24]
 8020ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8021000:	2b00      	cmp	r3, #0
 8021002:	d10f      	bne.n	8021024 <HAL_SPI_IRQHandler+0xc4>
 8021004:	69bb      	ldr	r3, [r7, #24]
 8021006:	f003 0301 	and.w	r3, r3, #1
 802100a:	2b00      	cmp	r3, #0
 802100c:	d00a      	beq.n	8021024 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 802100e:	69bb      	ldr	r3, [r7, #24]
 8021010:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8021014:	2b00      	cmp	r3, #0
 8021016:	d105      	bne.n	8021024 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8021018:	687b      	ldr	r3, [r7, #4]
 802101a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802101c:	6878      	ldr	r0, [r7, #4]
 802101e:	4798      	blx	r3
    handled = 1UL;
 8021020:	2301      	movs	r3, #1
 8021022:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8021024:	69bb      	ldr	r3, [r7, #24]
 8021026:	f003 0320 	and.w	r3, r3, #32
 802102a:	2b00      	cmp	r3, #0
 802102c:	d10f      	bne.n	802104e <HAL_SPI_IRQHandler+0xee>
 802102e:	69bb      	ldr	r3, [r7, #24]
 8021030:	f003 0302 	and.w	r3, r3, #2
 8021034:	2b00      	cmp	r3, #0
 8021036:	d00a      	beq.n	802104e <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8021038:	69bb      	ldr	r3, [r7, #24]
 802103a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 802103e:	2b00      	cmp	r3, #0
 8021040:	d105      	bne.n	802104e <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8021042:	687b      	ldr	r3, [r7, #4]
 8021044:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8021046:	6878      	ldr	r0, [r7, #4]
 8021048:	4798      	blx	r3
    handled = 1UL;
 802104a:	2301      	movs	r3, #1
 802104c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 802104e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8021050:	2b00      	cmp	r3, #0
 8021052:	f040 814f 	bne.w	80212f4 <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8021056:	69bb      	ldr	r3, [r7, #24]
 8021058:	f003 0308 	and.w	r3, r3, #8
 802105c:	2b00      	cmp	r3, #0
 802105e:	f000 808b 	beq.w	8021178 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8021062:	687b      	ldr	r3, [r7, #4]
 8021064:	681b      	ldr	r3, [r3, #0]
 8021066:	699a      	ldr	r2, [r3, #24]
 8021068:	687b      	ldr	r3, [r7, #4]
 802106a:	681b      	ldr	r3, [r3, #0]
 802106c:	f042 0208 	orr.w	r2, r2, #8
 8021070:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8021072:	687b      	ldr	r3, [r7, #4]
 8021074:	681b      	ldr	r3, [r3, #0]
 8021076:	699a      	ldr	r2, [r3, #24]
 8021078:	687b      	ldr	r3, [r7, #4]
 802107a:	681b      	ldr	r3, [r3, #0]
 802107c:	f042 0210 	orr.w	r2, r2, #16
 8021080:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8021082:	687b      	ldr	r3, [r7, #4]
 8021084:	681b      	ldr	r3, [r3, #0]
 8021086:	699a      	ldr	r2, [r3, #24]
 8021088:	687b      	ldr	r3, [r7, #4]
 802108a:	681b      	ldr	r3, [r3, #0]
 802108c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8021090:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8021092:	687b      	ldr	r3, [r7, #4]
 8021094:	681b      	ldr	r3, [r3, #0]
 8021096:	691a      	ldr	r2, [r3, #16]
 8021098:	687b      	ldr	r3, [r7, #4]
 802109a:	681b      	ldr	r3, [r3, #0]
 802109c:	f022 0208 	bic.w	r2, r2, #8
 80210a0:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80210a2:	687b      	ldr	r3, [r7, #4]
 80210a4:	681b      	ldr	r3, [r3, #0]
 80210a6:	689b      	ldr	r3, [r3, #8]
 80210a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80210ac:	2b00      	cmp	r3, #0
 80210ae:	d13d      	bne.n	802112c <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 80210b0:	e036      	b.n	8021120 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80210b2:	687b      	ldr	r3, [r7, #4]
 80210b4:	68db      	ldr	r3, [r3, #12]
 80210b6:	2b0f      	cmp	r3, #15
 80210b8:	d90b      	bls.n	80210d2 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80210ba:	687b      	ldr	r3, [r7, #4]
 80210bc:	681a      	ldr	r2, [r3, #0]
 80210be:	687b      	ldr	r3, [r7, #4]
 80210c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80210c2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80210c4:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80210c6:	687b      	ldr	r3, [r7, #4]
 80210c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80210ca:	1d1a      	adds	r2, r3, #4
 80210cc:	687b      	ldr	r3, [r7, #4]
 80210ce:	66da      	str	r2, [r3, #108]	@ 0x6c
 80210d0:	e01d      	b.n	802110e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80210d2:	687b      	ldr	r3, [r7, #4]
 80210d4:	68db      	ldr	r3, [r3, #12]
 80210d6:	2b07      	cmp	r3, #7
 80210d8:	d90b      	bls.n	80210f2 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80210da:	687b      	ldr	r3, [r7, #4]
 80210dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80210de:	68fa      	ldr	r2, [r7, #12]
 80210e0:	8812      	ldrh	r2, [r2, #0]
 80210e2:	b292      	uxth	r2, r2
 80210e4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80210e6:	687b      	ldr	r3, [r7, #4]
 80210e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80210ea:	1c9a      	adds	r2, r3, #2
 80210ec:	687b      	ldr	r3, [r7, #4]
 80210ee:	66da      	str	r2, [r3, #108]	@ 0x6c
 80210f0:	e00d      	b.n	802110e <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80210f2:	687b      	ldr	r3, [r7, #4]
 80210f4:	681b      	ldr	r3, [r3, #0]
 80210f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80210fa:	687b      	ldr	r3, [r7, #4]
 80210fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80210fe:	7812      	ldrb	r2, [r2, #0]
 8021100:	b2d2      	uxtb	r2, r2
 8021102:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8021104:	687b      	ldr	r3, [r7, #4]
 8021106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8021108:	1c5a      	adds	r2, r3, #1
 802110a:	687b      	ldr	r3, [r7, #4]
 802110c:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 802110e:	687b      	ldr	r3, [r7, #4]
 8021110:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8021114:	b29b      	uxth	r3, r3
 8021116:	3b01      	subs	r3, #1
 8021118:	b29a      	uxth	r2, r3
 802111a:	687b      	ldr	r3, [r7, #4]
 802111c:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 8021120:	687b      	ldr	r3, [r7, #4]
 8021122:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8021126:	b29b      	uxth	r3, r3
 8021128:	2b00      	cmp	r3, #0
 802112a:	d1c2      	bne.n	80210b2 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 802112c:	6878      	ldr	r0, [r7, #4]
 802112e:	f000 fa5b 	bl	80215e8 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8021132:	687b      	ldr	r3, [r7, #4]
 8021134:	2201      	movs	r2, #1
 8021136:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802113a:	687b      	ldr	r3, [r7, #4]
 802113c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021140:	2b00      	cmp	r3, #0
 8021142:	d003      	beq.n	802114c <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8021144:	6878      	ldr	r0, [r7, #4]
 8021146:	f7e0 fe6d 	bl	8001e24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 802114a:	e0d8      	b.n	80212fe <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 802114c:	7cfb      	ldrb	r3, [r7, #19]
 802114e:	2b05      	cmp	r3, #5
 8021150:	d103      	bne.n	802115a <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8021152:	6878      	ldr	r0, [r7, #4]
 8021154:	f000 f8e2 	bl	802131c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8021158:	e0ce      	b.n	80212f8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 802115a:	7cfb      	ldrb	r3, [r7, #19]
 802115c:	2b04      	cmp	r3, #4
 802115e:	d103      	bne.n	8021168 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8021160:	6878      	ldr	r0, [r7, #4]
 8021162:	f000 f8d1 	bl	8021308 <HAL_SPI_RxCpltCallback>
    return;
 8021166:	e0c7      	b.n	80212f8 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8021168:	7cfb      	ldrb	r3, [r7, #19]
 802116a:	2b03      	cmp	r3, #3
 802116c:	f040 80c4 	bne.w	80212f8 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 8021170:	6878      	ldr	r0, [r7, #4]
 8021172:	f7e0 fe91 	bl	8001e98 <HAL_SPI_TxCpltCallback>
    return;
 8021176:	e0bf      	b.n	80212f8 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8021178:	69bb      	ldr	r3, [r7, #24]
 802117a:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 802117e:	2b00      	cmp	r3, #0
 8021180:	f000 80bd 	beq.w	80212fe <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8021184:	69bb      	ldr	r3, [r7, #24]
 8021186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802118a:	2b00      	cmp	r3, #0
 802118c:	d00f      	beq.n	80211ae <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 802118e:	687b      	ldr	r3, [r7, #4]
 8021190:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021194:	f043 0204 	orr.w	r2, r3, #4
 8021198:	687b      	ldr	r3, [r7, #4]
 802119a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802119e:	687b      	ldr	r3, [r7, #4]
 80211a0:	681b      	ldr	r3, [r3, #0]
 80211a2:	699a      	ldr	r2, [r3, #24]
 80211a4:	687b      	ldr	r3, [r7, #4]
 80211a6:	681b      	ldr	r3, [r3, #0]
 80211a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80211ac:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 80211ae:	69bb      	ldr	r3, [r7, #24]
 80211b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80211b4:	2b00      	cmp	r3, #0
 80211b6:	d00f      	beq.n	80211d8 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80211b8:	687b      	ldr	r3, [r7, #4]
 80211ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80211be:	f043 0201 	orr.w	r2, r3, #1
 80211c2:	687b      	ldr	r3, [r7, #4]
 80211c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80211c8:	687b      	ldr	r3, [r7, #4]
 80211ca:	681b      	ldr	r3, [r3, #0]
 80211cc:	699a      	ldr	r2, [r3, #24]
 80211ce:	687b      	ldr	r3, [r7, #4]
 80211d0:	681b      	ldr	r3, [r3, #0]
 80211d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80211d6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80211d8:	69bb      	ldr	r3, [r7, #24]
 80211da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80211de:	2b00      	cmp	r3, #0
 80211e0:	d00f      	beq.n	8021202 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80211e2:	687b      	ldr	r3, [r7, #4]
 80211e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80211e8:	f043 0208 	orr.w	r2, r3, #8
 80211ec:	687b      	ldr	r3, [r7, #4]
 80211ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80211f2:	687b      	ldr	r3, [r7, #4]
 80211f4:	681b      	ldr	r3, [r3, #0]
 80211f6:	699a      	ldr	r2, [r3, #24]
 80211f8:	687b      	ldr	r3, [r7, #4]
 80211fa:	681b      	ldr	r3, [r3, #0]
 80211fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8021200:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8021202:	69bb      	ldr	r3, [r7, #24]
 8021204:	f003 0320 	and.w	r3, r3, #32
 8021208:	2b00      	cmp	r3, #0
 802120a:	d00f      	beq.n	802122c <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 802120c:	687b      	ldr	r3, [r7, #4]
 802120e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021212:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8021216:	687b      	ldr	r3, [r7, #4]
 8021218:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 802121c:	687b      	ldr	r3, [r7, #4]
 802121e:	681b      	ldr	r3, [r3, #0]
 8021220:	699a      	ldr	r2, [r3, #24]
 8021222:	687b      	ldr	r3, [r7, #4]
 8021224:	681b      	ldr	r3, [r3, #0]
 8021226:	f042 0220 	orr.w	r2, r2, #32
 802122a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 802122c:	687b      	ldr	r3, [r7, #4]
 802122e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021232:	2b00      	cmp	r3, #0
 8021234:	d062      	beq.n	80212fc <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8021236:	687b      	ldr	r3, [r7, #4]
 8021238:	681b      	ldr	r3, [r3, #0]
 802123a:	681a      	ldr	r2, [r3, #0]
 802123c:	687b      	ldr	r3, [r7, #4]
 802123e:	681b      	ldr	r3, [r3, #0]
 8021240:	f022 0201 	bic.w	r2, r2, #1
 8021244:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8021246:	687b      	ldr	r3, [r7, #4]
 8021248:	681b      	ldr	r3, [r3, #0]
 802124a:	691b      	ldr	r3, [r3, #16]
 802124c:	687a      	ldr	r2, [r7, #4]
 802124e:	6812      	ldr	r2, [r2, #0]
 8021250:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 8021254:	f023 0303 	bic.w	r3, r3, #3
 8021258:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 802125a:	697b      	ldr	r3, [r7, #20]
 802125c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8021260:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8021264:	d13e      	bne.n	80212e4 <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8021266:	687b      	ldr	r3, [r7, #4]
 8021268:	681b      	ldr	r3, [r3, #0]
 802126a:	689a      	ldr	r2, [r3, #8]
 802126c:	687b      	ldr	r3, [r7, #4]
 802126e:	681b      	ldr	r3, [r3, #0]
 8021270:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8021274:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8021276:	687b      	ldr	r3, [r7, #4]
 8021278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 802127c:	2b00      	cmp	r3, #0
 802127e:	d015      	beq.n	80212ac <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8021280:	687b      	ldr	r3, [r7, #4]
 8021282:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8021286:	4a1f      	ldr	r2, [pc, #124]	@ (8021304 <HAL_SPI_IRQHandler+0x3a4>)
 8021288:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 802128a:	687b      	ldr	r3, [r7, #4]
 802128c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8021290:	4618      	mov	r0, r3
 8021292:	f7f3 fbbf 	bl	8014a14 <HAL_DMA_Abort_IT>
 8021296:	4603      	mov	r3, r0
 8021298:	2b00      	cmp	r3, #0
 802129a:	d007      	beq.n	80212ac <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 802129c:	687b      	ldr	r3, [r7, #4]
 802129e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80212a6:	687b      	ldr	r3, [r7, #4]
 80212a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80212ac:	687b      	ldr	r3, [r7, #4]
 80212ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80212b2:	2b00      	cmp	r3, #0
 80212b4:	d022      	beq.n	80212fc <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80212b6:	687b      	ldr	r3, [r7, #4]
 80212b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80212bc:	4a11      	ldr	r2, [pc, #68]	@ (8021304 <HAL_SPI_IRQHandler+0x3a4>)
 80212be:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80212c0:	687b      	ldr	r3, [r7, #4]
 80212c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80212c6:	4618      	mov	r0, r3
 80212c8:	f7f3 fba4 	bl	8014a14 <HAL_DMA_Abort_IT>
 80212cc:	4603      	mov	r3, r0
 80212ce:	2b00      	cmp	r3, #0
 80212d0:	d014      	beq.n	80212fc <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80212d2:	687b      	ldr	r3, [r7, #4]
 80212d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80212d8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80212dc:	687b      	ldr	r3, [r7, #4]
 80212de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80212e2:	e00b      	b.n	80212fc <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 80212e4:	687b      	ldr	r3, [r7, #4]
 80212e6:	2201      	movs	r2, #1
 80212e8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 80212ec:	6878      	ldr	r0, [r7, #4]
 80212ee:	f7e0 fd99 	bl	8001e24 <HAL_SPI_ErrorCallback>
    return;
 80212f2:	e003      	b.n	80212fc <HAL_SPI_IRQHandler+0x39c>
    return;
 80212f4:	bf00      	nop
 80212f6:	e002      	b.n	80212fe <HAL_SPI_IRQHandler+0x39e>
    return;
 80212f8:	bf00      	nop
 80212fa:	e000      	b.n	80212fe <HAL_SPI_IRQHandler+0x39e>
    return;
 80212fc:	bf00      	nop
  }
}
 80212fe:	3728      	adds	r7, #40	@ 0x28
 8021300:	46bd      	mov	sp, r7
 8021302:	bd80      	pop	{r7, pc}
 8021304:	08021345 	.word	0x08021345

08021308 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8021308:	b480      	push	{r7}
 802130a:	b083      	sub	sp, #12
 802130c:	af00      	add	r7, sp, #0
 802130e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8021310:	bf00      	nop
 8021312:	370c      	adds	r7, #12
 8021314:	46bd      	mov	sp, r7
 8021316:	f85d 7b04 	ldr.w	r7, [sp], #4
 802131a:	4770      	bx	lr

0802131c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 802131c:	b480      	push	{r7}
 802131e:	b083      	sub	sp, #12
 8021320:	af00      	add	r7, sp, #0
 8021322:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8021324:	bf00      	nop
 8021326:	370c      	adds	r7, #12
 8021328:	46bd      	mov	sp, r7
 802132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802132e:	4770      	bx	lr

08021330 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8021330:	b480      	push	{r7}
 8021332:	b083      	sub	sp, #12
 8021334:	af00      	add	r7, sp, #0
 8021336:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8021338:	bf00      	nop
 802133a:	370c      	adds	r7, #12
 802133c:	46bd      	mov	sp, r7
 802133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021342:	4770      	bx	lr

08021344 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8021344:	b580      	push	{r7, lr}
 8021346:	b084      	sub	sp, #16
 8021348:	af00      	add	r7, sp, #0
 802134a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 802134c:	687b      	ldr	r3, [r7, #4]
 802134e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021350:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8021352:	68fb      	ldr	r3, [r7, #12]
 8021354:	2200      	movs	r2, #0
 8021356:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 802135a:	68fb      	ldr	r3, [r7, #12]
 802135c:	2200      	movs	r2, #0
 802135e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8021362:	68fb      	ldr	r3, [r7, #12]
 8021364:	2201      	movs	r2, #1
 8021366:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 802136a:	68f8      	ldr	r0, [r7, #12]
 802136c:	f7e0 fd5a 	bl	8001e24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8021370:	bf00      	nop
 8021372:	3710      	adds	r7, #16
 8021374:	46bd      	mov	sp, r7
 8021376:	bd80      	pop	{r7, pc}

08021378 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8021378:	b580      	push	{r7, lr}
 802137a:	b084      	sub	sp, #16
 802137c:	af00      	add	r7, sp, #0
 802137e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8021380:	687b      	ldr	r3, [r7, #4]
 8021382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021384:	60fb      	str	r3, [r7, #12]

  hspi->hdmatx->XferAbortCallback = NULL;
 8021386:	68fb      	ldr	r3, [r7, #12]
 8021388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802138c:	2200      	movs	r2, #0
 802138e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8021390:	68fb      	ldr	r3, [r7, #12]
 8021392:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8021396:	2b00      	cmp	r3, #0
 8021398:	d005      	beq.n	80213a6 <SPI_DMATxAbortCallback+0x2e>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 802139a:	68fb      	ldr	r3, [r7, #12]
 802139c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80213a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80213a2:	2b00      	cmp	r3, #0
 80213a4:	d10a      	bne.n	80213bc <SPI_DMATxAbortCallback+0x44>
      return;
    }
  }

  /* Call the Abort procedure */
  SPI_AbortTransfer(hspi);
 80213a6:	68f8      	ldr	r0, [r7, #12]
 80213a8:	f000 f8ba 	bl	8021520 <SPI_AbortTransfer>

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80213ac:	68fb      	ldr	r3, [r7, #12]
 80213ae:	2201      	movs	r2, #1
 80213b0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 80213b4:	68f8      	ldr	r0, [r7, #12]
 80213b6:	f7e0 fd45 	bl	8001e44 <HAL_SPI_AbortCpltCallback>
 80213ba:	e000      	b.n	80213be <SPI_DMATxAbortCallback+0x46>
      return;
 80213bc:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80213be:	3710      	adds	r7, #16
 80213c0:	46bd      	mov	sp, r7
 80213c2:	bd80      	pop	{r7, pc}

080213c4 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80213c4:	b580      	push	{r7, lr}
 80213c6:	b084      	sub	sp, #16
 80213c8:	af00      	add	r7, sp, #0
 80213ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80213cc:	687b      	ldr	r3, [r7, #4]
 80213ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80213d0:	60fb      	str	r3, [r7, #12]

  hspi->hdmarx->XferAbortCallback = NULL;
 80213d2:	68fb      	ldr	r3, [r7, #12]
 80213d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80213d8:	2200      	movs	r2, #0
 80213da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 80213dc:	68fb      	ldr	r3, [r7, #12]
 80213de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80213e2:	2b00      	cmp	r3, #0
 80213e4:	d005      	beq.n	80213f2 <SPI_DMARxAbortCallback+0x2e>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 80213e6:	68fb      	ldr	r3, [r7, #12]
 80213e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80213ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80213ee:	2b00      	cmp	r3, #0
 80213f0:	d10a      	bne.n	8021408 <SPI_DMARxAbortCallback+0x44>
      return;
    }
  }

  /* Call the Abort procedure */
  SPI_AbortTransfer(hspi);
 80213f2:	68f8      	ldr	r0, [r7, #12]
 80213f4:	f000 f894 	bl	8021520 <SPI_AbortTransfer>

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80213f8:	68fb      	ldr	r3, [r7, #12]
 80213fa:	2201      	movs	r2, #1
 80213fc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 8021400:	68f8      	ldr	r0, [r7, #12]
 8021402:	f7e0 fd1f 	bl	8001e44 <HAL_SPI_AbortCpltCallback>
 8021406:	e000      	b.n	802140a <SPI_DMARxAbortCallback+0x46>
      return;
 8021408:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 802140a:	3710      	adds	r7, #16
 802140c:	46bd      	mov	sp, r7
 802140e:	bd80      	pop	{r7, pc}

08021410 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8021410:	b480      	push	{r7}
 8021412:	b083      	sub	sp, #12
 8021414:	af00      	add	r7, sp, #0
 8021416:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8021418:	687b      	ldr	r3, [r7, #4]
 802141a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 802141c:	687b      	ldr	r3, [r7, #4]
 802141e:	681b      	ldr	r3, [r3, #0]
 8021420:	3320      	adds	r3, #32
 8021422:	7812      	ldrb	r2, [r2, #0]
 8021424:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8021426:	687b      	ldr	r3, [r7, #4]
 8021428:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802142a:	1c5a      	adds	r2, r3, #1
 802142c:	687b      	ldr	r3, [r7, #4]
 802142e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount--;
 8021430:	687b      	ldr	r3, [r7, #4]
 8021432:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8021436:	b29b      	uxth	r3, r3
 8021438:	3b01      	subs	r3, #1
 802143a:	b29a      	uxth	r2, r3
 802143c:	687b      	ldr	r3, [r7, #4]
 802143e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8021442:	687b      	ldr	r3, [r7, #4]
 8021444:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8021448:	b29b      	uxth	r3, r3
 802144a:	2b00      	cmp	r3, #0
 802144c:	d107      	bne.n	802145e <SPI_TxISR_8BIT+0x4e>
  {
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 802144e:	687b      	ldr	r3, [r7, #4]
 8021450:	681b      	ldr	r3, [r3, #0]
 8021452:	691a      	ldr	r2, [r3, #16]
 8021454:	687b      	ldr	r3, [r7, #4]
 8021456:	681b      	ldr	r3, [r3, #0]
 8021458:	f022 0202 	bic.w	r2, r2, #2
 802145c:	611a      	str	r2, [r3, #16]
  }
}
 802145e:	bf00      	nop
 8021460:	370c      	adds	r7, #12
 8021462:	46bd      	mov	sp, r7
 8021464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021468:	4770      	bx	lr

0802146a <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 802146a:	b480      	push	{r7}
 802146c:	b085      	sub	sp, #20
 802146e:	af00      	add	r7, sp, #0
 8021470:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8021472:	687b      	ldr	r3, [r7, #4]
 8021474:	681b      	ldr	r3, [r3, #0]
 8021476:	3320      	adds	r3, #32
 8021478:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 802147a:	687b      	ldr	r3, [r7, #4]
 802147c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 802147e:	881a      	ldrh	r2, [r3, #0]
 8021480:	68fb      	ldr	r3, [r7, #12]
 8021482:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8021484:	687b      	ldr	r3, [r7, #4]
 8021486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8021488:	1c9a      	adds	r2, r3, #2
 802148a:	687b      	ldr	r3, [r7, #4]
 802148c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount--;
 802148e:	687b      	ldr	r3, [r7, #4]
 8021490:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8021494:	b29b      	uxth	r3, r3
 8021496:	3b01      	subs	r3, #1
 8021498:	b29a      	uxth	r2, r3
 802149a:	687b      	ldr	r3, [r7, #4]
 802149c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80214a0:	687b      	ldr	r3, [r7, #4]
 80214a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80214a6:	b29b      	uxth	r3, r3
 80214a8:	2b00      	cmp	r3, #0
 80214aa:	d107      	bne.n	80214bc <SPI_TxISR_16BIT+0x52>
  {
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80214ac:	687b      	ldr	r3, [r7, #4]
 80214ae:	681b      	ldr	r3, [r3, #0]
 80214b0:	691a      	ldr	r2, [r3, #16]
 80214b2:	687b      	ldr	r3, [r7, #4]
 80214b4:	681b      	ldr	r3, [r3, #0]
 80214b6:	f022 0202 	bic.w	r2, r2, #2
 80214ba:	611a      	str	r2, [r3, #16]
  }
}
 80214bc:	bf00      	nop
 80214be:	3714      	adds	r7, #20
 80214c0:	46bd      	mov	sp, r7
 80214c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80214c6:	4770      	bx	lr

080214c8 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 80214c8:	b480      	push	{r7}
 80214ca:	b083      	sub	sp, #12
 80214cc:	af00      	add	r7, sp, #0
 80214ce:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80214d0:	687b      	ldr	r3, [r7, #4]
 80214d2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80214d4:	687b      	ldr	r3, [r7, #4]
 80214d6:	681b      	ldr	r3, [r3, #0]
 80214d8:	6812      	ldr	r2, [r2, #0]
 80214da:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 80214dc:	687b      	ldr	r3, [r7, #4]
 80214de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80214e0:	1d1a      	adds	r2, r3, #4
 80214e2:	687b      	ldr	r3, [r7, #4]
 80214e4:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxXferCount--;
 80214e6:	687b      	ldr	r3, [r7, #4]
 80214e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80214ec:	b29b      	uxth	r3, r3
 80214ee:	3b01      	subs	r3, #1
 80214f0:	b29a      	uxth	r2, r3
 80214f2:	687b      	ldr	r3, [r7, #4]
 80214f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80214f8:	687b      	ldr	r3, [r7, #4]
 80214fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80214fe:	b29b      	uxth	r3, r3
 8021500:	2b00      	cmp	r3, #0
 8021502:	d107      	bne.n	8021514 <SPI_TxISR_32BIT+0x4c>
  {
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8021504:	687b      	ldr	r3, [r7, #4]
 8021506:	681b      	ldr	r3, [r3, #0]
 8021508:	691a      	ldr	r2, [r3, #16]
 802150a:	687b      	ldr	r3, [r7, #4]
 802150c:	681b      	ldr	r3, [r3, #0]
 802150e:	f022 0202 	bic.w	r2, r2, #2
 8021512:	611a      	str	r2, [r3, #16]
  }
}
 8021514:	bf00      	nop
 8021516:	370c      	adds	r7, #12
 8021518:	46bd      	mov	sp, r7
 802151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802151e:	4770      	bx	lr

08021520 <SPI_AbortTransfer>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTransfer(SPI_HandleTypeDef *hspi)
{
 8021520:	b480      	push	{r7}
 8021522:	b083      	sub	sp, #12
 8021524:	af00      	add	r7, sp, #0
 8021526:	6078      	str	r0, [r7, #4]
  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8021528:	687b      	ldr	r3, [r7, #4]
 802152a:	681b      	ldr	r3, [r3, #0]
 802152c:	681a      	ldr	r2, [r3, #0]
 802152e:	687b      	ldr	r3, [r7, #4]
 8021530:	681b      	ldr	r3, [r3, #0]
 8021532:	f022 0201 	bic.w	r2, r2, #1
 8021536:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8021538:	687b      	ldr	r3, [r7, #4]
 802153a:	681b      	ldr	r3, [r3, #0]
 802153c:	691b      	ldr	r3, [r3, #16]
 802153e:	687a      	ldr	r2, [r7, #4]
 8021540:	6812      	ldr	r2, [r2, #0]
 8021542:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8021546:	f023 0303 	bic.w	r3, r3, #3
 802154a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Clear the Status flags in the SR register */
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 802154c:	687b      	ldr	r3, [r7, #4]
 802154e:	681b      	ldr	r3, [r3, #0]
 8021550:	699a      	ldr	r2, [r3, #24]
 8021552:	687b      	ldr	r3, [r7, #4]
 8021554:	681b      	ldr	r3, [r3, #0]
 8021556:	f042 0208 	orr.w	r2, r2, #8
 802155a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 802155c:	687b      	ldr	r3, [r7, #4]
 802155e:	681b      	ldr	r3, [r3, #0]
 8021560:	699a      	ldr	r2, [r3, #24]
 8021562:	687b      	ldr	r3, [r7, #4]
 8021564:	681b      	ldr	r3, [r3, #0]
 8021566:	f042 0210 	orr.w	r2, r2, #16
 802156a:	619a      	str	r2, [r3, #24]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	681b      	ldr	r3, [r3, #0]
 8021570:	689a      	ldr	r2, [r3, #8]
 8021572:	687b      	ldr	r3, [r7, #4]
 8021574:	681b      	ldr	r3, [r3, #0]
 8021576:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 802157a:	609a      	str	r2, [r3, #8]

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 802157c:	687b      	ldr	r3, [r7, #4]
 802157e:	681b      	ldr	r3, [r3, #0]
 8021580:	699a      	ldr	r2, [r3, #24]
 8021582:	687b      	ldr	r3, [r7, #4]
 8021584:	681b      	ldr	r3, [r3, #0]
 8021586:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 802158a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_UDRFLAG(hspi);
 802158c:	687b      	ldr	r3, [r7, #4]
 802158e:	681b      	ldr	r3, [r3, #0]
 8021590:	699a      	ldr	r2, [r3, #24]
 8021592:	687b      	ldr	r3, [r7, #4]
 8021594:	681b      	ldr	r3, [r3, #0]
 8021596:	f042 0220 	orr.w	r2, r2, #32
 802159a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 802159c:	687b      	ldr	r3, [r7, #4]
 802159e:	681b      	ldr	r3, [r3, #0]
 80215a0:	699a      	ldr	r2, [r3, #24]
 80215a2:	687b      	ldr	r3, [r7, #4]
 80215a4:	681b      	ldr	r3, [r3, #0]
 80215a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80215aa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80215ac:	687b      	ldr	r3, [r7, #4]
 80215ae:	681b      	ldr	r3, [r3, #0]
 80215b0:	699a      	ldr	r2, [r3, #24]
 80215b2:	687b      	ldr	r3, [r7, #4]
 80215b4:	681b      	ldr	r3, [r3, #0]
 80215b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80215ba:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80215bc:	687b      	ldr	r3, [r7, #4]
 80215be:	681b      	ldr	r3, [r3, #0]
 80215c0:	699a      	ldr	r2, [r3, #24]
 80215c2:	687b      	ldr	r3, [r7, #4]
 80215c4:	681b      	ldr	r3, [r3, #0]
 80215c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80215ca:	619a      	str	r2, [r3, #24]

#if (USE_SPI_CRC != 0U)
  __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
#endif /* USE_SPI_CRC */

  hspi->TxXferCount = (uint16_t)0UL;
 80215cc:	687b      	ldr	r3, [r7, #4]
 80215ce:	2200      	movs	r2, #0
 80215d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 80215d4:	687b      	ldr	r3, [r7, #4]
 80215d6:	2200      	movs	r2, #0
 80215d8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80215dc:	bf00      	nop
 80215de:	370c      	adds	r7, #12
 80215e0:	46bd      	mov	sp, r7
 80215e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80215e6:	4770      	bx	lr

080215e8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80215e8:	b480      	push	{r7}
 80215ea:	b085      	sub	sp, #20
 80215ec:	af00      	add	r7, sp, #0
 80215ee:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80215f0:	687b      	ldr	r3, [r7, #4]
 80215f2:	681b      	ldr	r3, [r3, #0]
 80215f4:	695b      	ldr	r3, [r3, #20]
 80215f6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80215f8:	687b      	ldr	r3, [r7, #4]
 80215fa:	681b      	ldr	r3, [r3, #0]
 80215fc:	699a      	ldr	r2, [r3, #24]
 80215fe:	687b      	ldr	r3, [r7, #4]
 8021600:	681b      	ldr	r3, [r3, #0]
 8021602:	f042 0208 	orr.w	r2, r2, #8
 8021606:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8021608:	687b      	ldr	r3, [r7, #4]
 802160a:	681b      	ldr	r3, [r3, #0]
 802160c:	699a      	ldr	r2, [r3, #24]
 802160e:	687b      	ldr	r3, [r7, #4]
 8021610:	681b      	ldr	r3, [r3, #0]
 8021612:	f042 0210 	orr.w	r2, r2, #16
 8021616:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8021618:	687b      	ldr	r3, [r7, #4]
 802161a:	681b      	ldr	r3, [r3, #0]
 802161c:	681a      	ldr	r2, [r3, #0]
 802161e:	687b      	ldr	r3, [r7, #4]
 8021620:	681b      	ldr	r3, [r3, #0]
 8021622:	f022 0201 	bic.w	r2, r2, #1
 8021626:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8021628:	687b      	ldr	r3, [r7, #4]
 802162a:	681b      	ldr	r3, [r3, #0]
 802162c:	691b      	ldr	r3, [r3, #16]
 802162e:	687a      	ldr	r2, [r7, #4]
 8021630:	6812      	ldr	r2, [r2, #0]
 8021632:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 8021636:	f023 0303 	bic.w	r3, r3, #3
 802163a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 802163c:	687b      	ldr	r3, [r7, #4]
 802163e:	681b      	ldr	r3, [r3, #0]
 8021640:	689a      	ldr	r2, [r3, #8]
 8021642:	687b      	ldr	r3, [r7, #4]
 8021644:	681b      	ldr	r3, [r3, #0]
 8021646:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 802164a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 802164c:	687b      	ldr	r3, [r7, #4]
 802164e:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8021652:	b2db      	uxtb	r3, r3
 8021654:	2b04      	cmp	r3, #4
 8021656:	d014      	beq.n	8021682 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8021658:	68fb      	ldr	r3, [r7, #12]
 802165a:	f003 0320 	and.w	r3, r3, #32
 802165e:	2b00      	cmp	r3, #0
 8021660:	d00f      	beq.n	8021682 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8021662:	687b      	ldr	r3, [r7, #4]
 8021664:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8021668:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 802166c:	687b      	ldr	r3, [r7, #4]
 802166e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8021672:	687b      	ldr	r3, [r7, #4]
 8021674:	681b      	ldr	r3, [r3, #0]
 8021676:	699a      	ldr	r2, [r3, #24]
 8021678:	687b      	ldr	r3, [r7, #4]
 802167a:	681b      	ldr	r3, [r3, #0]
 802167c:	f042 0220 	orr.w	r2, r2, #32
 8021680:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8021682:	687b      	ldr	r3, [r7, #4]
 8021684:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8021688:	b2db      	uxtb	r3, r3
 802168a:	2b03      	cmp	r3, #3
 802168c:	d014      	beq.n	80216b8 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 802168e:	68fb      	ldr	r3, [r7, #12]
 8021690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8021694:	2b00      	cmp	r3, #0
 8021696:	d00f      	beq.n	80216b8 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8021698:	687b      	ldr	r3, [r7, #4]
 802169a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802169e:	f043 0204 	orr.w	r2, r3, #4
 80216a2:	687b      	ldr	r3, [r7, #4]
 80216a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80216a8:	687b      	ldr	r3, [r7, #4]
 80216aa:	681b      	ldr	r3, [r3, #0]
 80216ac:	699a      	ldr	r2, [r3, #24]
 80216ae:	687b      	ldr	r3, [r7, #4]
 80216b0:	681b      	ldr	r3, [r3, #0]
 80216b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80216b6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80216b8:	68fb      	ldr	r3, [r7, #12]
 80216ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80216be:	2b00      	cmp	r3, #0
 80216c0:	d00f      	beq.n	80216e2 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80216c2:	687b      	ldr	r3, [r7, #4]
 80216c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80216c8:	f043 0201 	orr.w	r2, r3, #1
 80216cc:	687b      	ldr	r3, [r7, #4]
 80216ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80216d2:	687b      	ldr	r3, [r7, #4]
 80216d4:	681b      	ldr	r3, [r3, #0]
 80216d6:	699a      	ldr	r2, [r3, #24]
 80216d8:	687b      	ldr	r3, [r7, #4]
 80216da:	681b      	ldr	r3, [r3, #0]
 80216dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80216e0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80216e2:	68fb      	ldr	r3, [r7, #12]
 80216e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80216e8:	2b00      	cmp	r3, #0
 80216ea:	d00f      	beq.n	802170c <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80216ec:	687b      	ldr	r3, [r7, #4]
 80216ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80216f2:	f043 0208 	orr.w	r2, r3, #8
 80216f6:	687b      	ldr	r3, [r7, #4]
 80216f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80216fc:	687b      	ldr	r3, [r7, #4]
 80216fe:	681b      	ldr	r3, [r3, #0]
 8021700:	699a      	ldr	r2, [r3, #24]
 8021702:	687b      	ldr	r3, [r7, #4]
 8021704:	681b      	ldr	r3, [r3, #0]
 8021706:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 802170a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 802170c:	687b      	ldr	r3, [r7, #4]
 802170e:	2200      	movs	r2, #0
 8021710:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 8021714:	687b      	ldr	r3, [r7, #4]
 8021716:	2200      	movs	r2, #0
 8021718:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 802171c:	bf00      	nop
 802171e:	3714      	adds	r7, #20
 8021720:	46bd      	mov	sp, r7
 8021722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021726:	4770      	bx	lr

08021728 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8021728:	b580      	push	{r7, lr}
 802172a:	b084      	sub	sp, #16
 802172c:	af00      	add	r7, sp, #0
 802172e:	60f8      	str	r0, [r7, #12]
 8021730:	60b9      	str	r1, [r7, #8]
 8021732:	603b      	str	r3, [r7, #0]
 8021734:	4613      	mov	r3, r2
 8021736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8021738:	e010      	b.n	802175c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 802173a:	f7ef fae7 	bl	8010d0c <HAL_GetTick>
 802173e:	4602      	mov	r2, r0
 8021740:	69bb      	ldr	r3, [r7, #24]
 8021742:	1ad3      	subs	r3, r2, r3
 8021744:	683a      	ldr	r2, [r7, #0]
 8021746:	429a      	cmp	r2, r3
 8021748:	d803      	bhi.n	8021752 <SPI_WaitOnFlagUntilTimeout+0x2a>
 802174a:	683b      	ldr	r3, [r7, #0]
 802174c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8021750:	d102      	bne.n	8021758 <SPI_WaitOnFlagUntilTimeout+0x30>
 8021752:	683b      	ldr	r3, [r7, #0]
 8021754:	2b00      	cmp	r3, #0
 8021756:	d101      	bne.n	802175c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8021758:	2303      	movs	r3, #3
 802175a:	e00f      	b.n	802177c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 802175c:	68fb      	ldr	r3, [r7, #12]
 802175e:	681b      	ldr	r3, [r3, #0]
 8021760:	695a      	ldr	r2, [r3, #20]
 8021762:	68bb      	ldr	r3, [r7, #8]
 8021764:	4013      	ands	r3, r2
 8021766:	68ba      	ldr	r2, [r7, #8]
 8021768:	429a      	cmp	r2, r3
 802176a:	bf0c      	ite	eq
 802176c:	2301      	moveq	r3, #1
 802176e:	2300      	movne	r3, #0
 8021770:	b2db      	uxtb	r3, r3
 8021772:	461a      	mov	r2, r3
 8021774:	79fb      	ldrb	r3, [r7, #7]
 8021776:	429a      	cmp	r2, r3
 8021778:	d0df      	beq.n	802173a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 802177a:	2300      	movs	r3, #0
}
 802177c:	4618      	mov	r0, r3
 802177e:	3710      	adds	r7, #16
 8021780:	46bd      	mov	sp, r7
 8021782:	bd80      	pop	{r7, pc}

08021784 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8021784:	b480      	push	{r7}
 8021786:	b085      	sub	sp, #20
 8021788:	af00      	add	r7, sp, #0
 802178a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 802178c:	687b      	ldr	r3, [r7, #4]
 802178e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021790:	095b      	lsrs	r3, r3, #5
 8021792:	3301      	adds	r3, #1
 8021794:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8021796:	687b      	ldr	r3, [r7, #4]
 8021798:	68db      	ldr	r3, [r3, #12]
 802179a:	3301      	adds	r3, #1
 802179c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 802179e:	68bb      	ldr	r3, [r7, #8]
 80217a0:	3307      	adds	r3, #7
 80217a2:	08db      	lsrs	r3, r3, #3
 80217a4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80217a6:	68bb      	ldr	r3, [r7, #8]
 80217a8:	68fa      	ldr	r2, [r7, #12]
 80217aa:	fb02 f303 	mul.w	r3, r2, r3
}
 80217ae:	4618      	mov	r0, r3
 80217b0:	3714      	adds	r7, #20
 80217b2:	46bd      	mov	sp, r7
 80217b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80217b8:	4770      	bx	lr

080217ba <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 80217ba:	b480      	push	{r7}
 80217bc:	b083      	sub	sp, #12
 80217be:	af00      	add	r7, sp, #0
 80217c0:	6078      	str	r0, [r7, #4]
 80217c2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 80217c4:	687b      	ldr	r3, [r7, #4]
 80217c6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80217ca:	b2db      	uxtb	r3, r3
 80217cc:	2b01      	cmp	r3, #1
 80217ce:	d12e      	bne.n	802182e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 80217d0:	687b      	ldr	r3, [r7, #4]
 80217d2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80217d6:	2b01      	cmp	r3, #1
 80217d8:	d101      	bne.n	80217de <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 80217da:	2302      	movs	r3, #2
 80217dc:	e028      	b.n	8021830 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 80217de:	687b      	ldr	r3, [r7, #4]
 80217e0:	2201      	movs	r2, #1
 80217e2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 80217e6:	687b      	ldr	r3, [r7, #4]
 80217e8:	2202      	movs	r2, #2
 80217ea:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 80217ee:	687b      	ldr	r3, [r7, #4]
 80217f0:	681b      	ldr	r3, [r3, #0]
 80217f2:	681a      	ldr	r2, [r3, #0]
 80217f4:	687b      	ldr	r3, [r7, #4]
 80217f6:	681b      	ldr	r3, [r3, #0]
 80217f8:	f022 0201 	bic.w	r2, r2, #1
 80217fc:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80217fe:	683b      	ldr	r3, [r7, #0]
 8021800:	681a      	ldr	r2, [r3, #0]
 8021802:	683b      	ldr	r3, [r7, #0]
 8021804:	685b      	ldr	r3, [r3, #4]
 8021806:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 802180a:	ea42 0103 	orr.w	r1, r2, r3
 802180e:	683b      	ldr	r3, [r7, #0]
 8021810:	689a      	ldr	r2, [r3, #8]
 8021812:	687b      	ldr	r3, [r7, #4]
 8021814:	681b      	ldr	r3, [r3, #0]
 8021816:	430a      	orrs	r2, r1
 8021818:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 802181a:	687b      	ldr	r3, [r7, #4]
 802181c:	2201      	movs	r2, #1
 802181e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8021822:	687b      	ldr	r3, [r7, #4]
 8021824:	2200      	movs	r2, #0
 8021826:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 802182a:	2300      	movs	r3, #0
 802182c:	e000      	b.n	8021830 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 802182e:	2301      	movs	r3, #1
  }
}
 8021830:	4618      	mov	r0, r3
 8021832:	370c      	adds	r7, #12
 8021834:	46bd      	mov	sp, r7
 8021836:	f85d 7b04 	ldr.w	r7, [sp], #4
 802183a:	4770      	bx	lr

0802183c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 802183c:	b580      	push	{r7, lr}
 802183e:	b082      	sub	sp, #8
 8021840:	af00      	add	r7, sp, #0
 8021842:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8021844:	687b      	ldr	r3, [r7, #4]
 8021846:	2b00      	cmp	r3, #0
 8021848:	d101      	bne.n	802184e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 802184a:	2301      	movs	r3, #1
 802184c:	e049      	b.n	80218e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 802184e:	687b      	ldr	r3, [r7, #4]
 8021850:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8021854:	b2db      	uxtb	r3, r3
 8021856:	2b00      	cmp	r3, #0
 8021858:	d106      	bne.n	8021868 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 802185a:	687b      	ldr	r3, [r7, #4]
 802185c:	2200      	movs	r2, #0
 802185e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8021862:	6878      	ldr	r0, [r7, #4]
 8021864:	f7ee ffc4 	bl	80107f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021868:	687b      	ldr	r3, [r7, #4]
 802186a:	2202      	movs	r2, #2
 802186c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8021870:	687b      	ldr	r3, [r7, #4]
 8021872:	681a      	ldr	r2, [r3, #0]
 8021874:	687b      	ldr	r3, [r7, #4]
 8021876:	3304      	adds	r3, #4
 8021878:	4619      	mov	r1, r3
 802187a:	4610      	mov	r0, r2
 802187c:	f001 fb3c 	bl	8022ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8021880:	687b      	ldr	r3, [r7, #4]
 8021882:	2201      	movs	r2, #1
 8021884:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8021888:	687b      	ldr	r3, [r7, #4]
 802188a:	2201      	movs	r2, #1
 802188c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8021890:	687b      	ldr	r3, [r7, #4]
 8021892:	2201      	movs	r2, #1
 8021894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8021898:	687b      	ldr	r3, [r7, #4]
 802189a:	2201      	movs	r2, #1
 802189c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80218a0:	687b      	ldr	r3, [r7, #4]
 80218a2:	2201      	movs	r2, #1
 80218a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80218a8:	687b      	ldr	r3, [r7, #4]
 80218aa:	2201      	movs	r2, #1
 80218ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80218b0:	687b      	ldr	r3, [r7, #4]
 80218b2:	2201      	movs	r2, #1
 80218b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80218b8:	687b      	ldr	r3, [r7, #4]
 80218ba:	2201      	movs	r2, #1
 80218bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80218c0:	687b      	ldr	r3, [r7, #4]
 80218c2:	2201      	movs	r2, #1
 80218c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80218c8:	687b      	ldr	r3, [r7, #4]
 80218ca:	2201      	movs	r2, #1
 80218cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80218d0:	687b      	ldr	r3, [r7, #4]
 80218d2:	2201      	movs	r2, #1
 80218d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80218d8:	687b      	ldr	r3, [r7, #4]
 80218da:	2201      	movs	r2, #1
 80218dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80218e0:	2300      	movs	r3, #0
}
 80218e2:	4618      	mov	r0, r3
 80218e4:	3708      	adds	r7, #8
 80218e6:	46bd      	mov	sp, r7
 80218e8:	bd80      	pop	{r7, pc}

080218ea <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80218ea:	b480      	push	{r7}
 80218ec:	b083      	sub	sp, #12
 80218ee:	af00      	add	r7, sp, #0
 80218f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80218f2:	687b      	ldr	r3, [r7, #4]
 80218f4:	681b      	ldr	r3, [r3, #0]
 80218f6:	6a1a      	ldr	r2, [r3, #32]
 80218f8:	f241 1311 	movw	r3, #4369	@ 0x1111
 80218fc:	4013      	ands	r3, r2
 80218fe:	2b00      	cmp	r3, #0
 8021900:	d10f      	bne.n	8021922 <HAL_TIM_Base_Stop+0x38>
 8021902:	687b      	ldr	r3, [r7, #4]
 8021904:	681b      	ldr	r3, [r3, #0]
 8021906:	6a1a      	ldr	r2, [r3, #32]
 8021908:	f244 4344 	movw	r3, #17476	@ 0x4444
 802190c:	4013      	ands	r3, r2
 802190e:	2b00      	cmp	r3, #0
 8021910:	d107      	bne.n	8021922 <HAL_TIM_Base_Stop+0x38>
 8021912:	687b      	ldr	r3, [r7, #4]
 8021914:	681b      	ldr	r3, [r3, #0]
 8021916:	681a      	ldr	r2, [r3, #0]
 8021918:	687b      	ldr	r3, [r7, #4]
 802191a:	681b      	ldr	r3, [r3, #0]
 802191c:	f022 0201 	bic.w	r2, r2, #1
 8021920:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8021922:	687b      	ldr	r3, [r7, #4]
 8021924:	2201      	movs	r2, #1
 8021926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 802192a:	2300      	movs	r3, #0
}
 802192c:	4618      	mov	r0, r3
 802192e:	370c      	adds	r7, #12
 8021930:	46bd      	mov	sp, r7
 8021932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021936:	4770      	bx	lr

08021938 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8021938:	b480      	push	{r7}
 802193a:	b085      	sub	sp, #20
 802193c:	af00      	add	r7, sp, #0
 802193e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8021940:	687b      	ldr	r3, [r7, #4]
 8021942:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8021946:	b2db      	uxtb	r3, r3
 8021948:	2b01      	cmp	r3, #1
 802194a:	d001      	beq.n	8021950 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 802194c:	2301      	movs	r3, #1
 802194e:	e072      	b.n	8021a36 <HAL_TIM_Base_Start_IT+0xfe>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021950:	687b      	ldr	r3, [r7, #4]
 8021952:	2202      	movs	r2, #2
 8021954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8021958:	687b      	ldr	r3, [r7, #4]
 802195a:	681b      	ldr	r3, [r3, #0]
 802195c:	68da      	ldr	r2, [r3, #12]
 802195e:	687b      	ldr	r3, [r7, #4]
 8021960:	681b      	ldr	r3, [r3, #0]
 8021962:	f042 0201 	orr.w	r2, r2, #1
 8021966:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8021968:	687b      	ldr	r3, [r7, #4]
 802196a:	681b      	ldr	r3, [r3, #0]
 802196c:	4a35      	ldr	r2, [pc, #212]	@ (8021a44 <HAL_TIM_Base_Start_IT+0x10c>)
 802196e:	4293      	cmp	r3, r2
 8021970:	d040      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 8021972:	687b      	ldr	r3, [r7, #4]
 8021974:	681b      	ldr	r3, [r3, #0]
 8021976:	4a34      	ldr	r2, [pc, #208]	@ (8021a48 <HAL_TIM_Base_Start_IT+0x110>)
 8021978:	4293      	cmp	r3, r2
 802197a:	d03b      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 802197c:	687b      	ldr	r3, [r7, #4]
 802197e:	681b      	ldr	r3, [r3, #0]
 8021980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8021984:	d036      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 8021986:	687b      	ldr	r3, [r7, #4]
 8021988:	681b      	ldr	r3, [r3, #0]
 802198a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 802198e:	d031      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 8021990:	687b      	ldr	r3, [r7, #4]
 8021992:	681b      	ldr	r3, [r3, #0]
 8021994:	4a2d      	ldr	r2, [pc, #180]	@ (8021a4c <HAL_TIM_Base_Start_IT+0x114>)
 8021996:	4293      	cmp	r3, r2
 8021998:	d02c      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 802199a:	687b      	ldr	r3, [r7, #4]
 802199c:	681b      	ldr	r3, [r3, #0]
 802199e:	4a2c      	ldr	r2, [pc, #176]	@ (8021a50 <HAL_TIM_Base_Start_IT+0x118>)
 80219a0:	4293      	cmp	r3, r2
 80219a2:	d027      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219a4:	687b      	ldr	r3, [r7, #4]
 80219a6:	681b      	ldr	r3, [r3, #0]
 80219a8:	4a2a      	ldr	r2, [pc, #168]	@ (8021a54 <HAL_TIM_Base_Start_IT+0x11c>)
 80219aa:	4293      	cmp	r3, r2
 80219ac:	d022      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219ae:	687b      	ldr	r3, [r7, #4]
 80219b0:	681b      	ldr	r3, [r3, #0]
 80219b2:	4a29      	ldr	r2, [pc, #164]	@ (8021a58 <HAL_TIM_Base_Start_IT+0x120>)
 80219b4:	4293      	cmp	r3, r2
 80219b6:	d01d      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219b8:	687b      	ldr	r3, [r7, #4]
 80219ba:	681b      	ldr	r3, [r3, #0]
 80219bc:	4a27      	ldr	r2, [pc, #156]	@ (8021a5c <HAL_TIM_Base_Start_IT+0x124>)
 80219be:	4293      	cmp	r3, r2
 80219c0:	d018      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219c2:	687b      	ldr	r3, [r7, #4]
 80219c4:	681b      	ldr	r3, [r3, #0]
 80219c6:	4a26      	ldr	r2, [pc, #152]	@ (8021a60 <HAL_TIM_Base_Start_IT+0x128>)
 80219c8:	4293      	cmp	r3, r2
 80219ca:	d013      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219cc:	687b      	ldr	r3, [r7, #4]
 80219ce:	681b      	ldr	r3, [r3, #0]
 80219d0:	4a24      	ldr	r2, [pc, #144]	@ (8021a64 <HAL_TIM_Base_Start_IT+0x12c>)
 80219d2:	4293      	cmp	r3, r2
 80219d4:	d00e      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219d6:	687b      	ldr	r3, [r7, #4]
 80219d8:	681b      	ldr	r3, [r3, #0]
 80219da:	4a23      	ldr	r2, [pc, #140]	@ (8021a68 <HAL_TIM_Base_Start_IT+0x130>)
 80219dc:	4293      	cmp	r3, r2
 80219de:	d009      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219e0:	687b      	ldr	r3, [r7, #4]
 80219e2:	681b      	ldr	r3, [r3, #0]
 80219e4:	4a21      	ldr	r2, [pc, #132]	@ (8021a6c <HAL_TIM_Base_Start_IT+0x134>)
 80219e6:	4293      	cmp	r3, r2
 80219e8:	d004      	beq.n	80219f4 <HAL_TIM_Base_Start_IT+0xbc>
 80219ea:	687b      	ldr	r3, [r7, #4]
 80219ec:	681b      	ldr	r3, [r3, #0]
 80219ee:	4a20      	ldr	r2, [pc, #128]	@ (8021a70 <HAL_TIM_Base_Start_IT+0x138>)
 80219f0:	4293      	cmp	r3, r2
 80219f2:	d115      	bne.n	8021a20 <HAL_TIM_Base_Start_IT+0xe8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80219f4:	687b      	ldr	r3, [r7, #4]
 80219f6:	681b      	ldr	r3, [r3, #0]
 80219f8:	689a      	ldr	r2, [r3, #8]
 80219fa:	4b1e      	ldr	r3, [pc, #120]	@ (8021a74 <HAL_TIM_Base_Start_IT+0x13c>)
 80219fc:	4013      	ands	r3, r2
 80219fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021a00:	68fb      	ldr	r3, [r7, #12]
 8021a02:	2b06      	cmp	r3, #6
 8021a04:	d015      	beq.n	8021a32 <HAL_TIM_Base_Start_IT+0xfa>
 8021a06:	68fb      	ldr	r3, [r7, #12]
 8021a08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8021a0c:	d011      	beq.n	8021a32 <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8021a0e:	687b      	ldr	r3, [r7, #4]
 8021a10:	681b      	ldr	r3, [r3, #0]
 8021a12:	681a      	ldr	r2, [r3, #0]
 8021a14:	687b      	ldr	r3, [r7, #4]
 8021a16:	681b      	ldr	r3, [r3, #0]
 8021a18:	f042 0201 	orr.w	r2, r2, #1
 8021a1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021a1e:	e008      	b.n	8021a32 <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8021a20:	687b      	ldr	r3, [r7, #4]
 8021a22:	681b      	ldr	r3, [r3, #0]
 8021a24:	681a      	ldr	r2, [r3, #0]
 8021a26:	687b      	ldr	r3, [r7, #4]
 8021a28:	681b      	ldr	r3, [r3, #0]
 8021a2a:	f042 0201 	orr.w	r2, r2, #1
 8021a2e:	601a      	str	r2, [r3, #0]
 8021a30:	e000      	b.n	8021a34 <HAL_TIM_Base_Start_IT+0xfc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021a32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8021a34:	2300      	movs	r3, #0
}
 8021a36:	4618      	mov	r0, r3
 8021a38:	3714      	adds	r7, #20
 8021a3a:	46bd      	mov	sp, r7
 8021a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a40:	4770      	bx	lr
 8021a42:	bf00      	nop
 8021a44:	40012c00 	.word	0x40012c00
 8021a48:	50012c00 	.word	0x50012c00
 8021a4c:	40000400 	.word	0x40000400
 8021a50:	50000400 	.word	0x50000400
 8021a54:	40000800 	.word	0x40000800
 8021a58:	50000800 	.word	0x50000800
 8021a5c:	40000c00 	.word	0x40000c00
 8021a60:	50000c00 	.word	0x50000c00
 8021a64:	40013400 	.word	0x40013400
 8021a68:	50013400 	.word	0x50013400
 8021a6c:	40014000 	.word	0x40014000
 8021a70:	50014000 	.word	0x50014000
 8021a74:	00010007 	.word	0x00010007

08021a78 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8021a78:	b480      	push	{r7}
 8021a7a:	b083      	sub	sp, #12
 8021a7c:	af00      	add	r7, sp, #0
 8021a7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8021a80:	687b      	ldr	r3, [r7, #4]
 8021a82:	681b      	ldr	r3, [r3, #0]
 8021a84:	68da      	ldr	r2, [r3, #12]
 8021a86:	687b      	ldr	r3, [r7, #4]
 8021a88:	681b      	ldr	r3, [r3, #0]
 8021a8a:	f022 0201 	bic.w	r2, r2, #1
 8021a8e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8021a90:	687b      	ldr	r3, [r7, #4]
 8021a92:	681b      	ldr	r3, [r3, #0]
 8021a94:	6a1a      	ldr	r2, [r3, #32]
 8021a96:	f241 1311 	movw	r3, #4369	@ 0x1111
 8021a9a:	4013      	ands	r3, r2
 8021a9c:	2b00      	cmp	r3, #0
 8021a9e:	d10f      	bne.n	8021ac0 <HAL_TIM_Base_Stop_IT+0x48>
 8021aa0:	687b      	ldr	r3, [r7, #4]
 8021aa2:	681b      	ldr	r3, [r3, #0]
 8021aa4:	6a1a      	ldr	r2, [r3, #32]
 8021aa6:	f244 4344 	movw	r3, #17476	@ 0x4444
 8021aaa:	4013      	ands	r3, r2
 8021aac:	2b00      	cmp	r3, #0
 8021aae:	d107      	bne.n	8021ac0 <HAL_TIM_Base_Stop_IT+0x48>
 8021ab0:	687b      	ldr	r3, [r7, #4]
 8021ab2:	681b      	ldr	r3, [r3, #0]
 8021ab4:	681a      	ldr	r2, [r3, #0]
 8021ab6:	687b      	ldr	r3, [r7, #4]
 8021ab8:	681b      	ldr	r3, [r3, #0]
 8021aba:	f022 0201 	bic.w	r2, r2, #1
 8021abe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8021ac0:	687b      	ldr	r3, [r7, #4]
 8021ac2:	2201      	movs	r2, #1
 8021ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8021ac8:	2300      	movs	r3, #0
}
 8021aca:	4618      	mov	r0, r3
 8021acc:	370c      	adds	r7, #12
 8021ace:	46bd      	mov	sp, r7
 8021ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021ad4:	4770      	bx	lr

08021ad6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8021ad6:	b580      	push	{r7, lr}
 8021ad8:	b082      	sub	sp, #8
 8021ada:	af00      	add	r7, sp, #0
 8021adc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8021ade:	687b      	ldr	r3, [r7, #4]
 8021ae0:	2b00      	cmp	r3, #0
 8021ae2:	d101      	bne.n	8021ae8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8021ae4:	2301      	movs	r3, #1
 8021ae6:	e049      	b.n	8021b7c <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8021ae8:	687b      	ldr	r3, [r7, #4]
 8021aea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8021aee:	b2db      	uxtb	r3, r3
 8021af0:	2b00      	cmp	r3, #0
 8021af2:	d106      	bne.n	8021b02 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8021af4:	687b      	ldr	r3, [r7, #4]
 8021af6:	2200      	movs	r2, #0
 8021af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8021afc:	6878      	ldr	r0, [r7, #4]
 8021afe:	f000 f841 	bl	8021b84 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8021b02:	687b      	ldr	r3, [r7, #4]
 8021b04:	2202      	movs	r2, #2
 8021b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8021b0a:	687b      	ldr	r3, [r7, #4]
 8021b0c:	681a      	ldr	r2, [r3, #0]
 8021b0e:	687b      	ldr	r3, [r7, #4]
 8021b10:	3304      	adds	r3, #4
 8021b12:	4619      	mov	r1, r3
 8021b14:	4610      	mov	r0, r2
 8021b16:	f001 f9ef 	bl	8022ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8021b1a:	687b      	ldr	r3, [r7, #4]
 8021b1c:	2201      	movs	r2, #1
 8021b1e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8021b22:	687b      	ldr	r3, [r7, #4]
 8021b24:	2201      	movs	r2, #1
 8021b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8021b2a:	687b      	ldr	r3, [r7, #4]
 8021b2c:	2201      	movs	r2, #1
 8021b2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8021b32:	687b      	ldr	r3, [r7, #4]
 8021b34:	2201      	movs	r2, #1
 8021b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8021b3a:	687b      	ldr	r3, [r7, #4]
 8021b3c:	2201      	movs	r2, #1
 8021b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8021b42:	687b      	ldr	r3, [r7, #4]
 8021b44:	2201      	movs	r2, #1
 8021b46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8021b4a:	687b      	ldr	r3, [r7, #4]
 8021b4c:	2201      	movs	r2, #1
 8021b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8021b52:	687b      	ldr	r3, [r7, #4]
 8021b54:	2201      	movs	r2, #1
 8021b56:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8021b5a:	687b      	ldr	r3, [r7, #4]
 8021b5c:	2201      	movs	r2, #1
 8021b5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8021b62:	687b      	ldr	r3, [r7, #4]
 8021b64:	2201      	movs	r2, #1
 8021b66:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8021b6a:	687b      	ldr	r3, [r7, #4]
 8021b6c:	2201      	movs	r2, #1
 8021b6e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8021b72:	687b      	ldr	r3, [r7, #4]
 8021b74:	2201      	movs	r2, #1
 8021b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8021b7a:	2300      	movs	r3, #0
}
 8021b7c:	4618      	mov	r0, r3
 8021b7e:	3708      	adds	r7, #8
 8021b80:	46bd      	mov	sp, r7
 8021b82:	bd80      	pop	{r7, pc}

08021b84 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8021b84:	b480      	push	{r7}
 8021b86:	b083      	sub	sp, #12
 8021b88:	af00      	add	r7, sp, #0
 8021b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8021b8c:	bf00      	nop
 8021b8e:	370c      	adds	r7, #12
 8021b90:	46bd      	mov	sp, r7
 8021b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021b96:	4770      	bx	lr

08021b98 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8021b98:	b580      	push	{r7, lr}
 8021b9a:	b084      	sub	sp, #16
 8021b9c:	af00      	add	r7, sp, #0
 8021b9e:	6078      	str	r0, [r7, #4]
 8021ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8021ba2:	2300      	movs	r3, #0
 8021ba4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8021ba6:	683b      	ldr	r3, [r7, #0]
 8021ba8:	2b00      	cmp	r3, #0
 8021baa:	d109      	bne.n	8021bc0 <HAL_TIM_OC_Start_IT+0x28>
 8021bac:	687b      	ldr	r3, [r7, #4]
 8021bae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8021bb2:	b2db      	uxtb	r3, r3
 8021bb4:	2b01      	cmp	r3, #1
 8021bb6:	bf14      	ite	ne
 8021bb8:	2301      	movne	r3, #1
 8021bba:	2300      	moveq	r3, #0
 8021bbc:	b2db      	uxtb	r3, r3
 8021bbe:	e03c      	b.n	8021c3a <HAL_TIM_OC_Start_IT+0xa2>
 8021bc0:	683b      	ldr	r3, [r7, #0]
 8021bc2:	2b04      	cmp	r3, #4
 8021bc4:	d109      	bne.n	8021bda <HAL_TIM_OC_Start_IT+0x42>
 8021bc6:	687b      	ldr	r3, [r7, #4]
 8021bc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8021bcc:	b2db      	uxtb	r3, r3
 8021bce:	2b01      	cmp	r3, #1
 8021bd0:	bf14      	ite	ne
 8021bd2:	2301      	movne	r3, #1
 8021bd4:	2300      	moveq	r3, #0
 8021bd6:	b2db      	uxtb	r3, r3
 8021bd8:	e02f      	b.n	8021c3a <HAL_TIM_OC_Start_IT+0xa2>
 8021bda:	683b      	ldr	r3, [r7, #0]
 8021bdc:	2b08      	cmp	r3, #8
 8021bde:	d109      	bne.n	8021bf4 <HAL_TIM_OC_Start_IT+0x5c>
 8021be0:	687b      	ldr	r3, [r7, #4]
 8021be2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8021be6:	b2db      	uxtb	r3, r3
 8021be8:	2b01      	cmp	r3, #1
 8021bea:	bf14      	ite	ne
 8021bec:	2301      	movne	r3, #1
 8021bee:	2300      	moveq	r3, #0
 8021bf0:	b2db      	uxtb	r3, r3
 8021bf2:	e022      	b.n	8021c3a <HAL_TIM_OC_Start_IT+0xa2>
 8021bf4:	683b      	ldr	r3, [r7, #0]
 8021bf6:	2b0c      	cmp	r3, #12
 8021bf8:	d109      	bne.n	8021c0e <HAL_TIM_OC_Start_IT+0x76>
 8021bfa:	687b      	ldr	r3, [r7, #4]
 8021bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8021c00:	b2db      	uxtb	r3, r3
 8021c02:	2b01      	cmp	r3, #1
 8021c04:	bf14      	ite	ne
 8021c06:	2301      	movne	r3, #1
 8021c08:	2300      	moveq	r3, #0
 8021c0a:	b2db      	uxtb	r3, r3
 8021c0c:	e015      	b.n	8021c3a <HAL_TIM_OC_Start_IT+0xa2>
 8021c0e:	683b      	ldr	r3, [r7, #0]
 8021c10:	2b10      	cmp	r3, #16
 8021c12:	d109      	bne.n	8021c28 <HAL_TIM_OC_Start_IT+0x90>
 8021c14:	687b      	ldr	r3, [r7, #4]
 8021c16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8021c1a:	b2db      	uxtb	r3, r3
 8021c1c:	2b01      	cmp	r3, #1
 8021c1e:	bf14      	ite	ne
 8021c20:	2301      	movne	r3, #1
 8021c22:	2300      	moveq	r3, #0
 8021c24:	b2db      	uxtb	r3, r3
 8021c26:	e008      	b.n	8021c3a <HAL_TIM_OC_Start_IT+0xa2>
 8021c28:	687b      	ldr	r3, [r7, #4]
 8021c2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8021c2e:	b2db      	uxtb	r3, r3
 8021c30:	2b01      	cmp	r3, #1
 8021c32:	bf14      	ite	ne
 8021c34:	2301      	movne	r3, #1
 8021c36:	2300      	moveq	r3, #0
 8021c38:	b2db      	uxtb	r3, r3
 8021c3a:	2b00      	cmp	r3, #0
 8021c3c:	d001      	beq.n	8021c42 <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8021c3e:	2301      	movs	r3, #1
 8021c40:	e124      	b.n	8021e8c <HAL_TIM_OC_Start_IT+0x2f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8021c42:	683b      	ldr	r3, [r7, #0]
 8021c44:	2b00      	cmp	r3, #0
 8021c46:	d104      	bne.n	8021c52 <HAL_TIM_OC_Start_IT+0xba>
 8021c48:	687b      	ldr	r3, [r7, #4]
 8021c4a:	2202      	movs	r2, #2
 8021c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8021c50:	e023      	b.n	8021c9a <HAL_TIM_OC_Start_IT+0x102>
 8021c52:	683b      	ldr	r3, [r7, #0]
 8021c54:	2b04      	cmp	r3, #4
 8021c56:	d104      	bne.n	8021c62 <HAL_TIM_OC_Start_IT+0xca>
 8021c58:	687b      	ldr	r3, [r7, #4]
 8021c5a:	2202      	movs	r2, #2
 8021c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8021c60:	e01b      	b.n	8021c9a <HAL_TIM_OC_Start_IT+0x102>
 8021c62:	683b      	ldr	r3, [r7, #0]
 8021c64:	2b08      	cmp	r3, #8
 8021c66:	d104      	bne.n	8021c72 <HAL_TIM_OC_Start_IT+0xda>
 8021c68:	687b      	ldr	r3, [r7, #4]
 8021c6a:	2202      	movs	r2, #2
 8021c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8021c70:	e013      	b.n	8021c9a <HAL_TIM_OC_Start_IT+0x102>
 8021c72:	683b      	ldr	r3, [r7, #0]
 8021c74:	2b0c      	cmp	r3, #12
 8021c76:	d104      	bne.n	8021c82 <HAL_TIM_OC_Start_IT+0xea>
 8021c78:	687b      	ldr	r3, [r7, #4]
 8021c7a:	2202      	movs	r2, #2
 8021c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8021c80:	e00b      	b.n	8021c9a <HAL_TIM_OC_Start_IT+0x102>
 8021c82:	683b      	ldr	r3, [r7, #0]
 8021c84:	2b10      	cmp	r3, #16
 8021c86:	d104      	bne.n	8021c92 <HAL_TIM_OC_Start_IT+0xfa>
 8021c88:	687b      	ldr	r3, [r7, #4]
 8021c8a:	2202      	movs	r2, #2
 8021c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8021c90:	e003      	b.n	8021c9a <HAL_TIM_OC_Start_IT+0x102>
 8021c92:	687b      	ldr	r3, [r7, #4]
 8021c94:	2202      	movs	r2, #2
 8021c96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8021c9a:	683b      	ldr	r3, [r7, #0]
 8021c9c:	2b0c      	cmp	r3, #12
 8021c9e:	d841      	bhi.n	8021d24 <HAL_TIM_OC_Start_IT+0x18c>
 8021ca0:	a201      	add	r2, pc, #4	@ (adr r2, 8021ca8 <HAL_TIM_OC_Start_IT+0x110>)
 8021ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021ca6:	bf00      	nop
 8021ca8:	08021cdd 	.word	0x08021cdd
 8021cac:	08021d25 	.word	0x08021d25
 8021cb0:	08021d25 	.word	0x08021d25
 8021cb4:	08021d25 	.word	0x08021d25
 8021cb8:	08021cef 	.word	0x08021cef
 8021cbc:	08021d25 	.word	0x08021d25
 8021cc0:	08021d25 	.word	0x08021d25
 8021cc4:	08021d25 	.word	0x08021d25
 8021cc8:	08021d01 	.word	0x08021d01
 8021ccc:	08021d25 	.word	0x08021d25
 8021cd0:	08021d25 	.word	0x08021d25
 8021cd4:	08021d25 	.word	0x08021d25
 8021cd8:	08021d13 	.word	0x08021d13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8021cdc:	687b      	ldr	r3, [r7, #4]
 8021cde:	681b      	ldr	r3, [r3, #0]
 8021ce0:	68da      	ldr	r2, [r3, #12]
 8021ce2:	687b      	ldr	r3, [r7, #4]
 8021ce4:	681b      	ldr	r3, [r3, #0]
 8021ce6:	f042 0202 	orr.w	r2, r2, #2
 8021cea:	60da      	str	r2, [r3, #12]
      break;
 8021cec:	e01d      	b.n	8021d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8021cee:	687b      	ldr	r3, [r7, #4]
 8021cf0:	681b      	ldr	r3, [r3, #0]
 8021cf2:	68da      	ldr	r2, [r3, #12]
 8021cf4:	687b      	ldr	r3, [r7, #4]
 8021cf6:	681b      	ldr	r3, [r3, #0]
 8021cf8:	f042 0204 	orr.w	r2, r2, #4
 8021cfc:	60da      	str	r2, [r3, #12]
      break;
 8021cfe:	e014      	b.n	8021d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8021d00:	687b      	ldr	r3, [r7, #4]
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	68da      	ldr	r2, [r3, #12]
 8021d06:	687b      	ldr	r3, [r7, #4]
 8021d08:	681b      	ldr	r3, [r3, #0]
 8021d0a:	f042 0208 	orr.w	r2, r2, #8
 8021d0e:	60da      	str	r2, [r3, #12]
      break;
 8021d10:	e00b      	b.n	8021d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8021d12:	687b      	ldr	r3, [r7, #4]
 8021d14:	681b      	ldr	r3, [r3, #0]
 8021d16:	68da      	ldr	r2, [r3, #12]
 8021d18:	687b      	ldr	r3, [r7, #4]
 8021d1a:	681b      	ldr	r3, [r3, #0]
 8021d1c:	f042 0210 	orr.w	r2, r2, #16
 8021d20:	60da      	str	r2, [r3, #12]
      break;
 8021d22:	e002      	b.n	8021d2a <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8021d24:	2301      	movs	r3, #1
 8021d26:	73fb      	strb	r3, [r7, #15]
      break;
 8021d28:	bf00      	nop
  }

  if (status == HAL_OK)
 8021d2a:	7bfb      	ldrb	r3, [r7, #15]
 8021d2c:	2b00      	cmp	r3, #0
 8021d2e:	f040 80ac 	bne.w	8021e8a <HAL_TIM_OC_Start_IT+0x2f2>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8021d32:	687b      	ldr	r3, [r7, #4]
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	2201      	movs	r2, #1
 8021d38:	6839      	ldr	r1, [r7, #0]
 8021d3a:	4618      	mov	r0, r3
 8021d3c:	f001 fe4e 	bl	80239dc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8021d40:	687b      	ldr	r3, [r7, #4]
 8021d42:	681b      	ldr	r3, [r3, #0]
 8021d44:	4a53      	ldr	r2, [pc, #332]	@ (8021e94 <HAL_TIM_OC_Start_IT+0x2fc>)
 8021d46:	4293      	cmp	r3, r2
 8021d48:	d02c      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d4a:	687b      	ldr	r3, [r7, #4]
 8021d4c:	681b      	ldr	r3, [r3, #0]
 8021d4e:	4a52      	ldr	r2, [pc, #328]	@ (8021e98 <HAL_TIM_OC_Start_IT+0x300>)
 8021d50:	4293      	cmp	r3, r2
 8021d52:	d027      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d54:	687b      	ldr	r3, [r7, #4]
 8021d56:	681b      	ldr	r3, [r3, #0]
 8021d58:	4a50      	ldr	r2, [pc, #320]	@ (8021e9c <HAL_TIM_OC_Start_IT+0x304>)
 8021d5a:	4293      	cmp	r3, r2
 8021d5c:	d022      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d5e:	687b      	ldr	r3, [r7, #4]
 8021d60:	681b      	ldr	r3, [r3, #0]
 8021d62:	4a4f      	ldr	r2, [pc, #316]	@ (8021ea0 <HAL_TIM_OC_Start_IT+0x308>)
 8021d64:	4293      	cmp	r3, r2
 8021d66:	d01d      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d68:	687b      	ldr	r3, [r7, #4]
 8021d6a:	681b      	ldr	r3, [r3, #0]
 8021d6c:	4a4d      	ldr	r2, [pc, #308]	@ (8021ea4 <HAL_TIM_OC_Start_IT+0x30c>)
 8021d6e:	4293      	cmp	r3, r2
 8021d70:	d018      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d72:	687b      	ldr	r3, [r7, #4]
 8021d74:	681b      	ldr	r3, [r3, #0]
 8021d76:	4a4c      	ldr	r2, [pc, #304]	@ (8021ea8 <HAL_TIM_OC_Start_IT+0x310>)
 8021d78:	4293      	cmp	r3, r2
 8021d7a:	d013      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d7c:	687b      	ldr	r3, [r7, #4]
 8021d7e:	681b      	ldr	r3, [r3, #0]
 8021d80:	4a4a      	ldr	r2, [pc, #296]	@ (8021eac <HAL_TIM_OC_Start_IT+0x314>)
 8021d82:	4293      	cmp	r3, r2
 8021d84:	d00e      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d86:	687b      	ldr	r3, [r7, #4]
 8021d88:	681b      	ldr	r3, [r3, #0]
 8021d8a:	4a49      	ldr	r2, [pc, #292]	@ (8021eb0 <HAL_TIM_OC_Start_IT+0x318>)
 8021d8c:	4293      	cmp	r3, r2
 8021d8e:	d009      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d90:	687b      	ldr	r3, [r7, #4]
 8021d92:	681b      	ldr	r3, [r3, #0]
 8021d94:	4a47      	ldr	r2, [pc, #284]	@ (8021eb4 <HAL_TIM_OC_Start_IT+0x31c>)
 8021d96:	4293      	cmp	r3, r2
 8021d98:	d004      	beq.n	8021da4 <HAL_TIM_OC_Start_IT+0x20c>
 8021d9a:	687b      	ldr	r3, [r7, #4]
 8021d9c:	681b      	ldr	r3, [r3, #0]
 8021d9e:	4a46      	ldr	r2, [pc, #280]	@ (8021eb8 <HAL_TIM_OC_Start_IT+0x320>)
 8021da0:	4293      	cmp	r3, r2
 8021da2:	d101      	bne.n	8021da8 <HAL_TIM_OC_Start_IT+0x210>
 8021da4:	2301      	movs	r3, #1
 8021da6:	e000      	b.n	8021daa <HAL_TIM_OC_Start_IT+0x212>
 8021da8:	2300      	movs	r3, #0
 8021daa:	2b00      	cmp	r3, #0
 8021dac:	d007      	beq.n	8021dbe <HAL_TIM_OC_Start_IT+0x226>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8021dae:	687b      	ldr	r3, [r7, #4]
 8021db0:	681b      	ldr	r3, [r3, #0]
 8021db2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8021db4:	687b      	ldr	r3, [r7, #4]
 8021db6:	681b      	ldr	r3, [r3, #0]
 8021db8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8021dbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8021dbe:	687b      	ldr	r3, [r7, #4]
 8021dc0:	681b      	ldr	r3, [r3, #0]
 8021dc2:	4a34      	ldr	r2, [pc, #208]	@ (8021e94 <HAL_TIM_OC_Start_IT+0x2fc>)
 8021dc4:	4293      	cmp	r3, r2
 8021dc6:	d040      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021dc8:	687b      	ldr	r3, [r7, #4]
 8021dca:	681b      	ldr	r3, [r3, #0]
 8021dcc:	4a32      	ldr	r2, [pc, #200]	@ (8021e98 <HAL_TIM_OC_Start_IT+0x300>)
 8021dce:	4293      	cmp	r3, r2
 8021dd0:	d03b      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021dd2:	687b      	ldr	r3, [r7, #4]
 8021dd4:	681b      	ldr	r3, [r3, #0]
 8021dd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8021dda:	d036      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021ddc:	687b      	ldr	r3, [r7, #4]
 8021dde:	681b      	ldr	r3, [r3, #0]
 8021de0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8021de4:	d031      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021de6:	687b      	ldr	r3, [r7, #4]
 8021de8:	681b      	ldr	r3, [r3, #0]
 8021dea:	4a34      	ldr	r2, [pc, #208]	@ (8021ebc <HAL_TIM_OC_Start_IT+0x324>)
 8021dec:	4293      	cmp	r3, r2
 8021dee:	d02c      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021df0:	687b      	ldr	r3, [r7, #4]
 8021df2:	681b      	ldr	r3, [r3, #0]
 8021df4:	4a32      	ldr	r2, [pc, #200]	@ (8021ec0 <HAL_TIM_OC_Start_IT+0x328>)
 8021df6:	4293      	cmp	r3, r2
 8021df8:	d027      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021dfa:	687b      	ldr	r3, [r7, #4]
 8021dfc:	681b      	ldr	r3, [r3, #0]
 8021dfe:	4a31      	ldr	r2, [pc, #196]	@ (8021ec4 <HAL_TIM_OC_Start_IT+0x32c>)
 8021e00:	4293      	cmp	r3, r2
 8021e02:	d022      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e04:	687b      	ldr	r3, [r7, #4]
 8021e06:	681b      	ldr	r3, [r3, #0]
 8021e08:	4a2f      	ldr	r2, [pc, #188]	@ (8021ec8 <HAL_TIM_OC_Start_IT+0x330>)
 8021e0a:	4293      	cmp	r3, r2
 8021e0c:	d01d      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e0e:	687b      	ldr	r3, [r7, #4]
 8021e10:	681b      	ldr	r3, [r3, #0]
 8021e12:	4a2e      	ldr	r2, [pc, #184]	@ (8021ecc <HAL_TIM_OC_Start_IT+0x334>)
 8021e14:	4293      	cmp	r3, r2
 8021e16:	d018      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e18:	687b      	ldr	r3, [r7, #4]
 8021e1a:	681b      	ldr	r3, [r3, #0]
 8021e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8021ed0 <HAL_TIM_OC_Start_IT+0x338>)
 8021e1e:	4293      	cmp	r3, r2
 8021e20:	d013      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e22:	687b      	ldr	r3, [r7, #4]
 8021e24:	681b      	ldr	r3, [r3, #0]
 8021e26:	4a1d      	ldr	r2, [pc, #116]	@ (8021e9c <HAL_TIM_OC_Start_IT+0x304>)
 8021e28:	4293      	cmp	r3, r2
 8021e2a:	d00e      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e2c:	687b      	ldr	r3, [r7, #4]
 8021e2e:	681b      	ldr	r3, [r3, #0]
 8021e30:	4a1b      	ldr	r2, [pc, #108]	@ (8021ea0 <HAL_TIM_OC_Start_IT+0x308>)
 8021e32:	4293      	cmp	r3, r2
 8021e34:	d009      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e36:	687b      	ldr	r3, [r7, #4]
 8021e38:	681b      	ldr	r3, [r3, #0]
 8021e3a:	4a1a      	ldr	r2, [pc, #104]	@ (8021ea4 <HAL_TIM_OC_Start_IT+0x30c>)
 8021e3c:	4293      	cmp	r3, r2
 8021e3e:	d004      	beq.n	8021e4a <HAL_TIM_OC_Start_IT+0x2b2>
 8021e40:	687b      	ldr	r3, [r7, #4]
 8021e42:	681b      	ldr	r3, [r3, #0]
 8021e44:	4a18      	ldr	r2, [pc, #96]	@ (8021ea8 <HAL_TIM_OC_Start_IT+0x310>)
 8021e46:	4293      	cmp	r3, r2
 8021e48:	d115      	bne.n	8021e76 <HAL_TIM_OC_Start_IT+0x2de>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8021e4a:	687b      	ldr	r3, [r7, #4]
 8021e4c:	681b      	ldr	r3, [r3, #0]
 8021e4e:	689a      	ldr	r2, [r3, #8]
 8021e50:	4b20      	ldr	r3, [pc, #128]	@ (8021ed4 <HAL_TIM_OC_Start_IT+0x33c>)
 8021e52:	4013      	ands	r3, r2
 8021e54:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021e56:	68bb      	ldr	r3, [r7, #8]
 8021e58:	2b06      	cmp	r3, #6
 8021e5a:	d015      	beq.n	8021e88 <HAL_TIM_OC_Start_IT+0x2f0>
 8021e5c:	68bb      	ldr	r3, [r7, #8]
 8021e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8021e62:	d011      	beq.n	8021e88 <HAL_TIM_OC_Start_IT+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 8021e64:	687b      	ldr	r3, [r7, #4]
 8021e66:	681b      	ldr	r3, [r3, #0]
 8021e68:	681a      	ldr	r2, [r3, #0]
 8021e6a:	687b      	ldr	r3, [r7, #4]
 8021e6c:	681b      	ldr	r3, [r3, #0]
 8021e6e:	f042 0201 	orr.w	r2, r2, #1
 8021e72:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021e74:	e008      	b.n	8021e88 <HAL_TIM_OC_Start_IT+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8021e76:	687b      	ldr	r3, [r7, #4]
 8021e78:	681b      	ldr	r3, [r3, #0]
 8021e7a:	681a      	ldr	r2, [r3, #0]
 8021e7c:	687b      	ldr	r3, [r7, #4]
 8021e7e:	681b      	ldr	r3, [r3, #0]
 8021e80:	f042 0201 	orr.w	r2, r2, #1
 8021e84:	601a      	str	r2, [r3, #0]
 8021e86:	e000      	b.n	8021e8a <HAL_TIM_OC_Start_IT+0x2f2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8021e88:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8021e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8021e8c:	4618      	mov	r0, r3
 8021e8e:	3710      	adds	r7, #16
 8021e90:	46bd      	mov	sp, r7
 8021e92:	bd80      	pop	{r7, pc}
 8021e94:	40012c00 	.word	0x40012c00
 8021e98:	50012c00 	.word	0x50012c00
 8021e9c:	40013400 	.word	0x40013400
 8021ea0:	50013400 	.word	0x50013400
 8021ea4:	40014000 	.word	0x40014000
 8021ea8:	50014000 	.word	0x50014000
 8021eac:	40014400 	.word	0x40014400
 8021eb0:	50014400 	.word	0x50014400
 8021eb4:	40014800 	.word	0x40014800
 8021eb8:	50014800 	.word	0x50014800
 8021ebc:	40000400 	.word	0x40000400
 8021ec0:	50000400 	.word	0x50000400
 8021ec4:	40000800 	.word	0x40000800
 8021ec8:	50000800 	.word	0x50000800
 8021ecc:	40000c00 	.word	0x40000c00
 8021ed0:	50000c00 	.word	0x50000c00
 8021ed4:	00010007 	.word	0x00010007

08021ed8 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8021ed8:	b580      	push	{r7, lr}
 8021eda:	b084      	sub	sp, #16
 8021edc:	af00      	add	r7, sp, #0
 8021ede:	6078      	str	r0, [r7, #4]
 8021ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8021ee2:	2300      	movs	r3, #0
 8021ee4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8021ee6:	683b      	ldr	r3, [r7, #0]
 8021ee8:	2b0c      	cmp	r3, #12
 8021eea:	d841      	bhi.n	8021f70 <HAL_TIM_OC_Stop_IT+0x98>
 8021eec:	a201      	add	r2, pc, #4	@ (adr r2, 8021ef4 <HAL_TIM_OC_Stop_IT+0x1c>)
 8021eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021ef2:	bf00      	nop
 8021ef4:	08021f29 	.word	0x08021f29
 8021ef8:	08021f71 	.word	0x08021f71
 8021efc:	08021f71 	.word	0x08021f71
 8021f00:	08021f71 	.word	0x08021f71
 8021f04:	08021f3b 	.word	0x08021f3b
 8021f08:	08021f71 	.word	0x08021f71
 8021f0c:	08021f71 	.word	0x08021f71
 8021f10:	08021f71 	.word	0x08021f71
 8021f14:	08021f4d 	.word	0x08021f4d
 8021f18:	08021f71 	.word	0x08021f71
 8021f1c:	08021f71 	.word	0x08021f71
 8021f20:	08021f71 	.word	0x08021f71
 8021f24:	08021f5f 	.word	0x08021f5f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8021f28:	687b      	ldr	r3, [r7, #4]
 8021f2a:	681b      	ldr	r3, [r3, #0]
 8021f2c:	68da      	ldr	r2, [r3, #12]
 8021f2e:	687b      	ldr	r3, [r7, #4]
 8021f30:	681b      	ldr	r3, [r3, #0]
 8021f32:	f022 0202 	bic.w	r2, r2, #2
 8021f36:	60da      	str	r2, [r3, #12]
      break;
 8021f38:	e01d      	b.n	8021f76 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8021f3a:	687b      	ldr	r3, [r7, #4]
 8021f3c:	681b      	ldr	r3, [r3, #0]
 8021f3e:	68da      	ldr	r2, [r3, #12]
 8021f40:	687b      	ldr	r3, [r7, #4]
 8021f42:	681b      	ldr	r3, [r3, #0]
 8021f44:	f022 0204 	bic.w	r2, r2, #4
 8021f48:	60da      	str	r2, [r3, #12]
      break;
 8021f4a:	e014      	b.n	8021f76 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8021f4c:	687b      	ldr	r3, [r7, #4]
 8021f4e:	681b      	ldr	r3, [r3, #0]
 8021f50:	68da      	ldr	r2, [r3, #12]
 8021f52:	687b      	ldr	r3, [r7, #4]
 8021f54:	681b      	ldr	r3, [r3, #0]
 8021f56:	f022 0208 	bic.w	r2, r2, #8
 8021f5a:	60da      	str	r2, [r3, #12]
      break;
 8021f5c:	e00b      	b.n	8021f76 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8021f5e:	687b      	ldr	r3, [r7, #4]
 8021f60:	681b      	ldr	r3, [r3, #0]
 8021f62:	68da      	ldr	r2, [r3, #12]
 8021f64:	687b      	ldr	r3, [r7, #4]
 8021f66:	681b      	ldr	r3, [r3, #0]
 8021f68:	f022 0210 	bic.w	r2, r2, #16
 8021f6c:	60da      	str	r2, [r3, #12]
      break;
 8021f6e:	e002      	b.n	8021f76 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8021f70:	2301      	movs	r3, #1
 8021f72:	73fb      	strb	r3, [r7, #15]
      break;
 8021f74:	bf00      	nop
  }

  if (status == HAL_OK)
 8021f76:	7bfb      	ldrb	r3, [r7, #15]
 8021f78:	2b00      	cmp	r3, #0
 8021f7a:	f040 809a 	bne.w	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8021f7e:	687b      	ldr	r3, [r7, #4]
 8021f80:	681b      	ldr	r3, [r3, #0]
 8021f82:	2200      	movs	r2, #0
 8021f84:	6839      	ldr	r1, [r7, #0]
 8021f86:	4618      	mov	r0, r3
 8021f88:	f001 fd28 	bl	80239dc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8021f8c:	687b      	ldr	r3, [r7, #4]
 8021f8e:	681b      	ldr	r3, [r3, #0]
 8021f90:	4a4a      	ldr	r2, [pc, #296]	@ (80220bc <HAL_TIM_OC_Stop_IT+0x1e4>)
 8021f92:	4293      	cmp	r3, r2
 8021f94:	d02c      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021f96:	687b      	ldr	r3, [r7, #4]
 8021f98:	681b      	ldr	r3, [r3, #0]
 8021f9a:	4a49      	ldr	r2, [pc, #292]	@ (80220c0 <HAL_TIM_OC_Stop_IT+0x1e8>)
 8021f9c:	4293      	cmp	r3, r2
 8021f9e:	d027      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fa0:	687b      	ldr	r3, [r7, #4]
 8021fa2:	681b      	ldr	r3, [r3, #0]
 8021fa4:	4a47      	ldr	r2, [pc, #284]	@ (80220c4 <HAL_TIM_OC_Stop_IT+0x1ec>)
 8021fa6:	4293      	cmp	r3, r2
 8021fa8:	d022      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021faa:	687b      	ldr	r3, [r7, #4]
 8021fac:	681b      	ldr	r3, [r3, #0]
 8021fae:	4a46      	ldr	r2, [pc, #280]	@ (80220c8 <HAL_TIM_OC_Stop_IT+0x1f0>)
 8021fb0:	4293      	cmp	r3, r2
 8021fb2:	d01d      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fb4:	687b      	ldr	r3, [r7, #4]
 8021fb6:	681b      	ldr	r3, [r3, #0]
 8021fb8:	4a44      	ldr	r2, [pc, #272]	@ (80220cc <HAL_TIM_OC_Stop_IT+0x1f4>)
 8021fba:	4293      	cmp	r3, r2
 8021fbc:	d018      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fbe:	687b      	ldr	r3, [r7, #4]
 8021fc0:	681b      	ldr	r3, [r3, #0]
 8021fc2:	4a43      	ldr	r2, [pc, #268]	@ (80220d0 <HAL_TIM_OC_Stop_IT+0x1f8>)
 8021fc4:	4293      	cmp	r3, r2
 8021fc6:	d013      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fc8:	687b      	ldr	r3, [r7, #4]
 8021fca:	681b      	ldr	r3, [r3, #0]
 8021fcc:	4a41      	ldr	r2, [pc, #260]	@ (80220d4 <HAL_TIM_OC_Stop_IT+0x1fc>)
 8021fce:	4293      	cmp	r3, r2
 8021fd0:	d00e      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fd2:	687b      	ldr	r3, [r7, #4]
 8021fd4:	681b      	ldr	r3, [r3, #0]
 8021fd6:	4a40      	ldr	r2, [pc, #256]	@ (80220d8 <HAL_TIM_OC_Stop_IT+0x200>)
 8021fd8:	4293      	cmp	r3, r2
 8021fda:	d009      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fdc:	687b      	ldr	r3, [r7, #4]
 8021fde:	681b      	ldr	r3, [r3, #0]
 8021fe0:	4a3e      	ldr	r2, [pc, #248]	@ (80220dc <HAL_TIM_OC_Stop_IT+0x204>)
 8021fe2:	4293      	cmp	r3, r2
 8021fe4:	d004      	beq.n	8021ff0 <HAL_TIM_OC_Stop_IT+0x118>
 8021fe6:	687b      	ldr	r3, [r7, #4]
 8021fe8:	681b      	ldr	r3, [r3, #0]
 8021fea:	4a3d      	ldr	r2, [pc, #244]	@ (80220e0 <HAL_TIM_OC_Stop_IT+0x208>)
 8021fec:	4293      	cmp	r3, r2
 8021fee:	d101      	bne.n	8021ff4 <HAL_TIM_OC_Stop_IT+0x11c>
 8021ff0:	2301      	movs	r3, #1
 8021ff2:	e000      	b.n	8021ff6 <HAL_TIM_OC_Stop_IT+0x11e>
 8021ff4:	2300      	movs	r3, #0
 8021ff6:	2b00      	cmp	r3, #0
 8021ff8:	d017      	beq.n	802202a <HAL_TIM_OC_Stop_IT+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8021ffa:	687b      	ldr	r3, [r7, #4]
 8021ffc:	681b      	ldr	r3, [r3, #0]
 8021ffe:	6a1a      	ldr	r2, [r3, #32]
 8022000:	f241 1311 	movw	r3, #4369	@ 0x1111
 8022004:	4013      	ands	r3, r2
 8022006:	2b00      	cmp	r3, #0
 8022008:	d10f      	bne.n	802202a <HAL_TIM_OC_Stop_IT+0x152>
 802200a:	687b      	ldr	r3, [r7, #4]
 802200c:	681b      	ldr	r3, [r3, #0]
 802200e:	6a1a      	ldr	r2, [r3, #32]
 8022010:	f244 4344 	movw	r3, #17476	@ 0x4444
 8022014:	4013      	ands	r3, r2
 8022016:	2b00      	cmp	r3, #0
 8022018:	d107      	bne.n	802202a <HAL_TIM_OC_Stop_IT+0x152>
 802201a:	687b      	ldr	r3, [r7, #4]
 802201c:	681b      	ldr	r3, [r3, #0]
 802201e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8022020:	687b      	ldr	r3, [r7, #4]
 8022022:	681b      	ldr	r3, [r3, #0]
 8022024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8022028:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 802202a:	687b      	ldr	r3, [r7, #4]
 802202c:	681b      	ldr	r3, [r3, #0]
 802202e:	6a1a      	ldr	r2, [r3, #32]
 8022030:	f241 1311 	movw	r3, #4369	@ 0x1111
 8022034:	4013      	ands	r3, r2
 8022036:	2b00      	cmp	r3, #0
 8022038:	d10f      	bne.n	802205a <HAL_TIM_OC_Stop_IT+0x182>
 802203a:	687b      	ldr	r3, [r7, #4]
 802203c:	681b      	ldr	r3, [r3, #0]
 802203e:	6a1a      	ldr	r2, [r3, #32]
 8022040:	f244 4344 	movw	r3, #17476	@ 0x4444
 8022044:	4013      	ands	r3, r2
 8022046:	2b00      	cmp	r3, #0
 8022048:	d107      	bne.n	802205a <HAL_TIM_OC_Stop_IT+0x182>
 802204a:	687b      	ldr	r3, [r7, #4]
 802204c:	681b      	ldr	r3, [r3, #0]
 802204e:	681a      	ldr	r2, [r3, #0]
 8022050:	687b      	ldr	r3, [r7, #4]
 8022052:	681b      	ldr	r3, [r3, #0]
 8022054:	f022 0201 	bic.w	r2, r2, #1
 8022058:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 802205a:	683b      	ldr	r3, [r7, #0]
 802205c:	2b00      	cmp	r3, #0
 802205e:	d104      	bne.n	802206a <HAL_TIM_OC_Stop_IT+0x192>
 8022060:	687b      	ldr	r3, [r7, #4]
 8022062:	2201      	movs	r2, #1
 8022064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8022068:	e023      	b.n	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
 802206a:	683b      	ldr	r3, [r7, #0]
 802206c:	2b04      	cmp	r3, #4
 802206e:	d104      	bne.n	802207a <HAL_TIM_OC_Stop_IT+0x1a2>
 8022070:	687b      	ldr	r3, [r7, #4]
 8022072:	2201      	movs	r2, #1
 8022074:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8022078:	e01b      	b.n	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
 802207a:	683b      	ldr	r3, [r7, #0]
 802207c:	2b08      	cmp	r3, #8
 802207e:	d104      	bne.n	802208a <HAL_TIM_OC_Stop_IT+0x1b2>
 8022080:	687b      	ldr	r3, [r7, #4]
 8022082:	2201      	movs	r2, #1
 8022084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8022088:	e013      	b.n	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
 802208a:	683b      	ldr	r3, [r7, #0]
 802208c:	2b0c      	cmp	r3, #12
 802208e:	d104      	bne.n	802209a <HAL_TIM_OC_Stop_IT+0x1c2>
 8022090:	687b      	ldr	r3, [r7, #4]
 8022092:	2201      	movs	r2, #1
 8022094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8022098:	e00b      	b.n	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
 802209a:	683b      	ldr	r3, [r7, #0]
 802209c:	2b10      	cmp	r3, #16
 802209e:	d104      	bne.n	80220aa <HAL_TIM_OC_Stop_IT+0x1d2>
 80220a0:	687b      	ldr	r3, [r7, #4]
 80220a2:	2201      	movs	r2, #1
 80220a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80220a8:	e003      	b.n	80220b2 <HAL_TIM_OC_Stop_IT+0x1da>
 80220aa:	687b      	ldr	r3, [r7, #4]
 80220ac:	2201      	movs	r2, #1
 80220ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80220b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80220b4:	4618      	mov	r0, r3
 80220b6:	3710      	adds	r7, #16
 80220b8:	46bd      	mov	sp, r7
 80220ba:	bd80      	pop	{r7, pc}
 80220bc:	40012c00 	.word	0x40012c00
 80220c0:	50012c00 	.word	0x50012c00
 80220c4:	40013400 	.word	0x40013400
 80220c8:	50013400 	.word	0x50013400
 80220cc:	40014000 	.word	0x40014000
 80220d0:	50014000 	.word	0x50014000
 80220d4:	40014400 	.word	0x40014400
 80220d8:	50014400 	.word	0x50014400
 80220dc:	40014800 	.word	0x40014800
 80220e0:	50014800 	.word	0x50014800

080220e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80220e4:	b580      	push	{r7, lr}
 80220e6:	b082      	sub	sp, #8
 80220e8:	af00      	add	r7, sp, #0
 80220ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80220ec:	687b      	ldr	r3, [r7, #4]
 80220ee:	2b00      	cmp	r3, #0
 80220f0:	d101      	bne.n	80220f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80220f2:	2301      	movs	r3, #1
 80220f4:	e049      	b.n	802218a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80220f6:	687b      	ldr	r3, [r7, #4]
 80220f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80220fc:	b2db      	uxtb	r3, r3
 80220fe:	2b00      	cmp	r3, #0
 8022100:	d106      	bne.n	8022110 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8022102:	687b      	ldr	r3, [r7, #4]
 8022104:	2200      	movs	r2, #0
 8022106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 802210a:	6878      	ldr	r0, [r7, #4]
 802210c:	f000 f841 	bl	8022192 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8022110:	687b      	ldr	r3, [r7, #4]
 8022112:	2202      	movs	r2, #2
 8022114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8022118:	687b      	ldr	r3, [r7, #4]
 802211a:	681a      	ldr	r2, [r3, #0]
 802211c:	687b      	ldr	r3, [r7, #4]
 802211e:	3304      	adds	r3, #4
 8022120:	4619      	mov	r1, r3
 8022122:	4610      	mov	r0, r2
 8022124:	f000 fee8 	bl	8022ef8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8022128:	687b      	ldr	r3, [r7, #4]
 802212a:	2201      	movs	r2, #1
 802212c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8022130:	687b      	ldr	r3, [r7, #4]
 8022132:	2201      	movs	r2, #1
 8022134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8022138:	687b      	ldr	r3, [r7, #4]
 802213a:	2201      	movs	r2, #1
 802213c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8022140:	687b      	ldr	r3, [r7, #4]
 8022142:	2201      	movs	r2, #1
 8022144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8022148:	687b      	ldr	r3, [r7, #4]
 802214a:	2201      	movs	r2, #1
 802214c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8022150:	687b      	ldr	r3, [r7, #4]
 8022152:	2201      	movs	r2, #1
 8022154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8022158:	687b      	ldr	r3, [r7, #4]
 802215a:	2201      	movs	r2, #1
 802215c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8022160:	687b      	ldr	r3, [r7, #4]
 8022162:	2201      	movs	r2, #1
 8022164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8022168:	687b      	ldr	r3, [r7, #4]
 802216a:	2201      	movs	r2, #1
 802216c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8022170:	687b      	ldr	r3, [r7, #4]
 8022172:	2201      	movs	r2, #1
 8022174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8022178:	687b      	ldr	r3, [r7, #4]
 802217a:	2201      	movs	r2, #1
 802217c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8022180:	687b      	ldr	r3, [r7, #4]
 8022182:	2201      	movs	r2, #1
 8022184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8022188:	2300      	movs	r3, #0
}
 802218a:	4618      	mov	r0, r3
 802218c:	3708      	adds	r7, #8
 802218e:	46bd      	mov	sp, r7
 8022190:	bd80      	pop	{r7, pc}

08022192 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8022192:	b480      	push	{r7}
 8022194:	b083      	sub	sp, #12
 8022196:	af00      	add	r7, sp, #0
 8022198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 802219a:	bf00      	nop
 802219c:	370c      	adds	r7, #12
 802219e:	46bd      	mov	sp, r7
 80221a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80221a4:	4770      	bx	lr
	...

080221a8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80221a8:	b580      	push	{r7, lr}
 80221aa:	b084      	sub	sp, #16
 80221ac:	af00      	add	r7, sp, #0
 80221ae:	6078      	str	r0, [r7, #4]
 80221b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80221b2:	2300      	movs	r3, #0
 80221b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80221b6:	683b      	ldr	r3, [r7, #0]
 80221b8:	2b00      	cmp	r3, #0
 80221ba:	d109      	bne.n	80221d0 <HAL_TIM_PWM_Start_IT+0x28>
 80221bc:	687b      	ldr	r3, [r7, #4]
 80221be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80221c2:	b2db      	uxtb	r3, r3
 80221c4:	2b01      	cmp	r3, #1
 80221c6:	bf14      	ite	ne
 80221c8:	2301      	movne	r3, #1
 80221ca:	2300      	moveq	r3, #0
 80221cc:	b2db      	uxtb	r3, r3
 80221ce:	e03c      	b.n	802224a <HAL_TIM_PWM_Start_IT+0xa2>
 80221d0:	683b      	ldr	r3, [r7, #0]
 80221d2:	2b04      	cmp	r3, #4
 80221d4:	d109      	bne.n	80221ea <HAL_TIM_PWM_Start_IT+0x42>
 80221d6:	687b      	ldr	r3, [r7, #4]
 80221d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80221dc:	b2db      	uxtb	r3, r3
 80221de:	2b01      	cmp	r3, #1
 80221e0:	bf14      	ite	ne
 80221e2:	2301      	movne	r3, #1
 80221e4:	2300      	moveq	r3, #0
 80221e6:	b2db      	uxtb	r3, r3
 80221e8:	e02f      	b.n	802224a <HAL_TIM_PWM_Start_IT+0xa2>
 80221ea:	683b      	ldr	r3, [r7, #0]
 80221ec:	2b08      	cmp	r3, #8
 80221ee:	d109      	bne.n	8022204 <HAL_TIM_PWM_Start_IT+0x5c>
 80221f0:	687b      	ldr	r3, [r7, #4]
 80221f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80221f6:	b2db      	uxtb	r3, r3
 80221f8:	2b01      	cmp	r3, #1
 80221fa:	bf14      	ite	ne
 80221fc:	2301      	movne	r3, #1
 80221fe:	2300      	moveq	r3, #0
 8022200:	b2db      	uxtb	r3, r3
 8022202:	e022      	b.n	802224a <HAL_TIM_PWM_Start_IT+0xa2>
 8022204:	683b      	ldr	r3, [r7, #0]
 8022206:	2b0c      	cmp	r3, #12
 8022208:	d109      	bne.n	802221e <HAL_TIM_PWM_Start_IT+0x76>
 802220a:	687b      	ldr	r3, [r7, #4]
 802220c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8022210:	b2db      	uxtb	r3, r3
 8022212:	2b01      	cmp	r3, #1
 8022214:	bf14      	ite	ne
 8022216:	2301      	movne	r3, #1
 8022218:	2300      	moveq	r3, #0
 802221a:	b2db      	uxtb	r3, r3
 802221c:	e015      	b.n	802224a <HAL_TIM_PWM_Start_IT+0xa2>
 802221e:	683b      	ldr	r3, [r7, #0]
 8022220:	2b10      	cmp	r3, #16
 8022222:	d109      	bne.n	8022238 <HAL_TIM_PWM_Start_IT+0x90>
 8022224:	687b      	ldr	r3, [r7, #4]
 8022226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 802222a:	b2db      	uxtb	r3, r3
 802222c:	2b01      	cmp	r3, #1
 802222e:	bf14      	ite	ne
 8022230:	2301      	movne	r3, #1
 8022232:	2300      	moveq	r3, #0
 8022234:	b2db      	uxtb	r3, r3
 8022236:	e008      	b.n	802224a <HAL_TIM_PWM_Start_IT+0xa2>
 8022238:	687b      	ldr	r3, [r7, #4]
 802223a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 802223e:	b2db      	uxtb	r3, r3
 8022240:	2b01      	cmp	r3, #1
 8022242:	bf14      	ite	ne
 8022244:	2301      	movne	r3, #1
 8022246:	2300      	moveq	r3, #0
 8022248:	b2db      	uxtb	r3, r3
 802224a:	2b00      	cmp	r3, #0
 802224c:	d001      	beq.n	8022252 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 802224e:	2301      	movs	r3, #1
 8022250:	e124      	b.n	802249c <HAL_TIM_PWM_Start_IT+0x2f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8022252:	683b      	ldr	r3, [r7, #0]
 8022254:	2b00      	cmp	r3, #0
 8022256:	d104      	bne.n	8022262 <HAL_TIM_PWM_Start_IT+0xba>
 8022258:	687b      	ldr	r3, [r7, #4]
 802225a:	2202      	movs	r2, #2
 802225c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8022260:	e023      	b.n	80222aa <HAL_TIM_PWM_Start_IT+0x102>
 8022262:	683b      	ldr	r3, [r7, #0]
 8022264:	2b04      	cmp	r3, #4
 8022266:	d104      	bne.n	8022272 <HAL_TIM_PWM_Start_IT+0xca>
 8022268:	687b      	ldr	r3, [r7, #4]
 802226a:	2202      	movs	r2, #2
 802226c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8022270:	e01b      	b.n	80222aa <HAL_TIM_PWM_Start_IT+0x102>
 8022272:	683b      	ldr	r3, [r7, #0]
 8022274:	2b08      	cmp	r3, #8
 8022276:	d104      	bne.n	8022282 <HAL_TIM_PWM_Start_IT+0xda>
 8022278:	687b      	ldr	r3, [r7, #4]
 802227a:	2202      	movs	r2, #2
 802227c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8022280:	e013      	b.n	80222aa <HAL_TIM_PWM_Start_IT+0x102>
 8022282:	683b      	ldr	r3, [r7, #0]
 8022284:	2b0c      	cmp	r3, #12
 8022286:	d104      	bne.n	8022292 <HAL_TIM_PWM_Start_IT+0xea>
 8022288:	687b      	ldr	r3, [r7, #4]
 802228a:	2202      	movs	r2, #2
 802228c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8022290:	e00b      	b.n	80222aa <HAL_TIM_PWM_Start_IT+0x102>
 8022292:	683b      	ldr	r3, [r7, #0]
 8022294:	2b10      	cmp	r3, #16
 8022296:	d104      	bne.n	80222a2 <HAL_TIM_PWM_Start_IT+0xfa>
 8022298:	687b      	ldr	r3, [r7, #4]
 802229a:	2202      	movs	r2, #2
 802229c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80222a0:	e003      	b.n	80222aa <HAL_TIM_PWM_Start_IT+0x102>
 80222a2:	687b      	ldr	r3, [r7, #4]
 80222a4:	2202      	movs	r2, #2
 80222a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 80222aa:	683b      	ldr	r3, [r7, #0]
 80222ac:	2b0c      	cmp	r3, #12
 80222ae:	d841      	bhi.n	8022334 <HAL_TIM_PWM_Start_IT+0x18c>
 80222b0:	a201      	add	r2, pc, #4	@ (adr r2, 80222b8 <HAL_TIM_PWM_Start_IT+0x110>)
 80222b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80222b6:	bf00      	nop
 80222b8:	080222ed 	.word	0x080222ed
 80222bc:	08022335 	.word	0x08022335
 80222c0:	08022335 	.word	0x08022335
 80222c4:	08022335 	.word	0x08022335
 80222c8:	080222ff 	.word	0x080222ff
 80222cc:	08022335 	.word	0x08022335
 80222d0:	08022335 	.word	0x08022335
 80222d4:	08022335 	.word	0x08022335
 80222d8:	08022311 	.word	0x08022311
 80222dc:	08022335 	.word	0x08022335
 80222e0:	08022335 	.word	0x08022335
 80222e4:	08022335 	.word	0x08022335
 80222e8:	08022323 	.word	0x08022323
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80222ec:	687b      	ldr	r3, [r7, #4]
 80222ee:	681b      	ldr	r3, [r3, #0]
 80222f0:	68da      	ldr	r2, [r3, #12]
 80222f2:	687b      	ldr	r3, [r7, #4]
 80222f4:	681b      	ldr	r3, [r3, #0]
 80222f6:	f042 0202 	orr.w	r2, r2, #2
 80222fa:	60da      	str	r2, [r3, #12]
      break;
 80222fc:	e01d      	b.n	802233a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80222fe:	687b      	ldr	r3, [r7, #4]
 8022300:	681b      	ldr	r3, [r3, #0]
 8022302:	68da      	ldr	r2, [r3, #12]
 8022304:	687b      	ldr	r3, [r7, #4]
 8022306:	681b      	ldr	r3, [r3, #0]
 8022308:	f042 0204 	orr.w	r2, r2, #4
 802230c:	60da      	str	r2, [r3, #12]
      break;
 802230e:	e014      	b.n	802233a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8022310:	687b      	ldr	r3, [r7, #4]
 8022312:	681b      	ldr	r3, [r3, #0]
 8022314:	68da      	ldr	r2, [r3, #12]
 8022316:	687b      	ldr	r3, [r7, #4]
 8022318:	681b      	ldr	r3, [r3, #0]
 802231a:	f042 0208 	orr.w	r2, r2, #8
 802231e:	60da      	str	r2, [r3, #12]
      break;
 8022320:	e00b      	b.n	802233a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8022322:	687b      	ldr	r3, [r7, #4]
 8022324:	681b      	ldr	r3, [r3, #0]
 8022326:	68da      	ldr	r2, [r3, #12]
 8022328:	687b      	ldr	r3, [r7, #4]
 802232a:	681b      	ldr	r3, [r3, #0]
 802232c:	f042 0210 	orr.w	r2, r2, #16
 8022330:	60da      	str	r2, [r3, #12]
      break;
 8022332:	e002      	b.n	802233a <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8022334:	2301      	movs	r3, #1
 8022336:	73fb      	strb	r3, [r7, #15]
      break;
 8022338:	bf00      	nop
  }

  if (status == HAL_OK)
 802233a:	7bfb      	ldrb	r3, [r7, #15]
 802233c:	2b00      	cmp	r3, #0
 802233e:	f040 80ac 	bne.w	802249a <HAL_TIM_PWM_Start_IT+0x2f2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8022342:	687b      	ldr	r3, [r7, #4]
 8022344:	681b      	ldr	r3, [r3, #0]
 8022346:	2201      	movs	r2, #1
 8022348:	6839      	ldr	r1, [r7, #0]
 802234a:	4618      	mov	r0, r3
 802234c:	f001 fb46 	bl	80239dc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8022350:	687b      	ldr	r3, [r7, #4]
 8022352:	681b      	ldr	r3, [r3, #0]
 8022354:	4a53      	ldr	r2, [pc, #332]	@ (80224a4 <HAL_TIM_PWM_Start_IT+0x2fc>)
 8022356:	4293      	cmp	r3, r2
 8022358:	d02c      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 802235a:	687b      	ldr	r3, [r7, #4]
 802235c:	681b      	ldr	r3, [r3, #0]
 802235e:	4a52      	ldr	r2, [pc, #328]	@ (80224a8 <HAL_TIM_PWM_Start_IT+0x300>)
 8022360:	4293      	cmp	r3, r2
 8022362:	d027      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 8022364:	687b      	ldr	r3, [r7, #4]
 8022366:	681b      	ldr	r3, [r3, #0]
 8022368:	4a50      	ldr	r2, [pc, #320]	@ (80224ac <HAL_TIM_PWM_Start_IT+0x304>)
 802236a:	4293      	cmp	r3, r2
 802236c:	d022      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 802236e:	687b      	ldr	r3, [r7, #4]
 8022370:	681b      	ldr	r3, [r3, #0]
 8022372:	4a4f      	ldr	r2, [pc, #316]	@ (80224b0 <HAL_TIM_PWM_Start_IT+0x308>)
 8022374:	4293      	cmp	r3, r2
 8022376:	d01d      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 8022378:	687b      	ldr	r3, [r7, #4]
 802237a:	681b      	ldr	r3, [r3, #0]
 802237c:	4a4d      	ldr	r2, [pc, #308]	@ (80224b4 <HAL_TIM_PWM_Start_IT+0x30c>)
 802237e:	4293      	cmp	r3, r2
 8022380:	d018      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 8022382:	687b      	ldr	r3, [r7, #4]
 8022384:	681b      	ldr	r3, [r3, #0]
 8022386:	4a4c      	ldr	r2, [pc, #304]	@ (80224b8 <HAL_TIM_PWM_Start_IT+0x310>)
 8022388:	4293      	cmp	r3, r2
 802238a:	d013      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 802238c:	687b      	ldr	r3, [r7, #4]
 802238e:	681b      	ldr	r3, [r3, #0]
 8022390:	4a4a      	ldr	r2, [pc, #296]	@ (80224bc <HAL_TIM_PWM_Start_IT+0x314>)
 8022392:	4293      	cmp	r3, r2
 8022394:	d00e      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 8022396:	687b      	ldr	r3, [r7, #4]
 8022398:	681b      	ldr	r3, [r3, #0]
 802239a:	4a49      	ldr	r2, [pc, #292]	@ (80224c0 <HAL_TIM_PWM_Start_IT+0x318>)
 802239c:	4293      	cmp	r3, r2
 802239e:	d009      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 80223a0:	687b      	ldr	r3, [r7, #4]
 80223a2:	681b      	ldr	r3, [r3, #0]
 80223a4:	4a47      	ldr	r2, [pc, #284]	@ (80224c4 <HAL_TIM_PWM_Start_IT+0x31c>)
 80223a6:	4293      	cmp	r3, r2
 80223a8:	d004      	beq.n	80223b4 <HAL_TIM_PWM_Start_IT+0x20c>
 80223aa:	687b      	ldr	r3, [r7, #4]
 80223ac:	681b      	ldr	r3, [r3, #0]
 80223ae:	4a46      	ldr	r2, [pc, #280]	@ (80224c8 <HAL_TIM_PWM_Start_IT+0x320>)
 80223b0:	4293      	cmp	r3, r2
 80223b2:	d101      	bne.n	80223b8 <HAL_TIM_PWM_Start_IT+0x210>
 80223b4:	2301      	movs	r3, #1
 80223b6:	e000      	b.n	80223ba <HAL_TIM_PWM_Start_IT+0x212>
 80223b8:	2300      	movs	r3, #0
 80223ba:	2b00      	cmp	r3, #0
 80223bc:	d007      	beq.n	80223ce <HAL_TIM_PWM_Start_IT+0x226>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80223be:	687b      	ldr	r3, [r7, #4]
 80223c0:	681b      	ldr	r3, [r3, #0]
 80223c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80223c4:	687b      	ldr	r3, [r7, #4]
 80223c6:	681b      	ldr	r3, [r3, #0]
 80223c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80223cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80223ce:	687b      	ldr	r3, [r7, #4]
 80223d0:	681b      	ldr	r3, [r3, #0]
 80223d2:	4a34      	ldr	r2, [pc, #208]	@ (80224a4 <HAL_TIM_PWM_Start_IT+0x2fc>)
 80223d4:	4293      	cmp	r3, r2
 80223d6:	d040      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 80223d8:	687b      	ldr	r3, [r7, #4]
 80223da:	681b      	ldr	r3, [r3, #0]
 80223dc:	4a32      	ldr	r2, [pc, #200]	@ (80224a8 <HAL_TIM_PWM_Start_IT+0x300>)
 80223de:	4293      	cmp	r3, r2
 80223e0:	d03b      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 80223e2:	687b      	ldr	r3, [r7, #4]
 80223e4:	681b      	ldr	r3, [r3, #0]
 80223e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80223ea:	d036      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 80223ec:	687b      	ldr	r3, [r7, #4]
 80223ee:	681b      	ldr	r3, [r3, #0]
 80223f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80223f4:	d031      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 80223f6:	687b      	ldr	r3, [r7, #4]
 80223f8:	681b      	ldr	r3, [r3, #0]
 80223fa:	4a34      	ldr	r2, [pc, #208]	@ (80224cc <HAL_TIM_PWM_Start_IT+0x324>)
 80223fc:	4293      	cmp	r3, r2
 80223fe:	d02c      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022400:	687b      	ldr	r3, [r7, #4]
 8022402:	681b      	ldr	r3, [r3, #0]
 8022404:	4a32      	ldr	r2, [pc, #200]	@ (80224d0 <HAL_TIM_PWM_Start_IT+0x328>)
 8022406:	4293      	cmp	r3, r2
 8022408:	d027      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 802240a:	687b      	ldr	r3, [r7, #4]
 802240c:	681b      	ldr	r3, [r3, #0]
 802240e:	4a31      	ldr	r2, [pc, #196]	@ (80224d4 <HAL_TIM_PWM_Start_IT+0x32c>)
 8022410:	4293      	cmp	r3, r2
 8022412:	d022      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022414:	687b      	ldr	r3, [r7, #4]
 8022416:	681b      	ldr	r3, [r3, #0]
 8022418:	4a2f      	ldr	r2, [pc, #188]	@ (80224d8 <HAL_TIM_PWM_Start_IT+0x330>)
 802241a:	4293      	cmp	r3, r2
 802241c:	d01d      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 802241e:	687b      	ldr	r3, [r7, #4]
 8022420:	681b      	ldr	r3, [r3, #0]
 8022422:	4a2e      	ldr	r2, [pc, #184]	@ (80224dc <HAL_TIM_PWM_Start_IT+0x334>)
 8022424:	4293      	cmp	r3, r2
 8022426:	d018      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022428:	687b      	ldr	r3, [r7, #4]
 802242a:	681b      	ldr	r3, [r3, #0]
 802242c:	4a2c      	ldr	r2, [pc, #176]	@ (80224e0 <HAL_TIM_PWM_Start_IT+0x338>)
 802242e:	4293      	cmp	r3, r2
 8022430:	d013      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022432:	687b      	ldr	r3, [r7, #4]
 8022434:	681b      	ldr	r3, [r3, #0]
 8022436:	4a1d      	ldr	r2, [pc, #116]	@ (80224ac <HAL_TIM_PWM_Start_IT+0x304>)
 8022438:	4293      	cmp	r3, r2
 802243a:	d00e      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 802243c:	687b      	ldr	r3, [r7, #4]
 802243e:	681b      	ldr	r3, [r3, #0]
 8022440:	4a1b      	ldr	r2, [pc, #108]	@ (80224b0 <HAL_TIM_PWM_Start_IT+0x308>)
 8022442:	4293      	cmp	r3, r2
 8022444:	d009      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022446:	687b      	ldr	r3, [r7, #4]
 8022448:	681b      	ldr	r3, [r3, #0]
 802244a:	4a1a      	ldr	r2, [pc, #104]	@ (80224b4 <HAL_TIM_PWM_Start_IT+0x30c>)
 802244c:	4293      	cmp	r3, r2
 802244e:	d004      	beq.n	802245a <HAL_TIM_PWM_Start_IT+0x2b2>
 8022450:	687b      	ldr	r3, [r7, #4]
 8022452:	681b      	ldr	r3, [r3, #0]
 8022454:	4a18      	ldr	r2, [pc, #96]	@ (80224b8 <HAL_TIM_PWM_Start_IT+0x310>)
 8022456:	4293      	cmp	r3, r2
 8022458:	d115      	bne.n	8022486 <HAL_TIM_PWM_Start_IT+0x2de>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 802245a:	687b      	ldr	r3, [r7, #4]
 802245c:	681b      	ldr	r3, [r3, #0]
 802245e:	689a      	ldr	r2, [r3, #8]
 8022460:	4b20      	ldr	r3, [pc, #128]	@ (80224e4 <HAL_TIM_PWM_Start_IT+0x33c>)
 8022462:	4013      	ands	r3, r2
 8022464:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8022466:	68bb      	ldr	r3, [r7, #8]
 8022468:	2b06      	cmp	r3, #6
 802246a:	d015      	beq.n	8022498 <HAL_TIM_PWM_Start_IT+0x2f0>
 802246c:	68bb      	ldr	r3, [r7, #8]
 802246e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8022472:	d011      	beq.n	8022498 <HAL_TIM_PWM_Start_IT+0x2f0>
      {
        __HAL_TIM_ENABLE(htim);
 8022474:	687b      	ldr	r3, [r7, #4]
 8022476:	681b      	ldr	r3, [r3, #0]
 8022478:	681a      	ldr	r2, [r3, #0]
 802247a:	687b      	ldr	r3, [r7, #4]
 802247c:	681b      	ldr	r3, [r3, #0]
 802247e:	f042 0201 	orr.w	r2, r2, #1
 8022482:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8022484:	e008      	b.n	8022498 <HAL_TIM_PWM_Start_IT+0x2f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8022486:	687b      	ldr	r3, [r7, #4]
 8022488:	681b      	ldr	r3, [r3, #0]
 802248a:	681a      	ldr	r2, [r3, #0]
 802248c:	687b      	ldr	r3, [r7, #4]
 802248e:	681b      	ldr	r3, [r3, #0]
 8022490:	f042 0201 	orr.w	r2, r2, #1
 8022494:	601a      	str	r2, [r3, #0]
 8022496:	e000      	b.n	802249a <HAL_TIM_PWM_Start_IT+0x2f2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8022498:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 802249a:	7bfb      	ldrb	r3, [r7, #15]
}
 802249c:	4618      	mov	r0, r3
 802249e:	3710      	adds	r7, #16
 80224a0:	46bd      	mov	sp, r7
 80224a2:	bd80      	pop	{r7, pc}
 80224a4:	40012c00 	.word	0x40012c00
 80224a8:	50012c00 	.word	0x50012c00
 80224ac:	40013400 	.word	0x40013400
 80224b0:	50013400 	.word	0x50013400
 80224b4:	40014000 	.word	0x40014000
 80224b8:	50014000 	.word	0x50014000
 80224bc:	40014400 	.word	0x40014400
 80224c0:	50014400 	.word	0x50014400
 80224c4:	40014800 	.word	0x40014800
 80224c8:	50014800 	.word	0x50014800
 80224cc:	40000400 	.word	0x40000400
 80224d0:	50000400 	.word	0x50000400
 80224d4:	40000800 	.word	0x40000800
 80224d8:	50000800 	.word	0x50000800
 80224dc:	40000c00 	.word	0x40000c00
 80224e0:	50000c00 	.word	0x50000c00
 80224e4:	00010007 	.word	0x00010007

080224e8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80224e8:	b580      	push	{r7, lr}
 80224ea:	b084      	sub	sp, #16
 80224ec:	af00      	add	r7, sp, #0
 80224ee:	6078      	str	r0, [r7, #4]
 80224f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80224f2:	2300      	movs	r3, #0
 80224f4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80224f6:	683b      	ldr	r3, [r7, #0]
 80224f8:	2b0c      	cmp	r3, #12
 80224fa:	d841      	bhi.n	8022580 <HAL_TIM_PWM_Stop_IT+0x98>
 80224fc:	a201      	add	r2, pc, #4	@ (adr r2, 8022504 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80224fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022502:	bf00      	nop
 8022504:	08022539 	.word	0x08022539
 8022508:	08022581 	.word	0x08022581
 802250c:	08022581 	.word	0x08022581
 8022510:	08022581 	.word	0x08022581
 8022514:	0802254b 	.word	0x0802254b
 8022518:	08022581 	.word	0x08022581
 802251c:	08022581 	.word	0x08022581
 8022520:	08022581 	.word	0x08022581
 8022524:	0802255d 	.word	0x0802255d
 8022528:	08022581 	.word	0x08022581
 802252c:	08022581 	.word	0x08022581
 8022530:	08022581 	.word	0x08022581
 8022534:	0802256f 	.word	0x0802256f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8022538:	687b      	ldr	r3, [r7, #4]
 802253a:	681b      	ldr	r3, [r3, #0]
 802253c:	68da      	ldr	r2, [r3, #12]
 802253e:	687b      	ldr	r3, [r7, #4]
 8022540:	681b      	ldr	r3, [r3, #0]
 8022542:	f022 0202 	bic.w	r2, r2, #2
 8022546:	60da      	str	r2, [r3, #12]
      break;
 8022548:	e01d      	b.n	8022586 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 802254a:	687b      	ldr	r3, [r7, #4]
 802254c:	681b      	ldr	r3, [r3, #0]
 802254e:	68da      	ldr	r2, [r3, #12]
 8022550:	687b      	ldr	r3, [r7, #4]
 8022552:	681b      	ldr	r3, [r3, #0]
 8022554:	f022 0204 	bic.w	r2, r2, #4
 8022558:	60da      	str	r2, [r3, #12]
      break;
 802255a:	e014      	b.n	8022586 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 802255c:	687b      	ldr	r3, [r7, #4]
 802255e:	681b      	ldr	r3, [r3, #0]
 8022560:	68da      	ldr	r2, [r3, #12]
 8022562:	687b      	ldr	r3, [r7, #4]
 8022564:	681b      	ldr	r3, [r3, #0]
 8022566:	f022 0208 	bic.w	r2, r2, #8
 802256a:	60da      	str	r2, [r3, #12]
      break;
 802256c:	e00b      	b.n	8022586 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 802256e:	687b      	ldr	r3, [r7, #4]
 8022570:	681b      	ldr	r3, [r3, #0]
 8022572:	68da      	ldr	r2, [r3, #12]
 8022574:	687b      	ldr	r3, [r7, #4]
 8022576:	681b      	ldr	r3, [r3, #0]
 8022578:	f022 0210 	bic.w	r2, r2, #16
 802257c:	60da      	str	r2, [r3, #12]
      break;
 802257e:	e002      	b.n	8022586 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8022580:	2301      	movs	r3, #1
 8022582:	73fb      	strb	r3, [r7, #15]
      break;
 8022584:	bf00      	nop
  }

  if (status == HAL_OK)
 8022586:	7bfb      	ldrb	r3, [r7, #15]
 8022588:	2b00      	cmp	r3, #0
 802258a:	f040 809a 	bne.w	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 802258e:	687b      	ldr	r3, [r7, #4]
 8022590:	681b      	ldr	r3, [r3, #0]
 8022592:	2200      	movs	r2, #0
 8022594:	6839      	ldr	r1, [r7, #0]
 8022596:	4618      	mov	r0, r3
 8022598:	f001 fa20 	bl	80239dc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 802259c:	687b      	ldr	r3, [r7, #4]
 802259e:	681b      	ldr	r3, [r3, #0]
 80225a0:	4a4a      	ldr	r2, [pc, #296]	@ (80226cc <HAL_TIM_PWM_Stop_IT+0x1e4>)
 80225a2:	4293      	cmp	r3, r2
 80225a4:	d02c      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225a6:	687b      	ldr	r3, [r7, #4]
 80225a8:	681b      	ldr	r3, [r3, #0]
 80225aa:	4a49      	ldr	r2, [pc, #292]	@ (80226d0 <HAL_TIM_PWM_Stop_IT+0x1e8>)
 80225ac:	4293      	cmp	r3, r2
 80225ae:	d027      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225b0:	687b      	ldr	r3, [r7, #4]
 80225b2:	681b      	ldr	r3, [r3, #0]
 80225b4:	4a47      	ldr	r2, [pc, #284]	@ (80226d4 <HAL_TIM_PWM_Stop_IT+0x1ec>)
 80225b6:	4293      	cmp	r3, r2
 80225b8:	d022      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225ba:	687b      	ldr	r3, [r7, #4]
 80225bc:	681b      	ldr	r3, [r3, #0]
 80225be:	4a46      	ldr	r2, [pc, #280]	@ (80226d8 <HAL_TIM_PWM_Stop_IT+0x1f0>)
 80225c0:	4293      	cmp	r3, r2
 80225c2:	d01d      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225c4:	687b      	ldr	r3, [r7, #4]
 80225c6:	681b      	ldr	r3, [r3, #0]
 80225c8:	4a44      	ldr	r2, [pc, #272]	@ (80226dc <HAL_TIM_PWM_Stop_IT+0x1f4>)
 80225ca:	4293      	cmp	r3, r2
 80225cc:	d018      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225ce:	687b      	ldr	r3, [r7, #4]
 80225d0:	681b      	ldr	r3, [r3, #0]
 80225d2:	4a43      	ldr	r2, [pc, #268]	@ (80226e0 <HAL_TIM_PWM_Stop_IT+0x1f8>)
 80225d4:	4293      	cmp	r3, r2
 80225d6:	d013      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225d8:	687b      	ldr	r3, [r7, #4]
 80225da:	681b      	ldr	r3, [r3, #0]
 80225dc:	4a41      	ldr	r2, [pc, #260]	@ (80226e4 <HAL_TIM_PWM_Stop_IT+0x1fc>)
 80225de:	4293      	cmp	r3, r2
 80225e0:	d00e      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225e2:	687b      	ldr	r3, [r7, #4]
 80225e4:	681b      	ldr	r3, [r3, #0]
 80225e6:	4a40      	ldr	r2, [pc, #256]	@ (80226e8 <HAL_TIM_PWM_Stop_IT+0x200>)
 80225e8:	4293      	cmp	r3, r2
 80225ea:	d009      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225ec:	687b      	ldr	r3, [r7, #4]
 80225ee:	681b      	ldr	r3, [r3, #0]
 80225f0:	4a3e      	ldr	r2, [pc, #248]	@ (80226ec <HAL_TIM_PWM_Stop_IT+0x204>)
 80225f2:	4293      	cmp	r3, r2
 80225f4:	d004      	beq.n	8022600 <HAL_TIM_PWM_Stop_IT+0x118>
 80225f6:	687b      	ldr	r3, [r7, #4]
 80225f8:	681b      	ldr	r3, [r3, #0]
 80225fa:	4a3d      	ldr	r2, [pc, #244]	@ (80226f0 <HAL_TIM_PWM_Stop_IT+0x208>)
 80225fc:	4293      	cmp	r3, r2
 80225fe:	d101      	bne.n	8022604 <HAL_TIM_PWM_Stop_IT+0x11c>
 8022600:	2301      	movs	r3, #1
 8022602:	e000      	b.n	8022606 <HAL_TIM_PWM_Stop_IT+0x11e>
 8022604:	2300      	movs	r3, #0
 8022606:	2b00      	cmp	r3, #0
 8022608:	d017      	beq.n	802263a <HAL_TIM_PWM_Stop_IT+0x152>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 802260a:	687b      	ldr	r3, [r7, #4]
 802260c:	681b      	ldr	r3, [r3, #0]
 802260e:	6a1a      	ldr	r2, [r3, #32]
 8022610:	f241 1311 	movw	r3, #4369	@ 0x1111
 8022614:	4013      	ands	r3, r2
 8022616:	2b00      	cmp	r3, #0
 8022618:	d10f      	bne.n	802263a <HAL_TIM_PWM_Stop_IT+0x152>
 802261a:	687b      	ldr	r3, [r7, #4]
 802261c:	681b      	ldr	r3, [r3, #0]
 802261e:	6a1a      	ldr	r2, [r3, #32]
 8022620:	f244 4344 	movw	r3, #17476	@ 0x4444
 8022624:	4013      	ands	r3, r2
 8022626:	2b00      	cmp	r3, #0
 8022628:	d107      	bne.n	802263a <HAL_TIM_PWM_Stop_IT+0x152>
 802262a:	687b      	ldr	r3, [r7, #4]
 802262c:	681b      	ldr	r3, [r3, #0]
 802262e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8022630:	687b      	ldr	r3, [r7, #4]
 8022632:	681b      	ldr	r3, [r3, #0]
 8022634:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8022638:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 802263a:	687b      	ldr	r3, [r7, #4]
 802263c:	681b      	ldr	r3, [r3, #0]
 802263e:	6a1a      	ldr	r2, [r3, #32]
 8022640:	f241 1311 	movw	r3, #4369	@ 0x1111
 8022644:	4013      	ands	r3, r2
 8022646:	2b00      	cmp	r3, #0
 8022648:	d10f      	bne.n	802266a <HAL_TIM_PWM_Stop_IT+0x182>
 802264a:	687b      	ldr	r3, [r7, #4]
 802264c:	681b      	ldr	r3, [r3, #0]
 802264e:	6a1a      	ldr	r2, [r3, #32]
 8022650:	f244 4344 	movw	r3, #17476	@ 0x4444
 8022654:	4013      	ands	r3, r2
 8022656:	2b00      	cmp	r3, #0
 8022658:	d107      	bne.n	802266a <HAL_TIM_PWM_Stop_IT+0x182>
 802265a:	687b      	ldr	r3, [r7, #4]
 802265c:	681b      	ldr	r3, [r3, #0]
 802265e:	681a      	ldr	r2, [r3, #0]
 8022660:	687b      	ldr	r3, [r7, #4]
 8022662:	681b      	ldr	r3, [r3, #0]
 8022664:	f022 0201 	bic.w	r2, r2, #1
 8022668:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 802266a:	683b      	ldr	r3, [r7, #0]
 802266c:	2b00      	cmp	r3, #0
 802266e:	d104      	bne.n	802267a <HAL_TIM_PWM_Stop_IT+0x192>
 8022670:	687b      	ldr	r3, [r7, #4]
 8022672:	2201      	movs	r2, #1
 8022674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8022678:	e023      	b.n	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
 802267a:	683b      	ldr	r3, [r7, #0]
 802267c:	2b04      	cmp	r3, #4
 802267e:	d104      	bne.n	802268a <HAL_TIM_PWM_Stop_IT+0x1a2>
 8022680:	687b      	ldr	r3, [r7, #4]
 8022682:	2201      	movs	r2, #1
 8022684:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8022688:	e01b      	b.n	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
 802268a:	683b      	ldr	r3, [r7, #0]
 802268c:	2b08      	cmp	r3, #8
 802268e:	d104      	bne.n	802269a <HAL_TIM_PWM_Stop_IT+0x1b2>
 8022690:	687b      	ldr	r3, [r7, #4]
 8022692:	2201      	movs	r2, #1
 8022694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8022698:	e013      	b.n	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
 802269a:	683b      	ldr	r3, [r7, #0]
 802269c:	2b0c      	cmp	r3, #12
 802269e:	d104      	bne.n	80226aa <HAL_TIM_PWM_Stop_IT+0x1c2>
 80226a0:	687b      	ldr	r3, [r7, #4]
 80226a2:	2201      	movs	r2, #1
 80226a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80226a8:	e00b      	b.n	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
 80226aa:	683b      	ldr	r3, [r7, #0]
 80226ac:	2b10      	cmp	r3, #16
 80226ae:	d104      	bne.n	80226ba <HAL_TIM_PWM_Stop_IT+0x1d2>
 80226b0:	687b      	ldr	r3, [r7, #4]
 80226b2:	2201      	movs	r2, #1
 80226b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80226b8:	e003      	b.n	80226c2 <HAL_TIM_PWM_Stop_IT+0x1da>
 80226ba:	687b      	ldr	r3, [r7, #4]
 80226bc:	2201      	movs	r2, #1
 80226be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80226c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80226c4:	4618      	mov	r0, r3
 80226c6:	3710      	adds	r7, #16
 80226c8:	46bd      	mov	sp, r7
 80226ca:	bd80      	pop	{r7, pc}
 80226cc:	40012c00 	.word	0x40012c00
 80226d0:	50012c00 	.word	0x50012c00
 80226d4:	40013400 	.word	0x40013400
 80226d8:	50013400 	.word	0x50013400
 80226dc:	40014000 	.word	0x40014000
 80226e0:	50014000 	.word	0x50014000
 80226e4:	40014400 	.word	0x40014400
 80226e8:	50014400 	.word	0x50014400
 80226ec:	40014800 	.word	0x40014800
 80226f0:	50014800 	.word	0x50014800

080226f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80226f4:	b580      	push	{r7, lr}
 80226f6:	b084      	sub	sp, #16
 80226f8:	af00      	add	r7, sp, #0
 80226fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80226fc:	687b      	ldr	r3, [r7, #4]
 80226fe:	681b      	ldr	r3, [r3, #0]
 8022700:	68db      	ldr	r3, [r3, #12]
 8022702:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8022704:	687b      	ldr	r3, [r7, #4]
 8022706:	681b      	ldr	r3, [r3, #0]
 8022708:	691b      	ldr	r3, [r3, #16]
 802270a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 802270c:	68bb      	ldr	r3, [r7, #8]
 802270e:	f003 0302 	and.w	r3, r3, #2
 8022712:	2b00      	cmp	r3, #0
 8022714:	d020      	beq.n	8022758 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8022716:	68fb      	ldr	r3, [r7, #12]
 8022718:	f003 0302 	and.w	r3, r3, #2
 802271c:	2b00      	cmp	r3, #0
 802271e:	d01b      	beq.n	8022758 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8022720:	687b      	ldr	r3, [r7, #4]
 8022722:	681b      	ldr	r3, [r3, #0]
 8022724:	f06f 0202 	mvn.w	r2, #2
 8022728:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 802272a:	687b      	ldr	r3, [r7, #4]
 802272c:	2201      	movs	r2, #1
 802272e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8022730:	687b      	ldr	r3, [r7, #4]
 8022732:	681b      	ldr	r3, [r3, #0]
 8022734:	699b      	ldr	r3, [r3, #24]
 8022736:	f003 0303 	and.w	r3, r3, #3
 802273a:	2b00      	cmp	r3, #0
 802273c:	d003      	beq.n	8022746 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 802273e:	6878      	ldr	r0, [r7, #4]
 8022740:	f000 fbb8 	bl	8022eb4 <HAL_TIM_IC_CaptureCallback>
 8022744:	e005      	b.n	8022752 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8022746:	6878      	ldr	r0, [r7, #4]
 8022748:	f7e8 fd3c 	bl	800b1c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 802274c:	6878      	ldr	r0, [r7, #4]
 802274e:	f7e8 fcd3 	bl	800b0f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8022752:	687b      	ldr	r3, [r7, #4]
 8022754:	2200      	movs	r2, #0
 8022756:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8022758:	68bb      	ldr	r3, [r7, #8]
 802275a:	f003 0304 	and.w	r3, r3, #4
 802275e:	2b00      	cmp	r3, #0
 8022760:	d020      	beq.n	80227a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8022762:	68fb      	ldr	r3, [r7, #12]
 8022764:	f003 0304 	and.w	r3, r3, #4
 8022768:	2b00      	cmp	r3, #0
 802276a:	d01b      	beq.n	80227a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 802276c:	687b      	ldr	r3, [r7, #4]
 802276e:	681b      	ldr	r3, [r3, #0]
 8022770:	f06f 0204 	mvn.w	r2, #4
 8022774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8022776:	687b      	ldr	r3, [r7, #4]
 8022778:	2202      	movs	r2, #2
 802277a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 802277c:	687b      	ldr	r3, [r7, #4]
 802277e:	681b      	ldr	r3, [r3, #0]
 8022780:	699b      	ldr	r3, [r3, #24]
 8022782:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8022786:	2b00      	cmp	r3, #0
 8022788:	d003      	beq.n	8022792 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 802278a:	6878      	ldr	r0, [r7, #4]
 802278c:	f000 fb92 	bl	8022eb4 <HAL_TIM_IC_CaptureCallback>
 8022790:	e005      	b.n	802279e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8022792:	6878      	ldr	r0, [r7, #4]
 8022794:	f7e8 fd16 	bl	800b1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8022798:	6878      	ldr	r0, [r7, #4]
 802279a:	f7e8 fcad 	bl	800b0f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 802279e:	687b      	ldr	r3, [r7, #4]
 80227a0:	2200      	movs	r2, #0
 80227a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80227a4:	68bb      	ldr	r3, [r7, #8]
 80227a6:	f003 0308 	and.w	r3, r3, #8
 80227aa:	2b00      	cmp	r3, #0
 80227ac:	d020      	beq.n	80227f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80227ae:	68fb      	ldr	r3, [r7, #12]
 80227b0:	f003 0308 	and.w	r3, r3, #8
 80227b4:	2b00      	cmp	r3, #0
 80227b6:	d01b      	beq.n	80227f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80227b8:	687b      	ldr	r3, [r7, #4]
 80227ba:	681b      	ldr	r3, [r3, #0]
 80227bc:	f06f 0208 	mvn.w	r2, #8
 80227c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80227c2:	687b      	ldr	r3, [r7, #4]
 80227c4:	2204      	movs	r2, #4
 80227c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80227c8:	687b      	ldr	r3, [r7, #4]
 80227ca:	681b      	ldr	r3, [r3, #0]
 80227cc:	69db      	ldr	r3, [r3, #28]
 80227ce:	f003 0303 	and.w	r3, r3, #3
 80227d2:	2b00      	cmp	r3, #0
 80227d4:	d003      	beq.n	80227de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80227d6:	6878      	ldr	r0, [r7, #4]
 80227d8:	f000 fb6c 	bl	8022eb4 <HAL_TIM_IC_CaptureCallback>
 80227dc:	e005      	b.n	80227ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80227de:	6878      	ldr	r0, [r7, #4]
 80227e0:	f7e8 fcf0 	bl	800b1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80227e4:	6878      	ldr	r0, [r7, #4]
 80227e6:	f7e8 fc87 	bl	800b0f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80227ea:	687b      	ldr	r3, [r7, #4]
 80227ec:	2200      	movs	r2, #0
 80227ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80227f0:	68bb      	ldr	r3, [r7, #8]
 80227f2:	f003 0310 	and.w	r3, r3, #16
 80227f6:	2b00      	cmp	r3, #0
 80227f8:	d020      	beq.n	802283c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80227fa:	68fb      	ldr	r3, [r7, #12]
 80227fc:	f003 0310 	and.w	r3, r3, #16
 8022800:	2b00      	cmp	r3, #0
 8022802:	d01b      	beq.n	802283c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8022804:	687b      	ldr	r3, [r7, #4]
 8022806:	681b      	ldr	r3, [r3, #0]
 8022808:	f06f 0210 	mvn.w	r2, #16
 802280c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 802280e:	687b      	ldr	r3, [r7, #4]
 8022810:	2208      	movs	r2, #8
 8022812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8022814:	687b      	ldr	r3, [r7, #4]
 8022816:	681b      	ldr	r3, [r3, #0]
 8022818:	69db      	ldr	r3, [r3, #28]
 802281a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 802281e:	2b00      	cmp	r3, #0
 8022820:	d003      	beq.n	802282a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8022822:	6878      	ldr	r0, [r7, #4]
 8022824:	f000 fb46 	bl	8022eb4 <HAL_TIM_IC_CaptureCallback>
 8022828:	e005      	b.n	8022836 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 802282a:	6878      	ldr	r0, [r7, #4]
 802282c:	f7e8 fcca 	bl	800b1c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8022830:	6878      	ldr	r0, [r7, #4]
 8022832:	f7e8 fc61 	bl	800b0f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8022836:	687b      	ldr	r3, [r7, #4]
 8022838:	2200      	movs	r2, #0
 802283a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 802283c:	68bb      	ldr	r3, [r7, #8]
 802283e:	f003 0301 	and.w	r3, r3, #1
 8022842:	2b00      	cmp	r3, #0
 8022844:	d00c      	beq.n	8022860 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8022846:	68fb      	ldr	r3, [r7, #12]
 8022848:	f003 0301 	and.w	r3, r3, #1
 802284c:	2b00      	cmp	r3, #0
 802284e:	d007      	beq.n	8022860 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8022850:	687b      	ldr	r3, [r7, #4]
 8022852:	681b      	ldr	r3, [r3, #0]
 8022854:	f06f 0201 	mvn.w	r2, #1
 8022858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 802285a:	6878      	ldr	r0, [r7, #4]
 802285c:	f7e8 fc7e 	bl	800b15c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8022860:	68bb      	ldr	r3, [r7, #8]
 8022862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8022866:	2b00      	cmp	r3, #0
 8022868:	d104      	bne.n	8022874 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 802286a:	68bb      	ldr	r3, [r7, #8]
 802286c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8022870:	2b00      	cmp	r3, #0
 8022872:	d00c      	beq.n	802288e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8022874:	68fb      	ldr	r3, [r7, #12]
 8022876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802287a:	2b00      	cmp	r3, #0
 802287c:	d007      	beq.n	802288e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 802287e:	687b      	ldr	r3, [r7, #4]
 8022880:	681b      	ldr	r3, [r3, #0]
 8022882:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8022886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8022888:	6878      	ldr	r0, [r7, #4]
 802288a:	f001 f999 	bl	8023bc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 802288e:	68bb      	ldr	r3, [r7, #8]
 8022890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8022894:	2b00      	cmp	r3, #0
 8022896:	d00c      	beq.n	80228b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8022898:	68fb      	ldr	r3, [r7, #12]
 802289a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802289e:	2b00      	cmp	r3, #0
 80228a0:	d007      	beq.n	80228b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80228a2:	687b      	ldr	r3, [r7, #4]
 80228a4:	681b      	ldr	r3, [r3, #0]
 80228a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80228aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80228ac:	6878      	ldr	r0, [r7, #4]
 80228ae:	f001 f991 	bl	8023bd4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80228b2:	68bb      	ldr	r3, [r7, #8]
 80228b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80228b8:	2b00      	cmp	r3, #0
 80228ba:	d00c      	beq.n	80228d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80228bc:	68fb      	ldr	r3, [r7, #12]
 80228be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80228c2:	2b00      	cmp	r3, #0
 80228c4:	d007      	beq.n	80228d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80228c6:	687b      	ldr	r3, [r7, #4]
 80228c8:	681b      	ldr	r3, [r3, #0]
 80228ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80228ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80228d0:	6878      	ldr	r0, [r7, #4]
 80228d2:	f000 faf9 	bl	8022ec8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80228d6:	68bb      	ldr	r3, [r7, #8]
 80228d8:	f003 0320 	and.w	r3, r3, #32
 80228dc:	2b00      	cmp	r3, #0
 80228de:	d00c      	beq.n	80228fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80228e0:	68fb      	ldr	r3, [r7, #12]
 80228e2:	f003 0320 	and.w	r3, r3, #32
 80228e6:	2b00      	cmp	r3, #0
 80228e8:	d007      	beq.n	80228fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80228ea:	687b      	ldr	r3, [r7, #4]
 80228ec:	681b      	ldr	r3, [r3, #0]
 80228ee:	f06f 0220 	mvn.w	r2, #32
 80228f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80228f4:	6878      	ldr	r0, [r7, #4]
 80228f6:	f001 f959 	bl	8023bac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80228fa:	68bb      	ldr	r3, [r7, #8]
 80228fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8022900:	2b00      	cmp	r3, #0
 8022902:	d00c      	beq.n	802291e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8022904:	68fb      	ldr	r3, [r7, #12]
 8022906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802290a:	2b00      	cmp	r3, #0
 802290c:	d007      	beq.n	802291e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 802290e:	687b      	ldr	r3, [r7, #4]
 8022910:	681b      	ldr	r3, [r3, #0]
 8022912:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8022916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8022918:	6878      	ldr	r0, [r7, #4]
 802291a:	f001 f965 	bl	8023be8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 802291e:	68bb      	ldr	r3, [r7, #8]
 8022920:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8022924:	2b00      	cmp	r3, #0
 8022926:	d00c      	beq.n	8022942 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8022928:	68fb      	ldr	r3, [r7, #12]
 802292a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 802292e:	2b00      	cmp	r3, #0
 8022930:	d007      	beq.n	8022942 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8022932:	687b      	ldr	r3, [r7, #4]
 8022934:	681b      	ldr	r3, [r3, #0]
 8022936:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 802293a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 802293c:	6878      	ldr	r0, [r7, #4]
 802293e:	f001 f95d 	bl	8023bfc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8022942:	68bb      	ldr	r3, [r7, #8]
 8022944:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8022948:	2b00      	cmp	r3, #0
 802294a:	d00c      	beq.n	8022966 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 802294c:	68fb      	ldr	r3, [r7, #12]
 802294e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8022952:	2b00      	cmp	r3, #0
 8022954:	d007      	beq.n	8022966 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8022956:	687b      	ldr	r3, [r7, #4]
 8022958:	681b      	ldr	r3, [r3, #0]
 802295a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 802295e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8022960:	6878      	ldr	r0, [r7, #4]
 8022962:	f001 f955 	bl	8023c10 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8022966:	68bb      	ldr	r3, [r7, #8]
 8022968:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802296c:	2b00      	cmp	r3, #0
 802296e:	d00c      	beq.n	802298a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8022970:	68fb      	ldr	r3, [r7, #12]
 8022972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8022976:	2b00      	cmp	r3, #0
 8022978:	d007      	beq.n	802298a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 802297a:	687b      	ldr	r3, [r7, #4]
 802297c:	681b      	ldr	r3, [r3, #0]
 802297e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8022982:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8022984:	6878      	ldr	r0, [r7, #4]
 8022986:	f001 f94d 	bl	8023c24 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 802298a:	bf00      	nop
 802298c:	3710      	adds	r7, #16
 802298e:	46bd      	mov	sp, r7
 8022990:	bd80      	pop	{r7, pc}
	...

08022994 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8022994:	b580      	push	{r7, lr}
 8022996:	b086      	sub	sp, #24
 8022998:	af00      	add	r7, sp, #0
 802299a:	60f8      	str	r0, [r7, #12]
 802299c:	60b9      	str	r1, [r7, #8]
 802299e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80229a0:	2300      	movs	r3, #0
 80229a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80229a4:	68fb      	ldr	r3, [r7, #12]
 80229a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80229aa:	2b01      	cmp	r3, #1
 80229ac:	d101      	bne.n	80229b2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80229ae:	2302      	movs	r3, #2
 80229b0:	e066      	b.n	8022a80 <HAL_TIM_OC_ConfigChannel+0xec>
 80229b2:	68fb      	ldr	r3, [r7, #12]
 80229b4:	2201      	movs	r2, #1
 80229b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80229ba:	687b      	ldr	r3, [r7, #4]
 80229bc:	2b14      	cmp	r3, #20
 80229be:	d857      	bhi.n	8022a70 <HAL_TIM_OC_ConfigChannel+0xdc>
 80229c0:	a201      	add	r2, pc, #4	@ (adr r2, 80229c8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80229c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80229c6:	bf00      	nop
 80229c8:	08022a1d 	.word	0x08022a1d
 80229cc:	08022a71 	.word	0x08022a71
 80229d0:	08022a71 	.word	0x08022a71
 80229d4:	08022a71 	.word	0x08022a71
 80229d8:	08022a2b 	.word	0x08022a2b
 80229dc:	08022a71 	.word	0x08022a71
 80229e0:	08022a71 	.word	0x08022a71
 80229e4:	08022a71 	.word	0x08022a71
 80229e8:	08022a39 	.word	0x08022a39
 80229ec:	08022a71 	.word	0x08022a71
 80229f0:	08022a71 	.word	0x08022a71
 80229f4:	08022a71 	.word	0x08022a71
 80229f8:	08022a47 	.word	0x08022a47
 80229fc:	08022a71 	.word	0x08022a71
 8022a00:	08022a71 	.word	0x08022a71
 8022a04:	08022a71 	.word	0x08022a71
 8022a08:	08022a55 	.word	0x08022a55
 8022a0c:	08022a71 	.word	0x08022a71
 8022a10:	08022a71 	.word	0x08022a71
 8022a14:	08022a71 	.word	0x08022a71
 8022a18:	08022a63 	.word	0x08022a63
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8022a1c:	68fb      	ldr	r3, [r7, #12]
 8022a1e:	681b      	ldr	r3, [r3, #0]
 8022a20:	68b9      	ldr	r1, [r7, #8]
 8022a22:	4618      	mov	r0, r3
 8022a24:	f000 fb68 	bl	80230f8 <TIM_OC1_SetConfig>
      break;
 8022a28:	e025      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8022a2a:	68fb      	ldr	r3, [r7, #12]
 8022a2c:	681b      	ldr	r3, [r3, #0]
 8022a2e:	68b9      	ldr	r1, [r7, #8]
 8022a30:	4618      	mov	r0, r3
 8022a32:	f000 fc23 	bl	802327c <TIM_OC2_SetConfig>
      break;
 8022a36:	e01e      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8022a38:	68fb      	ldr	r3, [r7, #12]
 8022a3a:	681b      	ldr	r3, [r3, #0]
 8022a3c:	68b9      	ldr	r1, [r7, #8]
 8022a3e:	4618      	mov	r0, r3
 8022a40:	f000 fccc 	bl	80233dc <TIM_OC3_SetConfig>
      break;
 8022a44:	e017      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8022a46:	68fb      	ldr	r3, [r7, #12]
 8022a48:	681b      	ldr	r3, [r3, #0]
 8022a4a:	68b9      	ldr	r1, [r7, #8]
 8022a4c:	4618      	mov	r0, r3
 8022a4e:	f000 fd73 	bl	8023538 <TIM_OC4_SetConfig>
      break;
 8022a52:	e010      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8022a54:	68fb      	ldr	r3, [r7, #12]
 8022a56:	681b      	ldr	r3, [r3, #0]
 8022a58:	68b9      	ldr	r1, [r7, #8]
 8022a5a:	4618      	mov	r0, r3
 8022a5c:	f000 fe1c 	bl	8023698 <TIM_OC5_SetConfig>
      break;
 8022a60:	e009      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8022a62:	68fb      	ldr	r3, [r7, #12]
 8022a64:	681b      	ldr	r3, [r3, #0]
 8022a66:	68b9      	ldr	r1, [r7, #8]
 8022a68:	4618      	mov	r0, r3
 8022a6a:	f000 fe97 	bl	802379c <TIM_OC6_SetConfig>
      break;
 8022a6e:	e002      	b.n	8022a76 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8022a70:	2301      	movs	r3, #1
 8022a72:	75fb      	strb	r3, [r7, #23]
      break;
 8022a74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8022a76:	68fb      	ldr	r3, [r7, #12]
 8022a78:	2200      	movs	r2, #0
 8022a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8022a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8022a80:	4618      	mov	r0, r3
 8022a82:	3718      	adds	r7, #24
 8022a84:	46bd      	mov	sp, r7
 8022a86:	bd80      	pop	{r7, pc}

08022a88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8022a88:	b580      	push	{r7, lr}
 8022a8a:	b086      	sub	sp, #24
 8022a8c:	af00      	add	r7, sp, #0
 8022a8e:	60f8      	str	r0, [r7, #12]
 8022a90:	60b9      	str	r1, [r7, #8]
 8022a92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8022a94:	2300      	movs	r3, #0
 8022a96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8022a98:	68fb      	ldr	r3, [r7, #12]
 8022a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8022a9e:	2b01      	cmp	r3, #1
 8022aa0:	d101      	bne.n	8022aa6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8022aa2:	2302      	movs	r3, #2
 8022aa4:	e0ff      	b.n	8022ca6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8022aa6:	68fb      	ldr	r3, [r7, #12]
 8022aa8:	2201      	movs	r2, #1
 8022aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8022aae:	687b      	ldr	r3, [r7, #4]
 8022ab0:	2b14      	cmp	r3, #20
 8022ab2:	f200 80f0 	bhi.w	8022c96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8022ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8022abc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8022ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022abc:	08022b11 	.word	0x08022b11
 8022ac0:	08022c97 	.word	0x08022c97
 8022ac4:	08022c97 	.word	0x08022c97
 8022ac8:	08022c97 	.word	0x08022c97
 8022acc:	08022b51 	.word	0x08022b51
 8022ad0:	08022c97 	.word	0x08022c97
 8022ad4:	08022c97 	.word	0x08022c97
 8022ad8:	08022c97 	.word	0x08022c97
 8022adc:	08022b93 	.word	0x08022b93
 8022ae0:	08022c97 	.word	0x08022c97
 8022ae4:	08022c97 	.word	0x08022c97
 8022ae8:	08022c97 	.word	0x08022c97
 8022aec:	08022bd3 	.word	0x08022bd3
 8022af0:	08022c97 	.word	0x08022c97
 8022af4:	08022c97 	.word	0x08022c97
 8022af8:	08022c97 	.word	0x08022c97
 8022afc:	08022c15 	.word	0x08022c15
 8022b00:	08022c97 	.word	0x08022c97
 8022b04:	08022c97 	.word	0x08022c97
 8022b08:	08022c97 	.word	0x08022c97
 8022b0c:	08022c55 	.word	0x08022c55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8022b10:	68fb      	ldr	r3, [r7, #12]
 8022b12:	681b      	ldr	r3, [r3, #0]
 8022b14:	68b9      	ldr	r1, [r7, #8]
 8022b16:	4618      	mov	r0, r3
 8022b18:	f000 faee 	bl	80230f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8022b1c:	68fb      	ldr	r3, [r7, #12]
 8022b1e:	681b      	ldr	r3, [r3, #0]
 8022b20:	699a      	ldr	r2, [r3, #24]
 8022b22:	68fb      	ldr	r3, [r7, #12]
 8022b24:	681b      	ldr	r3, [r3, #0]
 8022b26:	f042 0208 	orr.w	r2, r2, #8
 8022b2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8022b2c:	68fb      	ldr	r3, [r7, #12]
 8022b2e:	681b      	ldr	r3, [r3, #0]
 8022b30:	699a      	ldr	r2, [r3, #24]
 8022b32:	68fb      	ldr	r3, [r7, #12]
 8022b34:	681b      	ldr	r3, [r3, #0]
 8022b36:	f022 0204 	bic.w	r2, r2, #4
 8022b3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8022b3c:	68fb      	ldr	r3, [r7, #12]
 8022b3e:	681b      	ldr	r3, [r3, #0]
 8022b40:	6999      	ldr	r1, [r3, #24]
 8022b42:	68bb      	ldr	r3, [r7, #8]
 8022b44:	691a      	ldr	r2, [r3, #16]
 8022b46:	68fb      	ldr	r3, [r7, #12]
 8022b48:	681b      	ldr	r3, [r3, #0]
 8022b4a:	430a      	orrs	r2, r1
 8022b4c:	619a      	str	r2, [r3, #24]
      break;
 8022b4e:	e0a5      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8022b50:	68fb      	ldr	r3, [r7, #12]
 8022b52:	681b      	ldr	r3, [r3, #0]
 8022b54:	68b9      	ldr	r1, [r7, #8]
 8022b56:	4618      	mov	r0, r3
 8022b58:	f000 fb90 	bl	802327c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8022b5c:	68fb      	ldr	r3, [r7, #12]
 8022b5e:	681b      	ldr	r3, [r3, #0]
 8022b60:	699a      	ldr	r2, [r3, #24]
 8022b62:	68fb      	ldr	r3, [r7, #12]
 8022b64:	681b      	ldr	r3, [r3, #0]
 8022b66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8022b6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8022b6c:	68fb      	ldr	r3, [r7, #12]
 8022b6e:	681b      	ldr	r3, [r3, #0]
 8022b70:	699a      	ldr	r2, [r3, #24]
 8022b72:	68fb      	ldr	r3, [r7, #12]
 8022b74:	681b      	ldr	r3, [r3, #0]
 8022b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8022b7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8022b7c:	68fb      	ldr	r3, [r7, #12]
 8022b7e:	681b      	ldr	r3, [r3, #0]
 8022b80:	6999      	ldr	r1, [r3, #24]
 8022b82:	68bb      	ldr	r3, [r7, #8]
 8022b84:	691b      	ldr	r3, [r3, #16]
 8022b86:	021a      	lsls	r2, r3, #8
 8022b88:	68fb      	ldr	r3, [r7, #12]
 8022b8a:	681b      	ldr	r3, [r3, #0]
 8022b8c:	430a      	orrs	r2, r1
 8022b8e:	619a      	str	r2, [r3, #24]
      break;
 8022b90:	e084      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8022b92:	68fb      	ldr	r3, [r7, #12]
 8022b94:	681b      	ldr	r3, [r3, #0]
 8022b96:	68b9      	ldr	r1, [r7, #8]
 8022b98:	4618      	mov	r0, r3
 8022b9a:	f000 fc1f 	bl	80233dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8022b9e:	68fb      	ldr	r3, [r7, #12]
 8022ba0:	681b      	ldr	r3, [r3, #0]
 8022ba2:	69da      	ldr	r2, [r3, #28]
 8022ba4:	68fb      	ldr	r3, [r7, #12]
 8022ba6:	681b      	ldr	r3, [r3, #0]
 8022ba8:	f042 0208 	orr.w	r2, r2, #8
 8022bac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8022bae:	68fb      	ldr	r3, [r7, #12]
 8022bb0:	681b      	ldr	r3, [r3, #0]
 8022bb2:	69da      	ldr	r2, [r3, #28]
 8022bb4:	68fb      	ldr	r3, [r7, #12]
 8022bb6:	681b      	ldr	r3, [r3, #0]
 8022bb8:	f022 0204 	bic.w	r2, r2, #4
 8022bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8022bbe:	68fb      	ldr	r3, [r7, #12]
 8022bc0:	681b      	ldr	r3, [r3, #0]
 8022bc2:	69d9      	ldr	r1, [r3, #28]
 8022bc4:	68bb      	ldr	r3, [r7, #8]
 8022bc6:	691a      	ldr	r2, [r3, #16]
 8022bc8:	68fb      	ldr	r3, [r7, #12]
 8022bca:	681b      	ldr	r3, [r3, #0]
 8022bcc:	430a      	orrs	r2, r1
 8022bce:	61da      	str	r2, [r3, #28]
      break;
 8022bd0:	e064      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8022bd2:	68fb      	ldr	r3, [r7, #12]
 8022bd4:	681b      	ldr	r3, [r3, #0]
 8022bd6:	68b9      	ldr	r1, [r7, #8]
 8022bd8:	4618      	mov	r0, r3
 8022bda:	f000 fcad 	bl	8023538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8022bde:	68fb      	ldr	r3, [r7, #12]
 8022be0:	681b      	ldr	r3, [r3, #0]
 8022be2:	69da      	ldr	r2, [r3, #28]
 8022be4:	68fb      	ldr	r3, [r7, #12]
 8022be6:	681b      	ldr	r3, [r3, #0]
 8022be8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8022bec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8022bee:	68fb      	ldr	r3, [r7, #12]
 8022bf0:	681b      	ldr	r3, [r3, #0]
 8022bf2:	69da      	ldr	r2, [r3, #28]
 8022bf4:	68fb      	ldr	r3, [r7, #12]
 8022bf6:	681b      	ldr	r3, [r3, #0]
 8022bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8022bfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8022bfe:	68fb      	ldr	r3, [r7, #12]
 8022c00:	681b      	ldr	r3, [r3, #0]
 8022c02:	69d9      	ldr	r1, [r3, #28]
 8022c04:	68bb      	ldr	r3, [r7, #8]
 8022c06:	691b      	ldr	r3, [r3, #16]
 8022c08:	021a      	lsls	r2, r3, #8
 8022c0a:	68fb      	ldr	r3, [r7, #12]
 8022c0c:	681b      	ldr	r3, [r3, #0]
 8022c0e:	430a      	orrs	r2, r1
 8022c10:	61da      	str	r2, [r3, #28]
      break;
 8022c12:	e043      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8022c14:	68fb      	ldr	r3, [r7, #12]
 8022c16:	681b      	ldr	r3, [r3, #0]
 8022c18:	68b9      	ldr	r1, [r7, #8]
 8022c1a:	4618      	mov	r0, r3
 8022c1c:	f000 fd3c 	bl	8023698 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8022c20:	68fb      	ldr	r3, [r7, #12]
 8022c22:	681b      	ldr	r3, [r3, #0]
 8022c24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8022c26:	68fb      	ldr	r3, [r7, #12]
 8022c28:	681b      	ldr	r3, [r3, #0]
 8022c2a:	f042 0208 	orr.w	r2, r2, #8
 8022c2e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8022c30:	68fb      	ldr	r3, [r7, #12]
 8022c32:	681b      	ldr	r3, [r3, #0]
 8022c34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8022c36:	68fb      	ldr	r3, [r7, #12]
 8022c38:	681b      	ldr	r3, [r3, #0]
 8022c3a:	f022 0204 	bic.w	r2, r2, #4
 8022c3e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8022c40:	68fb      	ldr	r3, [r7, #12]
 8022c42:	681b      	ldr	r3, [r3, #0]
 8022c44:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8022c46:	68bb      	ldr	r3, [r7, #8]
 8022c48:	691a      	ldr	r2, [r3, #16]
 8022c4a:	68fb      	ldr	r3, [r7, #12]
 8022c4c:	681b      	ldr	r3, [r3, #0]
 8022c4e:	430a      	orrs	r2, r1
 8022c50:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8022c52:	e023      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8022c54:	68fb      	ldr	r3, [r7, #12]
 8022c56:	681b      	ldr	r3, [r3, #0]
 8022c58:	68b9      	ldr	r1, [r7, #8]
 8022c5a:	4618      	mov	r0, r3
 8022c5c:	f000 fd9e 	bl	802379c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8022c60:	68fb      	ldr	r3, [r7, #12]
 8022c62:	681b      	ldr	r3, [r3, #0]
 8022c64:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8022c66:	68fb      	ldr	r3, [r7, #12]
 8022c68:	681b      	ldr	r3, [r3, #0]
 8022c6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8022c6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8022c70:	68fb      	ldr	r3, [r7, #12]
 8022c72:	681b      	ldr	r3, [r3, #0]
 8022c74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8022c76:	68fb      	ldr	r3, [r7, #12]
 8022c78:	681b      	ldr	r3, [r3, #0]
 8022c7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8022c7e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8022c80:	68fb      	ldr	r3, [r7, #12]
 8022c82:	681b      	ldr	r3, [r3, #0]
 8022c84:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8022c86:	68bb      	ldr	r3, [r7, #8]
 8022c88:	691b      	ldr	r3, [r3, #16]
 8022c8a:	021a      	lsls	r2, r3, #8
 8022c8c:	68fb      	ldr	r3, [r7, #12]
 8022c8e:	681b      	ldr	r3, [r3, #0]
 8022c90:	430a      	orrs	r2, r1
 8022c92:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8022c94:	e002      	b.n	8022c9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8022c96:	2301      	movs	r3, #1
 8022c98:	75fb      	strb	r3, [r7, #23]
      break;
 8022c9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8022c9c:	68fb      	ldr	r3, [r7, #12]
 8022c9e:	2200      	movs	r2, #0
 8022ca0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8022ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8022ca6:	4618      	mov	r0, r3
 8022ca8:	3718      	adds	r7, #24
 8022caa:	46bd      	mov	sp, r7
 8022cac:	bd80      	pop	{r7, pc}
 8022cae:	bf00      	nop

08022cb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8022cb0:	b580      	push	{r7, lr}
 8022cb2:	b084      	sub	sp, #16
 8022cb4:	af00      	add	r7, sp, #0
 8022cb6:	6078      	str	r0, [r7, #4]
 8022cb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8022cba:	2300      	movs	r3, #0
 8022cbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8022cbe:	687b      	ldr	r3, [r7, #4]
 8022cc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8022cc4:	2b01      	cmp	r3, #1
 8022cc6:	d101      	bne.n	8022ccc <HAL_TIM_ConfigClockSource+0x1c>
 8022cc8:	2302      	movs	r3, #2
 8022cca:	e0e6      	b.n	8022e9a <HAL_TIM_ConfigClockSource+0x1ea>
 8022ccc:	687b      	ldr	r3, [r7, #4]
 8022cce:	2201      	movs	r2, #1
 8022cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8022cd4:	687b      	ldr	r3, [r7, #4]
 8022cd6:	2202      	movs	r2, #2
 8022cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8022cdc:	687b      	ldr	r3, [r7, #4]
 8022cde:	681b      	ldr	r3, [r3, #0]
 8022ce0:	689b      	ldr	r3, [r3, #8]
 8022ce2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8022ce4:	68bb      	ldr	r3, [r7, #8]
 8022ce6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8022cea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8022cee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8022cf0:	68bb      	ldr	r3, [r7, #8]
 8022cf2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8022cf6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8022cf8:	687b      	ldr	r3, [r7, #4]
 8022cfa:	681b      	ldr	r3, [r3, #0]
 8022cfc:	68ba      	ldr	r2, [r7, #8]
 8022cfe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8022d00:	683b      	ldr	r3, [r7, #0]
 8022d02:	681b      	ldr	r3, [r3, #0]
 8022d04:	4a67      	ldr	r2, [pc, #412]	@ (8022ea4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8022d06:	4293      	cmp	r3, r2
 8022d08:	f000 80b1 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d0c:	4a65      	ldr	r2, [pc, #404]	@ (8022ea4 <HAL_TIM_ConfigClockSource+0x1f4>)
 8022d0e:	4293      	cmp	r3, r2
 8022d10:	f200 80b6 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d14:	4a64      	ldr	r2, [pc, #400]	@ (8022ea8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8022d16:	4293      	cmp	r3, r2
 8022d18:	f000 80a9 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d1c:	4a62      	ldr	r2, [pc, #392]	@ (8022ea8 <HAL_TIM_ConfigClockSource+0x1f8>)
 8022d1e:	4293      	cmp	r3, r2
 8022d20:	f200 80ae 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d24:	4a61      	ldr	r2, [pc, #388]	@ (8022eac <HAL_TIM_ConfigClockSource+0x1fc>)
 8022d26:	4293      	cmp	r3, r2
 8022d28:	f000 80a1 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d2c:	4a5f      	ldr	r2, [pc, #380]	@ (8022eac <HAL_TIM_ConfigClockSource+0x1fc>)
 8022d2e:	4293      	cmp	r3, r2
 8022d30:	f200 80a6 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d34:	4a5e      	ldr	r2, [pc, #376]	@ (8022eb0 <HAL_TIM_ConfigClockSource+0x200>)
 8022d36:	4293      	cmp	r3, r2
 8022d38:	f000 8099 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d3c:	4a5c      	ldr	r2, [pc, #368]	@ (8022eb0 <HAL_TIM_ConfigClockSource+0x200>)
 8022d3e:	4293      	cmp	r3, r2
 8022d40:	f200 809e 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8022d48:	f000 8091 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8022d50:	f200 8096 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8022d58:	f000 8089 	beq.w	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022d5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8022d60:	f200 808e 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8022d68:	d03e      	beq.n	8022de8 <HAL_TIM_ConfigClockSource+0x138>
 8022d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8022d6e:	f200 8087 	bhi.w	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8022d76:	f000 8086 	beq.w	8022e86 <HAL_TIM_ConfigClockSource+0x1d6>
 8022d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8022d7e:	d87f      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d80:	2b70      	cmp	r3, #112	@ 0x70
 8022d82:	d01a      	beq.n	8022dba <HAL_TIM_ConfigClockSource+0x10a>
 8022d84:	2b70      	cmp	r3, #112	@ 0x70
 8022d86:	d87b      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d88:	2b60      	cmp	r3, #96	@ 0x60
 8022d8a:	d050      	beq.n	8022e2e <HAL_TIM_ConfigClockSource+0x17e>
 8022d8c:	2b60      	cmp	r3, #96	@ 0x60
 8022d8e:	d877      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d90:	2b50      	cmp	r3, #80	@ 0x50
 8022d92:	d03c      	beq.n	8022e0e <HAL_TIM_ConfigClockSource+0x15e>
 8022d94:	2b50      	cmp	r3, #80	@ 0x50
 8022d96:	d873      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022d98:	2b40      	cmp	r3, #64	@ 0x40
 8022d9a:	d058      	beq.n	8022e4e <HAL_TIM_ConfigClockSource+0x19e>
 8022d9c:	2b40      	cmp	r3, #64	@ 0x40
 8022d9e:	d86f      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022da0:	2b30      	cmp	r3, #48	@ 0x30
 8022da2:	d064      	beq.n	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022da4:	2b30      	cmp	r3, #48	@ 0x30
 8022da6:	d86b      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022da8:	2b20      	cmp	r3, #32
 8022daa:	d060      	beq.n	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022dac:	2b20      	cmp	r3, #32
 8022dae:	d867      	bhi.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
 8022db0:	2b00      	cmp	r3, #0
 8022db2:	d05c      	beq.n	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022db4:	2b10      	cmp	r3, #16
 8022db6:	d05a      	beq.n	8022e6e <HAL_TIM_ConfigClockSource+0x1be>
 8022db8:	e062      	b.n	8022e80 <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8022dba:	687b      	ldr	r3, [r7, #4]
 8022dbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8022dbe:	683b      	ldr	r3, [r7, #0]
 8022dc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8022dc2:	683b      	ldr	r3, [r7, #0]
 8022dc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8022dc6:	683b      	ldr	r3, [r7, #0]
 8022dc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8022dca:	f000 fde7 	bl	802399c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8022dce:	687b      	ldr	r3, [r7, #4]
 8022dd0:	681b      	ldr	r3, [r3, #0]
 8022dd2:	689b      	ldr	r3, [r3, #8]
 8022dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8022dd6:	68bb      	ldr	r3, [r7, #8]
 8022dd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8022ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8022dde:	687b      	ldr	r3, [r7, #4]
 8022de0:	681b      	ldr	r3, [r3, #0]
 8022de2:	68ba      	ldr	r2, [r7, #8]
 8022de4:	609a      	str	r2, [r3, #8]
      break;
 8022de6:	e04f      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8022de8:	687b      	ldr	r3, [r7, #4]
 8022dea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8022dec:	683b      	ldr	r3, [r7, #0]
 8022dee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8022df0:	683b      	ldr	r3, [r7, #0]
 8022df2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8022df4:	683b      	ldr	r3, [r7, #0]
 8022df6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8022df8:	f000 fdd0 	bl	802399c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8022dfc:	687b      	ldr	r3, [r7, #4]
 8022dfe:	681b      	ldr	r3, [r3, #0]
 8022e00:	689a      	ldr	r2, [r3, #8]
 8022e02:	687b      	ldr	r3, [r7, #4]
 8022e04:	681b      	ldr	r3, [r3, #0]
 8022e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8022e0a:	609a      	str	r2, [r3, #8]
      break;
 8022e0c:	e03c      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8022e0e:	687b      	ldr	r3, [r7, #4]
 8022e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8022e12:	683b      	ldr	r3, [r7, #0]
 8022e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8022e16:	683b      	ldr	r3, [r7, #0]
 8022e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8022e1a:	461a      	mov	r2, r3
 8022e1c:	f000 fd42 	bl	80238a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8022e20:	687b      	ldr	r3, [r7, #4]
 8022e22:	681b      	ldr	r3, [r3, #0]
 8022e24:	2150      	movs	r1, #80	@ 0x50
 8022e26:	4618      	mov	r0, r3
 8022e28:	f000 fd9b 	bl	8023962 <TIM_ITRx_SetConfig>
      break;
 8022e2c:	e02c      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8022e2e:	687b      	ldr	r3, [r7, #4]
 8022e30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8022e32:	683b      	ldr	r3, [r7, #0]
 8022e34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8022e36:	683b      	ldr	r3, [r7, #0]
 8022e38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8022e3a:	461a      	mov	r2, r3
 8022e3c:	f000 fd61 	bl	8023902 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8022e40:	687b      	ldr	r3, [r7, #4]
 8022e42:	681b      	ldr	r3, [r3, #0]
 8022e44:	2160      	movs	r1, #96	@ 0x60
 8022e46:	4618      	mov	r0, r3
 8022e48:	f000 fd8b 	bl	8023962 <TIM_ITRx_SetConfig>
      break;
 8022e4c:	e01c      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8022e4e:	687b      	ldr	r3, [r7, #4]
 8022e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8022e52:	683b      	ldr	r3, [r7, #0]
 8022e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8022e56:	683b      	ldr	r3, [r7, #0]
 8022e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8022e5a:	461a      	mov	r2, r3
 8022e5c:	f000 fd22 	bl	80238a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8022e60:	687b      	ldr	r3, [r7, #4]
 8022e62:	681b      	ldr	r3, [r3, #0]
 8022e64:	2140      	movs	r1, #64	@ 0x40
 8022e66:	4618      	mov	r0, r3
 8022e68:	f000 fd7b 	bl	8023962 <TIM_ITRx_SetConfig>
      break;
 8022e6c:	e00c      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8022e6e:	687b      	ldr	r3, [r7, #4]
 8022e70:	681a      	ldr	r2, [r3, #0]
 8022e72:	683b      	ldr	r3, [r7, #0]
 8022e74:	681b      	ldr	r3, [r3, #0]
 8022e76:	4619      	mov	r1, r3
 8022e78:	4610      	mov	r0, r2
 8022e7a:	f000 fd72 	bl	8023962 <TIM_ITRx_SetConfig>
      break;
 8022e7e:	e003      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8022e80:	2301      	movs	r3, #1
 8022e82:	73fb      	strb	r3, [r7, #15]
      break;
 8022e84:	e000      	b.n	8022e88 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8022e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8022e88:	687b      	ldr	r3, [r7, #4]
 8022e8a:	2201      	movs	r2, #1
 8022e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8022e90:	687b      	ldr	r3, [r7, #4]
 8022e92:	2200      	movs	r2, #0
 8022e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8022e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8022e9a:	4618      	mov	r0, r3
 8022e9c:	3710      	adds	r7, #16
 8022e9e:	46bd      	mov	sp, r7
 8022ea0:	bd80      	pop	{r7, pc}
 8022ea2:	bf00      	nop
 8022ea4:	00100070 	.word	0x00100070
 8022ea8:	00100040 	.word	0x00100040
 8022eac:	00100030 	.word	0x00100030
 8022eb0:	00100020 	.word	0x00100020

08022eb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8022eb4:	b480      	push	{r7}
 8022eb6:	b083      	sub	sp, #12
 8022eb8:	af00      	add	r7, sp, #0
 8022eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8022ebc:	bf00      	nop
 8022ebe:	370c      	adds	r7, #12
 8022ec0:	46bd      	mov	sp, r7
 8022ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ec6:	4770      	bx	lr

08022ec8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8022ec8:	b480      	push	{r7}
 8022eca:	b083      	sub	sp, #12
 8022ecc:	af00      	add	r7, sp, #0
 8022ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8022ed0:	bf00      	nop
 8022ed2:	370c      	adds	r7, #12
 8022ed4:	46bd      	mov	sp, r7
 8022ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022eda:	4770      	bx	lr

08022edc <HAL_TIM_Base_GetState>:
  * @brief  Return the TIM Base handle state.
  * @param  htim TIM Base handle
  * @retval HAL state
  */
HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
{
 8022edc:	b480      	push	{r7}
 8022ede:	b083      	sub	sp, #12
 8022ee0:	af00      	add	r7, sp, #0
 8022ee2:	6078      	str	r0, [r7, #4]
  return htim->State;
 8022ee4:	687b      	ldr	r3, [r7, #4]
 8022ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8022eea:	b2db      	uxtb	r3, r3
}
 8022eec:	4618      	mov	r0, r3
 8022eee:	370c      	adds	r7, #12
 8022ef0:	46bd      	mov	sp, r7
 8022ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ef6:	4770      	bx	lr

08022ef8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8022ef8:	b480      	push	{r7}
 8022efa:	b085      	sub	sp, #20
 8022efc:	af00      	add	r7, sp, #0
 8022efe:	6078      	str	r0, [r7, #4]
 8022f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8022f02:	687b      	ldr	r3, [r7, #4]
 8022f04:	681b      	ldr	r3, [r3, #0]
 8022f06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8022f08:	687b      	ldr	r3, [r7, #4]
 8022f0a:	4a6b      	ldr	r2, [pc, #428]	@ (80230b8 <TIM_Base_SetConfig+0x1c0>)
 8022f0c:	4293      	cmp	r3, r2
 8022f0e:	d02b      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f10:	687b      	ldr	r3, [r7, #4]
 8022f12:	4a6a      	ldr	r2, [pc, #424]	@ (80230bc <TIM_Base_SetConfig+0x1c4>)
 8022f14:	4293      	cmp	r3, r2
 8022f16:	d027      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f18:	687b      	ldr	r3, [r7, #4]
 8022f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8022f1e:	d023      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f20:	687b      	ldr	r3, [r7, #4]
 8022f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8022f26:	d01f      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f28:	687b      	ldr	r3, [r7, #4]
 8022f2a:	4a65      	ldr	r2, [pc, #404]	@ (80230c0 <TIM_Base_SetConfig+0x1c8>)
 8022f2c:	4293      	cmp	r3, r2
 8022f2e:	d01b      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f30:	687b      	ldr	r3, [r7, #4]
 8022f32:	4a64      	ldr	r2, [pc, #400]	@ (80230c4 <TIM_Base_SetConfig+0x1cc>)
 8022f34:	4293      	cmp	r3, r2
 8022f36:	d017      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f38:	687b      	ldr	r3, [r7, #4]
 8022f3a:	4a63      	ldr	r2, [pc, #396]	@ (80230c8 <TIM_Base_SetConfig+0x1d0>)
 8022f3c:	4293      	cmp	r3, r2
 8022f3e:	d013      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f40:	687b      	ldr	r3, [r7, #4]
 8022f42:	4a62      	ldr	r2, [pc, #392]	@ (80230cc <TIM_Base_SetConfig+0x1d4>)
 8022f44:	4293      	cmp	r3, r2
 8022f46:	d00f      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f48:	687b      	ldr	r3, [r7, #4]
 8022f4a:	4a61      	ldr	r2, [pc, #388]	@ (80230d0 <TIM_Base_SetConfig+0x1d8>)
 8022f4c:	4293      	cmp	r3, r2
 8022f4e:	d00b      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f50:	687b      	ldr	r3, [r7, #4]
 8022f52:	4a60      	ldr	r2, [pc, #384]	@ (80230d4 <TIM_Base_SetConfig+0x1dc>)
 8022f54:	4293      	cmp	r3, r2
 8022f56:	d007      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f58:	687b      	ldr	r3, [r7, #4]
 8022f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80230d8 <TIM_Base_SetConfig+0x1e0>)
 8022f5c:	4293      	cmp	r3, r2
 8022f5e:	d003      	beq.n	8022f68 <TIM_Base_SetConfig+0x70>
 8022f60:	687b      	ldr	r3, [r7, #4]
 8022f62:	4a5e      	ldr	r2, [pc, #376]	@ (80230dc <TIM_Base_SetConfig+0x1e4>)
 8022f64:	4293      	cmp	r3, r2
 8022f66:	d108      	bne.n	8022f7a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8022f68:	68fb      	ldr	r3, [r7, #12]
 8022f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8022f6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8022f70:	683b      	ldr	r3, [r7, #0]
 8022f72:	685b      	ldr	r3, [r3, #4]
 8022f74:	68fa      	ldr	r2, [r7, #12]
 8022f76:	4313      	orrs	r3, r2
 8022f78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8022f7a:	687b      	ldr	r3, [r7, #4]
 8022f7c:	4a4e      	ldr	r2, [pc, #312]	@ (80230b8 <TIM_Base_SetConfig+0x1c0>)
 8022f7e:	4293      	cmp	r3, r2
 8022f80:	d043      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022f82:	687b      	ldr	r3, [r7, #4]
 8022f84:	4a4d      	ldr	r2, [pc, #308]	@ (80230bc <TIM_Base_SetConfig+0x1c4>)
 8022f86:	4293      	cmp	r3, r2
 8022f88:	d03f      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022f8a:	687b      	ldr	r3, [r7, #4]
 8022f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8022f90:	d03b      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022f92:	687b      	ldr	r3, [r7, #4]
 8022f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8022f98:	d037      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022f9a:	687b      	ldr	r3, [r7, #4]
 8022f9c:	4a48      	ldr	r2, [pc, #288]	@ (80230c0 <TIM_Base_SetConfig+0x1c8>)
 8022f9e:	4293      	cmp	r3, r2
 8022fa0:	d033      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fa2:	687b      	ldr	r3, [r7, #4]
 8022fa4:	4a47      	ldr	r2, [pc, #284]	@ (80230c4 <TIM_Base_SetConfig+0x1cc>)
 8022fa6:	4293      	cmp	r3, r2
 8022fa8:	d02f      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022faa:	687b      	ldr	r3, [r7, #4]
 8022fac:	4a46      	ldr	r2, [pc, #280]	@ (80230c8 <TIM_Base_SetConfig+0x1d0>)
 8022fae:	4293      	cmp	r3, r2
 8022fb0:	d02b      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fb2:	687b      	ldr	r3, [r7, #4]
 8022fb4:	4a45      	ldr	r2, [pc, #276]	@ (80230cc <TIM_Base_SetConfig+0x1d4>)
 8022fb6:	4293      	cmp	r3, r2
 8022fb8:	d027      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fba:	687b      	ldr	r3, [r7, #4]
 8022fbc:	4a44      	ldr	r2, [pc, #272]	@ (80230d0 <TIM_Base_SetConfig+0x1d8>)
 8022fbe:	4293      	cmp	r3, r2
 8022fc0:	d023      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fc2:	687b      	ldr	r3, [r7, #4]
 8022fc4:	4a43      	ldr	r2, [pc, #268]	@ (80230d4 <TIM_Base_SetConfig+0x1dc>)
 8022fc6:	4293      	cmp	r3, r2
 8022fc8:	d01f      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fca:	687b      	ldr	r3, [r7, #4]
 8022fcc:	4a42      	ldr	r2, [pc, #264]	@ (80230d8 <TIM_Base_SetConfig+0x1e0>)
 8022fce:	4293      	cmp	r3, r2
 8022fd0:	d01b      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fd2:	687b      	ldr	r3, [r7, #4]
 8022fd4:	4a41      	ldr	r2, [pc, #260]	@ (80230dc <TIM_Base_SetConfig+0x1e4>)
 8022fd6:	4293      	cmp	r3, r2
 8022fd8:	d017      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fda:	687b      	ldr	r3, [r7, #4]
 8022fdc:	4a40      	ldr	r2, [pc, #256]	@ (80230e0 <TIM_Base_SetConfig+0x1e8>)
 8022fde:	4293      	cmp	r3, r2
 8022fe0:	d013      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fe2:	687b      	ldr	r3, [r7, #4]
 8022fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80230e4 <TIM_Base_SetConfig+0x1ec>)
 8022fe6:	4293      	cmp	r3, r2
 8022fe8:	d00f      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022fea:	687b      	ldr	r3, [r7, #4]
 8022fec:	4a3e      	ldr	r2, [pc, #248]	@ (80230e8 <TIM_Base_SetConfig+0x1f0>)
 8022fee:	4293      	cmp	r3, r2
 8022ff0:	d00b      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022ff2:	687b      	ldr	r3, [r7, #4]
 8022ff4:	4a3d      	ldr	r2, [pc, #244]	@ (80230ec <TIM_Base_SetConfig+0x1f4>)
 8022ff6:	4293      	cmp	r3, r2
 8022ff8:	d007      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8022ffa:	687b      	ldr	r3, [r7, #4]
 8022ffc:	4a3c      	ldr	r2, [pc, #240]	@ (80230f0 <TIM_Base_SetConfig+0x1f8>)
 8022ffe:	4293      	cmp	r3, r2
 8023000:	d003      	beq.n	802300a <TIM_Base_SetConfig+0x112>
 8023002:	687b      	ldr	r3, [r7, #4]
 8023004:	4a3b      	ldr	r2, [pc, #236]	@ (80230f4 <TIM_Base_SetConfig+0x1fc>)
 8023006:	4293      	cmp	r3, r2
 8023008:	d108      	bne.n	802301c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 802300a:	68fb      	ldr	r3, [r7, #12]
 802300c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8023010:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8023012:	683b      	ldr	r3, [r7, #0]
 8023014:	68db      	ldr	r3, [r3, #12]
 8023016:	68fa      	ldr	r2, [r7, #12]
 8023018:	4313      	orrs	r3, r2
 802301a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 802301c:	68fb      	ldr	r3, [r7, #12]
 802301e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8023022:	683b      	ldr	r3, [r7, #0]
 8023024:	695b      	ldr	r3, [r3, #20]
 8023026:	4313      	orrs	r3, r2
 8023028:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 802302a:	683b      	ldr	r3, [r7, #0]
 802302c:	689a      	ldr	r2, [r3, #8]
 802302e:	687b      	ldr	r3, [r7, #4]
 8023030:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8023032:	683b      	ldr	r3, [r7, #0]
 8023034:	681a      	ldr	r2, [r3, #0]
 8023036:	687b      	ldr	r3, [r7, #4]
 8023038:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 802303a:	687b      	ldr	r3, [r7, #4]
 802303c:	4a1e      	ldr	r2, [pc, #120]	@ (80230b8 <TIM_Base_SetConfig+0x1c0>)
 802303e:	4293      	cmp	r3, r2
 8023040:	d023      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 8023042:	687b      	ldr	r3, [r7, #4]
 8023044:	4a1d      	ldr	r2, [pc, #116]	@ (80230bc <TIM_Base_SetConfig+0x1c4>)
 8023046:	4293      	cmp	r3, r2
 8023048:	d01f      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 802304a:	687b      	ldr	r3, [r7, #4]
 802304c:	4a22      	ldr	r2, [pc, #136]	@ (80230d8 <TIM_Base_SetConfig+0x1e0>)
 802304e:	4293      	cmp	r3, r2
 8023050:	d01b      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 8023052:	687b      	ldr	r3, [r7, #4]
 8023054:	4a21      	ldr	r2, [pc, #132]	@ (80230dc <TIM_Base_SetConfig+0x1e4>)
 8023056:	4293      	cmp	r3, r2
 8023058:	d017      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 802305a:	687b      	ldr	r3, [r7, #4]
 802305c:	4a20      	ldr	r2, [pc, #128]	@ (80230e0 <TIM_Base_SetConfig+0x1e8>)
 802305e:	4293      	cmp	r3, r2
 8023060:	d013      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 8023062:	687b      	ldr	r3, [r7, #4]
 8023064:	4a1f      	ldr	r2, [pc, #124]	@ (80230e4 <TIM_Base_SetConfig+0x1ec>)
 8023066:	4293      	cmp	r3, r2
 8023068:	d00f      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 802306a:	687b      	ldr	r3, [r7, #4]
 802306c:	4a1e      	ldr	r2, [pc, #120]	@ (80230e8 <TIM_Base_SetConfig+0x1f0>)
 802306e:	4293      	cmp	r3, r2
 8023070:	d00b      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 8023072:	687b      	ldr	r3, [r7, #4]
 8023074:	4a1d      	ldr	r2, [pc, #116]	@ (80230ec <TIM_Base_SetConfig+0x1f4>)
 8023076:	4293      	cmp	r3, r2
 8023078:	d007      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 802307a:	687b      	ldr	r3, [r7, #4]
 802307c:	4a1c      	ldr	r2, [pc, #112]	@ (80230f0 <TIM_Base_SetConfig+0x1f8>)
 802307e:	4293      	cmp	r3, r2
 8023080:	d003      	beq.n	802308a <TIM_Base_SetConfig+0x192>
 8023082:	687b      	ldr	r3, [r7, #4]
 8023084:	4a1b      	ldr	r2, [pc, #108]	@ (80230f4 <TIM_Base_SetConfig+0x1fc>)
 8023086:	4293      	cmp	r3, r2
 8023088:	d103      	bne.n	8023092 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 802308a:	683b      	ldr	r3, [r7, #0]
 802308c:	691a      	ldr	r2, [r3, #16]
 802308e:	687b      	ldr	r3, [r7, #4]
 8023090:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8023092:	687b      	ldr	r3, [r7, #4]
 8023094:	681b      	ldr	r3, [r3, #0]
 8023096:	f043 0204 	orr.w	r2, r3, #4
 802309a:	687b      	ldr	r3, [r7, #4]
 802309c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 802309e:	687b      	ldr	r3, [r7, #4]
 80230a0:	2201      	movs	r2, #1
 80230a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80230a4:	687b      	ldr	r3, [r7, #4]
 80230a6:	68fa      	ldr	r2, [r7, #12]
 80230a8:	601a      	str	r2, [r3, #0]
}
 80230aa:	bf00      	nop
 80230ac:	3714      	adds	r7, #20
 80230ae:	46bd      	mov	sp, r7
 80230b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80230b4:	4770      	bx	lr
 80230b6:	bf00      	nop
 80230b8:	40012c00 	.word	0x40012c00
 80230bc:	50012c00 	.word	0x50012c00
 80230c0:	40000400 	.word	0x40000400
 80230c4:	50000400 	.word	0x50000400
 80230c8:	40000800 	.word	0x40000800
 80230cc:	50000800 	.word	0x50000800
 80230d0:	40000c00 	.word	0x40000c00
 80230d4:	50000c00 	.word	0x50000c00
 80230d8:	40013400 	.word	0x40013400
 80230dc:	50013400 	.word	0x50013400
 80230e0:	40014000 	.word	0x40014000
 80230e4:	50014000 	.word	0x50014000
 80230e8:	40014400 	.word	0x40014400
 80230ec:	50014400 	.word	0x50014400
 80230f0:	40014800 	.word	0x40014800
 80230f4:	50014800 	.word	0x50014800

080230f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80230f8:	b480      	push	{r7}
 80230fa:	b087      	sub	sp, #28
 80230fc:	af00      	add	r7, sp, #0
 80230fe:	6078      	str	r0, [r7, #4]
 8023100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8023102:	687b      	ldr	r3, [r7, #4]
 8023104:	6a1b      	ldr	r3, [r3, #32]
 8023106:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8023108:	687b      	ldr	r3, [r7, #4]
 802310a:	6a1b      	ldr	r3, [r3, #32]
 802310c:	f023 0201 	bic.w	r2, r3, #1
 8023110:	687b      	ldr	r3, [r7, #4]
 8023112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8023114:	687b      	ldr	r3, [r7, #4]
 8023116:	685b      	ldr	r3, [r3, #4]
 8023118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802311a:	687b      	ldr	r3, [r7, #4]
 802311c:	699b      	ldr	r3, [r3, #24]
 802311e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8023120:	68fb      	ldr	r3, [r7, #12]
 8023122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8023126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802312a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 802312c:	68fb      	ldr	r3, [r7, #12]
 802312e:	f023 0303 	bic.w	r3, r3, #3
 8023132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8023134:	683b      	ldr	r3, [r7, #0]
 8023136:	681b      	ldr	r3, [r3, #0]
 8023138:	68fa      	ldr	r2, [r7, #12]
 802313a:	4313      	orrs	r3, r2
 802313c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 802313e:	697b      	ldr	r3, [r7, #20]
 8023140:	f023 0302 	bic.w	r3, r3, #2
 8023144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8023146:	683b      	ldr	r3, [r7, #0]
 8023148:	689b      	ldr	r3, [r3, #8]
 802314a:	697a      	ldr	r2, [r7, #20]
 802314c:	4313      	orrs	r3, r2
 802314e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8023150:	687b      	ldr	r3, [r7, #4]
 8023152:	4a40      	ldr	r2, [pc, #256]	@ (8023254 <TIM_OC1_SetConfig+0x15c>)
 8023154:	4293      	cmp	r3, r2
 8023156:	d023      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023158:	687b      	ldr	r3, [r7, #4]
 802315a:	4a3f      	ldr	r2, [pc, #252]	@ (8023258 <TIM_OC1_SetConfig+0x160>)
 802315c:	4293      	cmp	r3, r2
 802315e:	d01f      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023160:	687b      	ldr	r3, [r7, #4]
 8023162:	4a3e      	ldr	r2, [pc, #248]	@ (802325c <TIM_OC1_SetConfig+0x164>)
 8023164:	4293      	cmp	r3, r2
 8023166:	d01b      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023168:	687b      	ldr	r3, [r7, #4]
 802316a:	4a3d      	ldr	r2, [pc, #244]	@ (8023260 <TIM_OC1_SetConfig+0x168>)
 802316c:	4293      	cmp	r3, r2
 802316e:	d017      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023170:	687b      	ldr	r3, [r7, #4]
 8023172:	4a3c      	ldr	r2, [pc, #240]	@ (8023264 <TIM_OC1_SetConfig+0x16c>)
 8023174:	4293      	cmp	r3, r2
 8023176:	d013      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023178:	687b      	ldr	r3, [r7, #4]
 802317a:	4a3b      	ldr	r2, [pc, #236]	@ (8023268 <TIM_OC1_SetConfig+0x170>)
 802317c:	4293      	cmp	r3, r2
 802317e:	d00f      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023180:	687b      	ldr	r3, [r7, #4]
 8023182:	4a3a      	ldr	r2, [pc, #232]	@ (802326c <TIM_OC1_SetConfig+0x174>)
 8023184:	4293      	cmp	r3, r2
 8023186:	d00b      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023188:	687b      	ldr	r3, [r7, #4]
 802318a:	4a39      	ldr	r2, [pc, #228]	@ (8023270 <TIM_OC1_SetConfig+0x178>)
 802318c:	4293      	cmp	r3, r2
 802318e:	d007      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023190:	687b      	ldr	r3, [r7, #4]
 8023192:	4a38      	ldr	r2, [pc, #224]	@ (8023274 <TIM_OC1_SetConfig+0x17c>)
 8023194:	4293      	cmp	r3, r2
 8023196:	d003      	beq.n	80231a0 <TIM_OC1_SetConfig+0xa8>
 8023198:	687b      	ldr	r3, [r7, #4]
 802319a:	4a37      	ldr	r2, [pc, #220]	@ (8023278 <TIM_OC1_SetConfig+0x180>)
 802319c:	4293      	cmp	r3, r2
 802319e:	d10c      	bne.n	80231ba <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80231a0:	697b      	ldr	r3, [r7, #20]
 80231a2:	f023 0308 	bic.w	r3, r3, #8
 80231a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80231a8:	683b      	ldr	r3, [r7, #0]
 80231aa:	68db      	ldr	r3, [r3, #12]
 80231ac:	697a      	ldr	r2, [r7, #20]
 80231ae:	4313      	orrs	r3, r2
 80231b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80231b2:	697b      	ldr	r3, [r7, #20]
 80231b4:	f023 0304 	bic.w	r3, r3, #4
 80231b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80231ba:	687b      	ldr	r3, [r7, #4]
 80231bc:	4a25      	ldr	r2, [pc, #148]	@ (8023254 <TIM_OC1_SetConfig+0x15c>)
 80231be:	4293      	cmp	r3, r2
 80231c0:	d023      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231c2:	687b      	ldr	r3, [r7, #4]
 80231c4:	4a24      	ldr	r2, [pc, #144]	@ (8023258 <TIM_OC1_SetConfig+0x160>)
 80231c6:	4293      	cmp	r3, r2
 80231c8:	d01f      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231ca:	687b      	ldr	r3, [r7, #4]
 80231cc:	4a23      	ldr	r2, [pc, #140]	@ (802325c <TIM_OC1_SetConfig+0x164>)
 80231ce:	4293      	cmp	r3, r2
 80231d0:	d01b      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231d2:	687b      	ldr	r3, [r7, #4]
 80231d4:	4a22      	ldr	r2, [pc, #136]	@ (8023260 <TIM_OC1_SetConfig+0x168>)
 80231d6:	4293      	cmp	r3, r2
 80231d8:	d017      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231da:	687b      	ldr	r3, [r7, #4]
 80231dc:	4a21      	ldr	r2, [pc, #132]	@ (8023264 <TIM_OC1_SetConfig+0x16c>)
 80231de:	4293      	cmp	r3, r2
 80231e0:	d013      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231e2:	687b      	ldr	r3, [r7, #4]
 80231e4:	4a20      	ldr	r2, [pc, #128]	@ (8023268 <TIM_OC1_SetConfig+0x170>)
 80231e6:	4293      	cmp	r3, r2
 80231e8:	d00f      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231ea:	687b      	ldr	r3, [r7, #4]
 80231ec:	4a1f      	ldr	r2, [pc, #124]	@ (802326c <TIM_OC1_SetConfig+0x174>)
 80231ee:	4293      	cmp	r3, r2
 80231f0:	d00b      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231f2:	687b      	ldr	r3, [r7, #4]
 80231f4:	4a1e      	ldr	r2, [pc, #120]	@ (8023270 <TIM_OC1_SetConfig+0x178>)
 80231f6:	4293      	cmp	r3, r2
 80231f8:	d007      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 80231fa:	687b      	ldr	r3, [r7, #4]
 80231fc:	4a1d      	ldr	r2, [pc, #116]	@ (8023274 <TIM_OC1_SetConfig+0x17c>)
 80231fe:	4293      	cmp	r3, r2
 8023200:	d003      	beq.n	802320a <TIM_OC1_SetConfig+0x112>
 8023202:	687b      	ldr	r3, [r7, #4]
 8023204:	4a1c      	ldr	r2, [pc, #112]	@ (8023278 <TIM_OC1_SetConfig+0x180>)
 8023206:	4293      	cmp	r3, r2
 8023208:	d111      	bne.n	802322e <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 802320a:	693b      	ldr	r3, [r7, #16]
 802320c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8023210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8023212:	693b      	ldr	r3, [r7, #16]
 8023214:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8023218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 802321a:	683b      	ldr	r3, [r7, #0]
 802321c:	695b      	ldr	r3, [r3, #20]
 802321e:	693a      	ldr	r2, [r7, #16]
 8023220:	4313      	orrs	r3, r2
 8023222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8023224:	683b      	ldr	r3, [r7, #0]
 8023226:	699b      	ldr	r3, [r3, #24]
 8023228:	693a      	ldr	r2, [r7, #16]
 802322a:	4313      	orrs	r3, r2
 802322c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802322e:	687b      	ldr	r3, [r7, #4]
 8023230:	693a      	ldr	r2, [r7, #16]
 8023232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8023234:	687b      	ldr	r3, [r7, #4]
 8023236:	68fa      	ldr	r2, [r7, #12]
 8023238:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 802323a:	683b      	ldr	r3, [r7, #0]
 802323c:	685a      	ldr	r2, [r3, #4]
 802323e:	687b      	ldr	r3, [r7, #4]
 8023240:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8023242:	687b      	ldr	r3, [r7, #4]
 8023244:	697a      	ldr	r2, [r7, #20]
 8023246:	621a      	str	r2, [r3, #32]
}
 8023248:	bf00      	nop
 802324a:	371c      	adds	r7, #28
 802324c:	46bd      	mov	sp, r7
 802324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023252:	4770      	bx	lr
 8023254:	40012c00 	.word	0x40012c00
 8023258:	50012c00 	.word	0x50012c00
 802325c:	40013400 	.word	0x40013400
 8023260:	50013400 	.word	0x50013400
 8023264:	40014000 	.word	0x40014000
 8023268:	50014000 	.word	0x50014000
 802326c:	40014400 	.word	0x40014400
 8023270:	50014400 	.word	0x50014400
 8023274:	40014800 	.word	0x40014800
 8023278:	50014800 	.word	0x50014800

0802327c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 802327c:	b480      	push	{r7}
 802327e:	b087      	sub	sp, #28
 8023280:	af00      	add	r7, sp, #0
 8023282:	6078      	str	r0, [r7, #4]
 8023284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8023286:	687b      	ldr	r3, [r7, #4]
 8023288:	6a1b      	ldr	r3, [r3, #32]
 802328a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 802328c:	687b      	ldr	r3, [r7, #4]
 802328e:	6a1b      	ldr	r3, [r3, #32]
 8023290:	f023 0210 	bic.w	r2, r3, #16
 8023294:	687b      	ldr	r3, [r7, #4]
 8023296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8023298:	687b      	ldr	r3, [r7, #4]
 802329a:	685b      	ldr	r3, [r3, #4]
 802329c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 802329e:	687b      	ldr	r3, [r7, #4]
 80232a0:	699b      	ldr	r3, [r3, #24]
 80232a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80232a4:	68fb      	ldr	r3, [r7, #12]
 80232a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80232aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80232ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80232b0:	68fb      	ldr	r3, [r7, #12]
 80232b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80232b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80232b8:	683b      	ldr	r3, [r7, #0]
 80232ba:	681b      	ldr	r3, [r3, #0]
 80232bc:	021b      	lsls	r3, r3, #8
 80232be:	68fa      	ldr	r2, [r7, #12]
 80232c0:	4313      	orrs	r3, r2
 80232c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80232c4:	697b      	ldr	r3, [r7, #20]
 80232c6:	f023 0320 	bic.w	r3, r3, #32
 80232ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80232cc:	683b      	ldr	r3, [r7, #0]
 80232ce:	689b      	ldr	r3, [r3, #8]
 80232d0:	011b      	lsls	r3, r3, #4
 80232d2:	697a      	ldr	r2, [r7, #20]
 80232d4:	4313      	orrs	r3, r2
 80232d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80232d8:	687b      	ldr	r3, [r7, #4]
 80232da:	4a36      	ldr	r2, [pc, #216]	@ (80233b4 <TIM_OC2_SetConfig+0x138>)
 80232dc:	4293      	cmp	r3, r2
 80232de:	d00b      	beq.n	80232f8 <TIM_OC2_SetConfig+0x7c>
 80232e0:	687b      	ldr	r3, [r7, #4]
 80232e2:	4a35      	ldr	r2, [pc, #212]	@ (80233b8 <TIM_OC2_SetConfig+0x13c>)
 80232e4:	4293      	cmp	r3, r2
 80232e6:	d007      	beq.n	80232f8 <TIM_OC2_SetConfig+0x7c>
 80232e8:	687b      	ldr	r3, [r7, #4]
 80232ea:	4a34      	ldr	r2, [pc, #208]	@ (80233bc <TIM_OC2_SetConfig+0x140>)
 80232ec:	4293      	cmp	r3, r2
 80232ee:	d003      	beq.n	80232f8 <TIM_OC2_SetConfig+0x7c>
 80232f0:	687b      	ldr	r3, [r7, #4]
 80232f2:	4a33      	ldr	r2, [pc, #204]	@ (80233c0 <TIM_OC2_SetConfig+0x144>)
 80232f4:	4293      	cmp	r3, r2
 80232f6:	d10d      	bne.n	8023314 <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80232f8:	697b      	ldr	r3, [r7, #20]
 80232fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80232fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8023300:	683b      	ldr	r3, [r7, #0]
 8023302:	68db      	ldr	r3, [r3, #12]
 8023304:	011b      	lsls	r3, r3, #4
 8023306:	697a      	ldr	r2, [r7, #20]
 8023308:	4313      	orrs	r3, r2
 802330a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 802330c:	697b      	ldr	r3, [r7, #20]
 802330e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8023312:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8023314:	687b      	ldr	r3, [r7, #4]
 8023316:	4a27      	ldr	r2, [pc, #156]	@ (80233b4 <TIM_OC2_SetConfig+0x138>)
 8023318:	4293      	cmp	r3, r2
 802331a:	d023      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 802331c:	687b      	ldr	r3, [r7, #4]
 802331e:	4a26      	ldr	r2, [pc, #152]	@ (80233b8 <TIM_OC2_SetConfig+0x13c>)
 8023320:	4293      	cmp	r3, r2
 8023322:	d01f      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 8023324:	687b      	ldr	r3, [r7, #4]
 8023326:	4a25      	ldr	r2, [pc, #148]	@ (80233bc <TIM_OC2_SetConfig+0x140>)
 8023328:	4293      	cmp	r3, r2
 802332a:	d01b      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 802332c:	687b      	ldr	r3, [r7, #4]
 802332e:	4a24      	ldr	r2, [pc, #144]	@ (80233c0 <TIM_OC2_SetConfig+0x144>)
 8023330:	4293      	cmp	r3, r2
 8023332:	d017      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 8023334:	687b      	ldr	r3, [r7, #4]
 8023336:	4a23      	ldr	r2, [pc, #140]	@ (80233c4 <TIM_OC2_SetConfig+0x148>)
 8023338:	4293      	cmp	r3, r2
 802333a:	d013      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 802333c:	687b      	ldr	r3, [r7, #4]
 802333e:	4a22      	ldr	r2, [pc, #136]	@ (80233c8 <TIM_OC2_SetConfig+0x14c>)
 8023340:	4293      	cmp	r3, r2
 8023342:	d00f      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 8023344:	687b      	ldr	r3, [r7, #4]
 8023346:	4a21      	ldr	r2, [pc, #132]	@ (80233cc <TIM_OC2_SetConfig+0x150>)
 8023348:	4293      	cmp	r3, r2
 802334a:	d00b      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 802334c:	687b      	ldr	r3, [r7, #4]
 802334e:	4a20      	ldr	r2, [pc, #128]	@ (80233d0 <TIM_OC2_SetConfig+0x154>)
 8023350:	4293      	cmp	r3, r2
 8023352:	d007      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 8023354:	687b      	ldr	r3, [r7, #4]
 8023356:	4a1f      	ldr	r2, [pc, #124]	@ (80233d4 <TIM_OC2_SetConfig+0x158>)
 8023358:	4293      	cmp	r3, r2
 802335a:	d003      	beq.n	8023364 <TIM_OC2_SetConfig+0xe8>
 802335c:	687b      	ldr	r3, [r7, #4]
 802335e:	4a1e      	ldr	r2, [pc, #120]	@ (80233d8 <TIM_OC2_SetConfig+0x15c>)
 8023360:	4293      	cmp	r3, r2
 8023362:	d113      	bne.n	802338c <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8023364:	693b      	ldr	r3, [r7, #16]
 8023366:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 802336a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 802336c:	693b      	ldr	r3, [r7, #16]
 802336e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8023372:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8023374:	683b      	ldr	r3, [r7, #0]
 8023376:	695b      	ldr	r3, [r3, #20]
 8023378:	009b      	lsls	r3, r3, #2
 802337a:	693a      	ldr	r2, [r7, #16]
 802337c:	4313      	orrs	r3, r2
 802337e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8023380:	683b      	ldr	r3, [r7, #0]
 8023382:	699b      	ldr	r3, [r3, #24]
 8023384:	009b      	lsls	r3, r3, #2
 8023386:	693a      	ldr	r2, [r7, #16]
 8023388:	4313      	orrs	r3, r2
 802338a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802338c:	687b      	ldr	r3, [r7, #4]
 802338e:	693a      	ldr	r2, [r7, #16]
 8023390:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8023392:	687b      	ldr	r3, [r7, #4]
 8023394:	68fa      	ldr	r2, [r7, #12]
 8023396:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8023398:	683b      	ldr	r3, [r7, #0]
 802339a:	685a      	ldr	r2, [r3, #4]
 802339c:	687b      	ldr	r3, [r7, #4]
 802339e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80233a0:	687b      	ldr	r3, [r7, #4]
 80233a2:	697a      	ldr	r2, [r7, #20]
 80233a4:	621a      	str	r2, [r3, #32]
}
 80233a6:	bf00      	nop
 80233a8:	371c      	adds	r7, #28
 80233aa:	46bd      	mov	sp, r7
 80233ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80233b0:	4770      	bx	lr
 80233b2:	bf00      	nop
 80233b4:	40012c00 	.word	0x40012c00
 80233b8:	50012c00 	.word	0x50012c00
 80233bc:	40013400 	.word	0x40013400
 80233c0:	50013400 	.word	0x50013400
 80233c4:	40014000 	.word	0x40014000
 80233c8:	50014000 	.word	0x50014000
 80233cc:	40014400 	.word	0x40014400
 80233d0:	50014400 	.word	0x50014400
 80233d4:	40014800 	.word	0x40014800
 80233d8:	50014800 	.word	0x50014800

080233dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80233dc:	b480      	push	{r7}
 80233de:	b087      	sub	sp, #28
 80233e0:	af00      	add	r7, sp, #0
 80233e2:	6078      	str	r0, [r7, #4]
 80233e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80233e6:	687b      	ldr	r3, [r7, #4]
 80233e8:	6a1b      	ldr	r3, [r3, #32]
 80233ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80233ec:	687b      	ldr	r3, [r7, #4]
 80233ee:	6a1b      	ldr	r3, [r3, #32]
 80233f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80233f4:	687b      	ldr	r3, [r7, #4]
 80233f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80233f8:	687b      	ldr	r3, [r7, #4]
 80233fa:	685b      	ldr	r3, [r3, #4]
 80233fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80233fe:	687b      	ldr	r3, [r7, #4]
 8023400:	69db      	ldr	r3, [r3, #28]
 8023402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8023404:	68fb      	ldr	r3, [r7, #12]
 8023406:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802340a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802340e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8023410:	68fb      	ldr	r3, [r7, #12]
 8023412:	f023 0303 	bic.w	r3, r3, #3
 8023416:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8023418:	683b      	ldr	r3, [r7, #0]
 802341a:	681b      	ldr	r3, [r3, #0]
 802341c:	68fa      	ldr	r2, [r7, #12]
 802341e:	4313      	orrs	r3, r2
 8023420:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8023422:	697b      	ldr	r3, [r7, #20]
 8023424:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8023428:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 802342a:	683b      	ldr	r3, [r7, #0]
 802342c:	689b      	ldr	r3, [r3, #8]
 802342e:	021b      	lsls	r3, r3, #8
 8023430:	697a      	ldr	r2, [r7, #20]
 8023432:	4313      	orrs	r3, r2
 8023434:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8023436:	687b      	ldr	r3, [r7, #4]
 8023438:	4a35      	ldr	r2, [pc, #212]	@ (8023510 <TIM_OC3_SetConfig+0x134>)
 802343a:	4293      	cmp	r3, r2
 802343c:	d00b      	beq.n	8023456 <TIM_OC3_SetConfig+0x7a>
 802343e:	687b      	ldr	r3, [r7, #4]
 8023440:	4a34      	ldr	r2, [pc, #208]	@ (8023514 <TIM_OC3_SetConfig+0x138>)
 8023442:	4293      	cmp	r3, r2
 8023444:	d007      	beq.n	8023456 <TIM_OC3_SetConfig+0x7a>
 8023446:	687b      	ldr	r3, [r7, #4]
 8023448:	4a33      	ldr	r2, [pc, #204]	@ (8023518 <TIM_OC3_SetConfig+0x13c>)
 802344a:	4293      	cmp	r3, r2
 802344c:	d003      	beq.n	8023456 <TIM_OC3_SetConfig+0x7a>
 802344e:	687b      	ldr	r3, [r7, #4]
 8023450:	4a32      	ldr	r2, [pc, #200]	@ (802351c <TIM_OC3_SetConfig+0x140>)
 8023452:	4293      	cmp	r3, r2
 8023454:	d10d      	bne.n	8023472 <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8023456:	697b      	ldr	r3, [r7, #20]
 8023458:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 802345c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 802345e:	683b      	ldr	r3, [r7, #0]
 8023460:	68db      	ldr	r3, [r3, #12]
 8023462:	021b      	lsls	r3, r3, #8
 8023464:	697a      	ldr	r2, [r7, #20]
 8023466:	4313      	orrs	r3, r2
 8023468:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 802346a:	697b      	ldr	r3, [r7, #20]
 802346c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8023470:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8023472:	687b      	ldr	r3, [r7, #4]
 8023474:	4a26      	ldr	r2, [pc, #152]	@ (8023510 <TIM_OC3_SetConfig+0x134>)
 8023476:	4293      	cmp	r3, r2
 8023478:	d023      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 802347a:	687b      	ldr	r3, [r7, #4]
 802347c:	4a25      	ldr	r2, [pc, #148]	@ (8023514 <TIM_OC3_SetConfig+0x138>)
 802347e:	4293      	cmp	r3, r2
 8023480:	d01f      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 8023482:	687b      	ldr	r3, [r7, #4]
 8023484:	4a24      	ldr	r2, [pc, #144]	@ (8023518 <TIM_OC3_SetConfig+0x13c>)
 8023486:	4293      	cmp	r3, r2
 8023488:	d01b      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 802348a:	687b      	ldr	r3, [r7, #4]
 802348c:	4a23      	ldr	r2, [pc, #140]	@ (802351c <TIM_OC3_SetConfig+0x140>)
 802348e:	4293      	cmp	r3, r2
 8023490:	d017      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 8023492:	687b      	ldr	r3, [r7, #4]
 8023494:	4a22      	ldr	r2, [pc, #136]	@ (8023520 <TIM_OC3_SetConfig+0x144>)
 8023496:	4293      	cmp	r3, r2
 8023498:	d013      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 802349a:	687b      	ldr	r3, [r7, #4]
 802349c:	4a21      	ldr	r2, [pc, #132]	@ (8023524 <TIM_OC3_SetConfig+0x148>)
 802349e:	4293      	cmp	r3, r2
 80234a0:	d00f      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 80234a2:	687b      	ldr	r3, [r7, #4]
 80234a4:	4a20      	ldr	r2, [pc, #128]	@ (8023528 <TIM_OC3_SetConfig+0x14c>)
 80234a6:	4293      	cmp	r3, r2
 80234a8:	d00b      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 80234aa:	687b      	ldr	r3, [r7, #4]
 80234ac:	4a1f      	ldr	r2, [pc, #124]	@ (802352c <TIM_OC3_SetConfig+0x150>)
 80234ae:	4293      	cmp	r3, r2
 80234b0:	d007      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 80234b2:	687b      	ldr	r3, [r7, #4]
 80234b4:	4a1e      	ldr	r2, [pc, #120]	@ (8023530 <TIM_OC3_SetConfig+0x154>)
 80234b6:	4293      	cmp	r3, r2
 80234b8:	d003      	beq.n	80234c2 <TIM_OC3_SetConfig+0xe6>
 80234ba:	687b      	ldr	r3, [r7, #4]
 80234bc:	4a1d      	ldr	r2, [pc, #116]	@ (8023534 <TIM_OC3_SetConfig+0x158>)
 80234be:	4293      	cmp	r3, r2
 80234c0:	d113      	bne.n	80234ea <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80234c2:	693b      	ldr	r3, [r7, #16]
 80234c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80234c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80234ca:	693b      	ldr	r3, [r7, #16]
 80234cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80234d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80234d2:	683b      	ldr	r3, [r7, #0]
 80234d4:	695b      	ldr	r3, [r3, #20]
 80234d6:	011b      	lsls	r3, r3, #4
 80234d8:	693a      	ldr	r2, [r7, #16]
 80234da:	4313      	orrs	r3, r2
 80234dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80234de:	683b      	ldr	r3, [r7, #0]
 80234e0:	699b      	ldr	r3, [r3, #24]
 80234e2:	011b      	lsls	r3, r3, #4
 80234e4:	693a      	ldr	r2, [r7, #16]
 80234e6:	4313      	orrs	r3, r2
 80234e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80234ea:	687b      	ldr	r3, [r7, #4]
 80234ec:	693a      	ldr	r2, [r7, #16]
 80234ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80234f0:	687b      	ldr	r3, [r7, #4]
 80234f2:	68fa      	ldr	r2, [r7, #12]
 80234f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80234f6:	683b      	ldr	r3, [r7, #0]
 80234f8:	685a      	ldr	r2, [r3, #4]
 80234fa:	687b      	ldr	r3, [r7, #4]
 80234fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80234fe:	687b      	ldr	r3, [r7, #4]
 8023500:	697a      	ldr	r2, [r7, #20]
 8023502:	621a      	str	r2, [r3, #32]
}
 8023504:	bf00      	nop
 8023506:	371c      	adds	r7, #28
 8023508:	46bd      	mov	sp, r7
 802350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802350e:	4770      	bx	lr
 8023510:	40012c00 	.word	0x40012c00
 8023514:	50012c00 	.word	0x50012c00
 8023518:	40013400 	.word	0x40013400
 802351c:	50013400 	.word	0x50013400
 8023520:	40014000 	.word	0x40014000
 8023524:	50014000 	.word	0x50014000
 8023528:	40014400 	.word	0x40014400
 802352c:	50014400 	.word	0x50014400
 8023530:	40014800 	.word	0x40014800
 8023534:	50014800 	.word	0x50014800

08023538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8023538:	b480      	push	{r7}
 802353a:	b087      	sub	sp, #28
 802353c:	af00      	add	r7, sp, #0
 802353e:	6078      	str	r0, [r7, #4]
 8023540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8023542:	687b      	ldr	r3, [r7, #4]
 8023544:	6a1b      	ldr	r3, [r3, #32]
 8023546:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8023548:	687b      	ldr	r3, [r7, #4]
 802354a:	6a1b      	ldr	r3, [r3, #32]
 802354c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8023550:	687b      	ldr	r3, [r7, #4]
 8023552:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8023554:	687b      	ldr	r3, [r7, #4]
 8023556:	685b      	ldr	r3, [r3, #4]
 8023558:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 802355a:	687b      	ldr	r3, [r7, #4]
 802355c:	69db      	ldr	r3, [r3, #28]
 802355e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8023560:	68fb      	ldr	r3, [r7, #12]
 8023562:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8023566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 802356a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 802356c:	68fb      	ldr	r3, [r7, #12]
 802356e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8023572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8023574:	683b      	ldr	r3, [r7, #0]
 8023576:	681b      	ldr	r3, [r3, #0]
 8023578:	021b      	lsls	r3, r3, #8
 802357a:	68fa      	ldr	r2, [r7, #12]
 802357c:	4313      	orrs	r3, r2
 802357e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8023580:	697b      	ldr	r3, [r7, #20]
 8023582:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8023586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8023588:	683b      	ldr	r3, [r7, #0]
 802358a:	689b      	ldr	r3, [r3, #8]
 802358c:	031b      	lsls	r3, r3, #12
 802358e:	697a      	ldr	r2, [r7, #20]
 8023590:	4313      	orrs	r3, r2
 8023592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8023594:	687b      	ldr	r3, [r7, #4]
 8023596:	4a36      	ldr	r2, [pc, #216]	@ (8023670 <TIM_OC4_SetConfig+0x138>)
 8023598:	4293      	cmp	r3, r2
 802359a:	d00b      	beq.n	80235b4 <TIM_OC4_SetConfig+0x7c>
 802359c:	687b      	ldr	r3, [r7, #4]
 802359e:	4a35      	ldr	r2, [pc, #212]	@ (8023674 <TIM_OC4_SetConfig+0x13c>)
 80235a0:	4293      	cmp	r3, r2
 80235a2:	d007      	beq.n	80235b4 <TIM_OC4_SetConfig+0x7c>
 80235a4:	687b      	ldr	r3, [r7, #4]
 80235a6:	4a34      	ldr	r2, [pc, #208]	@ (8023678 <TIM_OC4_SetConfig+0x140>)
 80235a8:	4293      	cmp	r3, r2
 80235aa:	d003      	beq.n	80235b4 <TIM_OC4_SetConfig+0x7c>
 80235ac:	687b      	ldr	r3, [r7, #4]
 80235ae:	4a33      	ldr	r2, [pc, #204]	@ (802367c <TIM_OC4_SetConfig+0x144>)
 80235b0:	4293      	cmp	r3, r2
 80235b2:	d10d      	bne.n	80235d0 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80235b4:	697b      	ldr	r3, [r7, #20]
 80235b6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80235ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80235bc:	683b      	ldr	r3, [r7, #0]
 80235be:	68db      	ldr	r3, [r3, #12]
 80235c0:	031b      	lsls	r3, r3, #12
 80235c2:	697a      	ldr	r2, [r7, #20]
 80235c4:	4313      	orrs	r3, r2
 80235c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80235c8:	697b      	ldr	r3, [r7, #20]
 80235ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80235ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80235d0:	687b      	ldr	r3, [r7, #4]
 80235d2:	4a27      	ldr	r2, [pc, #156]	@ (8023670 <TIM_OC4_SetConfig+0x138>)
 80235d4:	4293      	cmp	r3, r2
 80235d6:	d023      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 80235d8:	687b      	ldr	r3, [r7, #4]
 80235da:	4a26      	ldr	r2, [pc, #152]	@ (8023674 <TIM_OC4_SetConfig+0x13c>)
 80235dc:	4293      	cmp	r3, r2
 80235de:	d01f      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 80235e0:	687b      	ldr	r3, [r7, #4]
 80235e2:	4a25      	ldr	r2, [pc, #148]	@ (8023678 <TIM_OC4_SetConfig+0x140>)
 80235e4:	4293      	cmp	r3, r2
 80235e6:	d01b      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 80235e8:	687b      	ldr	r3, [r7, #4]
 80235ea:	4a24      	ldr	r2, [pc, #144]	@ (802367c <TIM_OC4_SetConfig+0x144>)
 80235ec:	4293      	cmp	r3, r2
 80235ee:	d017      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 80235f0:	687b      	ldr	r3, [r7, #4]
 80235f2:	4a23      	ldr	r2, [pc, #140]	@ (8023680 <TIM_OC4_SetConfig+0x148>)
 80235f4:	4293      	cmp	r3, r2
 80235f6:	d013      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 80235f8:	687b      	ldr	r3, [r7, #4]
 80235fa:	4a22      	ldr	r2, [pc, #136]	@ (8023684 <TIM_OC4_SetConfig+0x14c>)
 80235fc:	4293      	cmp	r3, r2
 80235fe:	d00f      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 8023600:	687b      	ldr	r3, [r7, #4]
 8023602:	4a21      	ldr	r2, [pc, #132]	@ (8023688 <TIM_OC4_SetConfig+0x150>)
 8023604:	4293      	cmp	r3, r2
 8023606:	d00b      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 8023608:	687b      	ldr	r3, [r7, #4]
 802360a:	4a20      	ldr	r2, [pc, #128]	@ (802368c <TIM_OC4_SetConfig+0x154>)
 802360c:	4293      	cmp	r3, r2
 802360e:	d007      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 8023610:	687b      	ldr	r3, [r7, #4]
 8023612:	4a1f      	ldr	r2, [pc, #124]	@ (8023690 <TIM_OC4_SetConfig+0x158>)
 8023614:	4293      	cmp	r3, r2
 8023616:	d003      	beq.n	8023620 <TIM_OC4_SetConfig+0xe8>
 8023618:	687b      	ldr	r3, [r7, #4]
 802361a:	4a1e      	ldr	r2, [pc, #120]	@ (8023694 <TIM_OC4_SetConfig+0x15c>)
 802361c:	4293      	cmp	r3, r2
 802361e:	d113      	bne.n	8023648 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8023620:	693b      	ldr	r3, [r7, #16]
 8023622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8023626:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8023628:	693b      	ldr	r3, [r7, #16]
 802362a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 802362e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8023630:	683b      	ldr	r3, [r7, #0]
 8023632:	695b      	ldr	r3, [r3, #20]
 8023634:	019b      	lsls	r3, r3, #6
 8023636:	693a      	ldr	r2, [r7, #16]
 8023638:	4313      	orrs	r3, r2
 802363a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 802363c:	683b      	ldr	r3, [r7, #0]
 802363e:	699b      	ldr	r3, [r3, #24]
 8023640:	019b      	lsls	r3, r3, #6
 8023642:	693a      	ldr	r2, [r7, #16]
 8023644:	4313      	orrs	r3, r2
 8023646:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8023648:	687b      	ldr	r3, [r7, #4]
 802364a:	693a      	ldr	r2, [r7, #16]
 802364c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 802364e:	687b      	ldr	r3, [r7, #4]
 8023650:	68fa      	ldr	r2, [r7, #12]
 8023652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8023654:	683b      	ldr	r3, [r7, #0]
 8023656:	685a      	ldr	r2, [r3, #4]
 8023658:	687b      	ldr	r3, [r7, #4]
 802365a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 802365c:	687b      	ldr	r3, [r7, #4]
 802365e:	697a      	ldr	r2, [r7, #20]
 8023660:	621a      	str	r2, [r3, #32]
}
 8023662:	bf00      	nop
 8023664:	371c      	adds	r7, #28
 8023666:	46bd      	mov	sp, r7
 8023668:	f85d 7b04 	ldr.w	r7, [sp], #4
 802366c:	4770      	bx	lr
 802366e:	bf00      	nop
 8023670:	40012c00 	.word	0x40012c00
 8023674:	50012c00 	.word	0x50012c00
 8023678:	40013400 	.word	0x40013400
 802367c:	50013400 	.word	0x50013400
 8023680:	40014000 	.word	0x40014000
 8023684:	50014000 	.word	0x50014000
 8023688:	40014400 	.word	0x40014400
 802368c:	50014400 	.word	0x50014400
 8023690:	40014800 	.word	0x40014800
 8023694:	50014800 	.word	0x50014800

08023698 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8023698:	b480      	push	{r7}
 802369a:	b087      	sub	sp, #28
 802369c:	af00      	add	r7, sp, #0
 802369e:	6078      	str	r0, [r7, #4]
 80236a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80236a2:	687b      	ldr	r3, [r7, #4]
 80236a4:	6a1b      	ldr	r3, [r3, #32]
 80236a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80236a8:	687b      	ldr	r3, [r7, #4]
 80236aa:	6a1b      	ldr	r3, [r3, #32]
 80236ac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80236b0:	687b      	ldr	r3, [r7, #4]
 80236b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80236b4:	687b      	ldr	r3, [r7, #4]
 80236b6:	685b      	ldr	r3, [r3, #4]
 80236b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80236ba:	687b      	ldr	r3, [r7, #4]
 80236bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80236be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80236c0:	68fb      	ldr	r3, [r7, #12]
 80236c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80236c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80236ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80236cc:	683b      	ldr	r3, [r7, #0]
 80236ce:	681b      	ldr	r3, [r3, #0]
 80236d0:	68fa      	ldr	r2, [r7, #12]
 80236d2:	4313      	orrs	r3, r2
 80236d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80236d6:	693b      	ldr	r3, [r7, #16]
 80236d8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80236dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80236de:	683b      	ldr	r3, [r7, #0]
 80236e0:	689b      	ldr	r3, [r3, #8]
 80236e2:	041b      	lsls	r3, r3, #16
 80236e4:	693a      	ldr	r2, [r7, #16]
 80236e6:	4313      	orrs	r3, r2
 80236e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80236ea:	687b      	ldr	r3, [r7, #4]
 80236ec:	4a21      	ldr	r2, [pc, #132]	@ (8023774 <TIM_OC5_SetConfig+0xdc>)
 80236ee:	4293      	cmp	r3, r2
 80236f0:	d023      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	4a20      	ldr	r2, [pc, #128]	@ (8023778 <TIM_OC5_SetConfig+0xe0>)
 80236f6:	4293      	cmp	r3, r2
 80236f8:	d01f      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 80236fa:	687b      	ldr	r3, [r7, #4]
 80236fc:	4a1f      	ldr	r2, [pc, #124]	@ (802377c <TIM_OC5_SetConfig+0xe4>)
 80236fe:	4293      	cmp	r3, r2
 8023700:	d01b      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 8023702:	687b      	ldr	r3, [r7, #4]
 8023704:	4a1e      	ldr	r2, [pc, #120]	@ (8023780 <TIM_OC5_SetConfig+0xe8>)
 8023706:	4293      	cmp	r3, r2
 8023708:	d017      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 802370a:	687b      	ldr	r3, [r7, #4]
 802370c:	4a1d      	ldr	r2, [pc, #116]	@ (8023784 <TIM_OC5_SetConfig+0xec>)
 802370e:	4293      	cmp	r3, r2
 8023710:	d013      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 8023712:	687b      	ldr	r3, [r7, #4]
 8023714:	4a1c      	ldr	r2, [pc, #112]	@ (8023788 <TIM_OC5_SetConfig+0xf0>)
 8023716:	4293      	cmp	r3, r2
 8023718:	d00f      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 802371a:	687b      	ldr	r3, [r7, #4]
 802371c:	4a1b      	ldr	r2, [pc, #108]	@ (802378c <TIM_OC5_SetConfig+0xf4>)
 802371e:	4293      	cmp	r3, r2
 8023720:	d00b      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 8023722:	687b      	ldr	r3, [r7, #4]
 8023724:	4a1a      	ldr	r2, [pc, #104]	@ (8023790 <TIM_OC5_SetConfig+0xf8>)
 8023726:	4293      	cmp	r3, r2
 8023728:	d007      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 802372a:	687b      	ldr	r3, [r7, #4]
 802372c:	4a19      	ldr	r2, [pc, #100]	@ (8023794 <TIM_OC5_SetConfig+0xfc>)
 802372e:	4293      	cmp	r3, r2
 8023730:	d003      	beq.n	802373a <TIM_OC5_SetConfig+0xa2>
 8023732:	687b      	ldr	r3, [r7, #4]
 8023734:	4a18      	ldr	r2, [pc, #96]	@ (8023798 <TIM_OC5_SetConfig+0x100>)
 8023736:	4293      	cmp	r3, r2
 8023738:	d109      	bne.n	802374e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 802373a:	697b      	ldr	r3, [r7, #20]
 802373c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8023740:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8023742:	683b      	ldr	r3, [r7, #0]
 8023744:	695b      	ldr	r3, [r3, #20]
 8023746:	021b      	lsls	r3, r3, #8
 8023748:	697a      	ldr	r2, [r7, #20]
 802374a:	4313      	orrs	r3, r2
 802374c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 802374e:	687b      	ldr	r3, [r7, #4]
 8023750:	697a      	ldr	r2, [r7, #20]
 8023752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8023754:	687b      	ldr	r3, [r7, #4]
 8023756:	68fa      	ldr	r2, [r7, #12]
 8023758:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 802375a:	683b      	ldr	r3, [r7, #0]
 802375c:	685a      	ldr	r2, [r3, #4]
 802375e:	687b      	ldr	r3, [r7, #4]
 8023760:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8023762:	687b      	ldr	r3, [r7, #4]
 8023764:	693a      	ldr	r2, [r7, #16]
 8023766:	621a      	str	r2, [r3, #32]
}
 8023768:	bf00      	nop
 802376a:	371c      	adds	r7, #28
 802376c:	46bd      	mov	sp, r7
 802376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023772:	4770      	bx	lr
 8023774:	40012c00 	.word	0x40012c00
 8023778:	50012c00 	.word	0x50012c00
 802377c:	40013400 	.word	0x40013400
 8023780:	50013400 	.word	0x50013400
 8023784:	40014000 	.word	0x40014000
 8023788:	50014000 	.word	0x50014000
 802378c:	40014400 	.word	0x40014400
 8023790:	50014400 	.word	0x50014400
 8023794:	40014800 	.word	0x40014800
 8023798:	50014800 	.word	0x50014800

0802379c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 802379c:	b480      	push	{r7}
 802379e:	b087      	sub	sp, #28
 80237a0:	af00      	add	r7, sp, #0
 80237a2:	6078      	str	r0, [r7, #4]
 80237a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80237a6:	687b      	ldr	r3, [r7, #4]
 80237a8:	6a1b      	ldr	r3, [r3, #32]
 80237aa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80237ac:	687b      	ldr	r3, [r7, #4]
 80237ae:	6a1b      	ldr	r3, [r3, #32]
 80237b0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80237b4:	687b      	ldr	r3, [r7, #4]
 80237b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80237b8:	687b      	ldr	r3, [r7, #4]
 80237ba:	685b      	ldr	r3, [r3, #4]
 80237bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80237be:	687b      	ldr	r3, [r7, #4]
 80237c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80237c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80237c4:	68fb      	ldr	r3, [r7, #12]
 80237c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80237ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80237ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80237d0:	683b      	ldr	r3, [r7, #0]
 80237d2:	681b      	ldr	r3, [r3, #0]
 80237d4:	021b      	lsls	r3, r3, #8
 80237d6:	68fa      	ldr	r2, [r7, #12]
 80237d8:	4313      	orrs	r3, r2
 80237da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80237dc:	693b      	ldr	r3, [r7, #16]
 80237de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80237e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80237e4:	683b      	ldr	r3, [r7, #0]
 80237e6:	689b      	ldr	r3, [r3, #8]
 80237e8:	051b      	lsls	r3, r3, #20
 80237ea:	693a      	ldr	r2, [r7, #16]
 80237ec:	4313      	orrs	r3, r2
 80237ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80237f0:	687b      	ldr	r3, [r7, #4]
 80237f2:	4a22      	ldr	r2, [pc, #136]	@ (802387c <TIM_OC6_SetConfig+0xe0>)
 80237f4:	4293      	cmp	r3, r2
 80237f6:	d023      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 80237f8:	687b      	ldr	r3, [r7, #4]
 80237fa:	4a21      	ldr	r2, [pc, #132]	@ (8023880 <TIM_OC6_SetConfig+0xe4>)
 80237fc:	4293      	cmp	r3, r2
 80237fe:	d01f      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023800:	687b      	ldr	r3, [r7, #4]
 8023802:	4a20      	ldr	r2, [pc, #128]	@ (8023884 <TIM_OC6_SetConfig+0xe8>)
 8023804:	4293      	cmp	r3, r2
 8023806:	d01b      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023808:	687b      	ldr	r3, [r7, #4]
 802380a:	4a1f      	ldr	r2, [pc, #124]	@ (8023888 <TIM_OC6_SetConfig+0xec>)
 802380c:	4293      	cmp	r3, r2
 802380e:	d017      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023810:	687b      	ldr	r3, [r7, #4]
 8023812:	4a1e      	ldr	r2, [pc, #120]	@ (802388c <TIM_OC6_SetConfig+0xf0>)
 8023814:	4293      	cmp	r3, r2
 8023816:	d013      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023818:	687b      	ldr	r3, [r7, #4]
 802381a:	4a1d      	ldr	r2, [pc, #116]	@ (8023890 <TIM_OC6_SetConfig+0xf4>)
 802381c:	4293      	cmp	r3, r2
 802381e:	d00f      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023820:	687b      	ldr	r3, [r7, #4]
 8023822:	4a1c      	ldr	r2, [pc, #112]	@ (8023894 <TIM_OC6_SetConfig+0xf8>)
 8023824:	4293      	cmp	r3, r2
 8023826:	d00b      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023828:	687b      	ldr	r3, [r7, #4]
 802382a:	4a1b      	ldr	r2, [pc, #108]	@ (8023898 <TIM_OC6_SetConfig+0xfc>)
 802382c:	4293      	cmp	r3, r2
 802382e:	d007      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023830:	687b      	ldr	r3, [r7, #4]
 8023832:	4a1a      	ldr	r2, [pc, #104]	@ (802389c <TIM_OC6_SetConfig+0x100>)
 8023834:	4293      	cmp	r3, r2
 8023836:	d003      	beq.n	8023840 <TIM_OC6_SetConfig+0xa4>
 8023838:	687b      	ldr	r3, [r7, #4]
 802383a:	4a19      	ldr	r2, [pc, #100]	@ (80238a0 <TIM_OC6_SetConfig+0x104>)
 802383c:	4293      	cmp	r3, r2
 802383e:	d109      	bne.n	8023854 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8023840:	697b      	ldr	r3, [r7, #20]
 8023842:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8023846:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8023848:	683b      	ldr	r3, [r7, #0]
 802384a:	695b      	ldr	r3, [r3, #20]
 802384c:	029b      	lsls	r3, r3, #10
 802384e:	697a      	ldr	r2, [r7, #20]
 8023850:	4313      	orrs	r3, r2
 8023852:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8023854:	687b      	ldr	r3, [r7, #4]
 8023856:	697a      	ldr	r2, [r7, #20]
 8023858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 802385a:	687b      	ldr	r3, [r7, #4]
 802385c:	68fa      	ldr	r2, [r7, #12]
 802385e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8023860:	683b      	ldr	r3, [r7, #0]
 8023862:	685a      	ldr	r2, [r3, #4]
 8023864:	687b      	ldr	r3, [r7, #4]
 8023866:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8023868:	687b      	ldr	r3, [r7, #4]
 802386a:	693a      	ldr	r2, [r7, #16]
 802386c:	621a      	str	r2, [r3, #32]
}
 802386e:	bf00      	nop
 8023870:	371c      	adds	r7, #28
 8023872:	46bd      	mov	sp, r7
 8023874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023878:	4770      	bx	lr
 802387a:	bf00      	nop
 802387c:	40012c00 	.word	0x40012c00
 8023880:	50012c00 	.word	0x50012c00
 8023884:	40013400 	.word	0x40013400
 8023888:	50013400 	.word	0x50013400
 802388c:	40014000 	.word	0x40014000
 8023890:	50014000 	.word	0x50014000
 8023894:	40014400 	.word	0x40014400
 8023898:	50014400 	.word	0x50014400
 802389c:	40014800 	.word	0x40014800
 80238a0:	50014800 	.word	0x50014800

080238a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80238a4:	b480      	push	{r7}
 80238a6:	b087      	sub	sp, #28
 80238a8:	af00      	add	r7, sp, #0
 80238aa:	60f8      	str	r0, [r7, #12]
 80238ac:	60b9      	str	r1, [r7, #8]
 80238ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80238b0:	68fb      	ldr	r3, [r7, #12]
 80238b2:	6a1b      	ldr	r3, [r3, #32]
 80238b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80238b6:	68fb      	ldr	r3, [r7, #12]
 80238b8:	6a1b      	ldr	r3, [r3, #32]
 80238ba:	f023 0201 	bic.w	r2, r3, #1
 80238be:	68fb      	ldr	r3, [r7, #12]
 80238c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80238c2:	68fb      	ldr	r3, [r7, #12]
 80238c4:	699b      	ldr	r3, [r3, #24]
 80238c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80238c8:	693b      	ldr	r3, [r7, #16]
 80238ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80238ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80238d0:	687b      	ldr	r3, [r7, #4]
 80238d2:	011b      	lsls	r3, r3, #4
 80238d4:	693a      	ldr	r2, [r7, #16]
 80238d6:	4313      	orrs	r3, r2
 80238d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80238da:	697b      	ldr	r3, [r7, #20]
 80238dc:	f023 030a 	bic.w	r3, r3, #10
 80238e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80238e2:	697a      	ldr	r2, [r7, #20]
 80238e4:	68bb      	ldr	r3, [r7, #8]
 80238e6:	4313      	orrs	r3, r2
 80238e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80238ea:	68fb      	ldr	r3, [r7, #12]
 80238ec:	693a      	ldr	r2, [r7, #16]
 80238ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80238f0:	68fb      	ldr	r3, [r7, #12]
 80238f2:	697a      	ldr	r2, [r7, #20]
 80238f4:	621a      	str	r2, [r3, #32]
}
 80238f6:	bf00      	nop
 80238f8:	371c      	adds	r7, #28
 80238fa:	46bd      	mov	sp, r7
 80238fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023900:	4770      	bx	lr

08023902 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8023902:	b480      	push	{r7}
 8023904:	b087      	sub	sp, #28
 8023906:	af00      	add	r7, sp, #0
 8023908:	60f8      	str	r0, [r7, #12]
 802390a:	60b9      	str	r1, [r7, #8]
 802390c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 802390e:	68fb      	ldr	r3, [r7, #12]
 8023910:	6a1b      	ldr	r3, [r3, #32]
 8023912:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8023914:	68fb      	ldr	r3, [r7, #12]
 8023916:	6a1b      	ldr	r3, [r3, #32]
 8023918:	f023 0210 	bic.w	r2, r3, #16
 802391c:	68fb      	ldr	r3, [r7, #12]
 802391e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8023920:	68fb      	ldr	r3, [r7, #12]
 8023922:	699b      	ldr	r3, [r3, #24]
 8023924:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8023926:	693b      	ldr	r3, [r7, #16]
 8023928:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 802392c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 802392e:	687b      	ldr	r3, [r7, #4]
 8023930:	031b      	lsls	r3, r3, #12
 8023932:	693a      	ldr	r2, [r7, #16]
 8023934:	4313      	orrs	r3, r2
 8023936:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8023938:	697b      	ldr	r3, [r7, #20]
 802393a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 802393e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8023940:	68bb      	ldr	r3, [r7, #8]
 8023942:	011b      	lsls	r3, r3, #4
 8023944:	697a      	ldr	r2, [r7, #20]
 8023946:	4313      	orrs	r3, r2
 8023948:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 802394a:	68fb      	ldr	r3, [r7, #12]
 802394c:	693a      	ldr	r2, [r7, #16]
 802394e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8023950:	68fb      	ldr	r3, [r7, #12]
 8023952:	697a      	ldr	r2, [r7, #20]
 8023954:	621a      	str	r2, [r3, #32]
}
 8023956:	bf00      	nop
 8023958:	371c      	adds	r7, #28
 802395a:	46bd      	mov	sp, r7
 802395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023960:	4770      	bx	lr

08023962 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8023962:	b480      	push	{r7}
 8023964:	b085      	sub	sp, #20
 8023966:	af00      	add	r7, sp, #0
 8023968:	6078      	str	r0, [r7, #4]
 802396a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 802396c:	687b      	ldr	r3, [r7, #4]
 802396e:	689b      	ldr	r3, [r3, #8]
 8023970:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8023972:	68fb      	ldr	r3, [r7, #12]
 8023974:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8023978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 802397c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 802397e:	683a      	ldr	r2, [r7, #0]
 8023980:	68fb      	ldr	r3, [r7, #12]
 8023982:	4313      	orrs	r3, r2
 8023984:	f043 0307 	orr.w	r3, r3, #7
 8023988:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 802398a:	687b      	ldr	r3, [r7, #4]
 802398c:	68fa      	ldr	r2, [r7, #12]
 802398e:	609a      	str	r2, [r3, #8]
}
 8023990:	bf00      	nop
 8023992:	3714      	adds	r7, #20
 8023994:	46bd      	mov	sp, r7
 8023996:	f85d 7b04 	ldr.w	r7, [sp], #4
 802399a:	4770      	bx	lr

0802399c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 802399c:	b480      	push	{r7}
 802399e:	b087      	sub	sp, #28
 80239a0:	af00      	add	r7, sp, #0
 80239a2:	60f8      	str	r0, [r7, #12]
 80239a4:	60b9      	str	r1, [r7, #8]
 80239a6:	607a      	str	r2, [r7, #4]
 80239a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80239aa:	68fb      	ldr	r3, [r7, #12]
 80239ac:	689b      	ldr	r3, [r3, #8]
 80239ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80239b0:	697b      	ldr	r3, [r7, #20]
 80239b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80239b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80239b8:	683b      	ldr	r3, [r7, #0]
 80239ba:	021a      	lsls	r2, r3, #8
 80239bc:	687b      	ldr	r3, [r7, #4]
 80239be:	431a      	orrs	r2, r3
 80239c0:	68bb      	ldr	r3, [r7, #8]
 80239c2:	4313      	orrs	r3, r2
 80239c4:	697a      	ldr	r2, [r7, #20]
 80239c6:	4313      	orrs	r3, r2
 80239c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80239ca:	68fb      	ldr	r3, [r7, #12]
 80239cc:	697a      	ldr	r2, [r7, #20]
 80239ce:	609a      	str	r2, [r3, #8]
}
 80239d0:	bf00      	nop
 80239d2:	371c      	adds	r7, #28
 80239d4:	46bd      	mov	sp, r7
 80239d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80239da:	4770      	bx	lr

080239dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80239dc:	b480      	push	{r7}
 80239de:	b087      	sub	sp, #28
 80239e0:	af00      	add	r7, sp, #0
 80239e2:	60f8      	str	r0, [r7, #12]
 80239e4:	60b9      	str	r1, [r7, #8]
 80239e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80239e8:	68bb      	ldr	r3, [r7, #8]
 80239ea:	f003 031f 	and.w	r3, r3, #31
 80239ee:	2201      	movs	r2, #1
 80239f0:	fa02 f303 	lsl.w	r3, r2, r3
 80239f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80239f6:	68fb      	ldr	r3, [r7, #12]
 80239f8:	6a1a      	ldr	r2, [r3, #32]
 80239fa:	697b      	ldr	r3, [r7, #20]
 80239fc:	43db      	mvns	r3, r3
 80239fe:	401a      	ands	r2, r3
 8023a00:	68fb      	ldr	r3, [r7, #12]
 8023a02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8023a04:	68fb      	ldr	r3, [r7, #12]
 8023a06:	6a1a      	ldr	r2, [r3, #32]
 8023a08:	68bb      	ldr	r3, [r7, #8]
 8023a0a:	f003 031f 	and.w	r3, r3, #31
 8023a0e:	6879      	ldr	r1, [r7, #4]
 8023a10:	fa01 f303 	lsl.w	r3, r1, r3
 8023a14:	431a      	orrs	r2, r3
 8023a16:	68fb      	ldr	r3, [r7, #12]
 8023a18:	621a      	str	r2, [r3, #32]
}
 8023a1a:	bf00      	nop
 8023a1c:	371c      	adds	r7, #28
 8023a1e:	46bd      	mov	sp, r7
 8023a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a24:	4770      	bx	lr
	...

08023a28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8023a28:	b480      	push	{r7}
 8023a2a:	b085      	sub	sp, #20
 8023a2c:	af00      	add	r7, sp, #0
 8023a2e:	6078      	str	r0, [r7, #4]
 8023a30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8023a32:	687b      	ldr	r3, [r7, #4]
 8023a34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8023a38:	2b01      	cmp	r3, #1
 8023a3a:	d101      	bne.n	8023a40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8023a3c:	2302      	movs	r3, #2
 8023a3e:	e097      	b.n	8023b70 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8023a40:	687b      	ldr	r3, [r7, #4]
 8023a42:	2201      	movs	r2, #1
 8023a44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8023a48:	687b      	ldr	r3, [r7, #4]
 8023a4a:	2202      	movs	r2, #2
 8023a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8023a50:	687b      	ldr	r3, [r7, #4]
 8023a52:	681b      	ldr	r3, [r3, #0]
 8023a54:	685b      	ldr	r3, [r3, #4]
 8023a56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8023a58:	687b      	ldr	r3, [r7, #4]
 8023a5a:	681b      	ldr	r3, [r3, #0]
 8023a5c:	689b      	ldr	r3, [r3, #8]
 8023a5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8023a60:	687b      	ldr	r3, [r7, #4]
 8023a62:	681b      	ldr	r3, [r3, #0]
 8023a64:	4a45      	ldr	r2, [pc, #276]	@ (8023b7c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8023a66:	4293      	cmp	r3, r2
 8023a68:	d00e      	beq.n	8023a88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8023a6a:	687b      	ldr	r3, [r7, #4]
 8023a6c:	681b      	ldr	r3, [r3, #0]
 8023a6e:	4a44      	ldr	r2, [pc, #272]	@ (8023b80 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8023a70:	4293      	cmp	r3, r2
 8023a72:	d009      	beq.n	8023a88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8023a74:	687b      	ldr	r3, [r7, #4]
 8023a76:	681b      	ldr	r3, [r3, #0]
 8023a78:	4a42      	ldr	r2, [pc, #264]	@ (8023b84 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8023a7a:	4293      	cmp	r3, r2
 8023a7c:	d004      	beq.n	8023a88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8023a7e:	687b      	ldr	r3, [r7, #4]
 8023a80:	681b      	ldr	r3, [r3, #0]
 8023a82:	4a41      	ldr	r2, [pc, #260]	@ (8023b88 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8023a84:	4293      	cmp	r3, r2
 8023a86:	d108      	bne.n	8023a9a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8023a88:	68fb      	ldr	r3, [r7, #12]
 8023a8a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8023a8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8023a90:	683b      	ldr	r3, [r7, #0]
 8023a92:	685b      	ldr	r3, [r3, #4]
 8023a94:	68fa      	ldr	r2, [r7, #12]
 8023a96:	4313      	orrs	r3, r2
 8023a98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8023a9a:	68fb      	ldr	r3, [r7, #12]
 8023a9c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8023aa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8023aa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8023aa6:	683b      	ldr	r3, [r7, #0]
 8023aa8:	681b      	ldr	r3, [r3, #0]
 8023aaa:	68fa      	ldr	r2, [r7, #12]
 8023aac:	4313      	orrs	r3, r2
 8023aae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8023ab0:	687b      	ldr	r3, [r7, #4]
 8023ab2:	681b      	ldr	r3, [r3, #0]
 8023ab4:	68fa      	ldr	r2, [r7, #12]
 8023ab6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8023ab8:	687b      	ldr	r3, [r7, #4]
 8023aba:	681b      	ldr	r3, [r3, #0]
 8023abc:	4a2f      	ldr	r2, [pc, #188]	@ (8023b7c <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8023abe:	4293      	cmp	r3, r2
 8023ac0:	d040      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023ac2:	687b      	ldr	r3, [r7, #4]
 8023ac4:	681b      	ldr	r3, [r3, #0]
 8023ac6:	4a2e      	ldr	r2, [pc, #184]	@ (8023b80 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8023ac8:	4293      	cmp	r3, r2
 8023aca:	d03b      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023acc:	687b      	ldr	r3, [r7, #4]
 8023ace:	681b      	ldr	r3, [r3, #0]
 8023ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8023ad4:	d036      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023ad6:	687b      	ldr	r3, [r7, #4]
 8023ad8:	681b      	ldr	r3, [r3, #0]
 8023ada:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8023ade:	d031      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023ae0:	687b      	ldr	r3, [r7, #4]
 8023ae2:	681b      	ldr	r3, [r3, #0]
 8023ae4:	4a29      	ldr	r2, [pc, #164]	@ (8023b8c <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8023ae6:	4293      	cmp	r3, r2
 8023ae8:	d02c      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023aea:	687b      	ldr	r3, [r7, #4]
 8023aec:	681b      	ldr	r3, [r3, #0]
 8023aee:	4a28      	ldr	r2, [pc, #160]	@ (8023b90 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8023af0:	4293      	cmp	r3, r2
 8023af2:	d027      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023af4:	687b      	ldr	r3, [r7, #4]
 8023af6:	681b      	ldr	r3, [r3, #0]
 8023af8:	4a26      	ldr	r2, [pc, #152]	@ (8023b94 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8023afa:	4293      	cmp	r3, r2
 8023afc:	d022      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023afe:	687b      	ldr	r3, [r7, #4]
 8023b00:	681b      	ldr	r3, [r3, #0]
 8023b02:	4a25      	ldr	r2, [pc, #148]	@ (8023b98 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8023b04:	4293      	cmp	r3, r2
 8023b06:	d01d      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b08:	687b      	ldr	r3, [r7, #4]
 8023b0a:	681b      	ldr	r3, [r3, #0]
 8023b0c:	4a23      	ldr	r2, [pc, #140]	@ (8023b9c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8023b0e:	4293      	cmp	r3, r2
 8023b10:	d018      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b12:	687b      	ldr	r3, [r7, #4]
 8023b14:	681b      	ldr	r3, [r3, #0]
 8023b16:	4a22      	ldr	r2, [pc, #136]	@ (8023ba0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8023b18:	4293      	cmp	r3, r2
 8023b1a:	d013      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b1c:	687b      	ldr	r3, [r7, #4]
 8023b1e:	681b      	ldr	r3, [r3, #0]
 8023b20:	4a18      	ldr	r2, [pc, #96]	@ (8023b84 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8023b22:	4293      	cmp	r3, r2
 8023b24:	d00e      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b26:	687b      	ldr	r3, [r7, #4]
 8023b28:	681b      	ldr	r3, [r3, #0]
 8023b2a:	4a17      	ldr	r2, [pc, #92]	@ (8023b88 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8023b2c:	4293      	cmp	r3, r2
 8023b2e:	d009      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	681b      	ldr	r3, [r3, #0]
 8023b34:	4a1b      	ldr	r2, [pc, #108]	@ (8023ba4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8023b36:	4293      	cmp	r3, r2
 8023b38:	d004      	beq.n	8023b44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8023b3a:	687b      	ldr	r3, [r7, #4]
 8023b3c:	681b      	ldr	r3, [r3, #0]
 8023b3e:	4a1a      	ldr	r2, [pc, #104]	@ (8023ba8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8023b40:	4293      	cmp	r3, r2
 8023b42:	d10c      	bne.n	8023b5e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8023b44:	68bb      	ldr	r3, [r7, #8]
 8023b46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8023b4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8023b4c:	683b      	ldr	r3, [r7, #0]
 8023b4e:	689b      	ldr	r3, [r3, #8]
 8023b50:	68ba      	ldr	r2, [r7, #8]
 8023b52:	4313      	orrs	r3, r2
 8023b54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8023b56:	687b      	ldr	r3, [r7, #4]
 8023b58:	681b      	ldr	r3, [r3, #0]
 8023b5a:	68ba      	ldr	r2, [r7, #8]
 8023b5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8023b5e:	687b      	ldr	r3, [r7, #4]
 8023b60:	2201      	movs	r2, #1
 8023b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8023b66:	687b      	ldr	r3, [r7, #4]
 8023b68:	2200      	movs	r2, #0
 8023b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8023b6e:	2300      	movs	r3, #0
}
 8023b70:	4618      	mov	r0, r3
 8023b72:	3714      	adds	r7, #20
 8023b74:	46bd      	mov	sp, r7
 8023b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023b7a:	4770      	bx	lr
 8023b7c:	40012c00 	.word	0x40012c00
 8023b80:	50012c00 	.word	0x50012c00
 8023b84:	40013400 	.word	0x40013400
 8023b88:	50013400 	.word	0x50013400
 8023b8c:	40000400 	.word	0x40000400
 8023b90:	50000400 	.word	0x50000400
 8023b94:	40000800 	.word	0x40000800
 8023b98:	50000800 	.word	0x50000800
 8023b9c:	40000c00 	.word	0x40000c00
 8023ba0:	50000c00 	.word	0x50000c00
 8023ba4:	40014000 	.word	0x40014000
 8023ba8:	50014000 	.word	0x50014000

08023bac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8023bac:	b480      	push	{r7}
 8023bae:	b083      	sub	sp, #12
 8023bb0:	af00      	add	r7, sp, #0
 8023bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8023bb4:	bf00      	nop
 8023bb6:	370c      	adds	r7, #12
 8023bb8:	46bd      	mov	sp, r7
 8023bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023bbe:	4770      	bx	lr

08023bc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8023bc0:	b480      	push	{r7}
 8023bc2:	b083      	sub	sp, #12
 8023bc4:	af00      	add	r7, sp, #0
 8023bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8023bc8:	bf00      	nop
 8023bca:	370c      	adds	r7, #12
 8023bcc:	46bd      	mov	sp, r7
 8023bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023bd2:	4770      	bx	lr

08023bd4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8023bd4:	b480      	push	{r7}
 8023bd6:	b083      	sub	sp, #12
 8023bd8:	af00      	add	r7, sp, #0
 8023bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8023bdc:	bf00      	nop
 8023bde:	370c      	adds	r7, #12
 8023be0:	46bd      	mov	sp, r7
 8023be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023be6:	4770      	bx	lr

08023be8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8023be8:	b480      	push	{r7}
 8023bea:	b083      	sub	sp, #12
 8023bec:	af00      	add	r7, sp, #0
 8023bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8023bf0:	bf00      	nop
 8023bf2:	370c      	adds	r7, #12
 8023bf4:	46bd      	mov	sp, r7
 8023bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023bfa:	4770      	bx	lr

08023bfc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8023bfc:	b480      	push	{r7}
 8023bfe:	b083      	sub	sp, #12
 8023c00:	af00      	add	r7, sp, #0
 8023c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8023c04:	bf00      	nop
 8023c06:	370c      	adds	r7, #12
 8023c08:	46bd      	mov	sp, r7
 8023c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c0e:	4770      	bx	lr

08023c10 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8023c10:	b480      	push	{r7}
 8023c12:	b083      	sub	sp, #12
 8023c14:	af00      	add	r7, sp, #0
 8023c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8023c18:	bf00      	nop
 8023c1a:	370c      	adds	r7, #12
 8023c1c:	46bd      	mov	sp, r7
 8023c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c22:	4770      	bx	lr

08023c24 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8023c24:	b480      	push	{r7}
 8023c26:	b083      	sub	sp, #12
 8023c28:	af00      	add	r7, sp, #0
 8023c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8023c2c:	bf00      	nop
 8023c2e:	370c      	adds	r7, #12
 8023c30:	46bd      	mov	sp, r7
 8023c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c36:	4770      	bx	lr

08023c38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8023c38:	b580      	push	{r7, lr}
 8023c3a:	b082      	sub	sp, #8
 8023c3c:	af00      	add	r7, sp, #0
 8023c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8023c40:	687b      	ldr	r3, [r7, #4]
 8023c42:	2b00      	cmp	r3, #0
 8023c44:	d101      	bne.n	8023c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8023c46:	2301      	movs	r3, #1
 8023c48:	e042      	b.n	8023cd0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8023c4a:	687b      	ldr	r3, [r7, #4]
 8023c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8023c50:	2b00      	cmp	r3, #0
 8023c52:	d106      	bne.n	8023c62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8023c54:	687b      	ldr	r3, [r7, #4]
 8023c56:	2200      	movs	r2, #0
 8023c58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8023c5c:	6878      	ldr	r0, [r7, #4]
 8023c5e:	f7ec fef1 	bl	8010a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8023c62:	687b      	ldr	r3, [r7, #4]
 8023c64:	2224      	movs	r2, #36	@ 0x24
 8023c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8023c6a:	687b      	ldr	r3, [r7, #4]
 8023c6c:	681b      	ldr	r3, [r3, #0]
 8023c6e:	681a      	ldr	r2, [r3, #0]
 8023c70:	687b      	ldr	r3, [r7, #4]
 8023c72:	681b      	ldr	r3, [r3, #0]
 8023c74:	f022 0201 	bic.w	r2, r2, #1
 8023c78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8023c7a:	687b      	ldr	r3, [r7, #4]
 8023c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8023c7e:	2b00      	cmp	r3, #0
 8023c80:	d002      	beq.n	8023c88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8023c82:	6878      	ldr	r0, [r7, #4]
 8023c84:	f000 ff36 	bl	8024af4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8023c88:	6878      	ldr	r0, [r7, #4]
 8023c8a:	f000 fd91 	bl	80247b0 <UART_SetConfig>
 8023c8e:	4603      	mov	r3, r0
 8023c90:	2b01      	cmp	r3, #1
 8023c92:	d101      	bne.n	8023c98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8023c94:	2301      	movs	r3, #1
 8023c96:	e01b      	b.n	8023cd0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8023c98:	687b      	ldr	r3, [r7, #4]
 8023c9a:	681b      	ldr	r3, [r3, #0]
 8023c9c:	685a      	ldr	r2, [r3, #4]
 8023c9e:	687b      	ldr	r3, [r7, #4]
 8023ca0:	681b      	ldr	r3, [r3, #0]
 8023ca2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8023ca6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8023ca8:	687b      	ldr	r3, [r7, #4]
 8023caa:	681b      	ldr	r3, [r3, #0]
 8023cac:	689a      	ldr	r2, [r3, #8]
 8023cae:	687b      	ldr	r3, [r7, #4]
 8023cb0:	681b      	ldr	r3, [r3, #0]
 8023cb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8023cb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8023cb8:	687b      	ldr	r3, [r7, #4]
 8023cba:	681b      	ldr	r3, [r3, #0]
 8023cbc:	681a      	ldr	r2, [r3, #0]
 8023cbe:	687b      	ldr	r3, [r7, #4]
 8023cc0:	681b      	ldr	r3, [r3, #0]
 8023cc2:	f042 0201 	orr.w	r2, r2, #1
 8023cc6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8023cc8:	6878      	ldr	r0, [r7, #4]
 8023cca:	f000 ffb5 	bl	8024c38 <UART_CheckIdleState>
 8023cce:	4603      	mov	r3, r0
}
 8023cd0:	4618      	mov	r0, r3
 8023cd2:	3708      	adds	r7, #8
 8023cd4:	46bd      	mov	sp, r7
 8023cd6:	bd80      	pop	{r7, pc}

08023cd8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8023cd8:	b480      	push	{r7}
 8023cda:	b091      	sub	sp, #68	@ 0x44
 8023cdc:	af00      	add	r7, sp, #0
 8023cde:	60f8      	str	r0, [r7, #12]
 8023ce0:	60b9      	str	r1, [r7, #8]
 8023ce2:	4613      	mov	r3, r2
 8023ce4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8023ce6:	68fb      	ldr	r3, [r7, #12]
 8023ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8023cec:	2b20      	cmp	r3, #32
 8023cee:	f040 8088 	bne.w	8023e02 <HAL_UART_Transmit_IT+0x12a>
  {
    if ((pData == NULL) || (Size == 0U))
 8023cf2:	68bb      	ldr	r3, [r7, #8]
 8023cf4:	2b00      	cmp	r3, #0
 8023cf6:	d002      	beq.n	8023cfe <HAL_UART_Transmit_IT+0x26>
 8023cf8:	88fb      	ldrh	r3, [r7, #6]
 8023cfa:	2b00      	cmp	r3, #0
 8023cfc:	d101      	bne.n	8023d02 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8023cfe:	2301      	movs	r3, #1
 8023d00:	e080      	b.n	8023e04 <HAL_UART_Transmit_IT+0x12c>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8023d02:	68fb      	ldr	r3, [r7, #12]
 8023d04:	681b      	ldr	r3, [r3, #0]
 8023d06:	689b      	ldr	r3, [r3, #8]
 8023d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023d0c:	2b80      	cmp	r3, #128	@ 0x80
 8023d0e:	d107      	bne.n	8023d20 <HAL_UART_Transmit_IT+0x48>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8023d10:	68fb      	ldr	r3, [r7, #12]
 8023d12:	681b      	ldr	r3, [r3, #0]
 8023d14:	689a      	ldr	r2, [r3, #8]
 8023d16:	68fb      	ldr	r3, [r7, #12]
 8023d18:	681b      	ldr	r3, [r3, #0]
 8023d1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8023d1e:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->pTxBuffPtr  = pData;
 8023d20:	68fb      	ldr	r3, [r7, #12]
 8023d22:	68ba      	ldr	r2, [r7, #8]
 8023d24:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8023d26:	68fb      	ldr	r3, [r7, #12]
 8023d28:	88fa      	ldrh	r2, [r7, #6]
 8023d2a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8023d2e:	68fb      	ldr	r3, [r7, #12]
 8023d30:	88fa      	ldrh	r2, [r7, #6]
 8023d32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8023d36:	68fb      	ldr	r3, [r7, #12]
 8023d38:	2200      	movs	r2, #0
 8023d3a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023d3c:	68fb      	ldr	r3, [r7, #12]
 8023d3e:	2200      	movs	r2, #0
 8023d40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8023d44:	68fb      	ldr	r3, [r7, #12]
 8023d46:	2221      	movs	r2, #33	@ 0x21
 8023d48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8023d4c:	68fb      	ldr	r3, [r7, #12]
 8023d4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8023d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8023d54:	d12a      	bne.n	8023dac <HAL_UART_Transmit_IT+0xd4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023d56:	68fb      	ldr	r3, [r7, #12]
 8023d58:	689b      	ldr	r3, [r3, #8]
 8023d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8023d5e:	d107      	bne.n	8023d70 <HAL_UART_Transmit_IT+0x98>
 8023d60:	68fb      	ldr	r3, [r7, #12]
 8023d62:	691b      	ldr	r3, [r3, #16]
 8023d64:	2b00      	cmp	r3, #0
 8023d66:	d103      	bne.n	8023d70 <HAL_UART_Transmit_IT+0x98>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8023d68:	68fb      	ldr	r3, [r7, #12]
 8023d6a:	4a29      	ldr	r2, [pc, #164]	@ (8023e10 <HAL_UART_Transmit_IT+0x138>)
 8023d6c:	679a      	str	r2, [r3, #120]	@ 0x78
 8023d6e:	e002      	b.n	8023d76 <HAL_UART_Transmit_IT+0x9e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8023d70:	68fb      	ldr	r3, [r7, #12]
 8023d72:	4a28      	ldr	r2, [pc, #160]	@ (8023e14 <HAL_UART_Transmit_IT+0x13c>)
 8023d74:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8023d76:	68fb      	ldr	r3, [r7, #12]
 8023d78:	681b      	ldr	r3, [r3, #0]
 8023d7a:	3308      	adds	r3, #8
 8023d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023d80:	e853 3f00 	ldrex	r3, [r3]
 8023d84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8023d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023d88:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8023d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8023d8e:	68fb      	ldr	r3, [r7, #12]
 8023d90:	681b      	ldr	r3, [r3, #0]
 8023d92:	3308      	adds	r3, #8
 8023d94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8023d96:	637a      	str	r2, [r7, #52]	@ 0x34
 8023d98:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023d9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8023d9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8023d9e:	e841 2300 	strex	r3, r2, [r1]
 8023da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8023da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8023da6:	2b00      	cmp	r3, #0
 8023da8:	d1e5      	bne.n	8023d76 <HAL_UART_Transmit_IT+0x9e>
 8023daa:	e028      	b.n	8023dfe <HAL_UART_Transmit_IT+0x126>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023dac:	68fb      	ldr	r3, [r7, #12]
 8023dae:	689b      	ldr	r3, [r3, #8]
 8023db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8023db4:	d107      	bne.n	8023dc6 <HAL_UART_Transmit_IT+0xee>
 8023db6:	68fb      	ldr	r3, [r7, #12]
 8023db8:	691b      	ldr	r3, [r3, #16]
 8023dba:	2b00      	cmp	r3, #0
 8023dbc:	d103      	bne.n	8023dc6 <HAL_UART_Transmit_IT+0xee>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8023dbe:	68fb      	ldr	r3, [r7, #12]
 8023dc0:	4a15      	ldr	r2, [pc, #84]	@ (8023e18 <HAL_UART_Transmit_IT+0x140>)
 8023dc2:	679a      	str	r2, [r3, #120]	@ 0x78
 8023dc4:	e002      	b.n	8023dcc <HAL_UART_Transmit_IT+0xf4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8023dc6:	68fb      	ldr	r3, [r7, #12]
 8023dc8:	4a14      	ldr	r2, [pc, #80]	@ (8023e1c <HAL_UART_Transmit_IT+0x144>)
 8023dca:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8023dcc:	68fb      	ldr	r3, [r7, #12]
 8023dce:	681b      	ldr	r3, [r3, #0]
 8023dd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023dd2:	697b      	ldr	r3, [r7, #20]
 8023dd4:	e853 3f00 	ldrex	r3, [r3]
 8023dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8023dda:	693b      	ldr	r3, [r7, #16]
 8023ddc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8023de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8023de2:	68fb      	ldr	r3, [r7, #12]
 8023de4:	681b      	ldr	r3, [r3, #0]
 8023de6:	461a      	mov	r2, r3
 8023de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8023dea:	623b      	str	r3, [r7, #32]
 8023dec:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023dee:	69f9      	ldr	r1, [r7, #28]
 8023df0:	6a3a      	ldr	r2, [r7, #32]
 8023df2:	e841 2300 	strex	r3, r2, [r1]
 8023df6:	61bb      	str	r3, [r7, #24]
   return(result);
 8023df8:	69bb      	ldr	r3, [r7, #24]
 8023dfa:	2b00      	cmp	r3, #0
 8023dfc:	d1e6      	bne.n	8023dcc <HAL_UART_Transmit_IT+0xf4>
    }

    return HAL_OK;
 8023dfe:	2300      	movs	r3, #0
 8023e00:	e000      	b.n	8023e04 <HAL_UART_Transmit_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
 8023e02:	2302      	movs	r3, #2
  }
}
 8023e04:	4618      	mov	r0, r3
 8023e06:	3744      	adds	r7, #68	@ 0x44
 8023e08:	46bd      	mov	sp, r7
 8023e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023e0e:	4770      	bx	lr
 8023e10:	08025503 	.word	0x08025503
 8023e14:	08025423 	.word	0x08025423
 8023e18:	08025361 	.word	0x08025361
 8023e1c:	080252a9 	.word	0x080252a9

08023e20 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8023e20:	b580      	push	{r7, lr}
 8023e22:	b094      	sub	sp, #80	@ 0x50
 8023e24:	af00      	add	r7, sp, #0
 8023e26:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8023e28:	687b      	ldr	r3, [r7, #4]
 8023e2a:	681b      	ldr	r3, [r3, #0]
 8023e2c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023e2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8023e30:	e853 3f00 	ldrex	r3, [r3]
 8023e34:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8023e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8023e38:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8023e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8023e3e:	687b      	ldr	r3, [r7, #4]
 8023e40:	681b      	ldr	r3, [r3, #0]
 8023e42:	461a      	mov	r2, r3
 8023e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8023e46:	643b      	str	r3, [r7, #64]	@ 0x40
 8023e48:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023e4a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8023e4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8023e4e:	e841 2300 	strex	r3, r2, [r1]
 8023e52:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8023e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8023e56:	2b00      	cmp	r3, #0
 8023e58:	d1e6      	bne.n	8023e28 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8023e5a:	687b      	ldr	r3, [r7, #4]
 8023e5c:	681b      	ldr	r3, [r3, #0]
 8023e5e:	3308      	adds	r3, #8
 8023e60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023e62:	6a3b      	ldr	r3, [r7, #32]
 8023e64:	e853 3f00 	ldrex	r3, [r3]
 8023e68:	61fb      	str	r3, [r7, #28]
   return(result);
 8023e6a:	69fb      	ldr	r3, [r7, #28]
 8023e6c:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8023e70:	f023 0301 	bic.w	r3, r3, #1
 8023e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8023e76:	687b      	ldr	r3, [r7, #4]
 8023e78:	681b      	ldr	r3, [r3, #0]
 8023e7a:	3308      	adds	r3, #8
 8023e7c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8023e7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8023e80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023e82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8023e84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8023e86:	e841 2300 	strex	r3, r2, [r1]
 8023e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8023e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023e8e:	2b00      	cmp	r3, #0
 8023e90:	d1e3      	bne.n	8023e5a <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023e92:	687b      	ldr	r3, [r7, #4]
 8023e94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8023e96:	2b01      	cmp	r3, #1
 8023e98:	d118      	bne.n	8023ecc <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8023e9a:	687b      	ldr	r3, [r7, #4]
 8023e9c:	681b      	ldr	r3, [r3, #0]
 8023e9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023ea0:	68fb      	ldr	r3, [r7, #12]
 8023ea2:	e853 3f00 	ldrex	r3, [r3]
 8023ea6:	60bb      	str	r3, [r7, #8]
   return(result);
 8023ea8:	68bb      	ldr	r3, [r7, #8]
 8023eaa:	f023 0310 	bic.w	r3, r3, #16
 8023eae:	647b      	str	r3, [r7, #68]	@ 0x44
 8023eb0:	687b      	ldr	r3, [r7, #4]
 8023eb2:	681b      	ldr	r3, [r3, #0]
 8023eb4:	461a      	mov	r2, r3
 8023eb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8023eb8:	61bb      	str	r3, [r7, #24]
 8023eba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023ebc:	6979      	ldr	r1, [r7, #20]
 8023ebe:	69ba      	ldr	r2, [r7, #24]
 8023ec0:	e841 2300 	strex	r3, r2, [r1]
 8023ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8023ec6:	693b      	ldr	r3, [r7, #16]
 8023ec8:	2b00      	cmp	r3, #0
 8023eca:	d1e6      	bne.n	8023e9a <HAL_UART_Abort+0x7a>
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8023ecc:	687b      	ldr	r3, [r7, #4]
 8023ece:	681b      	ldr	r3, [r3, #0]
 8023ed0:	689b      	ldr	r3, [r3, #8]
 8023ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023ed6:	2b80      	cmp	r3, #128	@ 0x80
 8023ed8:	d11d      	bne.n	8023f16 <HAL_UART_Abort+0xf6>
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8023eda:	687b      	ldr	r3, [r7, #4]
 8023edc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8023ede:	2b00      	cmp	r3, #0
 8023ee0:	d019      	beq.n	8023f16 <HAL_UART_Abort+0xf6>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8023ee2:	687b      	ldr	r3, [r7, #4]
 8023ee4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8023ee6:	2200      	movs	r2, #0
 8023ee8:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8023eea:	687b      	ldr	r3, [r7, #4]
 8023eec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8023eee:	4618      	mov	r0, r3
 8023ef0:	f7f0 fd14 	bl	801491c <HAL_DMA_Abort>
 8023ef4:	4603      	mov	r3, r0
 8023ef6:	2b00      	cmp	r3, #0
 8023ef8:	d00d      	beq.n	8023f16 <HAL_UART_Abort+0xf6>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8023efa:	687b      	ldr	r3, [r7, #4]
 8023efc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8023efe:	4618      	mov	r0, r3
 8023f00:	f7f0 ff20 	bl	8014d44 <HAL_DMA_GetError>
 8023f04:	4603      	mov	r3, r0
 8023f06:	2b10      	cmp	r3, #16
 8023f08:	d105      	bne.n	8023f16 <HAL_UART_Abort+0xf6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8023f0a:	687b      	ldr	r3, [r7, #4]
 8023f0c:	2210      	movs	r2, #16
 8023f0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8023f12:	2303      	movs	r3, #3
 8023f14:	e059      	b.n	8023fca <HAL_UART_Abort+0x1aa>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023f16:	687b      	ldr	r3, [r7, #4]
 8023f18:	681b      	ldr	r3, [r3, #0]
 8023f1a:	689b      	ldr	r3, [r3, #8]
 8023f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8023f20:	2b40      	cmp	r3, #64	@ 0x40
 8023f22:	d121      	bne.n	8023f68 <HAL_UART_Abort+0x148>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8023f24:	687b      	ldr	r3, [r7, #4]
 8023f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8023f2a:	2b00      	cmp	r3, #0
 8023f2c:	d01c      	beq.n	8023f68 <HAL_UART_Abort+0x148>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8023f2e:	687b      	ldr	r3, [r7, #4]
 8023f30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8023f34:	2200      	movs	r2, #0
 8023f36:	66da      	str	r2, [r3, #108]	@ 0x6c

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8023f38:	687b      	ldr	r3, [r7, #4]
 8023f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8023f3e:	4618      	mov	r0, r3
 8023f40:	f7f0 fcec 	bl	801491c <HAL_DMA_Abort>
 8023f44:	4603      	mov	r3, r0
 8023f46:	2b00      	cmp	r3, #0
 8023f48:	d00e      	beq.n	8023f68 <HAL_UART_Abort+0x148>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8023f4a:	687b      	ldr	r3, [r7, #4]
 8023f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8023f50:	4618      	mov	r0, r3
 8023f52:	f7f0 fef7 	bl	8014d44 <HAL_DMA_GetError>
 8023f56:	4603      	mov	r3, r0
 8023f58:	2b10      	cmp	r3, #16
 8023f5a:	d105      	bne.n	8023f68 <HAL_UART_Abort+0x148>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8023f5c:	687b      	ldr	r3, [r7, #4]
 8023f5e:	2210      	movs	r2, #16
 8023f60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8023f64:	2303      	movs	r3, #3
 8023f66:	e030      	b.n	8023fca <HAL_UART_Abort+0x1aa>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8023f68:	687b      	ldr	r3, [r7, #4]
 8023f6a:	2200      	movs	r2, #0
 8023f6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8023f70:	687b      	ldr	r3, [r7, #4]
 8023f72:	2200      	movs	r2, #0
 8023f74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8023f78:	687b      	ldr	r3, [r7, #4]
 8023f7a:	681b      	ldr	r3, [r3, #0]
 8023f7c:	220f      	movs	r2, #15
 8023f7e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8023f80:	687b      	ldr	r3, [r7, #4]
 8023f82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8023f84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8023f88:	d107      	bne.n	8023f9a <HAL_UART_Abort+0x17a>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8023f8a:	687b      	ldr	r3, [r7, #4]
 8023f8c:	681b      	ldr	r3, [r3, #0]
 8023f8e:	699a      	ldr	r2, [r3, #24]
 8023f90:	687b      	ldr	r3, [r7, #4]
 8023f92:	681b      	ldr	r3, [r3, #0]
 8023f94:	f042 0210 	orr.w	r2, r2, #16
 8023f98:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8023f9a:	687b      	ldr	r3, [r7, #4]
 8023f9c:	681b      	ldr	r3, [r3, #0]
 8023f9e:	699a      	ldr	r2, [r3, #24]
 8023fa0:	687b      	ldr	r3, [r7, #4]
 8023fa2:	681b      	ldr	r3, [r3, #0]
 8023fa4:	f042 0208 	orr.w	r2, r2, #8
 8023fa8:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8023faa:	687b      	ldr	r3, [r7, #4]
 8023fac:	2220      	movs	r2, #32
 8023fae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8023fb2:	687b      	ldr	r3, [r7, #4]
 8023fb4:	2220      	movs	r2, #32
 8023fb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023fba:	687b      	ldr	r3, [r7, #4]
 8023fbc:	2200      	movs	r2, #0
 8023fbe:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023fc0:	687b      	ldr	r3, [r7, #4]
 8023fc2:	2200      	movs	r2, #0
 8023fc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8023fc8:	2300      	movs	r3, #0
}
 8023fca:	4618      	mov	r0, r3
 8023fcc:	3750      	adds	r7, #80	@ 0x50
 8023fce:	46bd      	mov	sp, r7
 8023fd0:	bd80      	pop	{r7, pc}
	...

08023fd4 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8023fd4:	b580      	push	{r7, lr}
 8023fd6:	b096      	sub	sp, #88	@ 0x58
 8023fd8:	af00      	add	r7, sp, #0
 8023fda:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt = 1U;
 8023fdc:	2301      	movs	r3, #1
 8023fde:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Disable interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 8023fe0:	687b      	ldr	r3, [r7, #4]
 8023fe2:	681b      	ldr	r3, [r3, #0]
 8023fe4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8023fe8:	e853 3f00 	ldrex	r3, [r3]
 8023fec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8023fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8023ff0:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8023ff4:	653b      	str	r3, [r7, #80]	@ 0x50
 8023ff6:	687b      	ldr	r3, [r7, #4]
 8023ff8:	681b      	ldr	r3, [r3, #0]
 8023ffa:	461a      	mov	r2, r3
 8023ffc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8023ffe:	647b      	str	r3, [r7, #68]	@ 0x44
 8024000:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024002:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8024004:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8024006:	e841 2300 	strex	r3, r2, [r1]
 802400a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802400c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802400e:	2b00      	cmp	r3, #0
 8024010:	d1e6      	bne.n	8023fe0 <HAL_UART_Abort_IT+0xc>
                                          USART_CR1_TXEIE_TXFNFIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 8024012:	687b      	ldr	r3, [r7, #4]
 8024014:	681b      	ldr	r3, [r3, #0]
 8024016:	3308      	adds	r3, #8
 8024018:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802401c:	e853 3f00 	ldrex	r3, [r3]
 8024020:	623b      	str	r3, [r7, #32]
   return(result);
 8024022:	6a3b      	ldr	r3, [r7, #32]
 8024024:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 8024028:	f023 0301 	bic.w	r3, r3, #1
 802402c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 802402e:	687b      	ldr	r3, [r7, #4]
 8024030:	681b      	ldr	r3, [r3, #0]
 8024032:	3308      	adds	r3, #8
 8024034:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8024036:	633a      	str	r2, [r7, #48]	@ 0x30
 8024038:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802403a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802403c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802403e:	e841 2300 	strex	r3, r2, [r1]
 8024042:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8024044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024046:	2b00      	cmp	r3, #0
 8024048:	d1e3      	bne.n	8024012 <HAL_UART_Abort_IT+0x3e>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802404a:	687b      	ldr	r3, [r7, #4]
 802404c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802404e:	2b01      	cmp	r3, #1
 8024050:	d118      	bne.n	8024084 <HAL_UART_Abort_IT+0xb0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8024052:	687b      	ldr	r3, [r7, #4]
 8024054:	681b      	ldr	r3, [r3, #0]
 8024056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024058:	693b      	ldr	r3, [r7, #16]
 802405a:	e853 3f00 	ldrex	r3, [r3]
 802405e:	60fb      	str	r3, [r7, #12]
   return(result);
 8024060:	68fb      	ldr	r3, [r7, #12]
 8024062:	f023 0310 	bic.w	r3, r3, #16
 8024066:	64bb      	str	r3, [r7, #72]	@ 0x48
 8024068:	687b      	ldr	r3, [r7, #4]
 802406a:	681b      	ldr	r3, [r3, #0]
 802406c:	461a      	mov	r2, r3
 802406e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8024070:	61fb      	str	r3, [r7, #28]
 8024072:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024074:	69b9      	ldr	r1, [r7, #24]
 8024076:	69fa      	ldr	r2, [r7, #28]
 8024078:	e841 2300 	strex	r3, r2, [r1]
 802407c:	617b      	str	r3, [r7, #20]
   return(result);
 802407e:	697b      	ldr	r3, [r7, #20]
 8024080:	2b00      	cmp	r3, #0
 8024082:	d1e6      	bne.n	8024052 <HAL_UART_Abort_IT+0x7e>

#if defined(HAL_DMA_MODULE_ENABLED)
  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8024084:	687b      	ldr	r3, [r7, #4]
 8024086:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8024088:	2b00      	cmp	r3, #0
 802408a:	d00f      	beq.n	80240ac <HAL_UART_Abort_IT+0xd8>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 802408c:	687b      	ldr	r3, [r7, #4]
 802408e:	681b      	ldr	r3, [r3, #0]
 8024090:	689b      	ldr	r3, [r3, #8]
 8024092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8024096:	2b80      	cmp	r3, #128	@ 0x80
 8024098:	d104      	bne.n	80240a4 <HAL_UART_Abort_IT+0xd0>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 802409a:	687b      	ldr	r3, [r7, #4]
 802409c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 802409e:	4a4c      	ldr	r2, [pc, #304]	@ (80241d0 <HAL_UART_Abort_IT+0x1fc>)
 80240a0:	66da      	str	r2, [r3, #108]	@ 0x6c
 80240a2:	e003      	b.n	80240ac <HAL_UART_Abort_IT+0xd8>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 80240a4:	687b      	ldr	r3, [r7, #4]
 80240a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80240a8:	2200      	movs	r2, #0
 80240aa:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 80240ac:	687b      	ldr	r3, [r7, #4]
 80240ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80240b2:	2b00      	cmp	r3, #0
 80240b4:	d011      	beq.n	80240da <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80240b6:	687b      	ldr	r3, [r7, #4]
 80240b8:	681b      	ldr	r3, [r3, #0]
 80240ba:	689b      	ldr	r3, [r3, #8]
 80240bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80240c0:	2b40      	cmp	r3, #64	@ 0x40
 80240c2:	d105      	bne.n	80240d0 <HAL_UART_Abort_IT+0xfc>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 80240c4:	687b      	ldr	r3, [r7, #4]
 80240c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80240ca:	4a42      	ldr	r2, [pc, #264]	@ (80241d4 <HAL_UART_Abort_IT+0x200>)
 80240cc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80240ce:	e004      	b.n	80240da <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 80240d0:	687b      	ldr	r3, [r7, #4]
 80240d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80240d6:	2200      	movs	r2, #0
 80240d8:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80240da:	687b      	ldr	r3, [r7, #4]
 80240dc:	681b      	ldr	r3, [r3, #0]
 80240de:	689b      	ldr	r3, [r3, #8]
 80240e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80240e4:	2b80      	cmp	r3, #128	@ 0x80
 80240e6:	d112      	bne.n	802410e <HAL_UART_Abort_IT+0x13a>
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 80240e8:	687b      	ldr	r3, [r7, #4]
 80240ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80240ec:	2b00      	cmp	r3, #0
 80240ee:	d00e      	beq.n	802410e <HAL_UART_Abort_IT+0x13a>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80240f0:	687b      	ldr	r3, [r7, #4]
 80240f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80240f4:	4618      	mov	r0, r3
 80240f6:	f7f0 fc8d 	bl	8014a14 <HAL_DMA_Abort_IT>
 80240fa:	4603      	mov	r3, r0
 80240fc:	2b00      	cmp	r3, #0
 80240fe:	d004      	beq.n	802410a <HAL_UART_Abort_IT+0x136>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8024100:	687b      	ldr	r3, [r7, #4]
 8024102:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8024104:	2200      	movs	r2, #0
 8024106:	66da      	str	r2, [r3, #108]	@ 0x6c
 8024108:	e001      	b.n	802410e <HAL_UART_Abort_IT+0x13a>
      }
      else
      {
        abortcplt = 0U;
 802410a:	2300      	movs	r3, #0
 802410c:	657b      	str	r3, [r7, #84]	@ 0x54
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802410e:	687b      	ldr	r3, [r7, #4]
 8024110:	681b      	ldr	r3, [r3, #0]
 8024112:	689b      	ldr	r3, [r3, #8]
 8024114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8024118:	2b40      	cmp	r3, #64	@ 0x40
 802411a:	d117      	bne.n	802414c <HAL_UART_Abort_IT+0x178>
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 802411c:	687b      	ldr	r3, [r7, #4]
 802411e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8024122:	2b00      	cmp	r3, #0
 8024124:	d012      	beq.n	802414c <HAL_UART_Abort_IT+0x178>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8024126:	687b      	ldr	r3, [r7, #4]
 8024128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802412c:	4618      	mov	r0, r3
 802412e:	f7f0 fc71 	bl	8014a14 <HAL_DMA_Abort_IT>
 8024132:	4603      	mov	r3, r0
 8024134:	2b00      	cmp	r3, #0
 8024136:	d007      	beq.n	8024148 <HAL_UART_Abort_IT+0x174>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8024138:	687b      	ldr	r3, [r7, #4]
 802413a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802413e:	2200      	movs	r2, #0
 8024140:	66da      	str	r2, [r3, #108]	@ 0x6c
        abortcplt = 1U;
 8024142:	2301      	movs	r3, #1
 8024144:	657b      	str	r3, [r7, #84]	@ 0x54
 8024146:	e001      	b.n	802414c <HAL_UART_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8024148:	2300      	movs	r3, #0
 802414a:	657b      	str	r3, [r7, #84]	@ 0x54
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (abortcplt == 1U)
 802414c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 802414e:	2b01      	cmp	r3, #1
 8024150:	d138      	bne.n	80241c4 <HAL_UART_Abort_IT+0x1f0>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0U;
 8024152:	687b      	ldr	r3, [r7, #4]
 8024154:	2200      	movs	r2, #0
 8024156:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->RxXferCount = 0U;
 802415a:	687b      	ldr	r3, [r7, #4]
 802415c:	2200      	movs	r2, #0
 802415e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear ISR function pointers */
    huart->RxISR = NULL;
 8024162:	687b      	ldr	r3, [r7, #4]
 8024164:	2200      	movs	r2, #0
 8024166:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->TxISR = NULL;
 8024168:	687b      	ldr	r3, [r7, #4]
 802416a:	2200      	movs	r2, #0
 802416c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Reset errorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 802416e:	687b      	ldr	r3, [r7, #4]
 8024170:	2200      	movs	r2, #0
 8024172:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8024176:	687b      	ldr	r3, [r7, #4]
 8024178:	681b      	ldr	r3, [r3, #0]
 802417a:	220f      	movs	r2, #15
 802417c:	621a      	str	r2, [r3, #32]

    /* Flush the whole TX FIFO (if needed) */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 802417e:	687b      	ldr	r3, [r7, #4]
 8024180:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8024182:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8024186:	d107      	bne.n	8024198 <HAL_UART_Abort_IT+0x1c4>
    {
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8024188:	687b      	ldr	r3, [r7, #4]
 802418a:	681b      	ldr	r3, [r3, #0]
 802418c:	699a      	ldr	r2, [r3, #24]
 802418e:	687b      	ldr	r3, [r7, #4]
 8024190:	681b      	ldr	r3, [r3, #0]
 8024192:	f042 0210 	orr.w	r2, r2, #16
 8024196:	619a      	str	r2, [r3, #24]
    }

    /* Discard the received data */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8024198:	687b      	ldr	r3, [r7, #4]
 802419a:	681b      	ldr	r3, [r3, #0]
 802419c:	699a      	ldr	r2, [r3, #24]
 802419e:	687b      	ldr	r3, [r7, #4]
 80241a0:	681b      	ldr	r3, [r3, #0]
 80241a2:	f042 0208 	orr.w	r2, r2, #8
 80241a6:	619a      	str	r2, [r3, #24]

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 80241a8:	687b      	ldr	r3, [r7, #4]
 80241aa:	2220      	movs	r2, #32
 80241ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
 80241b0:	687b      	ldr	r3, [r7, #4]
 80241b2:	2220      	movs	r2, #32
 80241b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80241b8:	687b      	ldr	r3, [r7, #4]
 80241ba:	2200      	movs	r2, #0
 80241bc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 80241be:	6878      	ldr	r0, [r7, #4]
 80241c0:	f7dd fee2 	bl	8001f88 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80241c4:	2300      	movs	r3, #0
}
 80241c6:	4618      	mov	r0, r3
 80241c8:	3758      	adds	r7, #88	@ 0x58
 80241ca:	46bd      	mov	sp, r7
 80241cc:	bd80      	pop	{r7, pc}
 80241ce:	bf00      	nop
 80241d0:	0802519d 	.word	0x0802519d
 80241d4:	08025229 	.word	0x08025229

080241d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80241d8:	b580      	push	{r7, lr}
 80241da:	b0ae      	sub	sp, #184	@ 0xb8
 80241dc:	af00      	add	r7, sp, #0
 80241de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80241e0:	687b      	ldr	r3, [r7, #4]
 80241e2:	681b      	ldr	r3, [r3, #0]
 80241e4:	69db      	ldr	r3, [r3, #28]
 80241e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80241ea:	687b      	ldr	r3, [r7, #4]
 80241ec:	681b      	ldr	r3, [r3, #0]
 80241ee:	681b      	ldr	r3, [r3, #0]
 80241f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80241f4:	687b      	ldr	r3, [r7, #4]
 80241f6:	681b      	ldr	r3, [r3, #0]
 80241f8:	689b      	ldr	r3, [r3, #8]
 80241fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80241fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8024202:	f640 030f 	movw	r3, #2063	@ 0x80f
 8024206:	4013      	ands	r3, r2
 8024208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 802420c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8024210:	2b00      	cmp	r3, #0
 8024212:	d11b      	bne.n	802424c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8024214:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024218:	f003 0320 	and.w	r3, r3, #32
 802421c:	2b00      	cmp	r3, #0
 802421e:	d015      	beq.n	802424c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8024220:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024224:	f003 0320 	and.w	r3, r3, #32
 8024228:	2b00      	cmp	r3, #0
 802422a:	d105      	bne.n	8024238 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 802422c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8024230:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8024234:	2b00      	cmp	r3, #0
 8024236:	d009      	beq.n	802424c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8024238:	687b      	ldr	r3, [r7, #4]
 802423a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 802423c:	2b00      	cmp	r3, #0
 802423e:	f000 8297 	beq.w	8024770 <HAL_UART_IRQHandler+0x598>
      {
        huart->RxISR(huart);
 8024242:	687b      	ldr	r3, [r7, #4]
 8024244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8024246:	6878      	ldr	r0, [r7, #4]
 8024248:	4798      	blx	r3
      }
      return;
 802424a:	e291      	b.n	8024770 <HAL_UART_IRQHandler+0x598>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 802424c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8024250:	2b00      	cmp	r3, #0
 8024252:	f000 80fd 	beq.w	8024450 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8024256:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 802425a:	4b7a      	ldr	r3, [pc, #488]	@ (8024444 <HAL_UART_IRQHandler+0x26c>)
 802425c:	4013      	ands	r3, r2
 802425e:	2b00      	cmp	r3, #0
 8024260:	d106      	bne.n	8024270 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8024262:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8024266:	4b78      	ldr	r3, [pc, #480]	@ (8024448 <HAL_UART_IRQHandler+0x270>)
 8024268:	4013      	ands	r3, r2
 802426a:	2b00      	cmp	r3, #0
 802426c:	f000 80f0 	beq.w	8024450 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8024270:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024274:	f003 0301 	and.w	r3, r3, #1
 8024278:	2b00      	cmp	r3, #0
 802427a:	d011      	beq.n	80242a0 <HAL_UART_IRQHandler+0xc8>
 802427c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8024284:	2b00      	cmp	r3, #0
 8024286:	d00b      	beq.n	80242a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8024288:	687b      	ldr	r3, [r7, #4]
 802428a:	681b      	ldr	r3, [r3, #0]
 802428c:	2201      	movs	r2, #1
 802428e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8024290:	687b      	ldr	r3, [r7, #4]
 8024292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8024296:	f043 0201 	orr.w	r2, r3, #1
 802429a:	687b      	ldr	r3, [r7, #4]
 802429c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80242a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80242a4:	f003 0302 	and.w	r3, r3, #2
 80242a8:	2b00      	cmp	r3, #0
 80242aa:	d011      	beq.n	80242d0 <HAL_UART_IRQHandler+0xf8>
 80242ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80242b0:	f003 0301 	and.w	r3, r3, #1
 80242b4:	2b00      	cmp	r3, #0
 80242b6:	d00b      	beq.n	80242d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80242b8:	687b      	ldr	r3, [r7, #4]
 80242ba:	681b      	ldr	r3, [r3, #0]
 80242bc:	2202      	movs	r2, #2
 80242be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80242c0:	687b      	ldr	r3, [r7, #4]
 80242c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80242c6:	f043 0204 	orr.w	r2, r3, #4
 80242ca:	687b      	ldr	r3, [r7, #4]
 80242cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80242d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80242d4:	f003 0304 	and.w	r3, r3, #4
 80242d8:	2b00      	cmp	r3, #0
 80242da:	d011      	beq.n	8024300 <HAL_UART_IRQHandler+0x128>
 80242dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80242e0:	f003 0301 	and.w	r3, r3, #1
 80242e4:	2b00      	cmp	r3, #0
 80242e6:	d00b      	beq.n	8024300 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80242e8:	687b      	ldr	r3, [r7, #4]
 80242ea:	681b      	ldr	r3, [r3, #0]
 80242ec:	2204      	movs	r2, #4
 80242ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80242f0:	687b      	ldr	r3, [r7, #4]
 80242f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80242f6:	f043 0202 	orr.w	r2, r3, #2
 80242fa:	687b      	ldr	r3, [r7, #4]
 80242fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8024300:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024304:	f003 0308 	and.w	r3, r3, #8
 8024308:	2b00      	cmp	r3, #0
 802430a:	d017      	beq.n	802433c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 802430c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024310:	f003 0320 	and.w	r3, r3, #32
 8024314:	2b00      	cmp	r3, #0
 8024316:	d105      	bne.n	8024324 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8024318:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 802431c:	4b49      	ldr	r3, [pc, #292]	@ (8024444 <HAL_UART_IRQHandler+0x26c>)
 802431e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8024320:	2b00      	cmp	r3, #0
 8024322:	d00b      	beq.n	802433c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8024324:	687b      	ldr	r3, [r7, #4]
 8024326:	681b      	ldr	r3, [r3, #0]
 8024328:	2208      	movs	r2, #8
 802432a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 802432c:	687b      	ldr	r3, [r7, #4]
 802432e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8024332:	f043 0208 	orr.w	r2, r3, #8
 8024336:	687b      	ldr	r3, [r7, #4]
 8024338:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 802433c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8024344:	2b00      	cmp	r3, #0
 8024346:	d012      	beq.n	802436e <HAL_UART_IRQHandler+0x196>
 8024348:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802434c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8024350:	2b00      	cmp	r3, #0
 8024352:	d00c      	beq.n	802436e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8024354:	687b      	ldr	r3, [r7, #4]
 8024356:	681b      	ldr	r3, [r3, #0]
 8024358:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 802435c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 802435e:	687b      	ldr	r3, [r7, #4]
 8024360:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8024364:	f043 0220 	orr.w	r2, r3, #32
 8024368:	687b      	ldr	r3, [r7, #4]
 802436a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 802436e:	687b      	ldr	r3, [r7, #4]
 8024370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8024374:	2b00      	cmp	r3, #0
 8024376:	f000 81fd 	beq.w	8024774 <HAL_UART_IRQHandler+0x59c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 802437a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802437e:	f003 0320 	and.w	r3, r3, #32
 8024382:	2b00      	cmp	r3, #0
 8024384:	d013      	beq.n	80243ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8024386:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802438a:	f003 0320 	and.w	r3, r3, #32
 802438e:	2b00      	cmp	r3, #0
 8024390:	d105      	bne.n	802439e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8024392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8024396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802439a:	2b00      	cmp	r3, #0
 802439c:	d007      	beq.n	80243ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 802439e:	687b      	ldr	r3, [r7, #4]
 80243a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80243a2:	2b00      	cmp	r3, #0
 80243a4:	d003      	beq.n	80243ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80243a6:	687b      	ldr	r3, [r7, #4]
 80243a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80243aa:	6878      	ldr	r0, [r7, #4]
 80243ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80243ae:	687b      	ldr	r3, [r7, #4]
 80243b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80243b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80243b8:	687b      	ldr	r3, [r7, #4]
 80243ba:	681b      	ldr	r3, [r3, #0]
 80243bc:	689b      	ldr	r3, [r3, #8]
 80243be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80243c2:	2b40      	cmp	r3, #64	@ 0x40
 80243c4:	d005      	beq.n	80243d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80243c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80243ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80243ce:	2b00      	cmp	r3, #0
 80243d0:	d02e      	beq.n	8024430 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80243d2:	6878      	ldr	r0, [r7, #4]
 80243d4:	f000 fe6a 	bl	80250ac <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80243d8:	687b      	ldr	r3, [r7, #4]
 80243da:	681b      	ldr	r3, [r3, #0]
 80243dc:	689b      	ldr	r3, [r3, #8]
 80243de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80243e2:	2b40      	cmp	r3, #64	@ 0x40
 80243e4:	d120      	bne.n	8024428 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80243e6:	687b      	ldr	r3, [r7, #4]
 80243e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80243ec:	2b00      	cmp	r3, #0
 80243ee:	d017      	beq.n	8024420 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80243f0:	687b      	ldr	r3, [r7, #4]
 80243f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80243f6:	4a15      	ldr	r2, [pc, #84]	@ (802444c <HAL_UART_IRQHandler+0x274>)
 80243f8:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80243fa:	687b      	ldr	r3, [r7, #4]
 80243fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8024400:	4618      	mov	r0, r3
 8024402:	f7f0 fb07 	bl	8014a14 <HAL_DMA_Abort_IT>
 8024406:	4603      	mov	r3, r0
 8024408:	2b00      	cmp	r3, #0
 802440a:	d019      	beq.n	8024440 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 802440c:	687b      	ldr	r3, [r7, #4]
 802440e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8024412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8024414:	687a      	ldr	r2, [r7, #4]
 8024416:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 802441a:	4610      	mov	r0, r2
 802441c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802441e:	e00f      	b.n	8024440 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8024420:	6878      	ldr	r0, [r7, #4]
 8024422:	f7dd fda1 	bl	8001f68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8024426:	e00b      	b.n	8024440 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8024428:	6878      	ldr	r0, [r7, #4]
 802442a:	f7dd fd9d 	bl	8001f68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802442e:	e007      	b.n	8024440 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8024430:	6878      	ldr	r0, [r7, #4]
 8024432:	f7dd fd99 	bl	8001f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8024436:	687b      	ldr	r3, [r7, #4]
 8024438:	2200      	movs	r2, #0
 802443a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 802443e:	e199      	b.n	8024774 <HAL_UART_IRQHandler+0x59c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8024440:	bf00      	nop
    return;
 8024442:	e197      	b.n	8024774 <HAL_UART_IRQHandler+0x59c>
 8024444:	10000001 	.word	0x10000001
 8024448:	04000120 	.word	0x04000120
 802444c:	08025179 	.word	0x08025179

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8024450:	687b      	ldr	r3, [r7, #4]
 8024452:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8024454:	2b01      	cmp	r3, #1
 8024456:	f040 8142 	bne.w	80246de <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 802445a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 802445e:	f003 0310 	and.w	r3, r3, #16
 8024462:	2b00      	cmp	r3, #0
 8024464:	f000 813b 	beq.w	80246de <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8024468:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 802446c:	f003 0310 	and.w	r3, r3, #16
 8024470:	2b00      	cmp	r3, #0
 8024472:	f000 8134 	beq.w	80246de <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8024476:	687b      	ldr	r3, [r7, #4]
 8024478:	681b      	ldr	r3, [r3, #0]
 802447a:	2210      	movs	r2, #16
 802447c:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802447e:	687b      	ldr	r3, [r7, #4]
 8024480:	681b      	ldr	r3, [r3, #0]
 8024482:	689b      	ldr	r3, [r3, #8]
 8024484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8024488:	2b40      	cmp	r3, #64	@ 0x40
 802448a:	f040 80aa 	bne.w	80245e2 <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 802448e:	687b      	ldr	r3, [r7, #4]
 8024490:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8024494:	681b      	ldr	r3, [r3, #0]
 8024496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8024498:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 802449c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80244a0:	2b00      	cmp	r3, #0
 80244a2:	f000 8084 	beq.w	80245ae <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80244a6:	687b      	ldr	r3, [r7, #4]
 80244a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80244ac:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80244b0:	429a      	cmp	r2, r3
 80244b2:	d27c      	bcs.n	80245ae <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80244b4:	687b      	ldr	r3, [r7, #4]
 80244b6:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80244ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80244be:	687b      	ldr	r3, [r7, #4]
 80244c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80244c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80244c6:	2b81      	cmp	r3, #129	@ 0x81
 80244c8:	d060      	beq.n	802458c <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80244ca:	687b      	ldr	r3, [r7, #4]
 80244cc:	681b      	ldr	r3, [r3, #0]
 80244ce:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80244d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80244d2:	e853 3f00 	ldrex	r3, [r3]
 80244d6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80244d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80244da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80244de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80244e2:	687b      	ldr	r3, [r7, #4]
 80244e4:	681b      	ldr	r3, [r3, #0]
 80244e6:	461a      	mov	r2, r3
 80244e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80244ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80244f0:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80244f2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80244f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80244f8:	e841 2300 	strex	r3, r2, [r1]
 80244fc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80244fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8024500:	2b00      	cmp	r3, #0
 8024502:	d1e2      	bne.n	80244ca <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8024504:	687b      	ldr	r3, [r7, #4]
 8024506:	681b      	ldr	r3, [r3, #0]
 8024508:	3308      	adds	r3, #8
 802450a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802450c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 802450e:	e853 3f00 	ldrex	r3, [r3]
 8024512:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8024514:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8024516:	f023 0301 	bic.w	r3, r3, #1
 802451a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 802451e:	687b      	ldr	r3, [r7, #4]
 8024520:	681b      	ldr	r3, [r3, #0]
 8024522:	3308      	adds	r3, #8
 8024524:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8024528:	66fa      	str	r2, [r7, #108]	@ 0x6c
 802452a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802452c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 802452e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8024530:	e841 2300 	strex	r3, r2, [r1]
 8024534:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8024536:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8024538:	2b00      	cmp	r3, #0
 802453a:	d1e3      	bne.n	8024504 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 802453c:	687b      	ldr	r3, [r7, #4]
 802453e:	2220      	movs	r2, #32
 8024540:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8024544:	687b      	ldr	r3, [r7, #4]
 8024546:	2200      	movs	r2, #0
 8024548:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802454a:	687b      	ldr	r3, [r7, #4]
 802454c:	681b      	ldr	r3, [r3, #0]
 802454e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024550:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8024552:	e853 3f00 	ldrex	r3, [r3]
 8024556:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8024558:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 802455a:	f023 0310 	bic.w	r3, r3, #16
 802455e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8024562:	687b      	ldr	r3, [r7, #4]
 8024564:	681b      	ldr	r3, [r3, #0]
 8024566:	461a      	mov	r2, r3
 8024568:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 802456c:	65bb      	str	r3, [r7, #88]	@ 0x58
 802456e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024570:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8024572:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8024574:	e841 2300 	strex	r3, r2, [r1]
 8024578:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 802457a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 802457c:	2b00      	cmp	r3, #0
 802457e:	d1e4      	bne.n	802454a <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8024580:	687b      	ldr	r3, [r7, #4]
 8024582:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8024586:	4618      	mov	r0, r3
 8024588:	f7f0 f9c8 	bl	801491c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802458c:	687b      	ldr	r3, [r7, #4]
 802458e:	2202      	movs	r2, #2
 8024590:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8024592:	687b      	ldr	r3, [r7, #4]
 8024594:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8024598:	687b      	ldr	r3, [r7, #4]
 802459a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 802459e:	b29b      	uxth	r3, r3
 80245a0:	1ad3      	subs	r3, r2, r3
 80245a2:	b29b      	uxth	r3, r3
 80245a4:	4619      	mov	r1, r3
 80245a6:	6878      	ldr	r0, [r7, #4]
 80245a8:	f7dd fd0e 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80245ac:	e0e4      	b.n	8024778 <HAL_UART_IRQHandler+0x5a0>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80245ae:	687b      	ldr	r3, [r7, #4]
 80245b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80245b4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80245b8:	429a      	cmp	r2, r3
 80245ba:	f040 80dd 	bne.w	8024778 <HAL_UART_IRQHandler+0x5a0>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80245be:	687b      	ldr	r3, [r7, #4]
 80245c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80245c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80245c6:	2b81      	cmp	r3, #129	@ 0x81
 80245c8:	f040 80d6 	bne.w	8024778 <HAL_UART_IRQHandler+0x5a0>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80245cc:	687b      	ldr	r3, [r7, #4]
 80245ce:	2202      	movs	r2, #2
 80245d0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80245d2:	687b      	ldr	r3, [r7, #4]
 80245d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80245d8:	4619      	mov	r1, r3
 80245da:	6878      	ldr	r0, [r7, #4]
 80245dc:	f7dd fcf4 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
      return;
 80245e0:	e0ca      	b.n	8024778 <HAL_UART_IRQHandler+0x5a0>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80245e2:	687b      	ldr	r3, [r7, #4]
 80245e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80245e8:	687b      	ldr	r3, [r7, #4]
 80245ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80245ee:	b29b      	uxth	r3, r3
 80245f0:	1ad3      	subs	r3, r2, r3
 80245f2:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 80245f6:	687b      	ldr	r3, [r7, #4]
 80245f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80245fc:	b29b      	uxth	r3, r3
 80245fe:	2b00      	cmp	r3, #0
 8024600:	f000 80bc 	beq.w	802477c <HAL_UART_IRQHandler+0x5a4>
          && (nb_rx_data > 0U))
 8024604:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8024608:	2b00      	cmp	r3, #0
 802460a:	f000 80b7 	beq.w	802477c <HAL_UART_IRQHandler+0x5a4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 802460e:	687b      	ldr	r3, [r7, #4]
 8024610:	681b      	ldr	r3, [r3, #0]
 8024612:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8024616:	e853 3f00 	ldrex	r3, [r3]
 802461a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 802461c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802461e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8024622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8024626:	687b      	ldr	r3, [r7, #4]
 8024628:	681b      	ldr	r3, [r3, #0]
 802462a:	461a      	mov	r2, r3
 802462c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8024630:	647b      	str	r3, [r7, #68]	@ 0x44
 8024632:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024634:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8024636:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8024638:	e841 2300 	strex	r3, r2, [r1]
 802463c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802463e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024640:	2b00      	cmp	r3, #0
 8024642:	d1e4      	bne.n	802460e <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8024644:	687b      	ldr	r3, [r7, #4]
 8024646:	681b      	ldr	r3, [r3, #0]
 8024648:	3308      	adds	r3, #8
 802464a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802464c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802464e:	e853 3f00 	ldrex	r3, [r3]
 8024652:	623b      	str	r3, [r7, #32]
   return(result);
 8024654:	6a3b      	ldr	r3, [r7, #32]
 8024656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802465a:	f023 0301 	bic.w	r3, r3, #1
 802465e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8024662:	687b      	ldr	r3, [r7, #4]
 8024664:	681b      	ldr	r3, [r3, #0]
 8024666:	3308      	adds	r3, #8
 8024668:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 802466c:	633a      	str	r2, [r7, #48]	@ 0x30
 802466e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024670:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8024672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024674:	e841 2300 	strex	r3, r2, [r1]
 8024678:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802467a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802467c:	2b00      	cmp	r3, #0
 802467e:	d1e1      	bne.n	8024644 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8024680:	687b      	ldr	r3, [r7, #4]
 8024682:	2220      	movs	r2, #32
 8024684:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8024688:	687b      	ldr	r3, [r7, #4]
 802468a:	2200      	movs	r2, #0
 802468c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 802468e:	687b      	ldr	r3, [r7, #4]
 8024690:	2200      	movs	r2, #0
 8024692:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8024694:	687b      	ldr	r3, [r7, #4]
 8024696:	681b      	ldr	r3, [r3, #0]
 8024698:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802469a:	693b      	ldr	r3, [r7, #16]
 802469c:	e853 3f00 	ldrex	r3, [r3]
 80246a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80246a2:	68fb      	ldr	r3, [r7, #12]
 80246a4:	f023 0310 	bic.w	r3, r3, #16
 80246a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80246ac:	687b      	ldr	r3, [r7, #4]
 80246ae:	681b      	ldr	r3, [r3, #0]
 80246b0:	461a      	mov	r2, r3
 80246b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80246b6:	61fb      	str	r3, [r7, #28]
 80246b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80246ba:	69b9      	ldr	r1, [r7, #24]
 80246bc:	69fa      	ldr	r2, [r7, #28]
 80246be:	e841 2300 	strex	r3, r2, [r1]
 80246c2:	617b      	str	r3, [r7, #20]
   return(result);
 80246c4:	697b      	ldr	r3, [r7, #20]
 80246c6:	2b00      	cmp	r3, #0
 80246c8:	d1e4      	bne.n	8024694 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80246ca:	687b      	ldr	r3, [r7, #4]
 80246cc:	2202      	movs	r2, #2
 80246ce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80246d0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80246d4:	4619      	mov	r1, r3
 80246d6:	6878      	ldr	r0, [r7, #4]
 80246d8:	f7dd fc76 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80246dc:	e04e      	b.n	802477c <HAL_UART_IRQHandler+0x5a4>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80246de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80246e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80246e6:	2b00      	cmp	r3, #0
 80246e8:	d014      	beq.n	8024714 <HAL_UART_IRQHandler+0x53c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80246ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80246ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80246f2:	2b00      	cmp	r3, #0
 80246f4:	d105      	bne.n	8024702 <HAL_UART_IRQHandler+0x52a>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80246f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80246fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80246fe:	2b00      	cmp	r3, #0
 8024700:	d008      	beq.n	8024714 <HAL_UART_IRQHandler+0x53c>
  {
    if (huart->TxISR != NULL)
 8024702:	687b      	ldr	r3, [r7, #4]
 8024704:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8024706:	2b00      	cmp	r3, #0
 8024708:	d03a      	beq.n	8024780 <HAL_UART_IRQHandler+0x5a8>
    {
      huart->TxISR(huart);
 802470a:	687b      	ldr	r3, [r7, #4]
 802470c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 802470e:	6878      	ldr	r0, [r7, #4]
 8024710:	4798      	blx	r3
    }
    return;
 8024712:	e035      	b.n	8024780 <HAL_UART_IRQHandler+0x5a8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8024714:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802471c:	2b00      	cmp	r3, #0
 802471e:	d009      	beq.n	8024734 <HAL_UART_IRQHandler+0x55c>
 8024720:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8024728:	2b00      	cmp	r3, #0
 802472a:	d003      	beq.n	8024734 <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 802472c:	6878      	ldr	r0, [r7, #4]
 802472e:	f000 ff5d 	bl	80255ec <UART_EndTransmit_IT>
    return;
 8024732:	e026      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8024734:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024738:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 802473c:	2b00      	cmp	r3, #0
 802473e:	d009      	beq.n	8024754 <HAL_UART_IRQHandler+0x57c>
 8024740:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024744:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8024748:	2b00      	cmp	r3, #0
 802474a:	d003      	beq.n	8024754 <HAL_UART_IRQHandler+0x57c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 802474c:	6878      	ldr	r0, [r7, #4]
 802474e:	f001 fcbb 	bl	80260c8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8024752:	e016      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8024754:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8024758:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 802475c:	2b00      	cmp	r3, #0
 802475e:	d010      	beq.n	8024782 <HAL_UART_IRQHandler+0x5aa>
 8024760:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8024764:	2b00      	cmp	r3, #0
 8024766:	da0c      	bge.n	8024782 <HAL_UART_IRQHandler+0x5aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8024768:	6878      	ldr	r0, [r7, #4]
 802476a:	f001 fca3 	bl	80260b4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 802476e:	e008      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
      return;
 8024770:	bf00      	nop
 8024772:	e006      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
    return;
 8024774:	bf00      	nop
 8024776:	e004      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
      return;
 8024778:	bf00      	nop
 802477a:	e002      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
      return;
 802477c:	bf00      	nop
 802477e:	e000      	b.n	8024782 <HAL_UART_IRQHandler+0x5aa>
    return;
 8024780:	bf00      	nop
  }
}
 8024782:	37b8      	adds	r7, #184	@ 0xb8
 8024784:	46bd      	mov	sp, r7
 8024786:	bd80      	pop	{r7, pc}

08024788 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8024788:	b480      	push	{r7}
 802478a:	b083      	sub	sp, #12
 802478c:	af00      	add	r7, sp, #0
 802478e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8024790:	bf00      	nop
 8024792:	370c      	adds	r7, #12
 8024794:	46bd      	mov	sp, r7
 8024796:	f85d 7b04 	ldr.w	r7, [sp], #4
 802479a:	4770      	bx	lr

0802479c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 802479c:	b480      	push	{r7}
 802479e:	b083      	sub	sp, #12
 80247a0:	af00      	add	r7, sp, #0
 80247a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80247a4:	bf00      	nop
 80247a6:	370c      	adds	r7, #12
 80247a8:	46bd      	mov	sp, r7
 80247aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80247ae:	4770      	bx	lr

080247b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80247b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80247b4:	b094      	sub	sp, #80	@ 0x50
 80247b6:	af00      	add	r7, sp, #0
 80247b8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80247ba:	2300      	movs	r3, #0
 80247bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80247c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247c2:	681a      	ldr	r2, [r3, #0]
 80247c4:	4b7e      	ldr	r3, [pc, #504]	@ (80249c0 <UART_SetConfig+0x210>)
 80247c6:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80247c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247ca:	689a      	ldr	r2, [r3, #8]
 80247cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247ce:	691b      	ldr	r3, [r3, #16]
 80247d0:	431a      	orrs	r2, r3
 80247d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247d4:	695b      	ldr	r3, [r3, #20]
 80247d6:	431a      	orrs	r2, r3
 80247d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247da:	69db      	ldr	r3, [r3, #28]
 80247dc:	4313      	orrs	r3, r2
 80247de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80247e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247e2:	681b      	ldr	r3, [r3, #0]
 80247e4:	681b      	ldr	r3, [r3, #0]
 80247e6:	4977      	ldr	r1, [pc, #476]	@ (80249c4 <UART_SetConfig+0x214>)
 80247e8:	4019      	ands	r1, r3
 80247ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247ec:	681a      	ldr	r2, [r3, #0]
 80247ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80247f0:	430b      	orrs	r3, r1
 80247f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80247f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80247f6:	681b      	ldr	r3, [r3, #0]
 80247f8:	685b      	ldr	r3, [r3, #4]
 80247fa:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80247fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024800:	68d9      	ldr	r1, [r3, #12]
 8024802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024804:	681a      	ldr	r2, [r3, #0]
 8024806:	ea40 0301 	orr.w	r3, r0, r1
 802480a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 802480c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802480e:	699b      	ldr	r3, [r3, #24]
 8024810:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8024812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024814:	681a      	ldr	r2, [r3, #0]
 8024816:	4b6a      	ldr	r3, [pc, #424]	@ (80249c0 <UART_SetConfig+0x210>)
 8024818:	429a      	cmp	r2, r3
 802481a:	d009      	beq.n	8024830 <UART_SetConfig+0x80>
 802481c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802481e:	681a      	ldr	r2, [r3, #0]
 8024820:	4b69      	ldr	r3, [pc, #420]	@ (80249c8 <UART_SetConfig+0x218>)
 8024822:	429a      	cmp	r2, r3
 8024824:	d004      	beq.n	8024830 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8024826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024828:	6a1a      	ldr	r2, [r3, #32]
 802482a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802482c:	4313      	orrs	r3, r2
 802482e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8024830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024832:	681b      	ldr	r3, [r3, #0]
 8024834:	689b      	ldr	r3, [r3, #8]
 8024836:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 802483a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 802483e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024840:	681a      	ldr	r2, [r3, #0]
 8024842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8024844:	430b      	orrs	r3, r1
 8024846:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8024848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802484a:	681b      	ldr	r3, [r3, #0]
 802484c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 802484e:	f023 000f 	bic.w	r0, r3, #15
 8024852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024854:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8024856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024858:	681a      	ldr	r2, [r3, #0]
 802485a:	ea40 0301 	orr.w	r3, r0, r1
 802485e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8024860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024862:	681a      	ldr	r2, [r3, #0]
 8024864:	4b59      	ldr	r3, [pc, #356]	@ (80249cc <UART_SetConfig+0x21c>)
 8024866:	429a      	cmp	r2, r3
 8024868:	d102      	bne.n	8024870 <UART_SetConfig+0xc0>
 802486a:	2301      	movs	r3, #1
 802486c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802486e:	e029      	b.n	80248c4 <UART_SetConfig+0x114>
 8024870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024872:	681a      	ldr	r2, [r3, #0]
 8024874:	4b56      	ldr	r3, [pc, #344]	@ (80249d0 <UART_SetConfig+0x220>)
 8024876:	429a      	cmp	r2, r3
 8024878:	d102      	bne.n	8024880 <UART_SetConfig+0xd0>
 802487a:	2302      	movs	r3, #2
 802487c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802487e:	e021      	b.n	80248c4 <UART_SetConfig+0x114>
 8024880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024882:	681a      	ldr	r2, [r3, #0]
 8024884:	4b53      	ldr	r3, [pc, #332]	@ (80249d4 <UART_SetConfig+0x224>)
 8024886:	429a      	cmp	r2, r3
 8024888:	d102      	bne.n	8024890 <UART_SetConfig+0xe0>
 802488a:	2304      	movs	r3, #4
 802488c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802488e:	e019      	b.n	80248c4 <UART_SetConfig+0x114>
 8024890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024892:	681a      	ldr	r2, [r3, #0]
 8024894:	4b50      	ldr	r3, [pc, #320]	@ (80249d8 <UART_SetConfig+0x228>)
 8024896:	429a      	cmp	r2, r3
 8024898:	d102      	bne.n	80248a0 <UART_SetConfig+0xf0>
 802489a:	2308      	movs	r3, #8
 802489c:	64bb      	str	r3, [r7, #72]	@ 0x48
 802489e:	e011      	b.n	80248c4 <UART_SetConfig+0x114>
 80248a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248a2:	681a      	ldr	r2, [r3, #0]
 80248a4:	4b4d      	ldr	r3, [pc, #308]	@ (80249dc <UART_SetConfig+0x22c>)
 80248a6:	429a      	cmp	r2, r3
 80248a8:	d102      	bne.n	80248b0 <UART_SetConfig+0x100>
 80248aa:	2310      	movs	r3, #16
 80248ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80248ae:	e009      	b.n	80248c4 <UART_SetConfig+0x114>
 80248b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248b2:	681a      	ldr	r2, [r3, #0]
 80248b4:	4b42      	ldr	r3, [pc, #264]	@ (80249c0 <UART_SetConfig+0x210>)
 80248b6:	429a      	cmp	r2, r3
 80248b8:	d102      	bne.n	80248c0 <UART_SetConfig+0x110>
 80248ba:	2320      	movs	r3, #32
 80248bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80248be:	e001      	b.n	80248c4 <UART_SetConfig+0x114>
 80248c0:	2300      	movs	r3, #0
 80248c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80248c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248c6:	681a      	ldr	r2, [r3, #0]
 80248c8:	4b3d      	ldr	r3, [pc, #244]	@ (80249c0 <UART_SetConfig+0x210>)
 80248ca:	429a      	cmp	r2, r3
 80248cc:	d005      	beq.n	80248da <UART_SetConfig+0x12a>
 80248ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248d0:	681a      	ldr	r2, [r3, #0]
 80248d2:	4b3d      	ldr	r3, [pc, #244]	@ (80249c8 <UART_SetConfig+0x218>)
 80248d4:	429a      	cmp	r2, r3
 80248d6:	f040 8085 	bne.w	80249e4 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80248da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80248dc:	2200      	movs	r2, #0
 80248de:	623b      	str	r3, [r7, #32]
 80248e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80248e2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80248e6:	f7f9 f9b5 	bl	801dc54 <HAL_RCCEx_GetPeriphCLKFreq>
 80248ea:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80248ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80248ee:	2b00      	cmp	r3, #0
 80248f0:	f000 80e8 	beq.w	8024ac4 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80248f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80248f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80248f8:	4a39      	ldr	r2, [pc, #228]	@ (80249e0 <UART_SetConfig+0x230>)
 80248fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80248fe:	461a      	mov	r2, r3
 8024900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024902:	fbb3 f3f2 	udiv	r3, r3, r2
 8024906:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8024908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802490a:	685a      	ldr	r2, [r3, #4]
 802490c:	4613      	mov	r3, r2
 802490e:	005b      	lsls	r3, r3, #1
 8024910:	4413      	add	r3, r2
 8024912:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8024914:	429a      	cmp	r2, r3
 8024916:	d305      	bcc.n	8024924 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8024918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 802491a:	685b      	ldr	r3, [r3, #4]
 802491c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 802491e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8024920:	429a      	cmp	r2, r3
 8024922:	d903      	bls.n	802492c <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8024924:	2301      	movs	r3, #1
 8024926:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 802492a:	e048      	b.n	80249be <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 802492c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 802492e:	2200      	movs	r2, #0
 8024930:	61bb      	str	r3, [r7, #24]
 8024932:	61fa      	str	r2, [r7, #28]
 8024934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8024938:	4a29      	ldr	r2, [pc, #164]	@ (80249e0 <UART_SetConfig+0x230>)
 802493a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 802493e:	b29b      	uxth	r3, r3
 8024940:	2200      	movs	r2, #0
 8024942:	613b      	str	r3, [r7, #16]
 8024944:	617a      	str	r2, [r7, #20]
 8024946:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 802494a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 802494e:	f7dc f989 	bl	8000c64 <__aeabi_uldivmod>
 8024952:	4602      	mov	r2, r0
 8024954:	460b      	mov	r3, r1
 8024956:	4610      	mov	r0, r2
 8024958:	4619      	mov	r1, r3
 802495a:	f04f 0200 	mov.w	r2, #0
 802495e:	f04f 0300 	mov.w	r3, #0
 8024962:	020b      	lsls	r3, r1, #8
 8024964:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8024968:	0202      	lsls	r2, r0, #8
 802496a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802496c:	6849      	ldr	r1, [r1, #4]
 802496e:	0849      	lsrs	r1, r1, #1
 8024970:	2000      	movs	r0, #0
 8024972:	460c      	mov	r4, r1
 8024974:	4605      	mov	r5, r0
 8024976:	eb12 0804 	adds.w	r8, r2, r4
 802497a:	eb43 0905 	adc.w	r9, r3, r5
 802497e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024980:	685b      	ldr	r3, [r3, #4]
 8024982:	2200      	movs	r2, #0
 8024984:	60bb      	str	r3, [r7, #8]
 8024986:	60fa      	str	r2, [r7, #12]
 8024988:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802498c:	4640      	mov	r0, r8
 802498e:	4649      	mov	r1, r9
 8024990:	f7dc f968 	bl	8000c64 <__aeabi_uldivmod>
 8024994:	4602      	mov	r2, r0
 8024996:	460b      	mov	r3, r1
 8024998:	4613      	mov	r3, r2
 802499a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 802499c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802499e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80249a2:	d308      	bcc.n	80249b6 <UART_SetConfig+0x206>
 80249a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80249a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80249aa:	d204      	bcs.n	80249b6 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 80249ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80249ae:	681b      	ldr	r3, [r3, #0]
 80249b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80249b2:	60da      	str	r2, [r3, #12]
 80249b4:	e003      	b.n	80249be <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 80249b6:	2301      	movs	r3, #1
 80249b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 80249bc:	e082      	b.n	8024ac4 <UART_SetConfig+0x314>
 80249be:	e081      	b.n	8024ac4 <UART_SetConfig+0x314>
 80249c0:	46002400 	.word	0x46002400
 80249c4:	cfff69f3 	.word	0xcfff69f3
 80249c8:	56002400 	.word	0x56002400
 80249cc:	40013800 	.word	0x40013800
 80249d0:	40004400 	.word	0x40004400
 80249d4:	40004800 	.word	0x40004800
 80249d8:	40004c00 	.word	0x40004c00
 80249dc:	40005000 	.word	0x40005000
 80249e0:	0802b100 	.word	0x0802b100
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80249e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80249e6:	69db      	ldr	r3, [r3, #28]
 80249e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80249ec:	d13c      	bne.n	8024a68 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80249ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80249f0:	2200      	movs	r2, #0
 80249f2:	603b      	str	r3, [r7, #0]
 80249f4:	607a      	str	r2, [r7, #4]
 80249f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80249fa:	f7f9 f92b 	bl	801dc54 <HAL_RCCEx_GetPeriphCLKFreq>
 80249fe:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8024a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024a02:	2b00      	cmp	r3, #0
 8024a04:	d05e      	beq.n	8024ac4 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8024a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8024a0a:	4a39      	ldr	r2, [pc, #228]	@ (8024af0 <UART_SetConfig+0x340>)
 8024a0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8024a10:	461a      	mov	r2, r3
 8024a12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024a14:	fbb3 f3f2 	udiv	r3, r3, r2
 8024a18:	005a      	lsls	r2, r3, #1
 8024a1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a1c:	685b      	ldr	r3, [r3, #4]
 8024a1e:	085b      	lsrs	r3, r3, #1
 8024a20:	441a      	add	r2, r3
 8024a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a24:	685b      	ldr	r3, [r3, #4]
 8024a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8024a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8024a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024a2e:	2b0f      	cmp	r3, #15
 8024a30:	d916      	bls.n	8024a60 <UART_SetConfig+0x2b0>
 8024a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8024a38:	d212      	bcs.n	8024a60 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8024a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024a3c:	b29b      	uxth	r3, r3
 8024a3e:	f023 030f 	bic.w	r3, r3, #15
 8024a42:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8024a44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024a46:	085b      	lsrs	r3, r3, #1
 8024a48:	b29b      	uxth	r3, r3
 8024a4a:	f003 0307 	and.w	r3, r3, #7
 8024a4e:	b29a      	uxth	r2, r3
 8024a50:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8024a52:	4313      	orrs	r3, r2
 8024a54:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8024a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a58:	681b      	ldr	r3, [r3, #0]
 8024a5a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8024a5c:	60da      	str	r2, [r3, #12]
 8024a5e:	e031      	b.n	8024ac4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8024a60:	2301      	movs	r3, #1
 8024a62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8024a66:	e02d      	b.n	8024ac4 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8024a68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8024a6a:	2200      	movs	r2, #0
 8024a6c:	469a      	mov	sl, r3
 8024a6e:	4693      	mov	fp, r2
 8024a70:	4650      	mov	r0, sl
 8024a72:	4659      	mov	r1, fp
 8024a74:	f7f9 f8ee 	bl	801dc54 <HAL_RCCEx_GetPeriphCLKFreq>
 8024a78:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8024a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024a7c:	2b00      	cmp	r3, #0
 8024a7e:	d021      	beq.n	8024ac4 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8024a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8024a84:	4a1a      	ldr	r2, [pc, #104]	@ (8024af0 <UART_SetConfig+0x340>)
 8024a86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8024a8a:	461a      	mov	r2, r3
 8024a8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024a8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8024a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a94:	685b      	ldr	r3, [r3, #4]
 8024a96:	085b      	lsrs	r3, r3, #1
 8024a98:	441a      	add	r2, r3
 8024a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024a9c:	685b      	ldr	r3, [r3, #4]
 8024a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8024aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8024aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024aa6:	2b0f      	cmp	r3, #15
 8024aa8:	d909      	bls.n	8024abe <UART_SetConfig+0x30e>
 8024aaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8024ab0:	d205      	bcs.n	8024abe <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8024ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024ab4:	b29a      	uxth	r2, r3
 8024ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024ab8:	681b      	ldr	r3, [r3, #0]
 8024aba:	60da      	str	r2, [r3, #12]
 8024abc:	e002      	b.n	8024ac4 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8024abe:	2301      	movs	r3, #1
 8024ac0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8024ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024ac6:	2201      	movs	r2, #1
 8024ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8024acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024ace:	2201      	movs	r2, #1
 8024ad0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8024ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024ad6:	2200      	movs	r2, #0
 8024ad8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8024ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8024adc:	2200      	movs	r2, #0
 8024ade:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8024ae0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8024ae4:	4618      	mov	r0, r3
 8024ae6:	3750      	adds	r7, #80	@ 0x50
 8024ae8:	46bd      	mov	sp, r7
 8024aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8024aee:	bf00      	nop
 8024af0:	0802b100 	.word	0x0802b100

08024af4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8024af4:	b480      	push	{r7}
 8024af6:	b083      	sub	sp, #12
 8024af8:	af00      	add	r7, sp, #0
 8024afa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8024afc:	687b      	ldr	r3, [r7, #4]
 8024afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024b00:	f003 0308 	and.w	r3, r3, #8
 8024b04:	2b00      	cmp	r3, #0
 8024b06:	d00a      	beq.n	8024b1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8024b08:	687b      	ldr	r3, [r7, #4]
 8024b0a:	681b      	ldr	r3, [r3, #0]
 8024b0c:	685b      	ldr	r3, [r3, #4]
 8024b0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8024b12:	687b      	ldr	r3, [r7, #4]
 8024b14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8024b16:	687b      	ldr	r3, [r7, #4]
 8024b18:	681b      	ldr	r3, [r3, #0]
 8024b1a:	430a      	orrs	r2, r1
 8024b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8024b1e:	687b      	ldr	r3, [r7, #4]
 8024b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024b22:	f003 0301 	and.w	r3, r3, #1
 8024b26:	2b00      	cmp	r3, #0
 8024b28:	d00a      	beq.n	8024b40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8024b2a:	687b      	ldr	r3, [r7, #4]
 8024b2c:	681b      	ldr	r3, [r3, #0]
 8024b2e:	685b      	ldr	r3, [r3, #4]
 8024b30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8024b34:	687b      	ldr	r3, [r7, #4]
 8024b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8024b38:	687b      	ldr	r3, [r7, #4]
 8024b3a:	681b      	ldr	r3, [r3, #0]
 8024b3c:	430a      	orrs	r2, r1
 8024b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8024b40:	687b      	ldr	r3, [r7, #4]
 8024b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024b44:	f003 0302 	and.w	r3, r3, #2
 8024b48:	2b00      	cmp	r3, #0
 8024b4a:	d00a      	beq.n	8024b62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8024b4c:	687b      	ldr	r3, [r7, #4]
 8024b4e:	681b      	ldr	r3, [r3, #0]
 8024b50:	685b      	ldr	r3, [r3, #4]
 8024b52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8024b56:	687b      	ldr	r3, [r7, #4]
 8024b58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8024b5a:	687b      	ldr	r3, [r7, #4]
 8024b5c:	681b      	ldr	r3, [r3, #0]
 8024b5e:	430a      	orrs	r2, r1
 8024b60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8024b62:	687b      	ldr	r3, [r7, #4]
 8024b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024b66:	f003 0304 	and.w	r3, r3, #4
 8024b6a:	2b00      	cmp	r3, #0
 8024b6c:	d00a      	beq.n	8024b84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8024b6e:	687b      	ldr	r3, [r7, #4]
 8024b70:	681b      	ldr	r3, [r3, #0]
 8024b72:	685b      	ldr	r3, [r3, #4]
 8024b74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8024b78:	687b      	ldr	r3, [r7, #4]
 8024b7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8024b7c:	687b      	ldr	r3, [r7, #4]
 8024b7e:	681b      	ldr	r3, [r3, #0]
 8024b80:	430a      	orrs	r2, r1
 8024b82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8024b84:	687b      	ldr	r3, [r7, #4]
 8024b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024b88:	f003 0310 	and.w	r3, r3, #16
 8024b8c:	2b00      	cmp	r3, #0
 8024b8e:	d00a      	beq.n	8024ba6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8024b90:	687b      	ldr	r3, [r7, #4]
 8024b92:	681b      	ldr	r3, [r3, #0]
 8024b94:	689b      	ldr	r3, [r3, #8]
 8024b96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8024b9a:	687b      	ldr	r3, [r7, #4]
 8024b9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8024b9e:	687b      	ldr	r3, [r7, #4]
 8024ba0:	681b      	ldr	r3, [r3, #0]
 8024ba2:	430a      	orrs	r2, r1
 8024ba4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8024ba6:	687b      	ldr	r3, [r7, #4]
 8024ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024baa:	f003 0320 	and.w	r3, r3, #32
 8024bae:	2b00      	cmp	r3, #0
 8024bb0:	d00a      	beq.n	8024bc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8024bb2:	687b      	ldr	r3, [r7, #4]
 8024bb4:	681b      	ldr	r3, [r3, #0]
 8024bb6:	689b      	ldr	r3, [r3, #8]
 8024bb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8024bbc:	687b      	ldr	r3, [r7, #4]
 8024bbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8024bc0:	687b      	ldr	r3, [r7, #4]
 8024bc2:	681b      	ldr	r3, [r3, #0]
 8024bc4:	430a      	orrs	r2, r1
 8024bc6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8024bc8:	687b      	ldr	r3, [r7, #4]
 8024bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8024bd0:	2b00      	cmp	r3, #0
 8024bd2:	d01a      	beq.n	8024c0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8024bd4:	687b      	ldr	r3, [r7, #4]
 8024bd6:	681b      	ldr	r3, [r3, #0]
 8024bd8:	685b      	ldr	r3, [r3, #4]
 8024bda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8024bde:	687b      	ldr	r3, [r7, #4]
 8024be0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8024be2:	687b      	ldr	r3, [r7, #4]
 8024be4:	681b      	ldr	r3, [r3, #0]
 8024be6:	430a      	orrs	r2, r1
 8024be8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8024bea:	687b      	ldr	r3, [r7, #4]
 8024bec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8024bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8024bf2:	d10a      	bne.n	8024c0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8024bf4:	687b      	ldr	r3, [r7, #4]
 8024bf6:	681b      	ldr	r3, [r3, #0]
 8024bf8:	685b      	ldr	r3, [r3, #4]
 8024bfa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8024bfe:	687b      	ldr	r3, [r7, #4]
 8024c00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8024c02:	687b      	ldr	r3, [r7, #4]
 8024c04:	681b      	ldr	r3, [r3, #0]
 8024c06:	430a      	orrs	r2, r1
 8024c08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8024c0a:	687b      	ldr	r3, [r7, #4]
 8024c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8024c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8024c12:	2b00      	cmp	r3, #0
 8024c14:	d00a      	beq.n	8024c2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8024c16:	687b      	ldr	r3, [r7, #4]
 8024c18:	681b      	ldr	r3, [r3, #0]
 8024c1a:	685b      	ldr	r3, [r3, #4]
 8024c1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8024c20:	687b      	ldr	r3, [r7, #4]
 8024c22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8024c24:	687b      	ldr	r3, [r7, #4]
 8024c26:	681b      	ldr	r3, [r3, #0]
 8024c28:	430a      	orrs	r2, r1
 8024c2a:	605a      	str	r2, [r3, #4]
  }
}
 8024c2c:	bf00      	nop
 8024c2e:	370c      	adds	r7, #12
 8024c30:	46bd      	mov	sp, r7
 8024c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c36:	4770      	bx	lr

08024c38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8024c38:	b580      	push	{r7, lr}
 8024c3a:	b098      	sub	sp, #96	@ 0x60
 8024c3c:	af02      	add	r7, sp, #8
 8024c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8024c40:	687b      	ldr	r3, [r7, #4]
 8024c42:	2200      	movs	r2, #0
 8024c44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8024c48:	f7ec f860 	bl	8010d0c <HAL_GetTick>
 8024c4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8024c4e:	687b      	ldr	r3, [r7, #4]
 8024c50:	681b      	ldr	r3, [r3, #0]
 8024c52:	681b      	ldr	r3, [r3, #0]
 8024c54:	f003 0308 	and.w	r3, r3, #8
 8024c58:	2b08      	cmp	r3, #8
 8024c5a:	d12f      	bne.n	8024cbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8024c5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8024c60:	9300      	str	r3, [sp, #0]
 8024c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8024c64:	2200      	movs	r2, #0
 8024c66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8024c6a:	6878      	ldr	r0, [r7, #4]
 8024c6c:	f000 f88e 	bl	8024d8c <UART_WaitOnFlagUntilTimeout>
 8024c70:	4603      	mov	r3, r0
 8024c72:	2b00      	cmp	r3, #0
 8024c74:	d022      	beq.n	8024cbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8024c76:	687b      	ldr	r3, [r7, #4]
 8024c78:	681b      	ldr	r3, [r3, #0]
 8024c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8024c7e:	e853 3f00 	ldrex	r3, [r3]
 8024c82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8024c84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8024c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8024c8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8024c8c:	687b      	ldr	r3, [r7, #4]
 8024c8e:	681b      	ldr	r3, [r3, #0]
 8024c90:	461a      	mov	r2, r3
 8024c92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8024c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8024c96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024c98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8024c9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8024c9c:	e841 2300 	strex	r3, r2, [r1]
 8024ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8024ca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024ca4:	2b00      	cmp	r3, #0
 8024ca6:	d1e6      	bne.n	8024c76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8024ca8:	687b      	ldr	r3, [r7, #4]
 8024caa:	2220      	movs	r2, #32
 8024cac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8024cb0:	687b      	ldr	r3, [r7, #4]
 8024cb2:	2200      	movs	r2, #0
 8024cb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8024cb8:	2303      	movs	r3, #3
 8024cba:	e063      	b.n	8024d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8024cbc:	687b      	ldr	r3, [r7, #4]
 8024cbe:	681b      	ldr	r3, [r3, #0]
 8024cc0:	681b      	ldr	r3, [r3, #0]
 8024cc2:	f003 0304 	and.w	r3, r3, #4
 8024cc6:	2b04      	cmp	r3, #4
 8024cc8:	d149      	bne.n	8024d5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8024cca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8024cce:	9300      	str	r3, [sp, #0]
 8024cd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8024cd2:	2200      	movs	r2, #0
 8024cd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8024cd8:	6878      	ldr	r0, [r7, #4]
 8024cda:	f000 f857 	bl	8024d8c <UART_WaitOnFlagUntilTimeout>
 8024cde:	4603      	mov	r3, r0
 8024ce0:	2b00      	cmp	r3, #0
 8024ce2:	d03c      	beq.n	8024d5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8024ce4:	687b      	ldr	r3, [r7, #4]
 8024ce6:	681b      	ldr	r3, [r3, #0]
 8024ce8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8024cec:	e853 3f00 	ldrex	r3, [r3]
 8024cf0:	623b      	str	r3, [r7, #32]
   return(result);
 8024cf2:	6a3b      	ldr	r3, [r7, #32]
 8024cf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8024cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8024cfa:	687b      	ldr	r3, [r7, #4]
 8024cfc:	681b      	ldr	r3, [r3, #0]
 8024cfe:	461a      	mov	r2, r3
 8024d00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8024d02:	633b      	str	r3, [r7, #48]	@ 0x30
 8024d04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024d06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8024d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8024d0a:	e841 2300 	strex	r3, r2, [r1]
 8024d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8024d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8024d12:	2b00      	cmp	r3, #0
 8024d14:	d1e6      	bne.n	8024ce4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8024d16:	687b      	ldr	r3, [r7, #4]
 8024d18:	681b      	ldr	r3, [r3, #0]
 8024d1a:	3308      	adds	r3, #8
 8024d1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024d1e:	693b      	ldr	r3, [r7, #16]
 8024d20:	e853 3f00 	ldrex	r3, [r3]
 8024d24:	60fb      	str	r3, [r7, #12]
   return(result);
 8024d26:	68fb      	ldr	r3, [r7, #12]
 8024d28:	f023 0301 	bic.w	r3, r3, #1
 8024d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8024d2e:	687b      	ldr	r3, [r7, #4]
 8024d30:	681b      	ldr	r3, [r3, #0]
 8024d32:	3308      	adds	r3, #8
 8024d34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8024d36:	61fa      	str	r2, [r7, #28]
 8024d38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024d3a:	69b9      	ldr	r1, [r7, #24]
 8024d3c:	69fa      	ldr	r2, [r7, #28]
 8024d3e:	e841 2300 	strex	r3, r2, [r1]
 8024d42:	617b      	str	r3, [r7, #20]
   return(result);
 8024d44:	697b      	ldr	r3, [r7, #20]
 8024d46:	2b00      	cmp	r3, #0
 8024d48:	d1e5      	bne.n	8024d16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8024d4a:	687b      	ldr	r3, [r7, #4]
 8024d4c:	2220      	movs	r2, #32
 8024d4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8024d52:	687b      	ldr	r3, [r7, #4]
 8024d54:	2200      	movs	r2, #0
 8024d56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8024d5a:	2303      	movs	r3, #3
 8024d5c:	e012      	b.n	8024d84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8024d5e:	687b      	ldr	r3, [r7, #4]
 8024d60:	2220      	movs	r2, #32
 8024d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8024d66:	687b      	ldr	r3, [r7, #4]
 8024d68:	2220      	movs	r2, #32
 8024d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8024d6e:	687b      	ldr	r3, [r7, #4]
 8024d70:	2200      	movs	r2, #0
 8024d72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8024d74:	687b      	ldr	r3, [r7, #4]
 8024d76:	2200      	movs	r2, #0
 8024d78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8024d7a:	687b      	ldr	r3, [r7, #4]
 8024d7c:	2200      	movs	r2, #0
 8024d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8024d82:	2300      	movs	r3, #0
}
 8024d84:	4618      	mov	r0, r3
 8024d86:	3758      	adds	r7, #88	@ 0x58
 8024d88:	46bd      	mov	sp, r7
 8024d8a:	bd80      	pop	{r7, pc}

08024d8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8024d8c:	b580      	push	{r7, lr}
 8024d8e:	b084      	sub	sp, #16
 8024d90:	af00      	add	r7, sp, #0
 8024d92:	60f8      	str	r0, [r7, #12]
 8024d94:	60b9      	str	r1, [r7, #8]
 8024d96:	603b      	str	r3, [r7, #0]
 8024d98:	4613      	mov	r3, r2
 8024d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8024d9c:	e04f      	b.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8024d9e:	69bb      	ldr	r3, [r7, #24]
 8024da0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8024da4:	d04b      	beq.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8024da6:	f7eb ffb1 	bl	8010d0c <HAL_GetTick>
 8024daa:	4602      	mov	r2, r0
 8024dac:	683b      	ldr	r3, [r7, #0]
 8024dae:	1ad3      	subs	r3, r2, r3
 8024db0:	69ba      	ldr	r2, [r7, #24]
 8024db2:	429a      	cmp	r2, r3
 8024db4:	d302      	bcc.n	8024dbc <UART_WaitOnFlagUntilTimeout+0x30>
 8024db6:	69bb      	ldr	r3, [r7, #24]
 8024db8:	2b00      	cmp	r3, #0
 8024dba:	d101      	bne.n	8024dc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8024dbc:	2303      	movs	r3, #3
 8024dbe:	e04e      	b.n	8024e5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8024dc0:	68fb      	ldr	r3, [r7, #12]
 8024dc2:	681b      	ldr	r3, [r3, #0]
 8024dc4:	681b      	ldr	r3, [r3, #0]
 8024dc6:	f003 0304 	and.w	r3, r3, #4
 8024dca:	2b00      	cmp	r3, #0
 8024dcc:	d037      	beq.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8024dce:	68bb      	ldr	r3, [r7, #8]
 8024dd0:	2b80      	cmp	r3, #128	@ 0x80
 8024dd2:	d034      	beq.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
 8024dd4:	68bb      	ldr	r3, [r7, #8]
 8024dd6:	2b40      	cmp	r3, #64	@ 0x40
 8024dd8:	d031      	beq.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8024dda:	68fb      	ldr	r3, [r7, #12]
 8024ddc:	681b      	ldr	r3, [r3, #0]
 8024dde:	69db      	ldr	r3, [r3, #28]
 8024de0:	f003 0308 	and.w	r3, r3, #8
 8024de4:	2b08      	cmp	r3, #8
 8024de6:	d110      	bne.n	8024e0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8024de8:	68fb      	ldr	r3, [r7, #12]
 8024dea:	681b      	ldr	r3, [r3, #0]
 8024dec:	2208      	movs	r2, #8
 8024dee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8024df0:	68f8      	ldr	r0, [r7, #12]
 8024df2:	f000 f95b 	bl	80250ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8024df6:	68fb      	ldr	r3, [r7, #12]
 8024df8:	2208      	movs	r2, #8
 8024dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8024dfe:	68fb      	ldr	r3, [r7, #12]
 8024e00:	2200      	movs	r2, #0
 8024e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8024e06:	2301      	movs	r3, #1
 8024e08:	e029      	b.n	8024e5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8024e0a:	68fb      	ldr	r3, [r7, #12]
 8024e0c:	681b      	ldr	r3, [r3, #0]
 8024e0e:	69db      	ldr	r3, [r3, #28]
 8024e10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8024e14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8024e18:	d111      	bne.n	8024e3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8024e1a:	68fb      	ldr	r3, [r7, #12]
 8024e1c:	681b      	ldr	r3, [r3, #0]
 8024e1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8024e22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8024e24:	68f8      	ldr	r0, [r7, #12]
 8024e26:	f000 f941 	bl	80250ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8024e2a:	68fb      	ldr	r3, [r7, #12]
 8024e2c:	2220      	movs	r2, #32
 8024e2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8024e32:	68fb      	ldr	r3, [r7, #12]
 8024e34:	2200      	movs	r2, #0
 8024e36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8024e3a:	2303      	movs	r3, #3
 8024e3c:	e00f      	b.n	8024e5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8024e3e:	68fb      	ldr	r3, [r7, #12]
 8024e40:	681b      	ldr	r3, [r3, #0]
 8024e42:	69da      	ldr	r2, [r3, #28]
 8024e44:	68bb      	ldr	r3, [r7, #8]
 8024e46:	4013      	ands	r3, r2
 8024e48:	68ba      	ldr	r2, [r7, #8]
 8024e4a:	429a      	cmp	r2, r3
 8024e4c:	bf0c      	ite	eq
 8024e4e:	2301      	moveq	r3, #1
 8024e50:	2300      	movne	r3, #0
 8024e52:	b2db      	uxtb	r3, r3
 8024e54:	461a      	mov	r2, r3
 8024e56:	79fb      	ldrb	r3, [r7, #7]
 8024e58:	429a      	cmp	r2, r3
 8024e5a:	d0a0      	beq.n	8024d9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8024e5c:	2300      	movs	r3, #0
}
 8024e5e:	4618      	mov	r0, r3
 8024e60:	3710      	adds	r7, #16
 8024e62:	46bd      	mov	sp, r7
 8024e64:	bd80      	pop	{r7, pc}
	...

08024e68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8024e68:	b480      	push	{r7}
 8024e6a:	b0a3      	sub	sp, #140	@ 0x8c
 8024e6c:	af00      	add	r7, sp, #0
 8024e6e:	60f8      	str	r0, [r7, #12]
 8024e70:	60b9      	str	r1, [r7, #8]
 8024e72:	4613      	mov	r3, r2
 8024e74:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8024e76:	68fb      	ldr	r3, [r7, #12]
 8024e78:	68ba      	ldr	r2, [r7, #8]
 8024e7a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8024e7c:	68fb      	ldr	r3, [r7, #12]
 8024e7e:	88fa      	ldrh	r2, [r7, #6]
 8024e80:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8024e84:	68fb      	ldr	r3, [r7, #12]
 8024e86:	88fa      	ldrh	r2, [r7, #6]
 8024e88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8024e8c:	68fb      	ldr	r3, [r7, #12]
 8024e8e:	2200      	movs	r2, #0
 8024e90:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8024e92:	68fb      	ldr	r3, [r7, #12]
 8024e94:	689b      	ldr	r3, [r3, #8]
 8024e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8024e9a:	d10e      	bne.n	8024eba <UART_Start_Receive_IT+0x52>
 8024e9c:	68fb      	ldr	r3, [r7, #12]
 8024e9e:	691b      	ldr	r3, [r3, #16]
 8024ea0:	2b00      	cmp	r3, #0
 8024ea2:	d105      	bne.n	8024eb0 <UART_Start_Receive_IT+0x48>
 8024ea4:	68fb      	ldr	r3, [r7, #12]
 8024ea6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8024eaa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024eae:	e02d      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024eb0:	68fb      	ldr	r3, [r7, #12]
 8024eb2:	22ff      	movs	r2, #255	@ 0xff
 8024eb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024eb8:	e028      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024eba:	68fb      	ldr	r3, [r7, #12]
 8024ebc:	689b      	ldr	r3, [r3, #8]
 8024ebe:	2b00      	cmp	r3, #0
 8024ec0:	d10d      	bne.n	8024ede <UART_Start_Receive_IT+0x76>
 8024ec2:	68fb      	ldr	r3, [r7, #12]
 8024ec4:	691b      	ldr	r3, [r3, #16]
 8024ec6:	2b00      	cmp	r3, #0
 8024ec8:	d104      	bne.n	8024ed4 <UART_Start_Receive_IT+0x6c>
 8024eca:	68fb      	ldr	r3, [r7, #12]
 8024ecc:	22ff      	movs	r2, #255	@ 0xff
 8024ece:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024ed2:	e01b      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024ed4:	68fb      	ldr	r3, [r7, #12]
 8024ed6:	227f      	movs	r2, #127	@ 0x7f
 8024ed8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024edc:	e016      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024ede:	68fb      	ldr	r3, [r7, #12]
 8024ee0:	689b      	ldr	r3, [r3, #8]
 8024ee2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8024ee6:	d10d      	bne.n	8024f04 <UART_Start_Receive_IT+0x9c>
 8024ee8:	68fb      	ldr	r3, [r7, #12]
 8024eea:	691b      	ldr	r3, [r3, #16]
 8024eec:	2b00      	cmp	r3, #0
 8024eee:	d104      	bne.n	8024efa <UART_Start_Receive_IT+0x92>
 8024ef0:	68fb      	ldr	r3, [r7, #12]
 8024ef2:	227f      	movs	r2, #127	@ 0x7f
 8024ef4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024ef8:	e008      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024efa:	68fb      	ldr	r3, [r7, #12]
 8024efc:	223f      	movs	r2, #63	@ 0x3f
 8024efe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8024f02:	e003      	b.n	8024f0c <UART_Start_Receive_IT+0xa4>
 8024f04:	68fb      	ldr	r3, [r7, #12]
 8024f06:	2200      	movs	r2, #0
 8024f08:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8024f0c:	68fb      	ldr	r3, [r7, #12]
 8024f0e:	2200      	movs	r2, #0
 8024f10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8024f14:	68fb      	ldr	r3, [r7, #12]
 8024f16:	2222      	movs	r2, #34	@ 0x22
 8024f18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8024f1c:	68fb      	ldr	r3, [r7, #12]
 8024f1e:	681b      	ldr	r3, [r3, #0]
 8024f20:	3308      	adds	r3, #8
 8024f22:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024f24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8024f26:	e853 3f00 	ldrex	r3, [r3]
 8024f2a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8024f2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8024f2e:	f043 0301 	orr.w	r3, r3, #1
 8024f32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8024f36:	68fb      	ldr	r3, [r7, #12]
 8024f38:	681b      	ldr	r3, [r3, #0]
 8024f3a:	3308      	adds	r3, #8
 8024f3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8024f40:	673a      	str	r2, [r7, #112]	@ 0x70
 8024f42:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024f44:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8024f46:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8024f48:	e841 2300 	strex	r3, r2, [r1]
 8024f4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8024f4e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8024f50:	2b00      	cmp	r3, #0
 8024f52:	d1e3      	bne.n	8024f1c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8024f54:	68fb      	ldr	r3, [r7, #12]
 8024f56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8024f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8024f5c:	d14f      	bne.n	8024ffe <UART_Start_Receive_IT+0x196>
 8024f5e:	68fb      	ldr	r3, [r7, #12]
 8024f60:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8024f64:	88fa      	ldrh	r2, [r7, #6]
 8024f66:	429a      	cmp	r2, r3
 8024f68:	d349      	bcc.n	8024ffe <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8024f6a:	68fb      	ldr	r3, [r7, #12]
 8024f6c:	689b      	ldr	r3, [r3, #8]
 8024f6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8024f72:	d107      	bne.n	8024f84 <UART_Start_Receive_IT+0x11c>
 8024f74:	68fb      	ldr	r3, [r7, #12]
 8024f76:	691b      	ldr	r3, [r3, #16]
 8024f78:	2b00      	cmp	r3, #0
 8024f7a:	d103      	bne.n	8024f84 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8024f7c:	68fb      	ldr	r3, [r7, #12]
 8024f7e:	4a47      	ldr	r2, [pc, #284]	@ (802509c <UART_Start_Receive_IT+0x234>)
 8024f80:	675a      	str	r2, [r3, #116]	@ 0x74
 8024f82:	e002      	b.n	8024f8a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8024f84:	68fb      	ldr	r3, [r7, #12]
 8024f86:	4a46      	ldr	r2, [pc, #280]	@ (80250a0 <UART_Start_Receive_IT+0x238>)
 8024f88:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8024f8a:	68fb      	ldr	r3, [r7, #12]
 8024f8c:	691b      	ldr	r3, [r3, #16]
 8024f8e:	2b00      	cmp	r3, #0
 8024f90:	d01a      	beq.n	8024fc8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8024f92:	68fb      	ldr	r3, [r7, #12]
 8024f94:	681b      	ldr	r3, [r3, #0]
 8024f96:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024f98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8024f9a:	e853 3f00 	ldrex	r3, [r3]
 8024f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8024fa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8024fa2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8024fa6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8024faa:	68fb      	ldr	r3, [r7, #12]
 8024fac:	681b      	ldr	r3, [r3, #0]
 8024fae:	461a      	mov	r2, r3
 8024fb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8024fb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8024fb6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024fb8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8024fba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8024fbc:	e841 2300 	strex	r3, r2, [r1]
 8024fc0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8024fc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8024fc4:	2b00      	cmp	r3, #0
 8024fc6:	d1e4      	bne.n	8024f92 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8024fc8:	68fb      	ldr	r3, [r7, #12]
 8024fca:	681b      	ldr	r3, [r3, #0]
 8024fcc:	3308      	adds	r3, #8
 8024fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8024fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8024fd2:	e853 3f00 	ldrex	r3, [r3]
 8024fd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8024fd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8024fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8024fde:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8024fe0:	68fb      	ldr	r3, [r7, #12]
 8024fe2:	681b      	ldr	r3, [r3, #0]
 8024fe4:	3308      	adds	r3, #8
 8024fe6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8024fe8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8024fea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8024fec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8024fee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8024ff0:	e841 2300 	strex	r3, r2, [r1]
 8024ff4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8024ff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8024ff8:	2b00      	cmp	r3, #0
 8024ffa:	d1e5      	bne.n	8024fc8 <UART_Start_Receive_IT+0x160>
 8024ffc:	e046      	b.n	802508c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8024ffe:	68fb      	ldr	r3, [r7, #12]
 8025000:	689b      	ldr	r3, [r3, #8]
 8025002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8025006:	d107      	bne.n	8025018 <UART_Start_Receive_IT+0x1b0>
 8025008:	68fb      	ldr	r3, [r7, #12]
 802500a:	691b      	ldr	r3, [r3, #16]
 802500c:	2b00      	cmp	r3, #0
 802500e:	d103      	bne.n	8025018 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8025010:	68fb      	ldr	r3, [r7, #12]
 8025012:	4a24      	ldr	r2, [pc, #144]	@ (80250a4 <UART_Start_Receive_IT+0x23c>)
 8025014:	675a      	str	r2, [r3, #116]	@ 0x74
 8025016:	e002      	b.n	802501e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8025018:	68fb      	ldr	r3, [r7, #12]
 802501a:	4a23      	ldr	r2, [pc, #140]	@ (80250a8 <UART_Start_Receive_IT+0x240>)
 802501c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 802501e:	68fb      	ldr	r3, [r7, #12]
 8025020:	691b      	ldr	r3, [r3, #16]
 8025022:	2b00      	cmp	r3, #0
 8025024:	d019      	beq.n	802505a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8025026:	68fb      	ldr	r3, [r7, #12]
 8025028:	681b      	ldr	r3, [r3, #0]
 802502a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802502c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802502e:	e853 3f00 	ldrex	r3, [r3]
 8025032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8025034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025036:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 802503a:	677b      	str	r3, [r7, #116]	@ 0x74
 802503c:	68fb      	ldr	r3, [r7, #12]
 802503e:	681b      	ldr	r3, [r3, #0]
 8025040:	461a      	mov	r2, r3
 8025042:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8025044:	637b      	str	r3, [r7, #52]	@ 0x34
 8025046:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025048:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 802504a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802504c:	e841 2300 	strex	r3, r2, [r1]
 8025050:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8025052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8025054:	2b00      	cmp	r3, #0
 8025056:	d1e6      	bne.n	8025026 <UART_Start_Receive_IT+0x1be>
 8025058:	e018      	b.n	802508c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 802505a:	68fb      	ldr	r3, [r7, #12]
 802505c:	681b      	ldr	r3, [r3, #0]
 802505e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025060:	697b      	ldr	r3, [r7, #20]
 8025062:	e853 3f00 	ldrex	r3, [r3]
 8025066:	613b      	str	r3, [r7, #16]
   return(result);
 8025068:	693b      	ldr	r3, [r7, #16]
 802506a:	f043 0320 	orr.w	r3, r3, #32
 802506e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8025070:	68fb      	ldr	r3, [r7, #12]
 8025072:	681b      	ldr	r3, [r3, #0]
 8025074:	461a      	mov	r2, r3
 8025076:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8025078:	623b      	str	r3, [r7, #32]
 802507a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802507c:	69f9      	ldr	r1, [r7, #28]
 802507e:	6a3a      	ldr	r2, [r7, #32]
 8025080:	e841 2300 	strex	r3, r2, [r1]
 8025084:	61bb      	str	r3, [r7, #24]
   return(result);
 8025086:	69bb      	ldr	r3, [r7, #24]
 8025088:	2b00      	cmp	r3, #0
 802508a:	d1e6      	bne.n	802505a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 802508c:	2300      	movs	r3, #0
}
 802508e:	4618      	mov	r0, r3
 8025090:	378c      	adds	r7, #140	@ 0x8c
 8025092:	46bd      	mov	sp, r7
 8025094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025098:	4770      	bx	lr
 802509a:	bf00      	nop
 802509c:	08025d3d 	.word	0x08025d3d
 80250a0:	080259cd 	.word	0x080259cd
 80250a4:	08025809 	.word	0x08025809
 80250a8:	08025645 	.word	0x08025645

080250ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80250ac:	b480      	push	{r7}
 80250ae:	b095      	sub	sp, #84	@ 0x54
 80250b0:	af00      	add	r7, sp, #0
 80250b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80250b4:	687b      	ldr	r3, [r7, #4]
 80250b6:	681b      	ldr	r3, [r3, #0]
 80250b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80250ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80250bc:	e853 3f00 	ldrex	r3, [r3]
 80250c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80250c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80250c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80250c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80250ca:	687b      	ldr	r3, [r7, #4]
 80250cc:	681b      	ldr	r3, [r3, #0]
 80250ce:	461a      	mov	r2, r3
 80250d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80250d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80250d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80250d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80250d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80250da:	e841 2300 	strex	r3, r2, [r1]
 80250de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80250e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80250e2:	2b00      	cmp	r3, #0
 80250e4:	d1e6      	bne.n	80250b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80250e6:	687b      	ldr	r3, [r7, #4]
 80250e8:	681b      	ldr	r3, [r3, #0]
 80250ea:	3308      	adds	r3, #8
 80250ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80250ee:	6a3b      	ldr	r3, [r7, #32]
 80250f0:	e853 3f00 	ldrex	r3, [r3]
 80250f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80250f6:	69fb      	ldr	r3, [r7, #28]
 80250f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80250fc:	f023 0301 	bic.w	r3, r3, #1
 8025100:	64bb      	str	r3, [r7, #72]	@ 0x48
 8025102:	687b      	ldr	r3, [r7, #4]
 8025104:	681b      	ldr	r3, [r3, #0]
 8025106:	3308      	adds	r3, #8
 8025108:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 802510a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802510c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802510e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8025110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8025112:	e841 2300 	strex	r3, r2, [r1]
 8025116:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8025118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802511a:	2b00      	cmp	r3, #0
 802511c:	d1e3      	bne.n	80250e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802511e:	687b      	ldr	r3, [r7, #4]
 8025120:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8025122:	2b01      	cmp	r3, #1
 8025124:	d118      	bne.n	8025158 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8025126:	687b      	ldr	r3, [r7, #4]
 8025128:	681b      	ldr	r3, [r3, #0]
 802512a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802512c:	68fb      	ldr	r3, [r7, #12]
 802512e:	e853 3f00 	ldrex	r3, [r3]
 8025132:	60bb      	str	r3, [r7, #8]
   return(result);
 8025134:	68bb      	ldr	r3, [r7, #8]
 8025136:	f023 0310 	bic.w	r3, r3, #16
 802513a:	647b      	str	r3, [r7, #68]	@ 0x44
 802513c:	687b      	ldr	r3, [r7, #4]
 802513e:	681b      	ldr	r3, [r3, #0]
 8025140:	461a      	mov	r2, r3
 8025142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8025144:	61bb      	str	r3, [r7, #24]
 8025146:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025148:	6979      	ldr	r1, [r7, #20]
 802514a:	69ba      	ldr	r2, [r7, #24]
 802514c:	e841 2300 	strex	r3, r2, [r1]
 8025150:	613b      	str	r3, [r7, #16]
   return(result);
 8025152:	693b      	ldr	r3, [r7, #16]
 8025154:	2b00      	cmp	r3, #0
 8025156:	d1e6      	bne.n	8025126 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8025158:	687b      	ldr	r3, [r7, #4]
 802515a:	2220      	movs	r2, #32
 802515c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025160:	687b      	ldr	r3, [r7, #4]
 8025162:	2200      	movs	r2, #0
 8025164:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8025166:	687b      	ldr	r3, [r7, #4]
 8025168:	2200      	movs	r2, #0
 802516a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 802516c:	bf00      	nop
 802516e:	3754      	adds	r7, #84	@ 0x54
 8025170:	46bd      	mov	sp, r7
 8025172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025176:	4770      	bx	lr

08025178 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8025178:	b580      	push	{r7, lr}
 802517a:	b084      	sub	sp, #16
 802517c:	af00      	add	r7, sp, #0
 802517e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8025180:	687b      	ldr	r3, [r7, #4]
 8025182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8025184:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8025186:	68fb      	ldr	r3, [r7, #12]
 8025188:	2200      	movs	r2, #0
 802518a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 802518e:	68f8      	ldr	r0, [r7, #12]
 8025190:	f7dc feea 	bl	8001f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8025194:	bf00      	nop
 8025196:	3710      	adds	r7, #16
 8025198:	46bd      	mov	sp, r7
 802519a:	bd80      	pop	{r7, pc}

0802519c <UART_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 802519c:	b580      	push	{r7, lr}
 802519e:	b084      	sub	sp, #16
 80251a0:	af00      	add	r7, sp, #0
 80251a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80251a4:	687b      	ldr	r3, [r7, #4]
 80251a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80251a8:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 80251aa:	68fb      	ldr	r3, [r7, #12]
 80251ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80251ae:	2200      	movs	r2, #0
 80251b0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 80251b2:	68fb      	ldr	r3, [r7, #12]
 80251b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80251b8:	2b00      	cmp	r3, #0
 80251ba:	d005      	beq.n	80251c8 <UART_DMATxAbortCallback+0x2c>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 80251bc:	68fb      	ldr	r3, [r7, #12]
 80251be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80251c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80251c4:	2b00      	cmp	r3, #0
 80251c6:	d12b      	bne.n	8025220 <UART_DMATxAbortCallback+0x84>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 80251c8:	68fb      	ldr	r3, [r7, #12]
 80251ca:	2200      	movs	r2, #0
 80251cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 80251d0:	68fb      	ldr	r3, [r7, #12]
 80251d2:	2200      	movs	r2, #0
 80251d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80251d8:	68fb      	ldr	r3, [r7, #12]
 80251da:	2200      	movs	r2, #0
 80251dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80251e0:	68fb      	ldr	r3, [r7, #12]
 80251e2:	681b      	ldr	r3, [r3, #0]
 80251e4:	220f      	movs	r2, #15
 80251e6:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80251e8:	68fb      	ldr	r3, [r7, #12]
 80251ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80251ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80251f0:	d107      	bne.n	8025202 <UART_DMATxAbortCallback+0x66>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80251f2:	68fb      	ldr	r3, [r7, #12]
 80251f4:	681b      	ldr	r3, [r3, #0]
 80251f6:	699a      	ldr	r2, [r3, #24]
 80251f8:	68fb      	ldr	r3, [r7, #12]
 80251fa:	681b      	ldr	r3, [r3, #0]
 80251fc:	f042 0210 	orr.w	r2, r2, #16
 8025200:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8025202:	68fb      	ldr	r3, [r7, #12]
 8025204:	2220      	movs	r2, #32
 8025206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 802520a:	68fb      	ldr	r3, [r7, #12]
 802520c:	2220      	movs	r2, #32
 802520e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025212:	68fb      	ldr	r3, [r7, #12]
 8025214:	2200      	movs	r2, #0
 8025216:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8025218:	68f8      	ldr	r0, [r7, #12]
 802521a:	f7dc feb5 	bl	8001f88 <HAL_UART_AbortCpltCallback>
 802521e:	e000      	b.n	8025222 <UART_DMATxAbortCallback+0x86>
      return;
 8025220:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8025222:	3710      	adds	r7, #16
 8025224:	46bd      	mov	sp, r7
 8025226:	bd80      	pop	{r7, pc}

08025228 <UART_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8025228:	b580      	push	{r7, lr}
 802522a:	b084      	sub	sp, #16
 802522c:	af00      	add	r7, sp, #0
 802522e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8025230:	687b      	ldr	r3, [r7, #4]
 8025232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8025234:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 8025236:	68fb      	ldr	r3, [r7, #12]
 8025238:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802523c:	2200      	movs	r2, #0
 802523e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 8025240:	68fb      	ldr	r3, [r7, #12]
 8025242:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8025244:	2b00      	cmp	r3, #0
 8025246:	d004      	beq.n	8025252 <UART_DMARxAbortCallback+0x2a>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 8025248:	68fb      	ldr	r3, [r7, #12]
 802524a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 802524c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802524e:	2b00      	cmp	r3, #0
 8025250:	d126      	bne.n	80252a0 <UART_DMARxAbortCallback+0x78>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
 8025252:	68fb      	ldr	r3, [r7, #12]
 8025254:	2200      	movs	r2, #0
 8025256:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 802525a:	68fb      	ldr	r3, [r7, #12]
 802525c:	2200      	movs	r2, #0
 802525e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Reset errorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8025262:	68fb      	ldr	r3, [r7, #12]
 8025264:	2200      	movs	r2, #0
 8025266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 802526a:	68fb      	ldr	r3, [r7, #12]
 802526c:	681b      	ldr	r3, [r3, #0]
 802526e:	220f      	movs	r2, #15
 8025270:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8025272:	68fb      	ldr	r3, [r7, #12]
 8025274:	681b      	ldr	r3, [r3, #0]
 8025276:	699a      	ldr	r2, [r3, #24]
 8025278:	68fb      	ldr	r3, [r7, #12]
 802527a:	681b      	ldr	r3, [r3, #0]
 802527c:	f042 0208 	orr.w	r2, r2, #8
 8025280:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8025282:	68fb      	ldr	r3, [r7, #12]
 8025284:	2220      	movs	r2, #32
 8025286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 802528a:	68fb      	ldr	r3, [r7, #12]
 802528c:	2220      	movs	r2, #32
 802528e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025292:	68fb      	ldr	r3, [r7, #12]
 8025294:	2200      	movs	r2, #0
 8025296:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8025298:	68f8      	ldr	r0, [r7, #12]
 802529a:	f7dc fe75 	bl	8001f88 <HAL_UART_AbortCpltCallback>
 802529e:	e000      	b.n	80252a2 <UART_DMARxAbortCallback+0x7a>
      return;
 80252a0:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80252a2:	3710      	adds	r7, #16
 80252a4:	46bd      	mov	sp, r7
 80252a6:	bd80      	pop	{r7, pc}

080252a8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80252a8:	b480      	push	{r7}
 80252aa:	b08f      	sub	sp, #60	@ 0x3c
 80252ac:	af00      	add	r7, sp, #0
 80252ae:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80252b0:	687b      	ldr	r3, [r7, #4]
 80252b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80252b6:	2b21      	cmp	r3, #33	@ 0x21
 80252b8:	d14c      	bne.n	8025354 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80252ba:	687b      	ldr	r3, [r7, #4]
 80252bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80252c0:	b29b      	uxth	r3, r3
 80252c2:	2b00      	cmp	r3, #0
 80252c4:	d132      	bne.n	802532c <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80252c6:	687b      	ldr	r3, [r7, #4]
 80252c8:	681b      	ldr	r3, [r3, #0]
 80252ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80252cc:	6a3b      	ldr	r3, [r7, #32]
 80252ce:	e853 3f00 	ldrex	r3, [r3]
 80252d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80252d4:	69fb      	ldr	r3, [r7, #28]
 80252d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80252da:	637b      	str	r3, [r7, #52]	@ 0x34
 80252dc:	687b      	ldr	r3, [r7, #4]
 80252de:	681b      	ldr	r3, [r3, #0]
 80252e0:	461a      	mov	r2, r3
 80252e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80252e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80252e6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80252e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80252ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80252ec:	e841 2300 	strex	r3, r2, [r1]
 80252f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80252f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80252f4:	2b00      	cmp	r3, #0
 80252f6:	d1e6      	bne.n	80252c6 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80252f8:	687b      	ldr	r3, [r7, #4]
 80252fa:	681b      	ldr	r3, [r3, #0]
 80252fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80252fe:	68fb      	ldr	r3, [r7, #12]
 8025300:	e853 3f00 	ldrex	r3, [r3]
 8025304:	60bb      	str	r3, [r7, #8]
   return(result);
 8025306:	68bb      	ldr	r3, [r7, #8]
 8025308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 802530c:	633b      	str	r3, [r7, #48]	@ 0x30
 802530e:	687b      	ldr	r3, [r7, #4]
 8025310:	681b      	ldr	r3, [r3, #0]
 8025312:	461a      	mov	r2, r3
 8025314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8025316:	61bb      	str	r3, [r7, #24]
 8025318:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802531a:	6979      	ldr	r1, [r7, #20]
 802531c:	69ba      	ldr	r2, [r7, #24]
 802531e:	e841 2300 	strex	r3, r2, [r1]
 8025322:	613b      	str	r3, [r7, #16]
   return(result);
 8025324:	693b      	ldr	r3, [r7, #16]
 8025326:	2b00      	cmp	r3, #0
 8025328:	d1e6      	bne.n	80252f8 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 802532a:	e013      	b.n	8025354 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 802532c:	687b      	ldr	r3, [r7, #4]
 802532e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8025330:	781a      	ldrb	r2, [r3, #0]
 8025332:	687b      	ldr	r3, [r7, #4]
 8025334:	681b      	ldr	r3, [r3, #0]
 8025336:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8025338:	687b      	ldr	r3, [r7, #4]
 802533a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802533c:	1c5a      	adds	r2, r3, #1
 802533e:	687b      	ldr	r3, [r7, #4]
 8025340:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8025342:	687b      	ldr	r3, [r7, #4]
 8025344:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8025348:	b29b      	uxth	r3, r3
 802534a:	3b01      	subs	r3, #1
 802534c:	b29a      	uxth	r2, r3
 802534e:	687b      	ldr	r3, [r7, #4]
 8025350:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8025354:	bf00      	nop
 8025356:	373c      	adds	r7, #60	@ 0x3c
 8025358:	46bd      	mov	sp, r7
 802535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802535e:	4770      	bx	lr

08025360 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8025360:	b480      	push	{r7}
 8025362:	b091      	sub	sp, #68	@ 0x44
 8025364:	af00      	add	r7, sp, #0
 8025366:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8025368:	687b      	ldr	r3, [r7, #4]
 802536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 802536e:	2b21      	cmp	r3, #33	@ 0x21
 8025370:	d151      	bne.n	8025416 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8025372:	687b      	ldr	r3, [r7, #4]
 8025374:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8025378:	b29b      	uxth	r3, r3
 802537a:	2b00      	cmp	r3, #0
 802537c:	d132      	bne.n	80253e4 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 802537e:	687b      	ldr	r3, [r7, #4]
 8025380:	681b      	ldr	r3, [r3, #0]
 8025382:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025386:	e853 3f00 	ldrex	r3, [r3]
 802538a:	623b      	str	r3, [r7, #32]
   return(result);
 802538c:	6a3b      	ldr	r3, [r7, #32]
 802538e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8025392:	63bb      	str	r3, [r7, #56]	@ 0x38
 8025394:	687b      	ldr	r3, [r7, #4]
 8025396:	681b      	ldr	r3, [r3, #0]
 8025398:	461a      	mov	r2, r3
 802539a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802539c:	633b      	str	r3, [r7, #48]	@ 0x30
 802539e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80253a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80253a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80253a4:	e841 2300 	strex	r3, r2, [r1]
 80253a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80253aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80253ac:	2b00      	cmp	r3, #0
 80253ae:	d1e6      	bne.n	802537e <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80253b0:	687b      	ldr	r3, [r7, #4]
 80253b2:	681b      	ldr	r3, [r3, #0]
 80253b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80253b6:	693b      	ldr	r3, [r7, #16]
 80253b8:	e853 3f00 	ldrex	r3, [r3]
 80253bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80253be:	68fb      	ldr	r3, [r7, #12]
 80253c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80253c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80253c6:	687b      	ldr	r3, [r7, #4]
 80253c8:	681b      	ldr	r3, [r3, #0]
 80253ca:	461a      	mov	r2, r3
 80253cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80253ce:	61fb      	str	r3, [r7, #28]
 80253d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80253d2:	69b9      	ldr	r1, [r7, #24]
 80253d4:	69fa      	ldr	r2, [r7, #28]
 80253d6:	e841 2300 	strex	r3, r2, [r1]
 80253da:	617b      	str	r3, [r7, #20]
   return(result);
 80253dc:	697b      	ldr	r3, [r7, #20]
 80253de:	2b00      	cmp	r3, #0
 80253e0:	d1e6      	bne.n	80253b0 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80253e2:	e018      	b.n	8025416 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80253e4:	687b      	ldr	r3, [r7, #4]
 80253e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80253e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80253ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80253ec:	881b      	ldrh	r3, [r3, #0]
 80253ee:	461a      	mov	r2, r3
 80253f0:	687b      	ldr	r3, [r7, #4]
 80253f2:	681b      	ldr	r3, [r3, #0]
 80253f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80253f8:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80253fa:	687b      	ldr	r3, [r7, #4]
 80253fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80253fe:	1c9a      	adds	r2, r3, #2
 8025400:	687b      	ldr	r3, [r7, #4]
 8025402:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8025404:	687b      	ldr	r3, [r7, #4]
 8025406:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 802540a:	b29b      	uxth	r3, r3
 802540c:	3b01      	subs	r3, #1
 802540e:	b29a      	uxth	r2, r3
 8025410:	687b      	ldr	r3, [r7, #4]
 8025412:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8025416:	bf00      	nop
 8025418:	3744      	adds	r7, #68	@ 0x44
 802541a:	46bd      	mov	sp, r7
 802541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025420:	4770      	bx	lr

08025422 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8025422:	b480      	push	{r7}
 8025424:	b091      	sub	sp, #68	@ 0x44
 8025426:	af00      	add	r7, sp, #0
 8025428:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802542a:	687b      	ldr	r3, [r7, #4]
 802542c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8025430:	2b21      	cmp	r3, #33	@ 0x21
 8025432:	d160      	bne.n	80254f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8025434:	687b      	ldr	r3, [r7, #4]
 8025436:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 802543a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 802543c:	e057      	b.n	80254ee <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 802543e:	687b      	ldr	r3, [r7, #4]
 8025440:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8025444:	b29b      	uxth	r3, r3
 8025446:	2b00      	cmp	r3, #0
 8025448:	d133      	bne.n	80254b2 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 802544a:	687b      	ldr	r3, [r7, #4]
 802544c:	681b      	ldr	r3, [r3, #0]
 802544e:	3308      	adds	r3, #8
 8025450:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025454:	e853 3f00 	ldrex	r3, [r3]
 8025458:	623b      	str	r3, [r7, #32]
   return(result);
 802545a:	6a3b      	ldr	r3, [r7, #32]
 802545c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8025460:	63bb      	str	r3, [r7, #56]	@ 0x38
 8025462:	687b      	ldr	r3, [r7, #4]
 8025464:	681b      	ldr	r3, [r3, #0]
 8025466:	3308      	adds	r3, #8
 8025468:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 802546a:	633a      	str	r2, [r7, #48]	@ 0x30
 802546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802546e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8025470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8025472:	e841 2300 	strex	r3, r2, [r1]
 8025476:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8025478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802547a:	2b00      	cmp	r3, #0
 802547c:	d1e5      	bne.n	802544a <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 802547e:	687b      	ldr	r3, [r7, #4]
 8025480:	681b      	ldr	r3, [r3, #0]
 8025482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025484:	693b      	ldr	r3, [r7, #16]
 8025486:	e853 3f00 	ldrex	r3, [r3]
 802548a:	60fb      	str	r3, [r7, #12]
   return(result);
 802548c:	68fb      	ldr	r3, [r7, #12]
 802548e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025492:	637b      	str	r3, [r7, #52]	@ 0x34
 8025494:	687b      	ldr	r3, [r7, #4]
 8025496:	681b      	ldr	r3, [r3, #0]
 8025498:	461a      	mov	r2, r3
 802549a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802549c:	61fb      	str	r3, [r7, #28]
 802549e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80254a0:	69b9      	ldr	r1, [r7, #24]
 80254a2:	69fa      	ldr	r2, [r7, #28]
 80254a4:	e841 2300 	strex	r3, r2, [r1]
 80254a8:	617b      	str	r3, [r7, #20]
   return(result);
 80254aa:	697b      	ldr	r3, [r7, #20]
 80254ac:	2b00      	cmp	r3, #0
 80254ae:	d1e6      	bne.n	802547e <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80254b0:	e021      	b.n	80254f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80254b2:	687b      	ldr	r3, [r7, #4]
 80254b4:	681b      	ldr	r3, [r3, #0]
 80254b6:	69db      	ldr	r3, [r3, #28]
 80254b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80254bc:	2b00      	cmp	r3, #0
 80254be:	d013      	beq.n	80254e8 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80254c0:	687b      	ldr	r3, [r7, #4]
 80254c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80254c4:	781a      	ldrb	r2, [r3, #0]
 80254c6:	687b      	ldr	r3, [r7, #4]
 80254c8:	681b      	ldr	r3, [r3, #0]
 80254ca:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80254cc:	687b      	ldr	r3, [r7, #4]
 80254ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80254d0:	1c5a      	adds	r2, r3, #1
 80254d2:	687b      	ldr	r3, [r7, #4]
 80254d4:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80254d6:	687b      	ldr	r3, [r7, #4]
 80254d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80254dc:	b29b      	uxth	r3, r3
 80254de:	3b01      	subs	r3, #1
 80254e0:	b29a      	uxth	r2, r3
 80254e2:	687b      	ldr	r3, [r7, #4]
 80254e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80254e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80254ea:	3b01      	subs	r3, #1
 80254ec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80254ee:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80254f0:	2b00      	cmp	r3, #0
 80254f2:	d1a4      	bne.n	802543e <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80254f4:	e7ff      	b.n	80254f6 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80254f6:	bf00      	nop
 80254f8:	3744      	adds	r7, #68	@ 0x44
 80254fa:	46bd      	mov	sp, r7
 80254fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025500:	4770      	bx	lr

08025502 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8025502:	b480      	push	{r7}
 8025504:	b091      	sub	sp, #68	@ 0x44
 8025506:	af00      	add	r7, sp, #0
 8025508:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 802550a:	687b      	ldr	r3, [r7, #4]
 802550c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8025510:	2b21      	cmp	r3, #33	@ 0x21
 8025512:	d165      	bne.n	80255e0 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8025514:	687b      	ldr	r3, [r7, #4]
 8025516:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 802551a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 802551c:	e05c      	b.n	80255d8 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 802551e:	687b      	ldr	r3, [r7, #4]
 8025520:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8025524:	b29b      	uxth	r3, r3
 8025526:	2b00      	cmp	r3, #0
 8025528:	d133      	bne.n	8025592 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 802552a:	687b      	ldr	r3, [r7, #4]
 802552c:	681b      	ldr	r3, [r3, #0]
 802552e:	3308      	adds	r3, #8
 8025530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025532:	6a3b      	ldr	r3, [r7, #32]
 8025534:	e853 3f00 	ldrex	r3, [r3]
 8025538:	61fb      	str	r3, [r7, #28]
   return(result);
 802553a:	69fb      	ldr	r3, [r7, #28]
 802553c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8025540:	637b      	str	r3, [r7, #52]	@ 0x34
 8025542:	687b      	ldr	r3, [r7, #4]
 8025544:	681b      	ldr	r3, [r3, #0]
 8025546:	3308      	adds	r3, #8
 8025548:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 802554a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 802554c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802554e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8025550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8025552:	e841 2300 	strex	r3, r2, [r1]
 8025556:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8025558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802555a:	2b00      	cmp	r3, #0
 802555c:	d1e5      	bne.n	802552a <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 802555e:	687b      	ldr	r3, [r7, #4]
 8025560:	681b      	ldr	r3, [r3, #0]
 8025562:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025564:	68fb      	ldr	r3, [r7, #12]
 8025566:	e853 3f00 	ldrex	r3, [r3]
 802556a:	60bb      	str	r3, [r7, #8]
   return(result);
 802556c:	68bb      	ldr	r3, [r7, #8]
 802556e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025572:	633b      	str	r3, [r7, #48]	@ 0x30
 8025574:	687b      	ldr	r3, [r7, #4]
 8025576:	681b      	ldr	r3, [r3, #0]
 8025578:	461a      	mov	r2, r3
 802557a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 802557c:	61bb      	str	r3, [r7, #24]
 802557e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025580:	6979      	ldr	r1, [r7, #20]
 8025582:	69ba      	ldr	r2, [r7, #24]
 8025584:	e841 2300 	strex	r3, r2, [r1]
 8025588:	613b      	str	r3, [r7, #16]
   return(result);
 802558a:	693b      	ldr	r3, [r7, #16]
 802558c:	2b00      	cmp	r3, #0
 802558e:	d1e6      	bne.n	802555e <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8025590:	e026      	b.n	80255e0 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8025592:	687b      	ldr	r3, [r7, #4]
 8025594:	681b      	ldr	r3, [r3, #0]
 8025596:	69db      	ldr	r3, [r3, #28]
 8025598:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802559c:	2b00      	cmp	r3, #0
 802559e:	d018      	beq.n	80255d2 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80255a0:	687b      	ldr	r3, [r7, #4]
 80255a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80255a4:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80255a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80255a8:	881b      	ldrh	r3, [r3, #0]
 80255aa:	461a      	mov	r2, r3
 80255ac:	687b      	ldr	r3, [r7, #4]
 80255ae:	681b      	ldr	r3, [r3, #0]
 80255b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80255b4:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80255b6:	687b      	ldr	r3, [r7, #4]
 80255b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80255ba:	1c9a      	adds	r2, r3, #2
 80255bc:	687b      	ldr	r3, [r7, #4]
 80255be:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80255c0:	687b      	ldr	r3, [r7, #4]
 80255c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80255c6:	b29b      	uxth	r3, r3
 80255c8:	3b01      	subs	r3, #1
 80255ca:	b29a      	uxth	r2, r3
 80255cc:	687b      	ldr	r3, [r7, #4]
 80255ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80255d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80255d4:	3b01      	subs	r3, #1
 80255d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80255d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80255da:	2b00      	cmp	r3, #0
 80255dc:	d19f      	bne.n	802551e <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80255de:	e7ff      	b.n	80255e0 <UART_TxISR_16BIT_FIFOEN+0xde>
 80255e0:	bf00      	nop
 80255e2:	3744      	adds	r7, #68	@ 0x44
 80255e4:	46bd      	mov	sp, r7
 80255e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80255ea:	4770      	bx	lr

080255ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80255ec:	b580      	push	{r7, lr}
 80255ee:	b088      	sub	sp, #32
 80255f0:	af00      	add	r7, sp, #0
 80255f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80255f4:	687b      	ldr	r3, [r7, #4]
 80255f6:	681b      	ldr	r3, [r3, #0]
 80255f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80255fa:	68fb      	ldr	r3, [r7, #12]
 80255fc:	e853 3f00 	ldrex	r3, [r3]
 8025600:	60bb      	str	r3, [r7, #8]
   return(result);
 8025602:	68bb      	ldr	r3, [r7, #8]
 8025604:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8025608:	61fb      	str	r3, [r7, #28]
 802560a:	687b      	ldr	r3, [r7, #4]
 802560c:	681b      	ldr	r3, [r3, #0]
 802560e:	461a      	mov	r2, r3
 8025610:	69fb      	ldr	r3, [r7, #28]
 8025612:	61bb      	str	r3, [r7, #24]
 8025614:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025616:	6979      	ldr	r1, [r7, #20]
 8025618:	69ba      	ldr	r2, [r7, #24]
 802561a:	e841 2300 	strex	r3, r2, [r1]
 802561e:	613b      	str	r3, [r7, #16]
   return(result);
 8025620:	693b      	ldr	r3, [r7, #16]
 8025622:	2b00      	cmp	r3, #0
 8025624:	d1e6      	bne.n	80255f4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8025626:	687b      	ldr	r3, [r7, #4]
 8025628:	2220      	movs	r2, #32
 802562a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 802562e:	687b      	ldr	r3, [r7, #4]
 8025630:	2200      	movs	r2, #0
 8025632:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8025634:	6878      	ldr	r0, [r7, #4]
 8025636:	f7ff f8a7 	bl	8024788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 802563a:	bf00      	nop
 802563c:	3720      	adds	r7, #32
 802563e:	46bd      	mov	sp, r7
 8025640:	bd80      	pop	{r7, pc}
	...

08025644 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8025644:	b580      	push	{r7, lr}
 8025646:	b09c      	sub	sp, #112	@ 0x70
 8025648:	af00      	add	r7, sp, #0
 802564a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 802564c:	687b      	ldr	r3, [r7, #4]
 802564e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8025652:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8025656:	687b      	ldr	r3, [r7, #4]
 8025658:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 802565c:	2b22      	cmp	r3, #34	@ 0x22
 802565e:	f040 80c3 	bne.w	80257e8 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8025662:	687b      	ldr	r3, [r7, #4]
 8025664:	681b      	ldr	r3, [r3, #0]
 8025666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8025668:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 802566c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8025670:	b2d9      	uxtb	r1, r3
 8025672:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8025676:	b2da      	uxtb	r2, r3
 8025678:	687b      	ldr	r3, [r7, #4]
 802567a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802567c:	400a      	ands	r2, r1
 802567e:	b2d2      	uxtb	r2, r2
 8025680:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8025682:	687b      	ldr	r3, [r7, #4]
 8025684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025686:	1c5a      	adds	r2, r3, #1
 8025688:	687b      	ldr	r3, [r7, #4]
 802568a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 802568c:	687b      	ldr	r3, [r7, #4]
 802568e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025692:	b29b      	uxth	r3, r3
 8025694:	3b01      	subs	r3, #1
 8025696:	b29a      	uxth	r2, r3
 8025698:	687b      	ldr	r3, [r7, #4]
 802569a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 802569e:	687b      	ldr	r3, [r7, #4]
 80256a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80256a4:	b29b      	uxth	r3, r3
 80256a6:	2b00      	cmp	r3, #0
 80256a8:	f040 80a6 	bne.w	80257f8 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80256ac:	687b      	ldr	r3, [r7, #4]
 80256ae:	681b      	ldr	r3, [r3, #0]
 80256b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80256b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80256b4:	e853 3f00 	ldrex	r3, [r3]
 80256b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80256ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80256bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80256c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80256c2:	687b      	ldr	r3, [r7, #4]
 80256c4:	681b      	ldr	r3, [r3, #0]
 80256c6:	461a      	mov	r2, r3
 80256c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80256ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80256cc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80256ce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80256d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80256d2:	e841 2300 	strex	r3, r2, [r1]
 80256d6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80256d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80256da:	2b00      	cmp	r3, #0
 80256dc:	d1e6      	bne.n	80256ac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80256de:	687b      	ldr	r3, [r7, #4]
 80256e0:	681b      	ldr	r3, [r3, #0]
 80256e2:	3308      	adds	r3, #8
 80256e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80256e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80256e8:	e853 3f00 	ldrex	r3, [r3]
 80256ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80256ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80256f0:	f023 0301 	bic.w	r3, r3, #1
 80256f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80256f6:	687b      	ldr	r3, [r7, #4]
 80256f8:	681b      	ldr	r3, [r3, #0]
 80256fa:	3308      	adds	r3, #8
 80256fc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80256fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8025700:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025702:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8025704:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8025706:	e841 2300 	strex	r3, r2, [r1]
 802570a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 802570c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 802570e:	2b00      	cmp	r3, #0
 8025710:	d1e5      	bne.n	80256de <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8025712:	687b      	ldr	r3, [r7, #4]
 8025714:	2220      	movs	r2, #32
 8025716:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 802571a:	687b      	ldr	r3, [r7, #4]
 802571c:	2200      	movs	r2, #0
 802571e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8025720:	687b      	ldr	r3, [r7, #4]
 8025722:	2200      	movs	r2, #0
 8025724:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8025726:	687b      	ldr	r3, [r7, #4]
 8025728:	681b      	ldr	r3, [r3, #0]
 802572a:	4a35      	ldr	r2, [pc, #212]	@ (8025800 <UART_RxISR_8BIT+0x1bc>)
 802572c:	4293      	cmp	r3, r2
 802572e:	d024      	beq.n	802577a <UART_RxISR_8BIT+0x136>
 8025730:	687b      	ldr	r3, [r7, #4]
 8025732:	681b      	ldr	r3, [r3, #0]
 8025734:	4a33      	ldr	r2, [pc, #204]	@ (8025804 <UART_RxISR_8BIT+0x1c0>)
 8025736:	4293      	cmp	r3, r2
 8025738:	d01f      	beq.n	802577a <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 802573a:	687b      	ldr	r3, [r7, #4]
 802573c:	681b      	ldr	r3, [r3, #0]
 802573e:	685b      	ldr	r3, [r3, #4]
 8025740:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8025744:	2b00      	cmp	r3, #0
 8025746:	d018      	beq.n	802577a <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8025748:	687b      	ldr	r3, [r7, #4]
 802574a:	681b      	ldr	r3, [r3, #0]
 802574c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025750:	e853 3f00 	ldrex	r3, [r3]
 8025754:	623b      	str	r3, [r7, #32]
   return(result);
 8025756:	6a3b      	ldr	r3, [r7, #32]
 8025758:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 802575c:	663b      	str	r3, [r7, #96]	@ 0x60
 802575e:	687b      	ldr	r3, [r7, #4]
 8025760:	681b      	ldr	r3, [r3, #0]
 8025762:	461a      	mov	r2, r3
 8025764:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8025766:	633b      	str	r3, [r7, #48]	@ 0x30
 8025768:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802576a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 802576c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 802576e:	e841 2300 	strex	r3, r2, [r1]
 8025772:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8025774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8025776:	2b00      	cmp	r3, #0
 8025778:	d1e6      	bne.n	8025748 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802577a:	687b      	ldr	r3, [r7, #4]
 802577c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 802577e:	2b01      	cmp	r3, #1
 8025780:	d12e      	bne.n	80257e0 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025782:	687b      	ldr	r3, [r7, #4]
 8025784:	2200      	movs	r2, #0
 8025786:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8025788:	687b      	ldr	r3, [r7, #4]
 802578a:	681b      	ldr	r3, [r3, #0]
 802578c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802578e:	693b      	ldr	r3, [r7, #16]
 8025790:	e853 3f00 	ldrex	r3, [r3]
 8025794:	60fb      	str	r3, [r7, #12]
   return(result);
 8025796:	68fb      	ldr	r3, [r7, #12]
 8025798:	f023 0310 	bic.w	r3, r3, #16
 802579c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 802579e:	687b      	ldr	r3, [r7, #4]
 80257a0:	681b      	ldr	r3, [r3, #0]
 80257a2:	461a      	mov	r2, r3
 80257a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80257a6:	61fb      	str	r3, [r7, #28]
 80257a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80257aa:	69b9      	ldr	r1, [r7, #24]
 80257ac:	69fa      	ldr	r2, [r7, #28]
 80257ae:	e841 2300 	strex	r3, r2, [r1]
 80257b2:	617b      	str	r3, [r7, #20]
   return(result);
 80257b4:	697b      	ldr	r3, [r7, #20]
 80257b6:	2b00      	cmp	r3, #0
 80257b8:	d1e6      	bne.n	8025788 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80257ba:	687b      	ldr	r3, [r7, #4]
 80257bc:	681b      	ldr	r3, [r3, #0]
 80257be:	69db      	ldr	r3, [r3, #28]
 80257c0:	f003 0310 	and.w	r3, r3, #16
 80257c4:	2b10      	cmp	r3, #16
 80257c6:	d103      	bne.n	80257d0 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80257c8:	687b      	ldr	r3, [r7, #4]
 80257ca:	681b      	ldr	r3, [r3, #0]
 80257cc:	2210      	movs	r2, #16
 80257ce:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80257d0:	687b      	ldr	r3, [r7, #4]
 80257d2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80257d6:	4619      	mov	r1, r3
 80257d8:	6878      	ldr	r0, [r7, #4]
 80257da:	f7dc fbf5 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80257de:	e00b      	b.n	80257f8 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 80257e0:	6878      	ldr	r0, [r7, #4]
 80257e2:	f7fe ffdb 	bl	802479c <HAL_UART_RxCpltCallback>
}
 80257e6:	e007      	b.n	80257f8 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80257e8:	687b      	ldr	r3, [r7, #4]
 80257ea:	681b      	ldr	r3, [r3, #0]
 80257ec:	699a      	ldr	r2, [r3, #24]
 80257ee:	687b      	ldr	r3, [r7, #4]
 80257f0:	681b      	ldr	r3, [r3, #0]
 80257f2:	f042 0208 	orr.w	r2, r2, #8
 80257f6:	619a      	str	r2, [r3, #24]
}
 80257f8:	bf00      	nop
 80257fa:	3770      	adds	r7, #112	@ 0x70
 80257fc:	46bd      	mov	sp, r7
 80257fe:	bd80      	pop	{r7, pc}
 8025800:	46002400 	.word	0x46002400
 8025804:	56002400 	.word	0x56002400

08025808 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8025808:	b580      	push	{r7, lr}
 802580a:	b09c      	sub	sp, #112	@ 0x70
 802580c:	af00      	add	r7, sp, #0
 802580e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8025810:	687b      	ldr	r3, [r7, #4]
 8025812:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8025816:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 802581a:	687b      	ldr	r3, [r7, #4]
 802581c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8025820:	2b22      	cmp	r3, #34	@ 0x22
 8025822:	f040 80c3 	bne.w	80259ac <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8025826:	687b      	ldr	r3, [r7, #4]
 8025828:	681b      	ldr	r3, [r3, #0]
 802582a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 802582c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8025830:	687b      	ldr	r3, [r7, #4]
 8025832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025834:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8025836:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 802583a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 802583e:	4013      	ands	r3, r2
 8025840:	b29a      	uxth	r2, r3
 8025842:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8025844:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8025846:	687b      	ldr	r3, [r7, #4]
 8025848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802584a:	1c9a      	adds	r2, r3, #2
 802584c:	687b      	ldr	r3, [r7, #4]
 802584e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8025850:	687b      	ldr	r3, [r7, #4]
 8025852:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025856:	b29b      	uxth	r3, r3
 8025858:	3b01      	subs	r3, #1
 802585a:	b29a      	uxth	r2, r3
 802585c:	687b      	ldr	r3, [r7, #4]
 802585e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8025862:	687b      	ldr	r3, [r7, #4]
 8025864:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025868:	b29b      	uxth	r3, r3
 802586a:	2b00      	cmp	r3, #0
 802586c:	f040 80a6 	bne.w	80259bc <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8025870:	687b      	ldr	r3, [r7, #4]
 8025872:	681b      	ldr	r3, [r3, #0]
 8025874:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025876:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8025878:	e853 3f00 	ldrex	r3, [r3]
 802587c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 802587e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8025880:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8025884:	667b      	str	r3, [r7, #100]	@ 0x64
 8025886:	687b      	ldr	r3, [r7, #4]
 8025888:	681b      	ldr	r3, [r3, #0]
 802588a:	461a      	mov	r2, r3
 802588c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802588e:	657b      	str	r3, [r7, #84]	@ 0x54
 8025890:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025892:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8025894:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8025896:	e841 2300 	strex	r3, r2, [r1]
 802589a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 802589c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 802589e:	2b00      	cmp	r3, #0
 80258a0:	d1e6      	bne.n	8025870 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80258a2:	687b      	ldr	r3, [r7, #4]
 80258a4:	681b      	ldr	r3, [r3, #0]
 80258a6:	3308      	adds	r3, #8
 80258a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80258aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80258ac:	e853 3f00 	ldrex	r3, [r3]
 80258b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80258b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80258b4:	f023 0301 	bic.w	r3, r3, #1
 80258b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80258ba:	687b      	ldr	r3, [r7, #4]
 80258bc:	681b      	ldr	r3, [r3, #0]
 80258be:	3308      	adds	r3, #8
 80258c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80258c2:	643a      	str	r2, [r7, #64]	@ 0x40
 80258c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80258c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80258c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80258ca:	e841 2300 	strex	r3, r2, [r1]
 80258ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80258d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80258d2:	2b00      	cmp	r3, #0
 80258d4:	d1e5      	bne.n	80258a2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80258d6:	687b      	ldr	r3, [r7, #4]
 80258d8:	2220      	movs	r2, #32
 80258da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80258de:	687b      	ldr	r3, [r7, #4]
 80258e0:	2200      	movs	r2, #0
 80258e2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80258e4:	687b      	ldr	r3, [r7, #4]
 80258e6:	2200      	movs	r2, #0
 80258e8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80258ea:	687b      	ldr	r3, [r7, #4]
 80258ec:	681b      	ldr	r3, [r3, #0]
 80258ee:	4a35      	ldr	r2, [pc, #212]	@ (80259c4 <UART_RxISR_16BIT+0x1bc>)
 80258f0:	4293      	cmp	r3, r2
 80258f2:	d024      	beq.n	802593e <UART_RxISR_16BIT+0x136>
 80258f4:	687b      	ldr	r3, [r7, #4]
 80258f6:	681b      	ldr	r3, [r3, #0]
 80258f8:	4a33      	ldr	r2, [pc, #204]	@ (80259c8 <UART_RxISR_16BIT+0x1c0>)
 80258fa:	4293      	cmp	r3, r2
 80258fc:	d01f      	beq.n	802593e <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80258fe:	687b      	ldr	r3, [r7, #4]
 8025900:	681b      	ldr	r3, [r3, #0]
 8025902:	685b      	ldr	r3, [r3, #4]
 8025904:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8025908:	2b00      	cmp	r3, #0
 802590a:	d018      	beq.n	802593e <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 802590c:	687b      	ldr	r3, [r7, #4]
 802590e:	681b      	ldr	r3, [r3, #0]
 8025910:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025912:	6a3b      	ldr	r3, [r7, #32]
 8025914:	e853 3f00 	ldrex	r3, [r3]
 8025918:	61fb      	str	r3, [r7, #28]
   return(result);
 802591a:	69fb      	ldr	r3, [r7, #28]
 802591c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8025920:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8025922:	687b      	ldr	r3, [r7, #4]
 8025924:	681b      	ldr	r3, [r3, #0]
 8025926:	461a      	mov	r2, r3
 8025928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 802592a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 802592c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802592e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8025930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8025932:	e841 2300 	strex	r3, r2, [r1]
 8025936:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8025938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 802593a:	2b00      	cmp	r3, #0
 802593c:	d1e6      	bne.n	802590c <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 802593e:	687b      	ldr	r3, [r7, #4]
 8025940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8025942:	2b01      	cmp	r3, #1
 8025944:	d12e      	bne.n	80259a4 <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025946:	687b      	ldr	r3, [r7, #4]
 8025948:	2200      	movs	r2, #0
 802594a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802594c:	687b      	ldr	r3, [r7, #4]
 802594e:	681b      	ldr	r3, [r3, #0]
 8025950:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025952:	68fb      	ldr	r3, [r7, #12]
 8025954:	e853 3f00 	ldrex	r3, [r3]
 8025958:	60bb      	str	r3, [r7, #8]
   return(result);
 802595a:	68bb      	ldr	r3, [r7, #8]
 802595c:	f023 0310 	bic.w	r3, r3, #16
 8025960:	65bb      	str	r3, [r7, #88]	@ 0x58
 8025962:	687b      	ldr	r3, [r7, #4]
 8025964:	681b      	ldr	r3, [r3, #0]
 8025966:	461a      	mov	r2, r3
 8025968:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802596a:	61bb      	str	r3, [r7, #24]
 802596c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802596e:	6979      	ldr	r1, [r7, #20]
 8025970:	69ba      	ldr	r2, [r7, #24]
 8025972:	e841 2300 	strex	r3, r2, [r1]
 8025976:	613b      	str	r3, [r7, #16]
   return(result);
 8025978:	693b      	ldr	r3, [r7, #16]
 802597a:	2b00      	cmp	r3, #0
 802597c:	d1e6      	bne.n	802594c <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 802597e:	687b      	ldr	r3, [r7, #4]
 8025980:	681b      	ldr	r3, [r3, #0]
 8025982:	69db      	ldr	r3, [r3, #28]
 8025984:	f003 0310 	and.w	r3, r3, #16
 8025988:	2b10      	cmp	r3, #16
 802598a:	d103      	bne.n	8025994 <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 802598c:	687b      	ldr	r3, [r7, #4]
 802598e:	681b      	ldr	r3, [r3, #0]
 8025990:	2210      	movs	r2, #16
 8025992:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8025994:	687b      	ldr	r3, [r7, #4]
 8025996:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 802599a:	4619      	mov	r1, r3
 802599c:	6878      	ldr	r0, [r7, #4]
 802599e:	f7dc fb13 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80259a2:	e00b      	b.n	80259bc <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 80259a4:	6878      	ldr	r0, [r7, #4]
 80259a6:	f7fe fef9 	bl	802479c <HAL_UART_RxCpltCallback>
}
 80259aa:	e007      	b.n	80259bc <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80259ac:	687b      	ldr	r3, [r7, #4]
 80259ae:	681b      	ldr	r3, [r3, #0]
 80259b0:	699a      	ldr	r2, [r3, #24]
 80259b2:	687b      	ldr	r3, [r7, #4]
 80259b4:	681b      	ldr	r3, [r3, #0]
 80259b6:	f042 0208 	orr.w	r2, r2, #8
 80259ba:	619a      	str	r2, [r3, #24]
}
 80259bc:	bf00      	nop
 80259be:	3770      	adds	r7, #112	@ 0x70
 80259c0:	46bd      	mov	sp, r7
 80259c2:	bd80      	pop	{r7, pc}
 80259c4:	46002400 	.word	0x46002400
 80259c8:	56002400 	.word	0x56002400

080259cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80259cc:	b580      	push	{r7, lr}
 80259ce:	b0ac      	sub	sp, #176	@ 0xb0
 80259d0:	af00      	add	r7, sp, #0
 80259d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80259d4:	687b      	ldr	r3, [r7, #4]
 80259d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80259da:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80259de:	687b      	ldr	r3, [r7, #4]
 80259e0:	681b      	ldr	r3, [r3, #0]
 80259e2:	69db      	ldr	r3, [r3, #28]
 80259e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80259e8:	687b      	ldr	r3, [r7, #4]
 80259ea:	681b      	ldr	r3, [r3, #0]
 80259ec:	681b      	ldr	r3, [r3, #0]
 80259ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80259f2:	687b      	ldr	r3, [r7, #4]
 80259f4:	681b      	ldr	r3, [r3, #0]
 80259f6:	689b      	ldr	r3, [r3, #8]
 80259f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80259fc:	687b      	ldr	r3, [r7, #4]
 80259fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8025a02:	2b22      	cmp	r3, #34	@ 0x22
 8025a04:	f040 8188 	bne.w	8025d18 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8025a08:	687b      	ldr	r3, [r7, #4]
 8025a0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8025a0e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8025a12:	e12b      	b.n	8025c6c <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8025a14:	687b      	ldr	r3, [r7, #4]
 8025a16:	681b      	ldr	r3, [r3, #0]
 8025a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8025a1a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8025a1e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8025a22:	b2d9      	uxtb	r1, r3
 8025a24:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8025a28:	b2da      	uxtb	r2, r3
 8025a2a:	687b      	ldr	r3, [r7, #4]
 8025a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025a2e:	400a      	ands	r2, r1
 8025a30:	b2d2      	uxtb	r2, r2
 8025a32:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8025a34:	687b      	ldr	r3, [r7, #4]
 8025a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025a38:	1c5a      	adds	r2, r3, #1
 8025a3a:	687b      	ldr	r3, [r7, #4]
 8025a3c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8025a3e:	687b      	ldr	r3, [r7, #4]
 8025a40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025a44:	b29b      	uxth	r3, r3
 8025a46:	3b01      	subs	r3, #1
 8025a48:	b29a      	uxth	r2, r3
 8025a4a:	687b      	ldr	r3, [r7, #4]
 8025a4c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8025a50:	687b      	ldr	r3, [r7, #4]
 8025a52:	681b      	ldr	r3, [r3, #0]
 8025a54:	69db      	ldr	r3, [r3, #28]
 8025a56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8025a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025a5e:	f003 0307 	and.w	r3, r3, #7
 8025a62:	2b00      	cmp	r3, #0
 8025a64:	d053      	beq.n	8025b0e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8025a66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025a6a:	f003 0301 	and.w	r3, r3, #1
 8025a6e:	2b00      	cmp	r3, #0
 8025a70:	d011      	beq.n	8025a96 <UART_RxISR_8BIT_FIFOEN+0xca>
 8025a72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8025a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8025a7a:	2b00      	cmp	r3, #0
 8025a7c:	d00b      	beq.n	8025a96 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8025a7e:	687b      	ldr	r3, [r7, #4]
 8025a80:	681b      	ldr	r3, [r3, #0]
 8025a82:	2201      	movs	r2, #1
 8025a84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8025a86:	687b      	ldr	r3, [r7, #4]
 8025a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025a8c:	f043 0201 	orr.w	r2, r3, #1
 8025a90:	687b      	ldr	r3, [r7, #4]
 8025a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8025a96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025a9a:	f003 0302 	and.w	r3, r3, #2
 8025a9e:	2b00      	cmp	r3, #0
 8025aa0:	d011      	beq.n	8025ac6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8025aa2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8025aa6:	f003 0301 	and.w	r3, r3, #1
 8025aaa:	2b00      	cmp	r3, #0
 8025aac:	d00b      	beq.n	8025ac6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8025aae:	687b      	ldr	r3, [r7, #4]
 8025ab0:	681b      	ldr	r3, [r3, #0]
 8025ab2:	2202      	movs	r2, #2
 8025ab4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8025ab6:	687b      	ldr	r3, [r7, #4]
 8025ab8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025abc:	f043 0204 	orr.w	r2, r3, #4
 8025ac0:	687b      	ldr	r3, [r7, #4]
 8025ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8025ac6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025aca:	f003 0304 	and.w	r3, r3, #4
 8025ace:	2b00      	cmp	r3, #0
 8025ad0:	d011      	beq.n	8025af6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8025ad2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8025ad6:	f003 0301 	and.w	r3, r3, #1
 8025ada:	2b00      	cmp	r3, #0
 8025adc:	d00b      	beq.n	8025af6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8025ade:	687b      	ldr	r3, [r7, #4]
 8025ae0:	681b      	ldr	r3, [r3, #0]
 8025ae2:	2204      	movs	r2, #4
 8025ae4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8025ae6:	687b      	ldr	r3, [r7, #4]
 8025ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025aec:	f043 0202 	orr.w	r2, r3, #2
 8025af0:	687b      	ldr	r3, [r7, #4]
 8025af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8025af6:	687b      	ldr	r3, [r7, #4]
 8025af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025afc:	2b00      	cmp	r3, #0
 8025afe:	d006      	beq.n	8025b0e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8025b00:	6878      	ldr	r0, [r7, #4]
 8025b02:	f7dc fa31 	bl	8001f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8025b06:	687b      	ldr	r3, [r7, #4]
 8025b08:	2200      	movs	r2, #0
 8025b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8025b0e:	687b      	ldr	r3, [r7, #4]
 8025b10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025b14:	b29b      	uxth	r3, r3
 8025b16:	2b00      	cmp	r3, #0
 8025b18:	f040 80a8 	bne.w	8025c6c <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8025b1c:	687b      	ldr	r3, [r7, #4]
 8025b1e:	681b      	ldr	r3, [r3, #0]
 8025b20:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025b22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8025b24:	e853 3f00 	ldrex	r3, [r3]
 8025b28:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8025b2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8025b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8025b30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8025b34:	687b      	ldr	r3, [r7, #4]
 8025b36:	681b      	ldr	r3, [r3, #0]
 8025b38:	461a      	mov	r2, r3
 8025b3a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8025b3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8025b40:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025b42:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8025b44:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8025b46:	e841 2300 	strex	r3, r2, [r1]
 8025b4a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8025b4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8025b4e:	2b00      	cmp	r3, #0
 8025b50:	d1e4      	bne.n	8025b1c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8025b52:	687b      	ldr	r3, [r7, #4]
 8025b54:	681b      	ldr	r3, [r3, #0]
 8025b56:	3308      	adds	r3, #8
 8025b58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025b5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8025b5c:	e853 3f00 	ldrex	r3, [r3]
 8025b60:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8025b62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8025b64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8025b68:	f023 0301 	bic.w	r3, r3, #1
 8025b6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8025b70:	687b      	ldr	r3, [r7, #4]
 8025b72:	681b      	ldr	r3, [r3, #0]
 8025b74:	3308      	adds	r3, #8
 8025b76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8025b7a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8025b7c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025b7e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8025b80:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8025b82:	e841 2300 	strex	r3, r2, [r1]
 8025b86:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8025b88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8025b8a:	2b00      	cmp	r3, #0
 8025b8c:	d1e1      	bne.n	8025b52 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8025b8e:	687b      	ldr	r3, [r7, #4]
 8025b90:	2220      	movs	r2, #32
 8025b92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8025b96:	687b      	ldr	r3, [r7, #4]
 8025b98:	2200      	movs	r2, #0
 8025b9a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8025b9c:	687b      	ldr	r3, [r7, #4]
 8025b9e:	2200      	movs	r2, #0
 8025ba0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8025ba2:	687b      	ldr	r3, [r7, #4]
 8025ba4:	681b      	ldr	r3, [r3, #0]
 8025ba6:	4a62      	ldr	r2, [pc, #392]	@ (8025d30 <UART_RxISR_8BIT_FIFOEN+0x364>)
 8025ba8:	4293      	cmp	r3, r2
 8025baa:	d026      	beq.n	8025bfa <UART_RxISR_8BIT_FIFOEN+0x22e>
 8025bac:	687b      	ldr	r3, [r7, #4]
 8025bae:	681b      	ldr	r3, [r3, #0]
 8025bb0:	4a60      	ldr	r2, [pc, #384]	@ (8025d34 <UART_RxISR_8BIT_FIFOEN+0x368>)
 8025bb2:	4293      	cmp	r3, r2
 8025bb4:	d021      	beq.n	8025bfa <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8025bb6:	687b      	ldr	r3, [r7, #4]
 8025bb8:	681b      	ldr	r3, [r3, #0]
 8025bba:	685b      	ldr	r3, [r3, #4]
 8025bbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8025bc0:	2b00      	cmp	r3, #0
 8025bc2:	d01a      	beq.n	8025bfa <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8025bc4:	687b      	ldr	r3, [r7, #4]
 8025bc6:	681b      	ldr	r3, [r3, #0]
 8025bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025bca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8025bcc:	e853 3f00 	ldrex	r3, [r3]
 8025bd0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8025bd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8025bd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8025bd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8025bdc:	687b      	ldr	r3, [r7, #4]
 8025bde:	681b      	ldr	r3, [r3, #0]
 8025be0:	461a      	mov	r2, r3
 8025be2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8025be6:	657b      	str	r3, [r7, #84]	@ 0x54
 8025be8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025bea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8025bec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8025bee:	e841 2300 	strex	r3, r2, [r1]
 8025bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8025bf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8025bf6:	2b00      	cmp	r3, #0
 8025bf8:	d1e4      	bne.n	8025bc4 <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8025bfa:	687b      	ldr	r3, [r7, #4]
 8025bfc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8025bfe:	2b01      	cmp	r3, #1
 8025c00:	d130      	bne.n	8025c64 <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025c02:	687b      	ldr	r3, [r7, #4]
 8025c04:	2200      	movs	r2, #0
 8025c06:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8025c08:	687b      	ldr	r3, [r7, #4]
 8025c0a:	681b      	ldr	r3, [r3, #0]
 8025c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025c10:	e853 3f00 	ldrex	r3, [r3]
 8025c14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8025c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8025c18:	f023 0310 	bic.w	r3, r3, #16
 8025c1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8025c20:	687b      	ldr	r3, [r7, #4]
 8025c22:	681b      	ldr	r3, [r3, #0]
 8025c24:	461a      	mov	r2, r3
 8025c26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8025c2a:	643b      	str	r3, [r7, #64]	@ 0x40
 8025c2c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025c2e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8025c30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8025c32:	e841 2300 	strex	r3, r2, [r1]
 8025c36:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8025c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8025c3a:	2b00      	cmp	r3, #0
 8025c3c:	d1e4      	bne.n	8025c08 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8025c3e:	687b      	ldr	r3, [r7, #4]
 8025c40:	681b      	ldr	r3, [r3, #0]
 8025c42:	69db      	ldr	r3, [r3, #28]
 8025c44:	f003 0310 	and.w	r3, r3, #16
 8025c48:	2b10      	cmp	r3, #16
 8025c4a:	d103      	bne.n	8025c54 <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8025c4c:	687b      	ldr	r3, [r7, #4]
 8025c4e:	681b      	ldr	r3, [r3, #0]
 8025c50:	2210      	movs	r2, #16
 8025c52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8025c54:	687b      	ldr	r3, [r7, #4]
 8025c56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8025c5a:	4619      	mov	r1, r3
 8025c5c:	6878      	ldr	r0, [r7, #4]
 8025c5e:	f7dc f9b3 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8025c62:	e00e      	b.n	8025c82 <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 8025c64:	6878      	ldr	r0, [r7, #4]
 8025c66:	f7fe fd99 	bl	802479c <HAL_UART_RxCpltCallback>
        break;
 8025c6a:	e00a      	b.n	8025c82 <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8025c6c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8025c70:	2b00      	cmp	r3, #0
 8025c72:	d006      	beq.n	8025c82 <UART_RxISR_8BIT_FIFOEN+0x2b6>
 8025c74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025c78:	f003 0320 	and.w	r3, r3, #32
 8025c7c:	2b00      	cmp	r3, #0
 8025c7e:	f47f aec9 	bne.w	8025a14 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8025c82:	687b      	ldr	r3, [r7, #4]
 8025c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025c88:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8025c8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8025c90:	2b00      	cmp	r3, #0
 8025c92:	d049      	beq.n	8025d28 <UART_RxISR_8BIT_FIFOEN+0x35c>
 8025c94:	687b      	ldr	r3, [r7, #4]
 8025c96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8025c9a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8025c9e:	429a      	cmp	r2, r3
 8025ca0:	d242      	bcs.n	8025d28 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8025ca2:	687b      	ldr	r3, [r7, #4]
 8025ca4:	681b      	ldr	r3, [r3, #0]
 8025ca6:	3308      	adds	r3, #8
 8025ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025caa:	6a3b      	ldr	r3, [r7, #32]
 8025cac:	e853 3f00 	ldrex	r3, [r3]
 8025cb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8025cb2:	69fb      	ldr	r3, [r7, #28]
 8025cb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8025cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8025cbc:	687b      	ldr	r3, [r7, #4]
 8025cbe:	681b      	ldr	r3, [r3, #0]
 8025cc0:	3308      	adds	r3, #8
 8025cc2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8025cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8025cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8025ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8025cce:	e841 2300 	strex	r3, r2, [r1]
 8025cd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8025cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8025cd6:	2b00      	cmp	r3, #0
 8025cd8:	d1e3      	bne.n	8025ca2 <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8025cda:	687b      	ldr	r3, [r7, #4]
 8025cdc:	4a16      	ldr	r2, [pc, #88]	@ (8025d38 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 8025cde:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8025ce0:	687b      	ldr	r3, [r7, #4]
 8025ce2:	681b      	ldr	r3, [r3, #0]
 8025ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025ce6:	68fb      	ldr	r3, [r7, #12]
 8025ce8:	e853 3f00 	ldrex	r3, [r3]
 8025cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8025cee:	68bb      	ldr	r3, [r7, #8]
 8025cf0:	f043 0320 	orr.w	r3, r3, #32
 8025cf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8025cf8:	687b      	ldr	r3, [r7, #4]
 8025cfa:	681b      	ldr	r3, [r3, #0]
 8025cfc:	461a      	mov	r2, r3
 8025cfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8025d02:	61bb      	str	r3, [r7, #24]
 8025d04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025d06:	6979      	ldr	r1, [r7, #20]
 8025d08:	69ba      	ldr	r2, [r7, #24]
 8025d0a:	e841 2300 	strex	r3, r2, [r1]
 8025d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8025d10:	693b      	ldr	r3, [r7, #16]
 8025d12:	2b00      	cmp	r3, #0
 8025d14:	d1e4      	bne.n	8025ce0 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8025d16:	e007      	b.n	8025d28 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8025d18:	687b      	ldr	r3, [r7, #4]
 8025d1a:	681b      	ldr	r3, [r3, #0]
 8025d1c:	699a      	ldr	r2, [r3, #24]
 8025d1e:	687b      	ldr	r3, [r7, #4]
 8025d20:	681b      	ldr	r3, [r3, #0]
 8025d22:	f042 0208 	orr.w	r2, r2, #8
 8025d26:	619a      	str	r2, [r3, #24]
}
 8025d28:	bf00      	nop
 8025d2a:	37b0      	adds	r7, #176	@ 0xb0
 8025d2c:	46bd      	mov	sp, r7
 8025d2e:	bd80      	pop	{r7, pc}
 8025d30:	46002400 	.word	0x46002400
 8025d34:	56002400 	.word	0x56002400
 8025d38:	08025645 	.word	0x08025645

08025d3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8025d3c:	b580      	push	{r7, lr}
 8025d3e:	b0ae      	sub	sp, #184	@ 0xb8
 8025d40:	af00      	add	r7, sp, #0
 8025d42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8025d44:	687b      	ldr	r3, [r7, #4]
 8025d46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8025d4a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8025d4e:	687b      	ldr	r3, [r7, #4]
 8025d50:	681b      	ldr	r3, [r3, #0]
 8025d52:	69db      	ldr	r3, [r3, #28]
 8025d54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8025d58:	687b      	ldr	r3, [r7, #4]
 8025d5a:	681b      	ldr	r3, [r3, #0]
 8025d5c:	681b      	ldr	r3, [r3, #0]
 8025d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8025d62:	687b      	ldr	r3, [r7, #4]
 8025d64:	681b      	ldr	r3, [r3, #0]
 8025d66:	689b      	ldr	r3, [r3, #8]
 8025d68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8025d6c:	687b      	ldr	r3, [r7, #4]
 8025d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8025d72:	2b22      	cmp	r3, #34	@ 0x22
 8025d74:	f040 818c 	bne.w	8026090 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8025d78:	687b      	ldr	r3, [r7, #4]
 8025d7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8025d7e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8025d82:	e12f      	b.n	8025fe4 <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8025d84:	687b      	ldr	r3, [r7, #4]
 8025d86:	681b      	ldr	r3, [r3, #0]
 8025d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8025d8a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8025d8e:	687b      	ldr	r3, [r7, #4]
 8025d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025d92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8025d96:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8025d9a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8025d9e:	4013      	ands	r3, r2
 8025da0:	b29a      	uxth	r2, r3
 8025da2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8025da6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8025da8:	687b      	ldr	r3, [r7, #4]
 8025daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8025dac:	1c9a      	adds	r2, r3, #2
 8025dae:	687b      	ldr	r3, [r7, #4]
 8025db0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8025db2:	687b      	ldr	r3, [r7, #4]
 8025db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025db8:	b29b      	uxth	r3, r3
 8025dba:	3b01      	subs	r3, #1
 8025dbc:	b29a      	uxth	r2, r3
 8025dbe:	687b      	ldr	r3, [r7, #4]
 8025dc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8025dc4:	687b      	ldr	r3, [r7, #4]
 8025dc6:	681b      	ldr	r3, [r3, #0]
 8025dc8:	69db      	ldr	r3, [r3, #28]
 8025dca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8025dce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8025dd2:	f003 0307 	and.w	r3, r3, #7
 8025dd6:	2b00      	cmp	r3, #0
 8025dd8:	d053      	beq.n	8025e82 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8025dda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8025dde:	f003 0301 	and.w	r3, r3, #1
 8025de2:	2b00      	cmp	r3, #0
 8025de4:	d011      	beq.n	8025e0a <UART_RxISR_16BIT_FIFOEN+0xce>
 8025de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8025dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8025dee:	2b00      	cmp	r3, #0
 8025df0:	d00b      	beq.n	8025e0a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8025df2:	687b      	ldr	r3, [r7, #4]
 8025df4:	681b      	ldr	r3, [r3, #0]
 8025df6:	2201      	movs	r2, #1
 8025df8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8025dfa:	687b      	ldr	r3, [r7, #4]
 8025dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025e00:	f043 0201 	orr.w	r2, r3, #1
 8025e04:	687b      	ldr	r3, [r7, #4]
 8025e06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8025e0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8025e0e:	f003 0302 	and.w	r3, r3, #2
 8025e12:	2b00      	cmp	r3, #0
 8025e14:	d011      	beq.n	8025e3a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8025e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8025e1a:	f003 0301 	and.w	r3, r3, #1
 8025e1e:	2b00      	cmp	r3, #0
 8025e20:	d00b      	beq.n	8025e3a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8025e22:	687b      	ldr	r3, [r7, #4]
 8025e24:	681b      	ldr	r3, [r3, #0]
 8025e26:	2202      	movs	r2, #2
 8025e28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8025e2a:	687b      	ldr	r3, [r7, #4]
 8025e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025e30:	f043 0204 	orr.w	r2, r3, #4
 8025e34:	687b      	ldr	r3, [r7, #4]
 8025e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8025e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8025e3e:	f003 0304 	and.w	r3, r3, #4
 8025e42:	2b00      	cmp	r3, #0
 8025e44:	d011      	beq.n	8025e6a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8025e46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8025e4a:	f003 0301 	and.w	r3, r3, #1
 8025e4e:	2b00      	cmp	r3, #0
 8025e50:	d00b      	beq.n	8025e6a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8025e52:	687b      	ldr	r3, [r7, #4]
 8025e54:	681b      	ldr	r3, [r3, #0]
 8025e56:	2204      	movs	r2, #4
 8025e58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8025e5a:	687b      	ldr	r3, [r7, #4]
 8025e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025e60:	f043 0202 	orr.w	r2, r3, #2
 8025e64:	687b      	ldr	r3, [r7, #4]
 8025e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8025e6a:	687b      	ldr	r3, [r7, #4]
 8025e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8025e70:	2b00      	cmp	r3, #0
 8025e72:	d006      	beq.n	8025e82 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8025e74:	6878      	ldr	r0, [r7, #4]
 8025e76:	f7dc f877 	bl	8001f68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8025e7a:	687b      	ldr	r3, [r7, #4]
 8025e7c:	2200      	movs	r2, #0
 8025e7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8025e82:	687b      	ldr	r3, [r7, #4]
 8025e84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8025e88:	b29b      	uxth	r3, r3
 8025e8a:	2b00      	cmp	r3, #0
 8025e8c:	f040 80aa 	bne.w	8025fe4 <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8025e90:	687b      	ldr	r3, [r7, #4]
 8025e92:	681b      	ldr	r3, [r3, #0]
 8025e94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025e96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8025e98:	e853 3f00 	ldrex	r3, [r3]
 8025e9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8025e9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8025ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8025ea4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8025ea8:	687b      	ldr	r3, [r7, #4]
 8025eaa:	681b      	ldr	r3, [r3, #0]
 8025eac:	461a      	mov	r2, r3
 8025eae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8025eb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8025eb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025eb8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8025eba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8025ebe:	e841 2300 	strex	r3, r2, [r1]
 8025ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8025ec4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8025ec6:	2b00      	cmp	r3, #0
 8025ec8:	d1e2      	bne.n	8025e90 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8025eca:	687b      	ldr	r3, [r7, #4]
 8025ecc:	681b      	ldr	r3, [r3, #0]
 8025ece:	3308      	adds	r3, #8
 8025ed0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025ed2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8025ed4:	e853 3f00 	ldrex	r3, [r3]
 8025ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8025eda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8025edc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8025ee0:	f023 0301 	bic.w	r3, r3, #1
 8025ee4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8025ee8:	687b      	ldr	r3, [r7, #4]
 8025eea:	681b      	ldr	r3, [r3, #0]
 8025eec:	3308      	adds	r3, #8
 8025eee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8025ef2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8025ef4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025ef6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8025ef8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8025efa:	e841 2300 	strex	r3, r2, [r1]
 8025efe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8025f00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8025f02:	2b00      	cmp	r3, #0
 8025f04:	d1e1      	bne.n	8025eca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8025f06:	687b      	ldr	r3, [r7, #4]
 8025f08:	2220      	movs	r2, #32
 8025f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8025f0e:	687b      	ldr	r3, [r7, #4]
 8025f10:	2200      	movs	r2, #0
 8025f12:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8025f14:	687b      	ldr	r3, [r7, #4]
 8025f16:	2200      	movs	r2, #0
 8025f18:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8025f1a:	687b      	ldr	r3, [r7, #4]
 8025f1c:	681b      	ldr	r3, [r3, #0]
 8025f1e:	4a62      	ldr	r2, [pc, #392]	@ (80260a8 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 8025f20:	4293      	cmp	r3, r2
 8025f22:	d026      	beq.n	8025f72 <UART_RxISR_16BIT_FIFOEN+0x236>
 8025f24:	687b      	ldr	r3, [r7, #4]
 8025f26:	681b      	ldr	r3, [r3, #0]
 8025f28:	4a60      	ldr	r2, [pc, #384]	@ (80260ac <UART_RxISR_16BIT_FIFOEN+0x370>)
 8025f2a:	4293      	cmp	r3, r2
 8025f2c:	d021      	beq.n	8025f72 <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8025f2e:	687b      	ldr	r3, [r7, #4]
 8025f30:	681b      	ldr	r3, [r3, #0]
 8025f32:	685b      	ldr	r3, [r3, #4]
 8025f34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8025f38:	2b00      	cmp	r3, #0
 8025f3a:	d01a      	beq.n	8025f72 <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8025f3c:	687b      	ldr	r3, [r7, #4]
 8025f3e:	681b      	ldr	r3, [r3, #0]
 8025f40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025f42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8025f44:	e853 3f00 	ldrex	r3, [r3]
 8025f48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8025f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8025f4c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8025f50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8025f54:	687b      	ldr	r3, [r7, #4]
 8025f56:	681b      	ldr	r3, [r3, #0]
 8025f58:	461a      	mov	r2, r3
 8025f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8025f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8025f60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025f62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8025f64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8025f66:	e841 2300 	strex	r3, r2, [r1]
 8025f6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8025f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8025f6e:	2b00      	cmp	r3, #0
 8025f70:	d1e4      	bne.n	8025f3c <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8025f72:	687b      	ldr	r3, [r7, #4]
 8025f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8025f76:	2b01      	cmp	r3, #1
 8025f78:	d130      	bne.n	8025fdc <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8025f7a:	687b      	ldr	r3, [r7, #4]
 8025f7c:	2200      	movs	r2, #0
 8025f7e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8025f80:	687b      	ldr	r3, [r7, #4]
 8025f82:	681b      	ldr	r3, [r3, #0]
 8025f84:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8025f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8025f88:	e853 3f00 	ldrex	r3, [r3]
 8025f8c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8025f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8025f90:	f023 0310 	bic.w	r3, r3, #16
 8025f94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8025f98:	687b      	ldr	r3, [r7, #4]
 8025f9a:	681b      	ldr	r3, [r3, #0]
 8025f9c:	461a      	mov	r2, r3
 8025f9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8025fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8025fa4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8025fa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8025fa8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8025faa:	e841 2300 	strex	r3, r2, [r1]
 8025fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8025fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8025fb2:	2b00      	cmp	r3, #0
 8025fb4:	d1e4      	bne.n	8025f80 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8025fb6:	687b      	ldr	r3, [r7, #4]
 8025fb8:	681b      	ldr	r3, [r3, #0]
 8025fba:	69db      	ldr	r3, [r3, #28]
 8025fbc:	f003 0310 	and.w	r3, r3, #16
 8025fc0:	2b10      	cmp	r3, #16
 8025fc2:	d103      	bne.n	8025fcc <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8025fc4:	687b      	ldr	r3, [r7, #4]
 8025fc6:	681b      	ldr	r3, [r3, #0]
 8025fc8:	2210      	movs	r2, #16
 8025fca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8025fcc:	687b      	ldr	r3, [r7, #4]
 8025fce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8025fd2:	4619      	mov	r1, r3
 8025fd4:	6878      	ldr	r0, [r7, #4]
 8025fd6:	f7db fff7 	bl	8001fc8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8025fda:	e00e      	b.n	8025ffa <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 8025fdc:	6878      	ldr	r0, [r7, #4]
 8025fde:	f7fe fbdd 	bl	802479c <HAL_UART_RxCpltCallback>
        break;
 8025fe2:	e00a      	b.n	8025ffa <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8025fe4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8025fe8:	2b00      	cmp	r3, #0
 8025fea:	d006      	beq.n	8025ffa <UART_RxISR_16BIT_FIFOEN+0x2be>
 8025fec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8025ff0:	f003 0320 	and.w	r3, r3, #32
 8025ff4:	2b00      	cmp	r3, #0
 8025ff6:	f47f aec5 	bne.w	8025d84 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8025ffa:	687b      	ldr	r3, [r7, #4]
 8025ffc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8026000:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8026004:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8026008:	2b00      	cmp	r3, #0
 802600a:	d049      	beq.n	80260a0 <UART_RxISR_16BIT_FIFOEN+0x364>
 802600c:	687b      	ldr	r3, [r7, #4]
 802600e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8026012:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8026016:	429a      	cmp	r2, r3
 8026018:	d242      	bcs.n	80260a0 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 802601a:	687b      	ldr	r3, [r7, #4]
 802601c:	681b      	ldr	r3, [r3, #0]
 802601e:	3308      	adds	r3, #8
 8026020:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8026022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8026024:	e853 3f00 	ldrex	r3, [r3]
 8026028:	623b      	str	r3, [r7, #32]
   return(result);
 802602a:	6a3b      	ldr	r3, [r7, #32]
 802602c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8026030:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8026034:	687b      	ldr	r3, [r7, #4]
 8026036:	681b      	ldr	r3, [r3, #0]
 8026038:	3308      	adds	r3, #8
 802603a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 802603e:	633a      	str	r2, [r7, #48]	@ 0x30
 8026040:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8026042:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8026044:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8026046:	e841 2300 	strex	r3, r2, [r1]
 802604a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 802604c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 802604e:	2b00      	cmp	r3, #0
 8026050:	d1e3      	bne.n	802601a <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8026052:	687b      	ldr	r3, [r7, #4]
 8026054:	4a16      	ldr	r2, [pc, #88]	@ (80260b0 <UART_RxISR_16BIT_FIFOEN+0x374>)
 8026056:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8026058:	687b      	ldr	r3, [r7, #4]
 802605a:	681b      	ldr	r3, [r3, #0]
 802605c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802605e:	693b      	ldr	r3, [r7, #16]
 8026060:	e853 3f00 	ldrex	r3, [r3]
 8026064:	60fb      	str	r3, [r7, #12]
   return(result);
 8026066:	68fb      	ldr	r3, [r7, #12]
 8026068:	f043 0320 	orr.w	r3, r3, #32
 802606c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8026070:	687b      	ldr	r3, [r7, #4]
 8026072:	681b      	ldr	r3, [r3, #0]
 8026074:	461a      	mov	r2, r3
 8026076:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 802607a:	61fb      	str	r3, [r7, #28]
 802607c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802607e:	69b9      	ldr	r1, [r7, #24]
 8026080:	69fa      	ldr	r2, [r7, #28]
 8026082:	e841 2300 	strex	r3, r2, [r1]
 8026086:	617b      	str	r3, [r7, #20]
   return(result);
 8026088:	697b      	ldr	r3, [r7, #20]
 802608a:	2b00      	cmp	r3, #0
 802608c:	d1e4      	bne.n	8026058 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 802608e:	e007      	b.n	80260a0 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8026090:	687b      	ldr	r3, [r7, #4]
 8026092:	681b      	ldr	r3, [r3, #0]
 8026094:	699a      	ldr	r2, [r3, #24]
 8026096:	687b      	ldr	r3, [r7, #4]
 8026098:	681b      	ldr	r3, [r3, #0]
 802609a:	f042 0208 	orr.w	r2, r2, #8
 802609e:	619a      	str	r2, [r3, #24]
}
 80260a0:	bf00      	nop
 80260a2:	37b8      	adds	r7, #184	@ 0xb8
 80260a4:	46bd      	mov	sp, r7
 80260a6:	bd80      	pop	{r7, pc}
 80260a8:	46002400 	.word	0x46002400
 80260ac:	56002400 	.word	0x56002400
 80260b0:	08025809 	.word	0x08025809

080260b4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80260b4:	b480      	push	{r7}
 80260b6:	b083      	sub	sp, #12
 80260b8:	af00      	add	r7, sp, #0
 80260ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80260bc:	bf00      	nop
 80260be:	370c      	adds	r7, #12
 80260c0:	46bd      	mov	sp, r7
 80260c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80260c6:	4770      	bx	lr

080260c8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80260c8:	b480      	push	{r7}
 80260ca:	b083      	sub	sp, #12
 80260cc:	af00      	add	r7, sp, #0
 80260ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80260d0:	bf00      	nop
 80260d2:	370c      	adds	r7, #12
 80260d4:	46bd      	mov	sp, r7
 80260d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80260da:	4770      	bx	lr

080260dc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80260dc:	b480      	push	{r7}
 80260de:	b085      	sub	sp, #20
 80260e0:	af00      	add	r7, sp, #0
 80260e2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80260e4:	687b      	ldr	r3, [r7, #4]
 80260e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80260ea:	2b01      	cmp	r3, #1
 80260ec:	d101      	bne.n	80260f2 <HAL_UARTEx_DisableFifoMode+0x16>
 80260ee:	2302      	movs	r3, #2
 80260f0:	e027      	b.n	8026142 <HAL_UARTEx_DisableFifoMode+0x66>
 80260f2:	687b      	ldr	r3, [r7, #4]
 80260f4:	2201      	movs	r2, #1
 80260f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80260fa:	687b      	ldr	r3, [r7, #4]
 80260fc:	2224      	movs	r2, #36	@ 0x24
 80260fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8026102:	687b      	ldr	r3, [r7, #4]
 8026104:	681b      	ldr	r3, [r3, #0]
 8026106:	681b      	ldr	r3, [r3, #0]
 8026108:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 802610a:	687b      	ldr	r3, [r7, #4]
 802610c:	681b      	ldr	r3, [r3, #0]
 802610e:	681a      	ldr	r2, [r3, #0]
 8026110:	687b      	ldr	r3, [r7, #4]
 8026112:	681b      	ldr	r3, [r3, #0]
 8026114:	f022 0201 	bic.w	r2, r2, #1
 8026118:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 802611a:	68fb      	ldr	r3, [r7, #12]
 802611c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8026120:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8026122:	687b      	ldr	r3, [r7, #4]
 8026124:	2200      	movs	r2, #0
 8026126:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8026128:	687b      	ldr	r3, [r7, #4]
 802612a:	681b      	ldr	r3, [r3, #0]
 802612c:	68fa      	ldr	r2, [r7, #12]
 802612e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8026130:	687b      	ldr	r3, [r7, #4]
 8026132:	2220      	movs	r2, #32
 8026134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8026138:	687b      	ldr	r3, [r7, #4]
 802613a:	2200      	movs	r2, #0
 802613c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8026140:	2300      	movs	r3, #0
}
 8026142:	4618      	mov	r0, r3
 8026144:	3714      	adds	r7, #20
 8026146:	46bd      	mov	sp, r7
 8026148:	f85d 7b04 	ldr.w	r7, [sp], #4
 802614c:	4770      	bx	lr

0802614e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 802614e:	b580      	push	{r7, lr}
 8026150:	b084      	sub	sp, #16
 8026152:	af00      	add	r7, sp, #0
 8026154:	6078      	str	r0, [r7, #4]
 8026156:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8026158:	687b      	ldr	r3, [r7, #4]
 802615a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 802615e:	2b01      	cmp	r3, #1
 8026160:	d101      	bne.n	8026166 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8026162:	2302      	movs	r3, #2
 8026164:	e02d      	b.n	80261c2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8026166:	687b      	ldr	r3, [r7, #4]
 8026168:	2201      	movs	r2, #1
 802616a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 802616e:	687b      	ldr	r3, [r7, #4]
 8026170:	2224      	movs	r2, #36	@ 0x24
 8026172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8026176:	687b      	ldr	r3, [r7, #4]
 8026178:	681b      	ldr	r3, [r3, #0]
 802617a:	681b      	ldr	r3, [r3, #0]
 802617c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 802617e:	687b      	ldr	r3, [r7, #4]
 8026180:	681b      	ldr	r3, [r3, #0]
 8026182:	681a      	ldr	r2, [r3, #0]
 8026184:	687b      	ldr	r3, [r7, #4]
 8026186:	681b      	ldr	r3, [r3, #0]
 8026188:	f022 0201 	bic.w	r2, r2, #1
 802618c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 802618e:	687b      	ldr	r3, [r7, #4]
 8026190:	681b      	ldr	r3, [r3, #0]
 8026192:	689b      	ldr	r3, [r3, #8]
 8026194:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8026198:	687b      	ldr	r3, [r7, #4]
 802619a:	681b      	ldr	r3, [r3, #0]
 802619c:	683a      	ldr	r2, [r7, #0]
 802619e:	430a      	orrs	r2, r1
 80261a0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80261a2:	6878      	ldr	r0, [r7, #4]
 80261a4:	f000 f8ae 	bl	8026304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80261a8:	687b      	ldr	r3, [r7, #4]
 80261aa:	681b      	ldr	r3, [r3, #0]
 80261ac:	68fa      	ldr	r2, [r7, #12]
 80261ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80261b0:	687b      	ldr	r3, [r7, #4]
 80261b2:	2220      	movs	r2, #32
 80261b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80261b8:	687b      	ldr	r3, [r7, #4]
 80261ba:	2200      	movs	r2, #0
 80261bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80261c0:	2300      	movs	r3, #0
}
 80261c2:	4618      	mov	r0, r3
 80261c4:	3710      	adds	r7, #16
 80261c6:	46bd      	mov	sp, r7
 80261c8:	bd80      	pop	{r7, pc}

080261ca <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80261ca:	b580      	push	{r7, lr}
 80261cc:	b084      	sub	sp, #16
 80261ce:	af00      	add	r7, sp, #0
 80261d0:	6078      	str	r0, [r7, #4]
 80261d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80261d4:	687b      	ldr	r3, [r7, #4]
 80261d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80261da:	2b01      	cmp	r3, #1
 80261dc:	d101      	bne.n	80261e2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80261de:	2302      	movs	r3, #2
 80261e0:	e02d      	b.n	802623e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80261e2:	687b      	ldr	r3, [r7, #4]
 80261e4:	2201      	movs	r2, #1
 80261e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80261ea:	687b      	ldr	r3, [r7, #4]
 80261ec:	2224      	movs	r2, #36	@ 0x24
 80261ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80261f2:	687b      	ldr	r3, [r7, #4]
 80261f4:	681b      	ldr	r3, [r3, #0]
 80261f6:	681b      	ldr	r3, [r3, #0]
 80261f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80261fa:	687b      	ldr	r3, [r7, #4]
 80261fc:	681b      	ldr	r3, [r3, #0]
 80261fe:	681a      	ldr	r2, [r3, #0]
 8026200:	687b      	ldr	r3, [r7, #4]
 8026202:	681b      	ldr	r3, [r3, #0]
 8026204:	f022 0201 	bic.w	r2, r2, #1
 8026208:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 802620a:	687b      	ldr	r3, [r7, #4]
 802620c:	681b      	ldr	r3, [r3, #0]
 802620e:	689b      	ldr	r3, [r3, #8]
 8026210:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8026214:	687b      	ldr	r3, [r7, #4]
 8026216:	681b      	ldr	r3, [r3, #0]
 8026218:	683a      	ldr	r2, [r7, #0]
 802621a:	430a      	orrs	r2, r1
 802621c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 802621e:	6878      	ldr	r0, [r7, #4]
 8026220:	f000 f870 	bl	8026304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8026224:	687b      	ldr	r3, [r7, #4]
 8026226:	681b      	ldr	r3, [r3, #0]
 8026228:	68fa      	ldr	r2, [r7, #12]
 802622a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 802622c:	687b      	ldr	r3, [r7, #4]
 802622e:	2220      	movs	r2, #32
 8026230:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8026234:	687b      	ldr	r3, [r7, #4]
 8026236:	2200      	movs	r2, #0
 8026238:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 802623c:	2300      	movs	r3, #0
}
 802623e:	4618      	mov	r0, r3
 8026240:	3710      	adds	r7, #16
 8026242:	46bd      	mov	sp, r7
 8026244:	bd80      	pop	{r7, pc}

08026246 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8026246:	b580      	push	{r7, lr}
 8026248:	b08c      	sub	sp, #48	@ 0x30
 802624a:	af00      	add	r7, sp, #0
 802624c:	60f8      	str	r0, [r7, #12]
 802624e:	60b9      	str	r1, [r7, #8]
 8026250:	4613      	mov	r3, r2
 8026252:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8026254:	2300      	movs	r3, #0
 8026256:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 802625a:	68fb      	ldr	r3, [r7, #12]
 802625c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8026260:	2b20      	cmp	r3, #32
 8026262:	d14a      	bne.n	80262fa <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 8026264:	68bb      	ldr	r3, [r7, #8]
 8026266:	2b00      	cmp	r3, #0
 8026268:	d002      	beq.n	8026270 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 802626a:	88fb      	ldrh	r3, [r7, #6]
 802626c:	2b00      	cmp	r3, #0
 802626e:	d101      	bne.n	8026274 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8026270:	2301      	movs	r3, #1
 8026272:	e043      	b.n	80262fc <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8026274:	68fb      	ldr	r3, [r7, #12]
 8026276:	681b      	ldr	r3, [r3, #0]
 8026278:	689b      	ldr	r3, [r3, #8]
 802627a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 802627e:	2b40      	cmp	r3, #64	@ 0x40
 8026280:	d107      	bne.n	8026292 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8026282:	68fb      	ldr	r3, [r7, #12]
 8026284:	681b      	ldr	r3, [r3, #0]
 8026286:	689a      	ldr	r2, [r3, #8]
 8026288:	68fb      	ldr	r3, [r7, #12]
 802628a:	681b      	ldr	r3, [r3, #0]
 802628c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8026290:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8026292:	68fb      	ldr	r3, [r7, #12]
 8026294:	2201      	movs	r2, #1
 8026296:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8026298:	68fb      	ldr	r3, [r7, #12]
 802629a:	2200      	movs	r2, #0
 802629c:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 802629e:	88fb      	ldrh	r3, [r7, #6]
 80262a0:	461a      	mov	r2, r3
 80262a2:	68b9      	ldr	r1, [r7, #8]
 80262a4:	68f8      	ldr	r0, [r7, #12]
 80262a6:	f7fe fddf 	bl	8024e68 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80262aa:	68fb      	ldr	r3, [r7, #12]
 80262ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80262ae:	2b01      	cmp	r3, #1
 80262b0:	d11d      	bne.n	80262ee <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80262b2:	68fb      	ldr	r3, [r7, #12]
 80262b4:	681b      	ldr	r3, [r3, #0]
 80262b6:	2210      	movs	r2, #16
 80262b8:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80262ba:	68fb      	ldr	r3, [r7, #12]
 80262bc:	681b      	ldr	r3, [r3, #0]
 80262be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80262c0:	69bb      	ldr	r3, [r7, #24]
 80262c2:	e853 3f00 	ldrex	r3, [r3]
 80262c6:	617b      	str	r3, [r7, #20]
   return(result);
 80262c8:	697b      	ldr	r3, [r7, #20]
 80262ca:	f043 0310 	orr.w	r3, r3, #16
 80262ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80262d0:	68fb      	ldr	r3, [r7, #12]
 80262d2:	681b      	ldr	r3, [r3, #0]
 80262d4:	461a      	mov	r2, r3
 80262d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80262d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80262da:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80262dc:	6a39      	ldr	r1, [r7, #32]
 80262de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80262e0:	e841 2300 	strex	r3, r2, [r1]
 80262e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80262e6:	69fb      	ldr	r3, [r7, #28]
 80262e8:	2b00      	cmp	r3, #0
 80262ea:	d1e6      	bne.n	80262ba <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 80262ec:	e002      	b.n	80262f4 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80262ee:	2301      	movs	r3, #1
 80262f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80262f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80262f8:	e000      	b.n	80262fc <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80262fa:	2302      	movs	r3, #2
  }
}
 80262fc:	4618      	mov	r0, r3
 80262fe:	3730      	adds	r7, #48	@ 0x30
 8026300:	46bd      	mov	sp, r7
 8026302:	bd80      	pop	{r7, pc}

08026304 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8026304:	b480      	push	{r7}
 8026306:	b085      	sub	sp, #20
 8026308:	af00      	add	r7, sp, #0
 802630a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 802630c:	687b      	ldr	r3, [r7, #4]
 802630e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8026310:	2b00      	cmp	r3, #0
 8026312:	d108      	bne.n	8026326 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8026314:	687b      	ldr	r3, [r7, #4]
 8026316:	2201      	movs	r2, #1
 8026318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 802631c:	687b      	ldr	r3, [r7, #4]
 802631e:	2201      	movs	r2, #1
 8026320:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8026324:	e031      	b.n	802638a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8026326:	2308      	movs	r3, #8
 8026328:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 802632a:	2308      	movs	r3, #8
 802632c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 802632e:	687b      	ldr	r3, [r7, #4]
 8026330:	681b      	ldr	r3, [r3, #0]
 8026332:	689b      	ldr	r3, [r3, #8]
 8026334:	0e5b      	lsrs	r3, r3, #25
 8026336:	b2db      	uxtb	r3, r3
 8026338:	f003 0307 	and.w	r3, r3, #7
 802633c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 802633e:	687b      	ldr	r3, [r7, #4]
 8026340:	681b      	ldr	r3, [r3, #0]
 8026342:	689b      	ldr	r3, [r3, #8]
 8026344:	0f5b      	lsrs	r3, r3, #29
 8026346:	b2db      	uxtb	r3, r3
 8026348:	f003 0307 	and.w	r3, r3, #7
 802634c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 802634e:	7bbb      	ldrb	r3, [r7, #14]
 8026350:	7b3a      	ldrb	r2, [r7, #12]
 8026352:	4911      	ldr	r1, [pc, #68]	@ (8026398 <UARTEx_SetNbDataToProcess+0x94>)
 8026354:	5c8a      	ldrb	r2, [r1, r2]
 8026356:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 802635a:	7b3a      	ldrb	r2, [r7, #12]
 802635c:	490f      	ldr	r1, [pc, #60]	@ (802639c <UARTEx_SetNbDataToProcess+0x98>)
 802635e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8026360:	fb93 f3f2 	sdiv	r3, r3, r2
 8026364:	b29a      	uxth	r2, r3
 8026366:	687b      	ldr	r3, [r7, #4]
 8026368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802636c:	7bfb      	ldrb	r3, [r7, #15]
 802636e:	7b7a      	ldrb	r2, [r7, #13]
 8026370:	4909      	ldr	r1, [pc, #36]	@ (8026398 <UARTEx_SetNbDataToProcess+0x94>)
 8026372:	5c8a      	ldrb	r2, [r1, r2]
 8026374:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8026378:	7b7a      	ldrb	r2, [r7, #13]
 802637a:	4908      	ldr	r1, [pc, #32]	@ (802639c <UARTEx_SetNbDataToProcess+0x98>)
 802637c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 802637e:	fb93 f3f2 	sdiv	r3, r3, r2
 8026382:	b29a      	uxth	r2, r3
 8026384:	687b      	ldr	r3, [r7, #4]
 8026386:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 802638a:	bf00      	nop
 802638c:	3714      	adds	r7, #20
 802638e:	46bd      	mov	sp, r7
 8026390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026394:	4770      	bx	lr
 8026396:	bf00      	nop
 8026398:	0802b118 	.word	0x0802b118
 802639c:	0802b120 	.word	0x0802b120

080263a0 <LL_CRC_ResetCRCCalculationUnit>:
  * @rmtoll CR           RESET         LL_CRC_ResetCRCCalculationUnit
  * @param  CRCx CRC Instance
  * @retval None
  */
__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx)
{
 80263a0:	b480      	push	{r7}
 80263a2:	b083      	sub	sp, #12
 80263a4:	af00      	add	r7, sp, #0
 80263a6:	6078      	str	r0, [r7, #4]
  SET_BIT(CRCx->CR, CRC_CR_RESET);
 80263a8:	687b      	ldr	r3, [r7, #4]
 80263aa:	689b      	ldr	r3, [r3, #8]
 80263ac:	f043 0201 	orr.w	r2, r3, #1
 80263b0:	687b      	ldr	r3, [r7, #4]
 80263b2:	609a      	str	r2, [r3, #8]
}
 80263b4:	bf00      	nop
 80263b6:	370c      	adds	r7, #12
 80263b8:	46bd      	mov	sp, r7
 80263ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263be:	4770      	bx	lr

080263c0 <LL_CRC_FeedData32>:
  * @param  CRCx CRC Instance
  * @param  InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData)
{
 80263c0:	b480      	push	{r7}
 80263c2:	b083      	sub	sp, #12
 80263c4:	af00      	add	r7, sp, #0
 80263c6:	6078      	str	r0, [r7, #4]
 80263c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(CRCx->DR, InData);
 80263ca:	687b      	ldr	r3, [r7, #4]
 80263cc:	683a      	ldr	r2, [r7, #0]
 80263ce:	601a      	str	r2, [r3, #0]
}
 80263d0:	bf00      	nop
 80263d2:	370c      	adds	r7, #12
 80263d4:	46bd      	mov	sp, r7
 80263d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263da:	4770      	bx	lr

080263dc <LL_CRC_FeedData16>:
  * @param  CRCx CRC Instance
  * @param  InData 16 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData)
{
 80263dc:	b480      	push	{r7}
 80263de:	b085      	sub	sp, #20
 80263e0:	af00      	add	r7, sp, #0
 80263e2:	6078      	str	r0, [r7, #4]
 80263e4:	460b      	mov	r3, r1
 80263e6:	807b      	strh	r3, [r7, #2]
  __IO uint16_t *pReg;

  pReg = (__IO uint16_t *)(__IO void *)(&CRCx->DR);                             /* Derogation MisraC2012 R.11.5 */
 80263e8:	687b      	ldr	r3, [r7, #4]
 80263ea:	60fb      	str	r3, [r7, #12]
  *pReg = InData;
 80263ec:	68fb      	ldr	r3, [r7, #12]
 80263ee:	887a      	ldrh	r2, [r7, #2]
 80263f0:	801a      	strh	r2, [r3, #0]
}
 80263f2:	bf00      	nop
 80263f4:	3714      	adds	r7, #20
 80263f6:	46bd      	mov	sp, r7
 80263f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80263fc:	4770      	bx	lr

080263fe <LL_CRC_ReadData16>:
  * @rmtoll DR           DR            LL_CRC_ReadData16
  * @param  CRCx CRC Instance
  * @retval Current CRC calculation result as stored in CRC_DR register (16 bits).
  */
__STATIC_INLINE uint16_t LL_CRC_ReadData16(const CRC_TypeDef *CRCx)
{
 80263fe:	b480      	push	{r7}
 8026400:	b083      	sub	sp, #12
 8026402:	af00      	add	r7, sp, #0
 8026404:	6078      	str	r0, [r7, #4]
  return (uint16_t)READ_REG(CRCx->DR);
 8026406:	687b      	ldr	r3, [r7, #4]
 8026408:	681b      	ldr	r3, [r3, #0]
 802640a:	b29b      	uxth	r3, r3
}
 802640c:	4618      	mov	r0, r3
 802640e:	370c      	adds	r7, #12
 8026410:	46bd      	mov	sp, r7
 8026412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026416:	4770      	bx	lr

08026418 <EE_Init>:
  * @retval EE_Status
  *           - EE_OK in case of success
  *           - EE error code in case of error
  */
EE_Status EE_Init(EE_Erase_type EraseType)
{
 8026418:	b580      	push	{r7, lr}
 802641a:	b09c      	sub	sp, #112	@ 0x70
 802641c:	af00      	add	r7, sp, #0
 802641e:	4603      	mov	r3, r0
 8026420:	71fb      	strb	r3, [r7, #7]
  EE_State_type pagestatus = STATE_PAGE_INVALID;
 8026422:	2305      	movs	r3, #5
 8026424:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  uint32_t page = 0U, pageaddress = 0U, varidx = 0U,
 8026428:	2300      	movs	r3, #0
 802642a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802642c:	2300      	movs	r3, #0
 802642e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8026430:	2300      	movs	r3, #0
 8026432:	667b      	str	r3, [r7, #100]	@ 0x64
           nbactivepage = 0U, nbactivereceivepage = 0U, nbvalidpage = 0U,
 8026434:	2300      	movs	r3, #0
 8026436:	663b      	str	r3, [r7, #96]	@ 0x60
 8026438:	2300      	movs	r3, #0
 802643a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 802643c:	2300      	movs	r3, #0
 802643e:	65bb      	str	r3, [r7, #88]	@ 0x58
           lastvalidpage = 0U, firstvalidpage = 0U,
 8026440:	2300      	movs	r3, #0
 8026442:	657b      	str	r3, [r7, #84]	@ 0x54
 8026444:	2300      	movs	r3, #0
 8026446:	653b      	str	r3, [r7, #80]	@ 0x50
           recoverytransfer = 0U;
 8026448:	2300      	movs	r3, #0
 802644a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  EE_ELEMENT_TYPE addressvalue = 0U;
 802644c:	f04f 0200 	mov.w	r2, #0
 8026450:	f04f 0300 	mov.w	r3, #0
 8026454:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
#ifdef FLASH_LINES_128B
  uint32_t Address = 0U;
 8026458:	2300      	movs	r3, #0
 802645a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  EE_ELEMENT_TYPE addressvalue2 = 0U;
 802645c:	f04f 0200 	mov.w	r2, #0
 8026460:	f04f 0300 	mov.w	r3, #0
 8026464:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  EE_DATA_TYPE dummy_data[2] = {0, 0};
 8026468:	f04f 0200 	mov.w	r2, #0
 802646c:	f04f 0300 	mov.w	r3, #0
 8026470:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8026474:	f04f 0200 	mov.w	r2, #0
 8026478:	f04f 0300 	mov.w	r3, #0
 802647c:	e9c7 2308 	strd	r2, r3, [r7, #32]
#endif
  EE_State_Reliability pagestate = STATE_RELIABLE;
 8026480:	2300      	movs	r3, #0
 8026482:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

  EE_Status status = EE_OK;
 8026486:	2300      	movs	r3, #0
 8026488:	85fb      	strh	r3, [r7, #46]	@ 0x2e

  /* Check if the configuration is 128-bits bank or 2*64-bits bank */
  if (FI_CheckBankConfig() != EE_OK)
 802648a:	f003 f80b 	bl	80294a4 <FI_CheckBankConfig>
 802648e:	4603      	mov	r3, r0
 8026490:	2b00      	cmp	r3, #0
 8026492:	d002      	beq.n	802649a <EE_Init+0x82>
  {
    return EE_INVALID_BANK_CFG;
 8026494:	230e      	movs	r3, #14
 8026496:	f001 b987 	b.w	80277a8 <EE_Init+0x1390>
  /* Step 1: Read all lines of the flash pages of eeprom emulation to        */
  /*         delete corrupted lines detectable through NMI                   */
  /***************************************************************************/
  /* We set the flag indicating the cleanup phase is operating to 1 */

  CleanupPhase = 1;
 802649a:	4ba2      	ldr	r3, [pc, #648]	@ (8026724 <EE_Init+0x30c>)
 802649c:	2201      	movs	r2, #1
 802649e:	701a      	strb	r2, [r3, #0]
  
#ifndef STM32C031xx
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 80264a0:	4ba1      	ldr	r3, [pc, #644]	@ (8026728 <EE_Init+0x310>)
 80264a2:	681b      	ldr	r3, [r3, #0]
 80264a4:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80264a8:	4ba0      	ldr	r3, [pc, #640]	@ (802672c <EE_Init+0x314>)
 80264aa:	881b      	ldrh	r3, [r3, #0]
 80264ac:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80264b0:	428b      	cmp	r3, r1
 80264b2:	d00b      	beq.n	80264cc <EE_Init+0xb4>
 80264b4:	4b9d      	ldr	r3, [pc, #628]	@ (802672c <EE_Init+0x314>)
 80264b6:	881b      	ldrh	r3, [r3, #0]
 80264b8:	2b00      	cmp	r3, #0
 80264ba:	d004      	beq.n	80264c6 <EE_Init+0xae>
 80264bc:	4b9b      	ldr	r3, [pc, #620]	@ (802672c <EE_Init+0x314>)
 80264be:	881b      	ldrh	r3, [r3, #0]
 80264c0:	029b      	lsls	r3, r3, #10
 80264c2:	085b      	lsrs	r3, r3, #1
 80264c4:	e004      	b.n	80264d0 <EE_Init+0xb8>
 80264c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80264ca:	e001      	b.n	80264d0 <EE_Init+0xb8>
 80264cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80264d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80264d4:	fb01 f303 	mul.w	r3, r1, r3
 80264d8:	1ad3      	subs	r3, r2, r3
 80264da:	0b5b      	lsrs	r3, r3, #13
 80264dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80264de:	e05c      	b.n	802659a <EE_Init+0x182>
  {
    pageaddress = PAGE_ADDRESS(page);
 80264e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80264e2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80264e6:	035a      	lsls	r2, r3, #13
 80264e8:	4b8f      	ldr	r3, [pc, #572]	@ (8026728 <EE_Init+0x310>)
 80264ea:	681b      	ldr	r3, [r3, #0]
 80264ec:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80264f0:	4b8e      	ldr	r3, [pc, #568]	@ (802672c <EE_Init+0x314>)
 80264f2:	881b      	ldrh	r3, [r3, #0]
 80264f4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80264f8:	4283      	cmp	r3, r0
 80264fa:	d00b      	beq.n	8026514 <EE_Init+0xfc>
 80264fc:	4b8b      	ldr	r3, [pc, #556]	@ (802672c <EE_Init+0x314>)
 80264fe:	881b      	ldrh	r3, [r3, #0]
 8026500:	2b00      	cmp	r3, #0
 8026502:	d004      	beq.n	802650e <EE_Init+0xf6>
 8026504:	4b89      	ldr	r3, [pc, #548]	@ (802672c <EE_Init+0x314>)
 8026506:	881b      	ldrh	r3, [r3, #0]
 8026508:	029b      	lsls	r3, r3, #10
 802650a:	085b      	lsrs	r3, r3, #1
 802650c:	e004      	b.n	8026518 <EE_Init+0x100>
 802650e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026512:	e001      	b.n	8026518 <EE_Init+0x100>
 8026514:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026518:	fbb1 f1f3 	udiv	r1, r1, r3
 802651c:	4b83      	ldr	r3, [pc, #524]	@ (802672c <EE_Init+0x314>)
 802651e:	881b      	ldrh	r3, [r3, #0]
 8026520:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026524:	4283      	cmp	r3, r0
 8026526:	d00b      	beq.n	8026540 <EE_Init+0x128>
 8026528:	4b80      	ldr	r3, [pc, #512]	@ (802672c <EE_Init+0x314>)
 802652a:	881b      	ldrh	r3, [r3, #0]
 802652c:	2b00      	cmp	r3, #0
 802652e:	d004      	beq.n	802653a <EE_Init+0x122>
 8026530:	4b7e      	ldr	r3, [pc, #504]	@ (802672c <EE_Init+0x314>)
 8026532:	881b      	ldrh	r3, [r3, #0]
 8026534:	029b      	lsls	r3, r3, #10
 8026536:	085b      	lsrs	r3, r3, #1
 8026538:	e004      	b.n	8026544 <EE_Init+0x12c>
 802653a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802653e:	e001      	b.n	8026544 <EE_Init+0x12c>
 8026540:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026544:	fb01 f303 	mul.w	r3, r1, r3
 8026548:	4413      	add	r3, r2
 802654a:	66bb      	str	r3, [r7, #104]	@ 0x68
    for (varidx = 0U; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 802654c:	2300      	movs	r3, #0
 802654e:	667b      	str	r3, [r7, #100]	@ 0x64
 8026550:	e01c      	b.n	802658c <EE_Init+0x174>
        we save the address read to set its content to 0 in case it triggered an NMI (see NMI_Handler in stm32lxxx_it.c).
        In the rest of the program, we do nothing in case a NMI is triggers by a reading because no NMI should be triggered
        since we have cleanup the EEPROM emulated. By the way, there is still the CRC code associated to each EEPROM line
        that allows to verify its valid state.
      */
      AddressRead = pageaddress + varidx;
 8026552:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8026554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026556:	4413      	add	r3, r2
 8026558:	4a75      	ldr	r2, [pc, #468]	@ (8026730 <EE_Init+0x318>)
 802655a:	6013      	str	r3, [r2, #0]
      addressvalue = (*(__IO EE_ELEMENT_TYPE*)(pageaddress + varidx));
 802655c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 802655e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026560:	4413      	add	r3, r2
 8026562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8026566:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
      
#ifdef FLASH_LINES_128B
      AddressRead = pageaddress + varidx + 8;
 802656a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 802656c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802656e:	4413      	add	r3, r2
 8026570:	3308      	adds	r3, #8
 8026572:	4a6f      	ldr	r2, [pc, #444]	@ (8026730 <EE_Init+0x318>)
 8026574:	6013      	str	r3, [r2, #0]
      addressvalue = (*(__IO EE_ELEMENT_TYPE*)(pageaddress + varidx + 8));
 8026576:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8026578:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802657a:	4413      	add	r3, r2
 802657c:	3308      	adds	r3, #8
 802657e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8026582:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    for (varidx = 0U; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 8026586:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8026588:	3310      	adds	r3, #16
 802658a:	667b      	str	r3, [r7, #100]	@ 0x64
 802658c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802658e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8026592:	d3de      	bcc.n	8026552 <EE_Init+0x13a>
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 8026594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8026596:	3301      	adds	r3, #1
 8026598:	66fb      	str	r3, [r7, #108]	@ 0x6c
 802659a:	4b63      	ldr	r3, [pc, #396]	@ (8026728 <EE_Init+0x310>)
 802659c:	681b      	ldr	r3, [r3, #0]
 802659e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80265a2:	4b62      	ldr	r3, [pc, #392]	@ (802672c <EE_Init+0x314>)
 80265a4:	881b      	ldrh	r3, [r3, #0]
 80265a6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80265aa:	428b      	cmp	r3, r1
 80265ac:	d00b      	beq.n	80265c6 <EE_Init+0x1ae>
 80265ae:	4b5f      	ldr	r3, [pc, #380]	@ (802672c <EE_Init+0x314>)
 80265b0:	881b      	ldrh	r3, [r3, #0]
 80265b2:	2b00      	cmp	r3, #0
 80265b4:	d004      	beq.n	80265c0 <EE_Init+0x1a8>
 80265b6:	4b5d      	ldr	r3, [pc, #372]	@ (802672c <EE_Init+0x314>)
 80265b8:	881b      	ldrh	r3, [r3, #0]
 80265ba:	029b      	lsls	r3, r3, #10
 80265bc:	085b      	lsrs	r3, r3, #1
 80265be:	e004      	b.n	80265ca <EE_Init+0x1b2>
 80265c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80265c4:	e001      	b.n	80265ca <EE_Init+0x1b2>
 80265c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80265ca:	fbb2 f1f3 	udiv	r1, r2, r3
 80265ce:	fb01 f303 	mul.w	r3, r1, r3
 80265d2:	1ad3      	subs	r3, r2, r3
 80265d4:	0b5b      	lsrs	r3, r3, #13
 80265d6:	3306      	adds	r3, #6
 80265d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80265da:	429a      	cmp	r2, r3
 80265dc:	d380      	bcc.n	80264e0 <EE_Init+0xc8>

    }
  }
#ifdef FLASH_LINES_128B
  //If a reset occured when an ECCC was detected but not corrected
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_ECCC))
 80265de:	4b55      	ldr	r3, [pc, #340]	@ (8026734 <EE_Init+0x31c>)
 80265e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80265e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80265e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80265ea:	d109      	bne.n	8026600 <EE_Init+0x1e8>
  {
    
#ifdef STM32H563xx
     Address=(0x8000000|(FLASH->ECCDR & 0x000FFFFF)); //Recovery of address where ECC error occured
#else
     Address=(0x8000000|(FLASH->ECCR & 0x000FFFFF)); //Recovery of address where ECC error occured
 80265ec:	4b51      	ldr	r3, [pc, #324]	@ (8026734 <EE_Init+0x31c>)
 80265ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80265f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80265f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80265f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
     EE_DeleteCorruptedFlashAddress(Address);     //Delete corrupted address  
 80265fa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80265fc:	f001 fb12 	bl	8027c24 <EE_DeleteCorruptedFlashAddress>
  }
#endif
#endif
  /* We set the flag indicating the cleanup phase is operating to 0 because it just ended */
  CleanupPhase = 0;
 8026600:	4b48      	ldr	r3, [pc, #288]	@ (8026724 <EE_Init+0x30c>)
 8026602:	2200      	movs	r2, #0
 8026604:	701a      	strb	r2, [r3, #0]
  /*         present, by setting missing receive page state                  */
  /***************************************************************************/
  /* Check if no active page and no receive page present */
  /* Browse all pages */

  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 8026606:	4b48      	ldr	r3, [pc, #288]	@ (8026728 <EE_Init+0x310>)
 8026608:	681b      	ldr	r3, [r3, #0]
 802660a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802660e:	4b47      	ldr	r3, [pc, #284]	@ (802672c <EE_Init+0x314>)
 8026610:	881b      	ldrh	r3, [r3, #0]
 8026612:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026616:	428b      	cmp	r3, r1
 8026618:	d00b      	beq.n	8026632 <EE_Init+0x21a>
 802661a:	4b44      	ldr	r3, [pc, #272]	@ (802672c <EE_Init+0x314>)
 802661c:	881b      	ldrh	r3, [r3, #0]
 802661e:	2b00      	cmp	r3, #0
 8026620:	d004      	beq.n	802662c <EE_Init+0x214>
 8026622:	4b42      	ldr	r3, [pc, #264]	@ (802672c <EE_Init+0x314>)
 8026624:	881b      	ldrh	r3, [r3, #0]
 8026626:	029b      	lsls	r3, r3, #10
 8026628:	085b      	lsrs	r3, r3, #1
 802662a:	e004      	b.n	8026636 <EE_Init+0x21e>
 802662c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026630:	e001      	b.n	8026636 <EE_Init+0x21e>
 8026632:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026636:	fbb2 f1f3 	udiv	r1, r2, r3
 802663a:	fb01 f303 	mul.w	r3, r1, r3
 802663e:	1ad3      	subs	r3, r2, r3
 8026640:	0b5b      	lsrs	r3, r3, #13
 8026642:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8026644:	e058      	b.n	80266f8 <EE_Init+0x2e0>
  {
    pageaddress = PAGE_ADDRESS(page);
 8026646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8026648:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 802664c:	035a      	lsls	r2, r3, #13
 802664e:	4b36      	ldr	r3, [pc, #216]	@ (8026728 <EE_Init+0x310>)
 8026650:	681b      	ldr	r3, [r3, #0]
 8026652:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026656:	4b35      	ldr	r3, [pc, #212]	@ (802672c <EE_Init+0x314>)
 8026658:	881b      	ldrh	r3, [r3, #0]
 802665a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802665e:	4283      	cmp	r3, r0
 8026660:	d00b      	beq.n	802667a <EE_Init+0x262>
 8026662:	4b32      	ldr	r3, [pc, #200]	@ (802672c <EE_Init+0x314>)
 8026664:	881b      	ldrh	r3, [r3, #0]
 8026666:	2b00      	cmp	r3, #0
 8026668:	d004      	beq.n	8026674 <EE_Init+0x25c>
 802666a:	4b30      	ldr	r3, [pc, #192]	@ (802672c <EE_Init+0x314>)
 802666c:	881b      	ldrh	r3, [r3, #0]
 802666e:	029b      	lsls	r3, r3, #10
 8026670:	085b      	lsrs	r3, r3, #1
 8026672:	e004      	b.n	802667e <EE_Init+0x266>
 8026674:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026678:	e001      	b.n	802667e <EE_Init+0x266>
 802667a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802667e:	fbb1 f1f3 	udiv	r1, r1, r3
 8026682:	4b2a      	ldr	r3, [pc, #168]	@ (802672c <EE_Init+0x314>)
 8026684:	881b      	ldrh	r3, [r3, #0]
 8026686:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802668a:	4283      	cmp	r3, r0
 802668c:	d00b      	beq.n	80266a6 <EE_Init+0x28e>
 802668e:	4b27      	ldr	r3, [pc, #156]	@ (802672c <EE_Init+0x314>)
 8026690:	881b      	ldrh	r3, [r3, #0]
 8026692:	2b00      	cmp	r3, #0
 8026694:	d004      	beq.n	80266a0 <EE_Init+0x288>
 8026696:	4b25      	ldr	r3, [pc, #148]	@ (802672c <EE_Init+0x314>)
 8026698:	881b      	ldrh	r3, [r3, #0]
 802669a:	029b      	lsls	r3, r3, #10
 802669c:	085b      	lsrs	r3, r3, #1
 802669e:	e004      	b.n	80266aa <EE_Init+0x292>
 80266a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80266a4:	e001      	b.n	80266aa <EE_Init+0x292>
 80266a6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80266aa:	fb01 f303 	mul.w	r3, r1, r3
 80266ae:	4413      	add	r3, r2
 80266b0:	66bb      	str	r3, [r7, #104]	@ 0x68
    pagestatus = GetPageState(pageaddress);
 80266b2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80266b4:	f002 fc9c 	bl	8028ff0 <GetPageState>
 80266b8:	4603      	mov	r3, r0
 80266ba:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    /* Search for active and receive page */
    if ((pagestatus == STATE_PAGE_ACTIVE) || (pagestatus == STATE_PAGE_RECEIVE))
 80266be:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80266c2:	2b02      	cmp	r3, #2
 80266c4:	d003      	beq.n	80266ce <EE_Init+0x2b6>
 80266c6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80266ca:	2b01      	cmp	r3, #1
 80266cc:	d103      	bne.n	80266d6 <EE_Init+0x2be>
    {
      nbactivereceivepage++;
 80266ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80266d0:	3301      	adds	r3, #1
 80266d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80266d4:	e00d      	b.n	80266f2 <EE_Init+0x2da>
    }
    /* Keep index of first valid page, and last valid page */
    else if (pagestatus == STATE_PAGE_VALID)
 80266d6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80266da:	2b03      	cmp	r3, #3
 80266dc:	d109      	bne.n	80266f2 <EE_Init+0x2da>
    {
      if (nbvalidpage == 0U)
 80266de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80266e0:	2b00      	cmp	r3, #0
 80266e2:	d101      	bne.n	80266e8 <EE_Init+0x2d0>
      {
        firstvalidpage = page;
 80266e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80266e6:	653b      	str	r3, [r7, #80]	@ 0x50
      }
      lastvalidpage = page;
 80266e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80266ea:	657b      	str	r3, [r7, #84]	@ 0x54
      nbvalidpage++;
 80266ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80266ee:	3301      	adds	r3, #1
 80266f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 80266f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80266f4:	3301      	adds	r3, #1
 80266f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80266f8:	4b0b      	ldr	r3, [pc, #44]	@ (8026728 <EE_Init+0x310>)
 80266fa:	681b      	ldr	r3, [r3, #0]
 80266fc:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026700:	4b0a      	ldr	r3, [pc, #40]	@ (802672c <EE_Init+0x314>)
 8026702:	881b      	ldrh	r3, [r3, #0]
 8026704:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026708:	428b      	cmp	r3, r1
 802670a:	d015      	beq.n	8026738 <EE_Init+0x320>
 802670c:	4b07      	ldr	r3, [pc, #28]	@ (802672c <EE_Init+0x314>)
 802670e:	881b      	ldrh	r3, [r3, #0]
 8026710:	2b00      	cmp	r3, #0
 8026712:	d004      	beq.n	802671e <EE_Init+0x306>
 8026714:	4b05      	ldr	r3, [pc, #20]	@ (802672c <EE_Init+0x314>)
 8026716:	881b      	ldrh	r3, [r3, #0]
 8026718:	029b      	lsls	r3, r3, #10
 802671a:	085b      	lsrs	r3, r3, #1
 802671c:	e00e      	b.n	802673c <EE_Init+0x324>
 802671e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026722:	e00b      	b.n	802673c <EE_Init+0x324>
 8026724:	200095d0 	.word	0x200095d0
 8026728:	20001a7c 	.word	0x20001a7c
 802672c:	0bfa07a0 	.word	0x0bfa07a0
 8026730:	200095cc 	.word	0x200095cc
 8026734:	40022000 	.word	0x40022000
 8026738:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802673c:	fbb2 f1f3 	udiv	r1, r2, r3
 8026740:	fb01 f303 	mul.w	r3, r1, r3
 8026744:	1ad3      	subs	r3, r2, r3
 8026746:	0b5b      	lsrs	r3, r3, #13
 8026748:	3306      	adds	r3, #6
 802674a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 802674c:	429a      	cmp	r2, r3
 802674e:	f4ff af7a 	bcc.w	8026646 <EE_Init+0x22e>
    }
  }

  /* Check if no active and no receive page have been detected */
  if (nbactivereceivepage == 0U)
 8026752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8026754:	2b00      	cmp	r3, #0
 8026756:	f040 80e0 	bne.w	802691a <EE_Init+0x502>
  {
    /* Check if valid pages have been detected */
    if (nbvalidpage > 0U)
 802675a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 802675c:	2b00      	cmp	r3, #0
 802675e:	f000 80d6 	beq.w	802690e <EE_Init+0x4f6>
    {
      /* Check state of page just before first valid page.
      If it is erasing page, then page after last valid page shall be set
      to receiving state */
      if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(firstvalidpage))) == STATE_PAGE_ERASING)
 8026762:	4ba9      	ldr	r3, [pc, #676]	@ (8026a08 <EE_Init+0x5f0>)
 8026764:	681b      	ldr	r3, [r3, #0]
 8026766:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802676a:	4ba8      	ldr	r3, [pc, #672]	@ (8026a0c <EE_Init+0x5f4>)
 802676c:	881b      	ldrh	r3, [r3, #0]
 802676e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026772:	428b      	cmp	r3, r1
 8026774:	d00b      	beq.n	802678e <EE_Init+0x376>
 8026776:	4ba5      	ldr	r3, [pc, #660]	@ (8026a0c <EE_Init+0x5f4>)
 8026778:	881b      	ldrh	r3, [r3, #0]
 802677a:	2b00      	cmp	r3, #0
 802677c:	d004      	beq.n	8026788 <EE_Init+0x370>
 802677e:	4ba3      	ldr	r3, [pc, #652]	@ (8026a0c <EE_Init+0x5f4>)
 8026780:	881b      	ldrh	r3, [r3, #0]
 8026782:	029b      	lsls	r3, r3, #10
 8026784:	085b      	lsrs	r3, r3, #1
 8026786:	e004      	b.n	8026792 <EE_Init+0x37a>
 8026788:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802678c:	e001      	b.n	8026792 <EE_Init+0x37a>
 802678e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026792:	fbb2 f1f3 	udiv	r1, r2, r3
 8026796:	fb01 f303 	mul.w	r3, r1, r3
 802679a:	1ad3      	subs	r3, r2, r3
 802679c:	0b5b      	lsrs	r3, r3, #13
 802679e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80267a0:	1ad3      	subs	r3, r2, r3
 80267a2:	1d59      	adds	r1, r3, #5
 80267a4:	4b9a      	ldr	r3, [pc, #616]	@ (8026a10 <EE_Init+0x5f8>)
 80267a6:	fba3 2301 	umull	r2, r3, r3, r1
 80267aa:	089a      	lsrs	r2, r3, #2
 80267ac:	4613      	mov	r3, r2
 80267ae:	005b      	lsls	r3, r3, #1
 80267b0:	4413      	add	r3, r2
 80267b2:	005b      	lsls	r3, r3, #1
 80267b4:	1aca      	subs	r2, r1, r3
 80267b6:	4b94      	ldr	r3, [pc, #592]	@ (8026a08 <EE_Init+0x5f0>)
 80267b8:	681b      	ldr	r3, [r3, #0]
 80267ba:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80267be:	4b93      	ldr	r3, [pc, #588]	@ (8026a0c <EE_Init+0x5f4>)
 80267c0:	881b      	ldrh	r3, [r3, #0]
 80267c2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80267c6:	4283      	cmp	r3, r0
 80267c8:	d00b      	beq.n	80267e2 <EE_Init+0x3ca>
 80267ca:	4b90      	ldr	r3, [pc, #576]	@ (8026a0c <EE_Init+0x5f4>)
 80267cc:	881b      	ldrh	r3, [r3, #0]
 80267ce:	2b00      	cmp	r3, #0
 80267d0:	d004      	beq.n	80267dc <EE_Init+0x3c4>
 80267d2:	4b8e      	ldr	r3, [pc, #568]	@ (8026a0c <EE_Init+0x5f4>)
 80267d4:	881b      	ldrh	r3, [r3, #0]
 80267d6:	029b      	lsls	r3, r3, #10
 80267d8:	085b      	lsrs	r3, r3, #1
 80267da:	e004      	b.n	80267e6 <EE_Init+0x3ce>
 80267dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80267e0:	e001      	b.n	80267e6 <EE_Init+0x3ce>
 80267e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80267e6:	fbb1 f0f3 	udiv	r0, r1, r3
 80267ea:	fb00 f303 	mul.w	r3, r0, r3
 80267ee:	1acb      	subs	r3, r1, r3
 80267f0:	0b5b      	lsrs	r3, r3, #13
 80267f2:	4413      	add	r3, r2
 80267f4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80267f8:	035a      	lsls	r2, r3, #13
 80267fa:	4b83      	ldr	r3, [pc, #524]	@ (8026a08 <EE_Init+0x5f0>)
 80267fc:	681b      	ldr	r3, [r3, #0]
 80267fe:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026802:	4b82      	ldr	r3, [pc, #520]	@ (8026a0c <EE_Init+0x5f4>)
 8026804:	881b      	ldrh	r3, [r3, #0]
 8026806:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802680a:	4283      	cmp	r3, r0
 802680c:	d00b      	beq.n	8026826 <EE_Init+0x40e>
 802680e:	4b7f      	ldr	r3, [pc, #508]	@ (8026a0c <EE_Init+0x5f4>)
 8026810:	881b      	ldrh	r3, [r3, #0]
 8026812:	2b00      	cmp	r3, #0
 8026814:	d004      	beq.n	8026820 <EE_Init+0x408>
 8026816:	4b7d      	ldr	r3, [pc, #500]	@ (8026a0c <EE_Init+0x5f4>)
 8026818:	881b      	ldrh	r3, [r3, #0]
 802681a:	029b      	lsls	r3, r3, #10
 802681c:	085b      	lsrs	r3, r3, #1
 802681e:	e004      	b.n	802682a <EE_Init+0x412>
 8026820:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026824:	e001      	b.n	802682a <EE_Init+0x412>
 8026826:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802682a:	fbb1 f1f3 	udiv	r1, r1, r3
 802682e:	4b77      	ldr	r3, [pc, #476]	@ (8026a0c <EE_Init+0x5f4>)
 8026830:	881b      	ldrh	r3, [r3, #0]
 8026832:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026836:	4283      	cmp	r3, r0
 8026838:	d00b      	beq.n	8026852 <EE_Init+0x43a>
 802683a:	4b74      	ldr	r3, [pc, #464]	@ (8026a0c <EE_Init+0x5f4>)
 802683c:	881b      	ldrh	r3, [r3, #0]
 802683e:	2b00      	cmp	r3, #0
 8026840:	d004      	beq.n	802684c <EE_Init+0x434>
 8026842:	4b72      	ldr	r3, [pc, #456]	@ (8026a0c <EE_Init+0x5f4>)
 8026844:	881b      	ldrh	r3, [r3, #0]
 8026846:	029b      	lsls	r3, r3, #10
 8026848:	085b      	lsrs	r3, r3, #1
 802684a:	e004      	b.n	8026856 <EE_Init+0x43e>
 802684c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026850:	e001      	b.n	8026856 <EE_Init+0x43e>
 8026852:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026856:	fb01 f303 	mul.w	r3, r1, r3
 802685a:	4413      	add	r3, r2
 802685c:	4618      	mov	r0, r3
 802685e:	f002 fbc7 	bl	8028ff0 <GetPageState>
 8026862:	4603      	mov	r3, r0
 8026864:	2b04      	cmp	r3, #4
 8026866:	d158      	bne.n	802691a <EE_Init+0x502>
      {
        if (SetPageState(FOLLOWING_PAGE(lastvalidpage), STATE_PAGE_RECEIVE) != EE_OK)
 8026868:	4b67      	ldr	r3, [pc, #412]	@ (8026a08 <EE_Init+0x5f0>)
 802686a:	681b      	ldr	r3, [r3, #0]
 802686c:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026870:	4b66      	ldr	r3, [pc, #408]	@ (8026a0c <EE_Init+0x5f4>)
 8026872:	881b      	ldrh	r3, [r3, #0]
 8026874:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026878:	428b      	cmp	r3, r1
 802687a:	d00b      	beq.n	8026894 <EE_Init+0x47c>
 802687c:	4b63      	ldr	r3, [pc, #396]	@ (8026a0c <EE_Init+0x5f4>)
 802687e:	881b      	ldrh	r3, [r3, #0]
 8026880:	2b00      	cmp	r3, #0
 8026882:	d004      	beq.n	802688e <EE_Init+0x476>
 8026884:	4b61      	ldr	r3, [pc, #388]	@ (8026a0c <EE_Init+0x5f4>)
 8026886:	881b      	ldrh	r3, [r3, #0]
 8026888:	029b      	lsls	r3, r3, #10
 802688a:	085b      	lsrs	r3, r3, #1
 802688c:	e004      	b.n	8026898 <EE_Init+0x480>
 802688e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026892:	e001      	b.n	8026898 <EE_Init+0x480>
 8026894:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026898:	fbb2 f1f3 	udiv	r1, r2, r3
 802689c:	fb01 f303 	mul.w	r3, r1, r3
 80268a0:	1ad3      	subs	r3, r2, r3
 80268a2:	0b5b      	lsrs	r3, r3, #13
 80268a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80268a6:	1ad3      	subs	r3, r2, r3
 80268a8:	1c59      	adds	r1, r3, #1
 80268aa:	4b59      	ldr	r3, [pc, #356]	@ (8026a10 <EE_Init+0x5f8>)
 80268ac:	fba3 2301 	umull	r2, r3, r3, r1
 80268b0:	089a      	lsrs	r2, r3, #2
 80268b2:	4613      	mov	r3, r2
 80268b4:	005b      	lsls	r3, r3, #1
 80268b6:	4413      	add	r3, r2
 80268b8:	005b      	lsls	r3, r3, #1
 80268ba:	1aca      	subs	r2, r1, r3
 80268bc:	4b52      	ldr	r3, [pc, #328]	@ (8026a08 <EE_Init+0x5f0>)
 80268be:	681b      	ldr	r3, [r3, #0]
 80268c0:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80268c4:	4b51      	ldr	r3, [pc, #324]	@ (8026a0c <EE_Init+0x5f4>)
 80268c6:	881b      	ldrh	r3, [r3, #0]
 80268c8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80268cc:	4283      	cmp	r3, r0
 80268ce:	d00b      	beq.n	80268e8 <EE_Init+0x4d0>
 80268d0:	4b4e      	ldr	r3, [pc, #312]	@ (8026a0c <EE_Init+0x5f4>)
 80268d2:	881b      	ldrh	r3, [r3, #0]
 80268d4:	2b00      	cmp	r3, #0
 80268d6:	d004      	beq.n	80268e2 <EE_Init+0x4ca>
 80268d8:	4b4c      	ldr	r3, [pc, #304]	@ (8026a0c <EE_Init+0x5f4>)
 80268da:	881b      	ldrh	r3, [r3, #0]
 80268dc:	029b      	lsls	r3, r3, #10
 80268de:	085b      	lsrs	r3, r3, #1
 80268e0:	e004      	b.n	80268ec <EE_Init+0x4d4>
 80268e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80268e6:	e001      	b.n	80268ec <EE_Init+0x4d4>
 80268e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80268ec:	fbb1 f0f3 	udiv	r0, r1, r3
 80268f0:	fb00 f303 	mul.w	r3, r0, r3
 80268f4:	1acb      	subs	r3, r1, r3
 80268f6:	0b5b      	lsrs	r3, r3, #13
 80268f8:	4413      	add	r3, r2
 80268fa:	2101      	movs	r1, #1
 80268fc:	4618      	mov	r0, r3
 80268fe:	f002 fa0f 	bl	8028d20 <SetPageState>
 8026902:	4603      	mov	r3, r0
 8026904:	2b00      	cmp	r3, #0
 8026906:	d008      	beq.n	802691a <EE_Init+0x502>
        {
          return EE_WRITE_ERROR;
 8026908:	2302      	movs	r3, #2
 802690a:	f000 bf4d 	b.w	80277a8 <EE_Init+0x1390>
      }
    }
    /* Format flash pages used for eeprom emulation in case no active, no receive, no valid pages are found */
    else
    {
      return EE_Format(EE_FORCED_ERASE);
 802690e:	2000      	movs	r0, #0
 8026910:	f000 ff56 	bl	80277c0 <EE_Format>
 8026914:	4603      	mov	r3, r0
 8026916:	f000 bf47 	b.w	80277a8 <EE_Init+0x1390>
  /* Step 3: Handle case of reset during transfer, by performing       */
  /*         transfer recovery                                         */
  /*********************************************************************/

  /* Browse all pages */
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 802691a:	4b3b      	ldr	r3, [pc, #236]	@ (8026a08 <EE_Init+0x5f0>)
 802691c:	681b      	ldr	r3, [r3, #0]
 802691e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026922:	4b3a      	ldr	r3, [pc, #232]	@ (8026a0c <EE_Init+0x5f4>)
 8026924:	881b      	ldrh	r3, [r3, #0]
 8026926:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 802692a:	428b      	cmp	r3, r1
 802692c:	d00b      	beq.n	8026946 <EE_Init+0x52e>
 802692e:	4b37      	ldr	r3, [pc, #220]	@ (8026a0c <EE_Init+0x5f4>)
 8026930:	881b      	ldrh	r3, [r3, #0]
 8026932:	2b00      	cmp	r3, #0
 8026934:	d004      	beq.n	8026940 <EE_Init+0x528>
 8026936:	4b35      	ldr	r3, [pc, #212]	@ (8026a0c <EE_Init+0x5f4>)
 8026938:	881b      	ldrh	r3, [r3, #0]
 802693a:	029b      	lsls	r3, r3, #10
 802693c:	085b      	lsrs	r3, r3, #1
 802693e:	e004      	b.n	802694a <EE_Init+0x532>
 8026940:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026944:	e001      	b.n	802694a <EE_Init+0x532>
 8026946:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802694a:	fbb2 f1f3 	udiv	r1, r2, r3
 802694e:	fb01 f303 	mul.w	r3, r1, r3
 8026952:	1ad3      	subs	r3, r2, r3
 8026954:	0b5b      	lsrs	r3, r3, #13
 8026956:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8026958:	e1c5      	b.n	8026ce6 <EE_Init+0x8ce>
  {
    pageaddress = PAGE_ADDRESS(page);
 802695a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802695c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8026960:	035a      	lsls	r2, r3, #13
 8026962:	4b29      	ldr	r3, [pc, #164]	@ (8026a08 <EE_Init+0x5f0>)
 8026964:	681b      	ldr	r3, [r3, #0]
 8026966:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802696a:	4b28      	ldr	r3, [pc, #160]	@ (8026a0c <EE_Init+0x5f4>)
 802696c:	881b      	ldrh	r3, [r3, #0]
 802696e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026972:	4283      	cmp	r3, r0
 8026974:	d00b      	beq.n	802698e <EE_Init+0x576>
 8026976:	4b25      	ldr	r3, [pc, #148]	@ (8026a0c <EE_Init+0x5f4>)
 8026978:	881b      	ldrh	r3, [r3, #0]
 802697a:	2b00      	cmp	r3, #0
 802697c:	d004      	beq.n	8026988 <EE_Init+0x570>
 802697e:	4b23      	ldr	r3, [pc, #140]	@ (8026a0c <EE_Init+0x5f4>)
 8026980:	881b      	ldrh	r3, [r3, #0]
 8026982:	029b      	lsls	r3, r3, #10
 8026984:	085b      	lsrs	r3, r3, #1
 8026986:	e004      	b.n	8026992 <EE_Init+0x57a>
 8026988:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802698c:	e001      	b.n	8026992 <EE_Init+0x57a>
 802698e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026992:	fbb1 f1f3 	udiv	r1, r1, r3
 8026996:	4b1d      	ldr	r3, [pc, #116]	@ (8026a0c <EE_Init+0x5f4>)
 8026998:	881b      	ldrh	r3, [r3, #0]
 802699a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802699e:	4283      	cmp	r3, r0
 80269a0:	d00b      	beq.n	80269ba <EE_Init+0x5a2>
 80269a2:	4b1a      	ldr	r3, [pc, #104]	@ (8026a0c <EE_Init+0x5f4>)
 80269a4:	881b      	ldrh	r3, [r3, #0]
 80269a6:	2b00      	cmp	r3, #0
 80269a8:	d004      	beq.n	80269b4 <EE_Init+0x59c>
 80269aa:	4b18      	ldr	r3, [pc, #96]	@ (8026a0c <EE_Init+0x5f4>)
 80269ac:	881b      	ldrh	r3, [r3, #0]
 80269ae:	029b      	lsls	r3, r3, #10
 80269b0:	085b      	lsrs	r3, r3, #1
 80269b2:	e004      	b.n	80269be <EE_Init+0x5a6>
 80269b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80269b8:	e001      	b.n	80269be <EE_Init+0x5a6>
 80269ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80269be:	fb01 f303 	mul.w	r3, r1, r3
 80269c2:	4413      	add	r3, r2
 80269c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    pagestatus = GetPageState(pageaddress);
 80269c6:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80269c8:	f002 fb12 	bl	8028ff0 <GetPageState>
 80269cc:	4603      	mov	r3, r0
 80269ce:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    /* Check if there is receive page, meaning transfer has been interrupted */
    if (pagestatus == STATE_PAGE_RECEIVE)
 80269d2:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80269d6:	2b01      	cmp	r3, #1
 80269d8:	f040 8182 	bne.w	8026ce0 <EE_Init+0x8c8>
    {
      /* Verify that receive page is a true one, not a corrupted page state */
      /* Check if page is not the first page of a bloc */
      if ((page != START_PAGE) && (page != (uint32_t)(START_PAGE + (PAGES_NUMBER / 2U))))
 80269dc:	4b0a      	ldr	r3, [pc, #40]	@ (8026a08 <EE_Init+0x5f0>)
 80269de:	681b      	ldr	r3, [r3, #0]
 80269e0:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80269e4:	4b09      	ldr	r3, [pc, #36]	@ (8026a0c <EE_Init+0x5f4>)
 80269e6:	881b      	ldrh	r3, [r3, #0]
 80269e8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80269ec:	428b      	cmp	r3, r1
 80269ee:	d011      	beq.n	8026a14 <EE_Init+0x5fc>
 80269f0:	4b06      	ldr	r3, [pc, #24]	@ (8026a0c <EE_Init+0x5f4>)
 80269f2:	881b      	ldrh	r3, [r3, #0]
 80269f4:	2b00      	cmp	r3, #0
 80269f6:	d004      	beq.n	8026a02 <EE_Init+0x5ea>
 80269f8:	4b04      	ldr	r3, [pc, #16]	@ (8026a0c <EE_Init+0x5f4>)
 80269fa:	881b      	ldrh	r3, [r3, #0]
 80269fc:	029b      	lsls	r3, r3, #10
 80269fe:	085b      	lsrs	r3, r3, #1
 8026a00:	e00a      	b.n	8026a18 <EE_Init+0x600>
 8026a02:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026a06:	e007      	b.n	8026a18 <EE_Init+0x600>
 8026a08:	20001a7c 	.word	0x20001a7c
 8026a0c:	0bfa07a0 	.word	0x0bfa07a0
 8026a10:	aaaaaaab 	.word	0xaaaaaaab
 8026a14:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026a18:	fbb2 f1f3 	udiv	r1, r2, r3
 8026a1c:	fb01 f303 	mul.w	r3, r1, r3
 8026a20:	1ad3      	subs	r3, r2, r3
 8026a22:	0b5b      	lsrs	r3, r3, #13
 8026a24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026a26:	429a      	cmp	r2, r3
 8026a28:	f000 80ae 	beq.w	8026b88 <EE_Init+0x770>
 8026a2c:	4ba8      	ldr	r3, [pc, #672]	@ (8026cd0 <EE_Init+0x8b8>)
 8026a2e:	681b      	ldr	r3, [r3, #0]
 8026a30:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026a34:	4ba7      	ldr	r3, [pc, #668]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a36:	881b      	ldrh	r3, [r3, #0]
 8026a38:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026a3c:	428b      	cmp	r3, r1
 8026a3e:	d00b      	beq.n	8026a58 <EE_Init+0x640>
 8026a40:	4ba4      	ldr	r3, [pc, #656]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a42:	881b      	ldrh	r3, [r3, #0]
 8026a44:	2b00      	cmp	r3, #0
 8026a46:	d004      	beq.n	8026a52 <EE_Init+0x63a>
 8026a48:	4ba2      	ldr	r3, [pc, #648]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a4a:	881b      	ldrh	r3, [r3, #0]
 8026a4c:	029b      	lsls	r3, r3, #10
 8026a4e:	085b      	lsrs	r3, r3, #1
 8026a50:	e004      	b.n	8026a5c <EE_Init+0x644>
 8026a52:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026a56:	e001      	b.n	8026a5c <EE_Init+0x644>
 8026a58:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026a5c:	fbb2 f1f3 	udiv	r1, r2, r3
 8026a60:	fb01 f303 	mul.w	r3, r1, r3
 8026a64:	1ad3      	subs	r3, r2, r3
 8026a66:	0b5b      	lsrs	r3, r3, #13
 8026a68:	3303      	adds	r3, #3
 8026a6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026a6c:	429a      	cmp	r2, r3
 8026a6e:	f000 808b 	beq.w	8026b88 <EE_Init+0x770>
      {
        /* Check that previous page is valid state */
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026a72:	4b97      	ldr	r3, [pc, #604]	@ (8026cd0 <EE_Init+0x8b8>)
 8026a74:	681b      	ldr	r3, [r3, #0]
 8026a76:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026a7a:	4b96      	ldr	r3, [pc, #600]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a7c:	881b      	ldrh	r3, [r3, #0]
 8026a7e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026a82:	428b      	cmp	r3, r1
 8026a84:	d00b      	beq.n	8026a9e <EE_Init+0x686>
 8026a86:	4b93      	ldr	r3, [pc, #588]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a88:	881b      	ldrh	r3, [r3, #0]
 8026a8a:	2b00      	cmp	r3, #0
 8026a8c:	d004      	beq.n	8026a98 <EE_Init+0x680>
 8026a8e:	4b91      	ldr	r3, [pc, #580]	@ (8026cd4 <EE_Init+0x8bc>)
 8026a90:	881b      	ldrh	r3, [r3, #0]
 8026a92:	029b      	lsls	r3, r3, #10
 8026a94:	085b      	lsrs	r3, r3, #1
 8026a96:	e004      	b.n	8026aa2 <EE_Init+0x68a>
 8026a98:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026a9c:	e001      	b.n	8026aa2 <EE_Init+0x68a>
 8026a9e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026aa2:	fbb2 f1f3 	udiv	r1, r2, r3
 8026aa6:	fb01 f303 	mul.w	r3, r1, r3
 8026aaa:	1ad3      	subs	r3, r2, r3
 8026aac:	0b5b      	lsrs	r3, r3, #13
 8026aae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026ab0:	1ad3      	subs	r3, r2, r3
 8026ab2:	1d59      	adds	r1, r3, #5
 8026ab4:	4b88      	ldr	r3, [pc, #544]	@ (8026cd8 <EE_Init+0x8c0>)
 8026ab6:	fba3 2301 	umull	r2, r3, r3, r1
 8026aba:	089a      	lsrs	r2, r3, #2
 8026abc:	4613      	mov	r3, r2
 8026abe:	005b      	lsls	r3, r3, #1
 8026ac0:	4413      	add	r3, r2
 8026ac2:	005b      	lsls	r3, r3, #1
 8026ac4:	1aca      	subs	r2, r1, r3
 8026ac6:	4b82      	ldr	r3, [pc, #520]	@ (8026cd0 <EE_Init+0x8b8>)
 8026ac8:	681b      	ldr	r3, [r3, #0]
 8026aca:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026ace:	4b81      	ldr	r3, [pc, #516]	@ (8026cd4 <EE_Init+0x8bc>)
 8026ad0:	881b      	ldrh	r3, [r3, #0]
 8026ad2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026ad6:	4283      	cmp	r3, r0
 8026ad8:	d00b      	beq.n	8026af2 <EE_Init+0x6da>
 8026ada:	4b7e      	ldr	r3, [pc, #504]	@ (8026cd4 <EE_Init+0x8bc>)
 8026adc:	881b      	ldrh	r3, [r3, #0]
 8026ade:	2b00      	cmp	r3, #0
 8026ae0:	d004      	beq.n	8026aec <EE_Init+0x6d4>
 8026ae2:	4b7c      	ldr	r3, [pc, #496]	@ (8026cd4 <EE_Init+0x8bc>)
 8026ae4:	881b      	ldrh	r3, [r3, #0]
 8026ae6:	029b      	lsls	r3, r3, #10
 8026ae8:	085b      	lsrs	r3, r3, #1
 8026aea:	e004      	b.n	8026af6 <EE_Init+0x6de>
 8026aec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026af0:	e001      	b.n	8026af6 <EE_Init+0x6de>
 8026af2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026af6:	fbb1 f0f3 	udiv	r0, r1, r3
 8026afa:	fb00 f303 	mul.w	r3, r0, r3
 8026afe:	1acb      	subs	r3, r1, r3
 8026b00:	0b5b      	lsrs	r3, r3, #13
 8026b02:	4413      	add	r3, r2
 8026b04:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8026b08:	035a      	lsls	r2, r3, #13
 8026b0a:	4b71      	ldr	r3, [pc, #452]	@ (8026cd0 <EE_Init+0x8b8>)
 8026b0c:	681b      	ldr	r3, [r3, #0]
 8026b0e:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026b12:	4b70      	ldr	r3, [pc, #448]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b14:	881b      	ldrh	r3, [r3, #0]
 8026b16:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026b1a:	4283      	cmp	r3, r0
 8026b1c:	d00b      	beq.n	8026b36 <EE_Init+0x71e>
 8026b1e:	4b6d      	ldr	r3, [pc, #436]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b20:	881b      	ldrh	r3, [r3, #0]
 8026b22:	2b00      	cmp	r3, #0
 8026b24:	d004      	beq.n	8026b30 <EE_Init+0x718>
 8026b26:	4b6b      	ldr	r3, [pc, #428]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b28:	881b      	ldrh	r3, [r3, #0]
 8026b2a:	029b      	lsls	r3, r3, #10
 8026b2c:	085b      	lsrs	r3, r3, #1
 8026b2e:	e004      	b.n	8026b3a <EE_Init+0x722>
 8026b30:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026b34:	e001      	b.n	8026b3a <EE_Init+0x722>
 8026b36:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026b3a:	fbb1 f1f3 	udiv	r1, r1, r3
 8026b3e:	4b65      	ldr	r3, [pc, #404]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b40:	881b      	ldrh	r3, [r3, #0]
 8026b42:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026b46:	4283      	cmp	r3, r0
 8026b48:	d00b      	beq.n	8026b62 <EE_Init+0x74a>
 8026b4a:	4b62      	ldr	r3, [pc, #392]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b4c:	881b      	ldrh	r3, [r3, #0]
 8026b4e:	2b00      	cmp	r3, #0
 8026b50:	d004      	beq.n	8026b5c <EE_Init+0x744>
 8026b52:	4b60      	ldr	r3, [pc, #384]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b54:	881b      	ldrh	r3, [r3, #0]
 8026b56:	029b      	lsls	r3, r3, #10
 8026b58:	085b      	lsrs	r3, r3, #1
 8026b5a:	e004      	b.n	8026b66 <EE_Init+0x74e>
 8026b5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026b60:	e001      	b.n	8026b66 <EE_Init+0x74e>
 8026b62:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026b66:	fb01 f303 	mul.w	r3, r1, r3
 8026b6a:	4413      	add	r3, r2
 8026b6c:	4618      	mov	r0, r3
 8026b6e:	f002 fa3f 	bl	8028ff0 <GetPageState>
 8026b72:	4603      	mov	r3, r0
 8026b74:	2b03      	cmp	r3, #3
 8026b76:	d103      	bne.n	8026b80 <EE_Init+0x768>
        {
          /* The receive page is a true receive page */
          pagestate = STATE_RELIABLE;
 8026b78:	2300      	movs	r3, #0
 8026b7a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026b7e:	e08d      	b.n	8026c9c <EE_Init+0x884>
        }
        else /* Previous page is not valid state */
        {
          /* The receive page is false receive page due to header corruption */
          pagestate = STATE_CORRUPTED;
 8026b80:	2301      	movs	r3, #1
 8026b82:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026b86:	e089      	b.n	8026c9c <EE_Init+0x884>
        }
      }
      else /* The receive page is the first page of a bloc */
      {
        /* Check that following page is erased state */
        if (GetPageState(PAGE_ADDRESS(FOLLOWING_PAGE(page))) == STATE_PAGE_ERASED)
 8026b88:	4b51      	ldr	r3, [pc, #324]	@ (8026cd0 <EE_Init+0x8b8>)
 8026b8a:	681b      	ldr	r3, [r3, #0]
 8026b8c:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026b90:	4b50      	ldr	r3, [pc, #320]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b92:	881b      	ldrh	r3, [r3, #0]
 8026b94:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026b98:	428b      	cmp	r3, r1
 8026b9a:	d00b      	beq.n	8026bb4 <EE_Init+0x79c>
 8026b9c:	4b4d      	ldr	r3, [pc, #308]	@ (8026cd4 <EE_Init+0x8bc>)
 8026b9e:	881b      	ldrh	r3, [r3, #0]
 8026ba0:	2b00      	cmp	r3, #0
 8026ba2:	d004      	beq.n	8026bae <EE_Init+0x796>
 8026ba4:	4b4b      	ldr	r3, [pc, #300]	@ (8026cd4 <EE_Init+0x8bc>)
 8026ba6:	881b      	ldrh	r3, [r3, #0]
 8026ba8:	029b      	lsls	r3, r3, #10
 8026baa:	085b      	lsrs	r3, r3, #1
 8026bac:	e004      	b.n	8026bb8 <EE_Init+0x7a0>
 8026bae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026bb2:	e001      	b.n	8026bb8 <EE_Init+0x7a0>
 8026bb4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026bb8:	fbb2 f1f3 	udiv	r1, r2, r3
 8026bbc:	fb01 f303 	mul.w	r3, r1, r3
 8026bc0:	1ad3      	subs	r3, r2, r3
 8026bc2:	0b5b      	lsrs	r3, r3, #13
 8026bc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026bc6:	1ad3      	subs	r3, r2, r3
 8026bc8:	1c59      	adds	r1, r3, #1
 8026bca:	4b43      	ldr	r3, [pc, #268]	@ (8026cd8 <EE_Init+0x8c0>)
 8026bcc:	fba3 2301 	umull	r2, r3, r3, r1
 8026bd0:	089a      	lsrs	r2, r3, #2
 8026bd2:	4613      	mov	r3, r2
 8026bd4:	005b      	lsls	r3, r3, #1
 8026bd6:	4413      	add	r3, r2
 8026bd8:	005b      	lsls	r3, r3, #1
 8026bda:	1aca      	subs	r2, r1, r3
 8026bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8026cd0 <EE_Init+0x8b8>)
 8026bde:	681b      	ldr	r3, [r3, #0]
 8026be0:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026be4:	4b3b      	ldr	r3, [pc, #236]	@ (8026cd4 <EE_Init+0x8bc>)
 8026be6:	881b      	ldrh	r3, [r3, #0]
 8026be8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026bec:	4283      	cmp	r3, r0
 8026bee:	d00b      	beq.n	8026c08 <EE_Init+0x7f0>
 8026bf0:	4b38      	ldr	r3, [pc, #224]	@ (8026cd4 <EE_Init+0x8bc>)
 8026bf2:	881b      	ldrh	r3, [r3, #0]
 8026bf4:	2b00      	cmp	r3, #0
 8026bf6:	d004      	beq.n	8026c02 <EE_Init+0x7ea>
 8026bf8:	4b36      	ldr	r3, [pc, #216]	@ (8026cd4 <EE_Init+0x8bc>)
 8026bfa:	881b      	ldrh	r3, [r3, #0]
 8026bfc:	029b      	lsls	r3, r3, #10
 8026bfe:	085b      	lsrs	r3, r3, #1
 8026c00:	e004      	b.n	8026c0c <EE_Init+0x7f4>
 8026c02:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c06:	e001      	b.n	8026c0c <EE_Init+0x7f4>
 8026c08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c0c:	fbb1 f0f3 	udiv	r0, r1, r3
 8026c10:	fb00 f303 	mul.w	r3, r0, r3
 8026c14:	1acb      	subs	r3, r1, r3
 8026c16:	0b5b      	lsrs	r3, r3, #13
 8026c18:	4413      	add	r3, r2
 8026c1a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8026c1e:	035a      	lsls	r2, r3, #13
 8026c20:	4b2b      	ldr	r3, [pc, #172]	@ (8026cd0 <EE_Init+0x8b8>)
 8026c22:	681b      	ldr	r3, [r3, #0]
 8026c24:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026c28:	4b2a      	ldr	r3, [pc, #168]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c2a:	881b      	ldrh	r3, [r3, #0]
 8026c2c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026c30:	4283      	cmp	r3, r0
 8026c32:	d00b      	beq.n	8026c4c <EE_Init+0x834>
 8026c34:	4b27      	ldr	r3, [pc, #156]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c36:	881b      	ldrh	r3, [r3, #0]
 8026c38:	2b00      	cmp	r3, #0
 8026c3a:	d004      	beq.n	8026c46 <EE_Init+0x82e>
 8026c3c:	4b25      	ldr	r3, [pc, #148]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c3e:	881b      	ldrh	r3, [r3, #0]
 8026c40:	029b      	lsls	r3, r3, #10
 8026c42:	085b      	lsrs	r3, r3, #1
 8026c44:	e004      	b.n	8026c50 <EE_Init+0x838>
 8026c46:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c4a:	e001      	b.n	8026c50 <EE_Init+0x838>
 8026c4c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c50:	fbb1 f1f3 	udiv	r1, r1, r3
 8026c54:	4b1f      	ldr	r3, [pc, #124]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c56:	881b      	ldrh	r3, [r3, #0]
 8026c58:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026c5c:	4283      	cmp	r3, r0
 8026c5e:	d00b      	beq.n	8026c78 <EE_Init+0x860>
 8026c60:	4b1c      	ldr	r3, [pc, #112]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c62:	881b      	ldrh	r3, [r3, #0]
 8026c64:	2b00      	cmp	r3, #0
 8026c66:	d004      	beq.n	8026c72 <EE_Init+0x85a>
 8026c68:	4b1a      	ldr	r3, [pc, #104]	@ (8026cd4 <EE_Init+0x8bc>)
 8026c6a:	881b      	ldrh	r3, [r3, #0]
 8026c6c:	029b      	lsls	r3, r3, #10
 8026c6e:	085b      	lsrs	r3, r3, #1
 8026c70:	e004      	b.n	8026c7c <EE_Init+0x864>
 8026c72:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c76:	e001      	b.n	8026c7c <EE_Init+0x864>
 8026c78:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026c7c:	fb01 f303 	mul.w	r3, r1, r3
 8026c80:	4413      	add	r3, r2
 8026c82:	4618      	mov	r0, r3
 8026c84:	f002 f9b4 	bl	8028ff0 <GetPageState>
 8026c88:	4603      	mov	r3, r0
 8026c8a:	2b00      	cmp	r3, #0
 8026c8c:	d103      	bne.n	8026c96 <EE_Init+0x87e>
        {
          /* The receive page is a true receive page */
          pagestate = STATE_RELIABLE;
 8026c8e:	2300      	movs	r3, #0
 8026c90:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 8026c94:	e002      	b.n	8026c9c <EE_Init+0x884>
        }
        else /* Following page is not erased state */
        {
          /* The receive page is false receive page due to header corruption */
          pagestate = STATE_CORRUPTED;
 8026c96:	2301      	movs	r3, #1
 8026c98:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        }
      }

      /* If the receive page is a true receive page, resume pages transfer */
      if (pagestate == STATE_RELIABLE)
 8026c9c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8026ca0:	2b00      	cmp	r3, #0
 8026ca2:	d11d      	bne.n	8026ce0 <EE_Init+0x8c8>
      {
        /* Initialize current active page */
        ubCurrentActivePage = page;
 8026ca4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8026ca6:	b2da      	uxtb	r2, r3
 8026ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8026cdc <EE_Init+0x8c4>)
 8026caa:	701a      	strb	r2, [r3, #0]
        if (PagesTransfer(0U, 0U, EE_TRANSFER_RECOVER) != EE_CLEANUP_REQUIRED)
        {
          return EE_TRANSFER_ERROR;
        }
#else 
         if (PagesTransfer(0U, dummy_data, EE_TRANSFER_RECOVER) != EE_CLEANUP_REQUIRED)
 8026cac:	f107 0318 	add.w	r3, r7, #24
 8026cb0:	2201      	movs	r2, #1
 8026cb2:	4619      	mov	r1, r3
 8026cb4:	2000      	movs	r0, #0
 8026cb6:	f001 fb23 	bl	8028300 <PagesTransfer>
 8026cba:	4603      	mov	r3, r0
 8026cbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8026cc0:	d002      	beq.n	8026cc8 <EE_Init+0x8b0>
        {
          return EE_TRANSFER_ERROR;
 8026cc2:	230c      	movs	r3, #12
 8026cc4:	f000 bd70 	b.w	80277a8 <EE_Init+0x1390>
        }
#endif
        /* Memorize transfer recovery occured */
        recoverytransfer = 1U;
 8026cc8:	2301      	movs	r3, #1
 8026cca:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* transfer recovery is done, then stop searching receive page */
        break;
 8026ccc:	e02e      	b.n	8026d2c <EE_Init+0x914>
 8026cce:	bf00      	nop
 8026cd0:	20001a7c 	.word	0x20001a7c
 8026cd4:	0bfa07a0 	.word	0x0bfa07a0
 8026cd8:	aaaaaaab 	.word	0xaaaaaaab
 8026cdc:	200095ca 	.word	0x200095ca
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 8026ce0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8026ce2:	3301      	adds	r3, #1
 8026ce4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8026ce6:	4bab      	ldr	r3, [pc, #684]	@ (8026f94 <EE_Init+0xb7c>)
 8026ce8:	681b      	ldr	r3, [r3, #0]
 8026cea:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026cee:	4baa      	ldr	r3, [pc, #680]	@ (8026f98 <EE_Init+0xb80>)
 8026cf0:	881b      	ldrh	r3, [r3, #0]
 8026cf2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026cf6:	428b      	cmp	r3, r1
 8026cf8:	d00b      	beq.n	8026d12 <EE_Init+0x8fa>
 8026cfa:	4ba7      	ldr	r3, [pc, #668]	@ (8026f98 <EE_Init+0xb80>)
 8026cfc:	881b      	ldrh	r3, [r3, #0]
 8026cfe:	2b00      	cmp	r3, #0
 8026d00:	d004      	beq.n	8026d0c <EE_Init+0x8f4>
 8026d02:	4ba5      	ldr	r3, [pc, #660]	@ (8026f98 <EE_Init+0xb80>)
 8026d04:	881b      	ldrh	r3, [r3, #0]
 8026d06:	029b      	lsls	r3, r3, #10
 8026d08:	085b      	lsrs	r3, r3, #1
 8026d0a:	e004      	b.n	8026d16 <EE_Init+0x8fe>
 8026d0c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026d10:	e001      	b.n	8026d16 <EE_Init+0x8fe>
 8026d12:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026d16:	fbb2 f1f3 	udiv	r1, r2, r3
 8026d1a:	fb01 f303 	mul.w	r3, r1, r3
 8026d1e:	1ad3      	subs	r3, r2, r3
 8026d20:	0b5b      	lsrs	r3, r3, #13
 8026d22:	3306      	adds	r3, #6
 8026d24:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026d26:	429a      	cmp	r2, r3
 8026d28:	f4ff ae17 	bcc.w	802695a <EE_Init+0x542>
  /*         If more than one active page, raise error                 */
  /*         If no active page present, set missing active page        */
  /*********************************************************************/

  /* Browse all pages to search for active pages */
  nbactivepage = 0U;
 8026d2c:	2300      	movs	r3, #0
 8026d2e:	663b      	str	r3, [r7, #96]	@ 0x60
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 8026d30:	4b98      	ldr	r3, [pc, #608]	@ (8026f94 <EE_Init+0xb7c>)
 8026d32:	681b      	ldr	r3, [r3, #0]
 8026d34:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026d38:	4b97      	ldr	r3, [pc, #604]	@ (8026f98 <EE_Init+0xb80>)
 8026d3a:	881b      	ldrh	r3, [r3, #0]
 8026d3c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026d40:	428b      	cmp	r3, r1
 8026d42:	d00b      	beq.n	8026d5c <EE_Init+0x944>
 8026d44:	4b94      	ldr	r3, [pc, #592]	@ (8026f98 <EE_Init+0xb80>)
 8026d46:	881b      	ldrh	r3, [r3, #0]
 8026d48:	2b00      	cmp	r3, #0
 8026d4a:	d004      	beq.n	8026d56 <EE_Init+0x93e>
 8026d4c:	4b92      	ldr	r3, [pc, #584]	@ (8026f98 <EE_Init+0xb80>)
 8026d4e:	881b      	ldrh	r3, [r3, #0]
 8026d50:	029b      	lsls	r3, r3, #10
 8026d52:	085b      	lsrs	r3, r3, #1
 8026d54:	e004      	b.n	8026d60 <EE_Init+0x948>
 8026d56:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026d5a:	e001      	b.n	8026d60 <EE_Init+0x948>
 8026d5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026d60:	fbb2 f1f3 	udiv	r1, r2, r3
 8026d64:	fb01 f303 	mul.w	r3, r1, r3
 8026d68:	1ad3      	subs	r3, r2, r3
 8026d6a:	0b5b      	lsrs	r3, r3, #13
 8026d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8026d6e:	e1bb      	b.n	80270e8 <EE_Init+0xcd0>
  {
    pageaddress = PAGE_ADDRESS(page);
 8026d70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8026d72:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8026d76:	035a      	lsls	r2, r3, #13
 8026d78:	4b86      	ldr	r3, [pc, #536]	@ (8026f94 <EE_Init+0xb7c>)
 8026d7a:	681b      	ldr	r3, [r3, #0]
 8026d7c:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026d80:	4b85      	ldr	r3, [pc, #532]	@ (8026f98 <EE_Init+0xb80>)
 8026d82:	881b      	ldrh	r3, [r3, #0]
 8026d84:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026d88:	4283      	cmp	r3, r0
 8026d8a:	d00b      	beq.n	8026da4 <EE_Init+0x98c>
 8026d8c:	4b82      	ldr	r3, [pc, #520]	@ (8026f98 <EE_Init+0xb80>)
 8026d8e:	881b      	ldrh	r3, [r3, #0]
 8026d90:	2b00      	cmp	r3, #0
 8026d92:	d004      	beq.n	8026d9e <EE_Init+0x986>
 8026d94:	4b80      	ldr	r3, [pc, #512]	@ (8026f98 <EE_Init+0xb80>)
 8026d96:	881b      	ldrh	r3, [r3, #0]
 8026d98:	029b      	lsls	r3, r3, #10
 8026d9a:	085b      	lsrs	r3, r3, #1
 8026d9c:	e004      	b.n	8026da8 <EE_Init+0x990>
 8026d9e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026da2:	e001      	b.n	8026da8 <EE_Init+0x990>
 8026da4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026da8:	fbb1 f1f3 	udiv	r1, r1, r3
 8026dac:	4b7a      	ldr	r3, [pc, #488]	@ (8026f98 <EE_Init+0xb80>)
 8026dae:	881b      	ldrh	r3, [r3, #0]
 8026db0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026db4:	4283      	cmp	r3, r0
 8026db6:	d00b      	beq.n	8026dd0 <EE_Init+0x9b8>
 8026db8:	4b77      	ldr	r3, [pc, #476]	@ (8026f98 <EE_Init+0xb80>)
 8026dba:	881b      	ldrh	r3, [r3, #0]
 8026dbc:	2b00      	cmp	r3, #0
 8026dbe:	d004      	beq.n	8026dca <EE_Init+0x9b2>
 8026dc0:	4b75      	ldr	r3, [pc, #468]	@ (8026f98 <EE_Init+0xb80>)
 8026dc2:	881b      	ldrh	r3, [r3, #0]
 8026dc4:	029b      	lsls	r3, r3, #10
 8026dc6:	085b      	lsrs	r3, r3, #1
 8026dc8:	e004      	b.n	8026dd4 <EE_Init+0x9bc>
 8026dca:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026dce:	e001      	b.n	8026dd4 <EE_Init+0x9bc>
 8026dd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026dd4:	fb01 f303 	mul.w	r3, r1, r3
 8026dd8:	4413      	add	r3, r2
 8026dda:	66bb      	str	r3, [r7, #104]	@ 0x68
    pagestatus = GetPageState(pageaddress);
 8026ddc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8026dde:	f002 f907 	bl	8028ff0 <GetPageState>
 8026de2:	4603      	mov	r3, r0
 8026de4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    /* Search for active page */
    if (pagestatus == STATE_PAGE_ACTIVE)
 8026de8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8026dec:	2b02      	cmp	r3, #2
 8026dee:	f040 8172 	bne.w	80270d6 <EE_Init+0xcbe>
    {
      /* Verify that active page is a true one, not a corrupted page state */
      /* Check if page is not the first page of a bloc */
      if ((page != START_PAGE) && (page != (uint32_t)(START_PAGE + (PAGES_NUMBER / 2U))))
 8026df2:	4b68      	ldr	r3, [pc, #416]	@ (8026f94 <EE_Init+0xb7c>)
 8026df4:	681b      	ldr	r3, [r3, #0]
 8026df6:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026dfa:	4b67      	ldr	r3, [pc, #412]	@ (8026f98 <EE_Init+0xb80>)
 8026dfc:	881b      	ldrh	r3, [r3, #0]
 8026dfe:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026e02:	428b      	cmp	r3, r1
 8026e04:	d00b      	beq.n	8026e1e <EE_Init+0xa06>
 8026e06:	4b64      	ldr	r3, [pc, #400]	@ (8026f98 <EE_Init+0xb80>)
 8026e08:	881b      	ldrh	r3, [r3, #0]
 8026e0a:	2b00      	cmp	r3, #0
 8026e0c:	d004      	beq.n	8026e18 <EE_Init+0xa00>
 8026e0e:	4b62      	ldr	r3, [pc, #392]	@ (8026f98 <EE_Init+0xb80>)
 8026e10:	881b      	ldrh	r3, [r3, #0]
 8026e12:	029b      	lsls	r3, r3, #10
 8026e14:	085b      	lsrs	r3, r3, #1
 8026e16:	e004      	b.n	8026e22 <EE_Init+0xa0a>
 8026e18:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026e1c:	e001      	b.n	8026e22 <EE_Init+0xa0a>
 8026e1e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026e22:	fbb2 f1f3 	udiv	r1, r2, r3
 8026e26:	fb01 f303 	mul.w	r3, r1, r3
 8026e2a:	1ad3      	subs	r3, r2, r3
 8026e2c:	0b5b      	lsrs	r3, r3, #13
 8026e2e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026e30:	429a      	cmp	r2, r3
 8026e32:	f000 80b5 	beq.w	8026fa0 <EE_Init+0xb88>
 8026e36:	4b57      	ldr	r3, [pc, #348]	@ (8026f94 <EE_Init+0xb7c>)
 8026e38:	681b      	ldr	r3, [r3, #0]
 8026e3a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026e3e:	4b56      	ldr	r3, [pc, #344]	@ (8026f98 <EE_Init+0xb80>)
 8026e40:	881b      	ldrh	r3, [r3, #0]
 8026e42:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026e46:	428b      	cmp	r3, r1
 8026e48:	d00b      	beq.n	8026e62 <EE_Init+0xa4a>
 8026e4a:	4b53      	ldr	r3, [pc, #332]	@ (8026f98 <EE_Init+0xb80>)
 8026e4c:	881b      	ldrh	r3, [r3, #0]
 8026e4e:	2b00      	cmp	r3, #0
 8026e50:	d004      	beq.n	8026e5c <EE_Init+0xa44>
 8026e52:	4b51      	ldr	r3, [pc, #324]	@ (8026f98 <EE_Init+0xb80>)
 8026e54:	881b      	ldrh	r3, [r3, #0]
 8026e56:	029b      	lsls	r3, r3, #10
 8026e58:	085b      	lsrs	r3, r3, #1
 8026e5a:	e004      	b.n	8026e66 <EE_Init+0xa4e>
 8026e5c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026e60:	e001      	b.n	8026e66 <EE_Init+0xa4e>
 8026e62:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026e66:	fbb2 f1f3 	udiv	r1, r2, r3
 8026e6a:	fb01 f303 	mul.w	r3, r1, r3
 8026e6e:	1ad3      	subs	r3, r2, r3
 8026e70:	0b5b      	lsrs	r3, r3, #13
 8026e72:	3303      	adds	r3, #3
 8026e74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026e76:	429a      	cmp	r2, r3
 8026e78:	f000 8092 	beq.w	8026fa0 <EE_Init+0xb88>
      {
        /* Check that previous page is valid state */
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026e7c:	4b45      	ldr	r3, [pc, #276]	@ (8026f94 <EE_Init+0xb7c>)
 8026e7e:	681b      	ldr	r3, [r3, #0]
 8026e80:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026e84:	4b44      	ldr	r3, [pc, #272]	@ (8026f98 <EE_Init+0xb80>)
 8026e86:	881b      	ldrh	r3, [r3, #0]
 8026e88:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026e8c:	428b      	cmp	r3, r1
 8026e8e:	d00b      	beq.n	8026ea8 <EE_Init+0xa90>
 8026e90:	4b41      	ldr	r3, [pc, #260]	@ (8026f98 <EE_Init+0xb80>)
 8026e92:	881b      	ldrh	r3, [r3, #0]
 8026e94:	2b00      	cmp	r3, #0
 8026e96:	d004      	beq.n	8026ea2 <EE_Init+0xa8a>
 8026e98:	4b3f      	ldr	r3, [pc, #252]	@ (8026f98 <EE_Init+0xb80>)
 8026e9a:	881b      	ldrh	r3, [r3, #0]
 8026e9c:	029b      	lsls	r3, r3, #10
 8026e9e:	085b      	lsrs	r3, r3, #1
 8026ea0:	e004      	b.n	8026eac <EE_Init+0xa94>
 8026ea2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026ea6:	e001      	b.n	8026eac <EE_Init+0xa94>
 8026ea8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026eac:	fbb2 f1f3 	udiv	r1, r2, r3
 8026eb0:	fb01 f303 	mul.w	r3, r1, r3
 8026eb4:	1ad3      	subs	r3, r2, r3
 8026eb6:	0b5b      	lsrs	r3, r3, #13
 8026eb8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026eba:	1ad3      	subs	r3, r2, r3
 8026ebc:	1d59      	adds	r1, r3, #5
 8026ebe:	4b37      	ldr	r3, [pc, #220]	@ (8026f9c <EE_Init+0xb84>)
 8026ec0:	fba3 2301 	umull	r2, r3, r3, r1
 8026ec4:	089a      	lsrs	r2, r3, #2
 8026ec6:	4613      	mov	r3, r2
 8026ec8:	005b      	lsls	r3, r3, #1
 8026eca:	4413      	add	r3, r2
 8026ecc:	005b      	lsls	r3, r3, #1
 8026ece:	1aca      	subs	r2, r1, r3
 8026ed0:	4b30      	ldr	r3, [pc, #192]	@ (8026f94 <EE_Init+0xb7c>)
 8026ed2:	681b      	ldr	r3, [r3, #0]
 8026ed4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026ed8:	4b2f      	ldr	r3, [pc, #188]	@ (8026f98 <EE_Init+0xb80>)
 8026eda:	881b      	ldrh	r3, [r3, #0]
 8026edc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026ee0:	4283      	cmp	r3, r0
 8026ee2:	d00b      	beq.n	8026efc <EE_Init+0xae4>
 8026ee4:	4b2c      	ldr	r3, [pc, #176]	@ (8026f98 <EE_Init+0xb80>)
 8026ee6:	881b      	ldrh	r3, [r3, #0]
 8026ee8:	2b00      	cmp	r3, #0
 8026eea:	d004      	beq.n	8026ef6 <EE_Init+0xade>
 8026eec:	4b2a      	ldr	r3, [pc, #168]	@ (8026f98 <EE_Init+0xb80>)
 8026eee:	881b      	ldrh	r3, [r3, #0]
 8026ef0:	029b      	lsls	r3, r3, #10
 8026ef2:	085b      	lsrs	r3, r3, #1
 8026ef4:	e004      	b.n	8026f00 <EE_Init+0xae8>
 8026ef6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026efa:	e001      	b.n	8026f00 <EE_Init+0xae8>
 8026efc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026f00:	fbb1 f0f3 	udiv	r0, r1, r3
 8026f04:	fb00 f303 	mul.w	r3, r0, r3
 8026f08:	1acb      	subs	r3, r1, r3
 8026f0a:	0b5b      	lsrs	r3, r3, #13
 8026f0c:	4413      	add	r3, r2
 8026f0e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8026f12:	035a      	lsls	r2, r3, #13
 8026f14:	4b1f      	ldr	r3, [pc, #124]	@ (8026f94 <EE_Init+0xb7c>)
 8026f16:	681b      	ldr	r3, [r3, #0]
 8026f18:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026f1c:	4b1e      	ldr	r3, [pc, #120]	@ (8026f98 <EE_Init+0xb80>)
 8026f1e:	881b      	ldrh	r3, [r3, #0]
 8026f20:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026f24:	4283      	cmp	r3, r0
 8026f26:	d00b      	beq.n	8026f40 <EE_Init+0xb28>
 8026f28:	4b1b      	ldr	r3, [pc, #108]	@ (8026f98 <EE_Init+0xb80>)
 8026f2a:	881b      	ldrh	r3, [r3, #0]
 8026f2c:	2b00      	cmp	r3, #0
 8026f2e:	d004      	beq.n	8026f3a <EE_Init+0xb22>
 8026f30:	4b19      	ldr	r3, [pc, #100]	@ (8026f98 <EE_Init+0xb80>)
 8026f32:	881b      	ldrh	r3, [r3, #0]
 8026f34:	029b      	lsls	r3, r3, #10
 8026f36:	085b      	lsrs	r3, r3, #1
 8026f38:	e004      	b.n	8026f44 <EE_Init+0xb2c>
 8026f3a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026f3e:	e001      	b.n	8026f44 <EE_Init+0xb2c>
 8026f40:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026f44:	fbb1 f1f3 	udiv	r1, r1, r3
 8026f48:	4b13      	ldr	r3, [pc, #76]	@ (8026f98 <EE_Init+0xb80>)
 8026f4a:	881b      	ldrh	r3, [r3, #0]
 8026f4c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8026f50:	4283      	cmp	r3, r0
 8026f52:	d00b      	beq.n	8026f6c <EE_Init+0xb54>
 8026f54:	4b10      	ldr	r3, [pc, #64]	@ (8026f98 <EE_Init+0xb80>)
 8026f56:	881b      	ldrh	r3, [r3, #0]
 8026f58:	2b00      	cmp	r3, #0
 8026f5a:	d004      	beq.n	8026f66 <EE_Init+0xb4e>
 8026f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8026f98 <EE_Init+0xb80>)
 8026f5e:	881b      	ldrh	r3, [r3, #0]
 8026f60:	029b      	lsls	r3, r3, #10
 8026f62:	085b      	lsrs	r3, r3, #1
 8026f64:	e004      	b.n	8026f70 <EE_Init+0xb58>
 8026f66:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026f6a:	e001      	b.n	8026f70 <EE_Init+0xb58>
 8026f6c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026f70:	fb01 f303 	mul.w	r3, r1, r3
 8026f74:	4413      	add	r3, r2
 8026f76:	4618      	mov	r0, r3
 8026f78:	f002 f83a 	bl	8028ff0 <GetPageState>
 8026f7c:	4603      	mov	r3, r0
 8026f7e:	2b03      	cmp	r3, #3
 8026f80:	d103      	bne.n	8026f8a <EE_Init+0xb72>
        {
          /* The active page is a true active page */
          pagestate = STATE_RELIABLE;
 8026f82:	2300      	movs	r3, #0
 8026f84:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026f88:	e094      	b.n	80270b4 <EE_Init+0xc9c>
        }
        else /* Previous page is not valid state */
        {
          /* The active page is false active page due to header corruption */
          pagestate = STATE_CORRUPTED;
 8026f8a:	2301      	movs	r3, #1
 8026f8c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        if (GetPageState(PAGE_ADDRESS(PREVIOUS_PAGE(page))) == STATE_PAGE_VALID)
 8026f90:	e090      	b.n	80270b4 <EE_Init+0xc9c>
 8026f92:	bf00      	nop
 8026f94:	20001a7c 	.word	0x20001a7c
 8026f98:	0bfa07a0 	.word	0x0bfa07a0
 8026f9c:	aaaaaaab 	.word	0xaaaaaaab
        }
      }
      else /* The active page is the first page of a bloc */
      {
        /* Check that following page is erased state */
        if (GetPageState(PAGE_ADDRESS(FOLLOWING_PAGE(page))) == STATE_PAGE_ERASED)
 8026fa0:	4ba3      	ldr	r3, [pc, #652]	@ (8027230 <EE_Init+0xe18>)
 8026fa2:	681b      	ldr	r3, [r3, #0]
 8026fa4:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8026fa8:	4ba2      	ldr	r3, [pc, #648]	@ (8027234 <EE_Init+0xe1c>)
 8026faa:	881b      	ldrh	r3, [r3, #0]
 8026fac:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8026fb0:	428b      	cmp	r3, r1
 8026fb2:	d00b      	beq.n	8026fcc <EE_Init+0xbb4>
 8026fb4:	4b9f      	ldr	r3, [pc, #636]	@ (8027234 <EE_Init+0xe1c>)
 8026fb6:	881b      	ldrh	r3, [r3, #0]
 8026fb8:	2b00      	cmp	r3, #0
 8026fba:	d004      	beq.n	8026fc6 <EE_Init+0xbae>
 8026fbc:	4b9d      	ldr	r3, [pc, #628]	@ (8027234 <EE_Init+0xe1c>)
 8026fbe:	881b      	ldrh	r3, [r3, #0]
 8026fc0:	029b      	lsls	r3, r3, #10
 8026fc2:	085b      	lsrs	r3, r3, #1
 8026fc4:	e004      	b.n	8026fd0 <EE_Init+0xbb8>
 8026fc6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026fca:	e001      	b.n	8026fd0 <EE_Init+0xbb8>
 8026fcc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8026fd0:	fbb2 f1f3 	udiv	r1, r2, r3
 8026fd4:	fb01 f303 	mul.w	r3, r1, r3
 8026fd8:	1ad3      	subs	r3, r2, r3
 8026fda:	0b5b      	lsrs	r3, r3, #13
 8026fdc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8026fde:	1ad3      	subs	r3, r2, r3
 8026fe0:	1c59      	adds	r1, r3, #1
 8026fe2:	4b95      	ldr	r3, [pc, #596]	@ (8027238 <EE_Init+0xe20>)
 8026fe4:	fba3 2301 	umull	r2, r3, r3, r1
 8026fe8:	089a      	lsrs	r2, r3, #2
 8026fea:	4613      	mov	r3, r2
 8026fec:	005b      	lsls	r3, r3, #1
 8026fee:	4413      	add	r3, r2
 8026ff0:	005b      	lsls	r3, r3, #1
 8026ff2:	1aca      	subs	r2, r1, r3
 8026ff4:	4b8e      	ldr	r3, [pc, #568]	@ (8027230 <EE_Init+0xe18>)
 8026ff6:	681b      	ldr	r3, [r3, #0]
 8026ff8:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8026ffc:	4b8d      	ldr	r3, [pc, #564]	@ (8027234 <EE_Init+0xe1c>)
 8026ffe:	881b      	ldrh	r3, [r3, #0]
 8027000:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027004:	4283      	cmp	r3, r0
 8027006:	d00b      	beq.n	8027020 <EE_Init+0xc08>
 8027008:	4b8a      	ldr	r3, [pc, #552]	@ (8027234 <EE_Init+0xe1c>)
 802700a:	881b      	ldrh	r3, [r3, #0]
 802700c:	2b00      	cmp	r3, #0
 802700e:	d004      	beq.n	802701a <EE_Init+0xc02>
 8027010:	4b88      	ldr	r3, [pc, #544]	@ (8027234 <EE_Init+0xe1c>)
 8027012:	881b      	ldrh	r3, [r3, #0]
 8027014:	029b      	lsls	r3, r3, #10
 8027016:	085b      	lsrs	r3, r3, #1
 8027018:	e004      	b.n	8027024 <EE_Init+0xc0c>
 802701a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802701e:	e001      	b.n	8027024 <EE_Init+0xc0c>
 8027020:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027024:	fbb1 f0f3 	udiv	r0, r1, r3
 8027028:	fb00 f303 	mul.w	r3, r0, r3
 802702c:	1acb      	subs	r3, r1, r3
 802702e:	0b5b      	lsrs	r3, r3, #13
 8027030:	4413      	add	r3, r2
 8027032:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027036:	035a      	lsls	r2, r3, #13
 8027038:	4b7d      	ldr	r3, [pc, #500]	@ (8027230 <EE_Init+0xe18>)
 802703a:	681b      	ldr	r3, [r3, #0]
 802703c:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027040:	4b7c      	ldr	r3, [pc, #496]	@ (8027234 <EE_Init+0xe1c>)
 8027042:	881b      	ldrh	r3, [r3, #0]
 8027044:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027048:	4283      	cmp	r3, r0
 802704a:	d00b      	beq.n	8027064 <EE_Init+0xc4c>
 802704c:	4b79      	ldr	r3, [pc, #484]	@ (8027234 <EE_Init+0xe1c>)
 802704e:	881b      	ldrh	r3, [r3, #0]
 8027050:	2b00      	cmp	r3, #0
 8027052:	d004      	beq.n	802705e <EE_Init+0xc46>
 8027054:	4b77      	ldr	r3, [pc, #476]	@ (8027234 <EE_Init+0xe1c>)
 8027056:	881b      	ldrh	r3, [r3, #0]
 8027058:	029b      	lsls	r3, r3, #10
 802705a:	085b      	lsrs	r3, r3, #1
 802705c:	e004      	b.n	8027068 <EE_Init+0xc50>
 802705e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027062:	e001      	b.n	8027068 <EE_Init+0xc50>
 8027064:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027068:	fbb1 f1f3 	udiv	r1, r1, r3
 802706c:	4b71      	ldr	r3, [pc, #452]	@ (8027234 <EE_Init+0xe1c>)
 802706e:	881b      	ldrh	r3, [r3, #0]
 8027070:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027074:	4283      	cmp	r3, r0
 8027076:	d00b      	beq.n	8027090 <EE_Init+0xc78>
 8027078:	4b6e      	ldr	r3, [pc, #440]	@ (8027234 <EE_Init+0xe1c>)
 802707a:	881b      	ldrh	r3, [r3, #0]
 802707c:	2b00      	cmp	r3, #0
 802707e:	d004      	beq.n	802708a <EE_Init+0xc72>
 8027080:	4b6c      	ldr	r3, [pc, #432]	@ (8027234 <EE_Init+0xe1c>)
 8027082:	881b      	ldrh	r3, [r3, #0]
 8027084:	029b      	lsls	r3, r3, #10
 8027086:	085b      	lsrs	r3, r3, #1
 8027088:	e004      	b.n	8027094 <EE_Init+0xc7c>
 802708a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802708e:	e001      	b.n	8027094 <EE_Init+0xc7c>
 8027090:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027094:	fb01 f303 	mul.w	r3, r1, r3
 8027098:	4413      	add	r3, r2
 802709a:	4618      	mov	r0, r3
 802709c:	f001 ffa8 	bl	8028ff0 <GetPageState>
 80270a0:	4603      	mov	r3, r0
 80270a2:	2b00      	cmp	r3, #0
 80270a4:	d103      	bne.n	80270ae <EE_Init+0xc96>
        {
          /* The active page is a true active page */
          pagestate = STATE_RELIABLE;
 80270a6:	2300      	movs	r3, #0
 80270a8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 80270ac:	e002      	b.n	80270b4 <EE_Init+0xc9c>
        }
        else /* Following page is not erased state */
        {
          /* The active page is false active page due to header corruption */
          pagestate = STATE_CORRUPTED;
 80270ae:	2301      	movs	r3, #1
 80270b0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
        }
      }

      /* If the active page is a true active page, initialize global variables */
      if (pagestate == STATE_RELIABLE)
 80270b4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80270b8:	2b00      	cmp	r3, #0
 80270ba:	d112      	bne.n	80270e2 <EE_Init+0xcca>
      {
        if (nbactivepage == 0U)
 80270bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80270be:	2b00      	cmp	r3, #0
 80270c0:	d107      	bne.n	80270d2 <EE_Init+0xcba>
        {
          ubCurrentActivePage = page;
 80270c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80270c4:	b2da      	uxtb	r2, r3
 80270c6:	4b5d      	ldr	r3, [pc, #372]	@ (802723c <EE_Init+0xe24>)
 80270c8:	701a      	strb	r2, [r3, #0]
          nbactivepage++;
 80270ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80270cc:	3301      	adds	r3, #1
 80270ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80270d0:	e007      	b.n	80270e2 <EE_Init+0xcca>
        }
        else
        {
          /* Error: More than one reliable active page is present */
          return EE_INVALID_PAGE_SEQUENCE;
 80270d2:	230a      	movs	r3, #10
 80270d4:	e368      	b.n	80277a8 <EE_Init+0x1390>
        }
      }
    }
    /* Keep index of last valid page, will be required in case no active page is found */
    else if (pagestatus == STATE_PAGE_VALID)
 80270d6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80270da:	2b03      	cmp	r3, #3
 80270dc:	d101      	bne.n	80270e2 <EE_Init+0xcca>
    {
      lastvalidpage = page;
 80270de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80270e0:	657b      	str	r3, [r7, #84]	@ 0x54
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 80270e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80270e4:	3301      	adds	r3, #1
 80270e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80270e8:	4b51      	ldr	r3, [pc, #324]	@ (8027230 <EE_Init+0xe18>)
 80270ea:	681b      	ldr	r3, [r3, #0]
 80270ec:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80270f0:	4b50      	ldr	r3, [pc, #320]	@ (8027234 <EE_Init+0xe1c>)
 80270f2:	881b      	ldrh	r3, [r3, #0]
 80270f4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80270f8:	428b      	cmp	r3, r1
 80270fa:	d00b      	beq.n	8027114 <EE_Init+0xcfc>
 80270fc:	4b4d      	ldr	r3, [pc, #308]	@ (8027234 <EE_Init+0xe1c>)
 80270fe:	881b      	ldrh	r3, [r3, #0]
 8027100:	2b00      	cmp	r3, #0
 8027102:	d004      	beq.n	802710e <EE_Init+0xcf6>
 8027104:	4b4b      	ldr	r3, [pc, #300]	@ (8027234 <EE_Init+0xe1c>)
 8027106:	881b      	ldrh	r3, [r3, #0]
 8027108:	029b      	lsls	r3, r3, #10
 802710a:	085b      	lsrs	r3, r3, #1
 802710c:	e004      	b.n	8027118 <EE_Init+0xd00>
 802710e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027112:	e001      	b.n	8027118 <EE_Init+0xd00>
 8027114:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027118:	fbb2 f1f3 	udiv	r1, r2, r3
 802711c:	fb01 f303 	mul.w	r3, r1, r3
 8027120:	1ad3      	subs	r3, r2, r3
 8027122:	0b5b      	lsrs	r3, r3, #13
 8027124:	3306      	adds	r3, #6
 8027126:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8027128:	429a      	cmp	r2, r3
 802712a:	f4ff ae21 	bcc.w	8026d70 <EE_Init+0x958>
    }
  }

  /* In case no active page is found, set page after last valid page to active state */
  if (nbactivepage == 0U)
 802712e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8027130:	2b00      	cmp	r3, #0
 8027132:	d158      	bne.n	80271e6 <EE_Init+0xdce>
  {
    ubCurrentActivePage = FOLLOWING_PAGE(lastvalidpage);
 8027134:	4b3e      	ldr	r3, [pc, #248]	@ (8027230 <EE_Init+0xe18>)
 8027136:	681b      	ldr	r3, [r3, #0]
 8027138:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802713c:	4b3d      	ldr	r3, [pc, #244]	@ (8027234 <EE_Init+0xe1c>)
 802713e:	881b      	ldrh	r3, [r3, #0]
 8027140:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027144:	428b      	cmp	r3, r1
 8027146:	d00b      	beq.n	8027160 <EE_Init+0xd48>
 8027148:	4b3a      	ldr	r3, [pc, #232]	@ (8027234 <EE_Init+0xe1c>)
 802714a:	881b      	ldrh	r3, [r3, #0]
 802714c:	2b00      	cmp	r3, #0
 802714e:	d004      	beq.n	802715a <EE_Init+0xd42>
 8027150:	4b38      	ldr	r3, [pc, #224]	@ (8027234 <EE_Init+0xe1c>)
 8027152:	881b      	ldrh	r3, [r3, #0]
 8027154:	029b      	lsls	r3, r3, #10
 8027156:	085b      	lsrs	r3, r3, #1
 8027158:	e004      	b.n	8027164 <EE_Init+0xd4c>
 802715a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802715e:	e001      	b.n	8027164 <EE_Init+0xd4c>
 8027160:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027164:	fbb2 f1f3 	udiv	r1, r2, r3
 8027168:	fb01 f303 	mul.w	r3, r1, r3
 802716c:	1ad3      	subs	r3, r2, r3
 802716e:	0b5b      	lsrs	r3, r3, #13
 8027170:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8027172:	1ad3      	subs	r3, r2, r3
 8027174:	1c59      	adds	r1, r3, #1
 8027176:	4b30      	ldr	r3, [pc, #192]	@ (8027238 <EE_Init+0xe20>)
 8027178:	fba3 2301 	umull	r2, r3, r3, r1
 802717c:	089a      	lsrs	r2, r3, #2
 802717e:	4613      	mov	r3, r2
 8027180:	005b      	lsls	r3, r3, #1
 8027182:	4413      	add	r3, r2
 8027184:	005b      	lsls	r3, r3, #1
 8027186:	1aca      	subs	r2, r1, r3
 8027188:	b2d1      	uxtb	r1, r2
 802718a:	4b29      	ldr	r3, [pc, #164]	@ (8027230 <EE_Init+0xe18>)
 802718c:	681b      	ldr	r3, [r3, #0]
 802718e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027192:	4b28      	ldr	r3, [pc, #160]	@ (8027234 <EE_Init+0xe1c>)
 8027194:	881b      	ldrh	r3, [r3, #0]
 8027196:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802719a:	4283      	cmp	r3, r0
 802719c:	d00b      	beq.n	80271b6 <EE_Init+0xd9e>
 802719e:	4b25      	ldr	r3, [pc, #148]	@ (8027234 <EE_Init+0xe1c>)
 80271a0:	881b      	ldrh	r3, [r3, #0]
 80271a2:	2b00      	cmp	r3, #0
 80271a4:	d004      	beq.n	80271b0 <EE_Init+0xd98>
 80271a6:	4b23      	ldr	r3, [pc, #140]	@ (8027234 <EE_Init+0xe1c>)
 80271a8:	881b      	ldrh	r3, [r3, #0]
 80271aa:	029b      	lsls	r3, r3, #10
 80271ac:	085b      	lsrs	r3, r3, #1
 80271ae:	e004      	b.n	80271ba <EE_Init+0xda2>
 80271b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80271b4:	e001      	b.n	80271ba <EE_Init+0xda2>
 80271b6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80271ba:	fbb2 f0f3 	udiv	r0, r2, r3
 80271be:	fb00 f303 	mul.w	r3, r0, r3
 80271c2:	1ad3      	subs	r3, r2, r3
 80271c4:	0b5b      	lsrs	r3, r3, #13
 80271c6:	b2db      	uxtb	r3, r3
 80271c8:	440b      	add	r3, r1
 80271ca:	b2da      	uxtb	r2, r3
 80271cc:	4b1b      	ldr	r3, [pc, #108]	@ (802723c <EE_Init+0xe24>)
 80271ce:	701a      	strb	r2, [r3, #0]
    if (SetPageState(ubCurrentActivePage, STATE_PAGE_ACTIVE) != EE_OK)
 80271d0:	4b1a      	ldr	r3, [pc, #104]	@ (802723c <EE_Init+0xe24>)
 80271d2:	781b      	ldrb	r3, [r3, #0]
 80271d4:	2102      	movs	r1, #2
 80271d6:	4618      	mov	r0, r3
 80271d8:	f001 fda2 	bl	8028d20 <SetPageState>
 80271dc:	4603      	mov	r3, r0
 80271de:	2b00      	cmp	r3, #0
 80271e0:	d001      	beq.n	80271e6 <EE_Init+0xdce>
    {
      return EE_WRITE_ERROR;
 80271e2:	2302      	movs	r3, #2
 80271e4:	e2e0      	b.n	80277a8 <EE_Init+0x1390>
  /* Step 5: Initialize eeprom emulation global variables relative     */
  /*         to active page                                            */
  /*********************************************************************/

  /* Initialize global variables, with elements detected in active page */
  uhNbWrittenElements = 0U;
 80271e6:	4b16      	ldr	r3, [pc, #88]	@ (8027240 <EE_Init+0xe28>)
 80271e8:	2200      	movs	r2, #0
 80271ea:	801a      	strh	r2, [r3, #0]
  uwAddressNextWrite = PAGE_HEADER_SIZE;
 80271ec:	4b15      	ldr	r3, [pc, #84]	@ (8027244 <EE_Init+0xe2c>)
 80271ee:	2240      	movs	r2, #64	@ 0x40
 80271f0:	601a      	str	r2, [r3, #0]

  for (varidx = PAGE_HEADER_SIZE; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 80271f2:	2340      	movs	r3, #64	@ 0x40
 80271f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80271f6:	e0a3      	b.n	8027340 <EE_Init+0xf28>
  {
    /* Check elements present in active page */
    addressvalue = (*(__IO EE_ELEMENT_TYPE*)(PAGE_ADDRESS(ubCurrentActivePage) + varidx));
 80271f8:	4b10      	ldr	r3, [pc, #64]	@ (802723c <EE_Init+0xe24>)
 80271fa:	781b      	ldrb	r3, [r3, #0]
 80271fc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027200:	035a      	lsls	r2, r3, #13
 8027202:	4b0b      	ldr	r3, [pc, #44]	@ (8027230 <EE_Init+0xe18>)
 8027204:	681b      	ldr	r3, [r3, #0]
 8027206:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802720a:	4b0a      	ldr	r3, [pc, #40]	@ (8027234 <EE_Init+0xe1c>)
 802720c:	881b      	ldrh	r3, [r3, #0]
 802720e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027212:	4283      	cmp	r3, r0
 8027214:	d018      	beq.n	8027248 <EE_Init+0xe30>
 8027216:	4b07      	ldr	r3, [pc, #28]	@ (8027234 <EE_Init+0xe1c>)
 8027218:	881b      	ldrh	r3, [r3, #0]
 802721a:	2b00      	cmp	r3, #0
 802721c:	d004      	beq.n	8027228 <EE_Init+0xe10>
 802721e:	4b05      	ldr	r3, [pc, #20]	@ (8027234 <EE_Init+0xe1c>)
 8027220:	881b      	ldrh	r3, [r3, #0]
 8027222:	029b      	lsls	r3, r3, #10
 8027224:	085b      	lsrs	r3, r3, #1
 8027226:	e011      	b.n	802724c <EE_Init+0xe34>
 8027228:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802722c:	e00e      	b.n	802724c <EE_Init+0xe34>
 802722e:	bf00      	nop
 8027230:	20001a7c 	.word	0x20001a7c
 8027234:	0bfa07a0 	.word	0x0bfa07a0
 8027238:	aaaaaaab 	.word	0xaaaaaaab
 802723c:	200095ca 	.word	0x200095ca
 8027240:	200095c8 	.word	0x200095c8
 8027244:	20001a78 	.word	0x20001a78
 8027248:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802724c:	fbb1 f1f3 	udiv	r1, r1, r3
 8027250:	4ba7      	ldr	r3, [pc, #668]	@ (80274f0 <EE_Init+0x10d8>)
 8027252:	881b      	ldrh	r3, [r3, #0]
 8027254:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027258:	4283      	cmp	r3, r0
 802725a:	d00b      	beq.n	8027274 <EE_Init+0xe5c>
 802725c:	4ba4      	ldr	r3, [pc, #656]	@ (80274f0 <EE_Init+0x10d8>)
 802725e:	881b      	ldrh	r3, [r3, #0]
 8027260:	2b00      	cmp	r3, #0
 8027262:	d004      	beq.n	802726e <EE_Init+0xe56>
 8027264:	4ba2      	ldr	r3, [pc, #648]	@ (80274f0 <EE_Init+0x10d8>)
 8027266:	881b      	ldrh	r3, [r3, #0]
 8027268:	029b      	lsls	r3, r3, #10
 802726a:	085b      	lsrs	r3, r3, #1
 802726c:	e004      	b.n	8027278 <EE_Init+0xe60>
 802726e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027272:	e001      	b.n	8027278 <EE_Init+0xe60>
 8027274:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027278:	fb01 f303 	mul.w	r3, r1, r3
 802727c:	441a      	add	r2, r3
 802727e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8027280:	4413      	add	r3, r2
 8027282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027286:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
#ifdef FLASH_LINES_128B
    addressvalue2 = (*(__IO EE_ELEMENT_TYPE*)(PAGE_ADDRESS(ubCurrentActivePage) + varidx + 8));
 802728a:	4b9a      	ldr	r3, [pc, #616]	@ (80274f4 <EE_Init+0x10dc>)
 802728c:	781b      	ldrb	r3, [r3, #0]
 802728e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027292:	035a      	lsls	r2, r3, #13
 8027294:	4b98      	ldr	r3, [pc, #608]	@ (80274f8 <EE_Init+0x10e0>)
 8027296:	681b      	ldr	r3, [r3, #0]
 8027298:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802729c:	4b94      	ldr	r3, [pc, #592]	@ (80274f0 <EE_Init+0x10d8>)
 802729e:	881b      	ldrh	r3, [r3, #0]
 80272a0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80272a4:	4283      	cmp	r3, r0
 80272a6:	d00b      	beq.n	80272c0 <EE_Init+0xea8>
 80272a8:	4b91      	ldr	r3, [pc, #580]	@ (80274f0 <EE_Init+0x10d8>)
 80272aa:	881b      	ldrh	r3, [r3, #0]
 80272ac:	2b00      	cmp	r3, #0
 80272ae:	d004      	beq.n	80272ba <EE_Init+0xea2>
 80272b0:	4b8f      	ldr	r3, [pc, #572]	@ (80274f0 <EE_Init+0x10d8>)
 80272b2:	881b      	ldrh	r3, [r3, #0]
 80272b4:	029b      	lsls	r3, r3, #10
 80272b6:	085b      	lsrs	r3, r3, #1
 80272b8:	e004      	b.n	80272c4 <EE_Init+0xeac>
 80272ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80272be:	e001      	b.n	80272c4 <EE_Init+0xeac>
 80272c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80272c4:	fbb1 f1f3 	udiv	r1, r1, r3
 80272c8:	4b89      	ldr	r3, [pc, #548]	@ (80274f0 <EE_Init+0x10d8>)
 80272ca:	881b      	ldrh	r3, [r3, #0]
 80272cc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80272d0:	4283      	cmp	r3, r0
 80272d2:	d00b      	beq.n	80272ec <EE_Init+0xed4>
 80272d4:	4b86      	ldr	r3, [pc, #536]	@ (80274f0 <EE_Init+0x10d8>)
 80272d6:	881b      	ldrh	r3, [r3, #0]
 80272d8:	2b00      	cmp	r3, #0
 80272da:	d004      	beq.n	80272e6 <EE_Init+0xece>
 80272dc:	4b84      	ldr	r3, [pc, #528]	@ (80274f0 <EE_Init+0x10d8>)
 80272de:	881b      	ldrh	r3, [r3, #0]
 80272e0:	029b      	lsls	r3, r3, #10
 80272e2:	085b      	lsrs	r3, r3, #1
 80272e4:	e004      	b.n	80272f0 <EE_Init+0xed8>
 80272e6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80272ea:	e001      	b.n	80272f0 <EE_Init+0xed8>
 80272ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80272f0:	fb01 f303 	mul.w	r3, r1, r3
 80272f4:	441a      	add	r2, r3
 80272f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80272f8:	4413      	add	r3, r2
 80272fa:	3308      	adds	r3, #8
 80272fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027300:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    if ((addressvalue != EE_MASK_FULL) && (addressvalue2 != EE_MASK_FULL))
 8027304:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8027308:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802730c:	bf08      	it	eq
 802730e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027312:	d01a      	beq.n	802734a <EE_Init+0xf32>
 8027314:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8027318:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802731c:	bf08      	it	eq
 802731e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027322:	d012      	beq.n	802734a <EE_Init+0xf32>
#else
    if (addressvalue != EE_MASK_FULL)
#endif
    {
      /* Then increment uhNbWrittenElements and uwAddressNextWrite */
      uhNbWrittenElements++;
 8027324:	4b75      	ldr	r3, [pc, #468]	@ (80274fc <EE_Init+0x10e4>)
 8027326:	881b      	ldrh	r3, [r3, #0]
 8027328:	3301      	adds	r3, #1
 802732a:	b29a      	uxth	r2, r3
 802732c:	4b73      	ldr	r3, [pc, #460]	@ (80274fc <EE_Init+0x10e4>)
 802732e:	801a      	strh	r2, [r3, #0]
      uwAddressNextWrite += EE_ELEMENT_SIZE;
 8027330:	4b73      	ldr	r3, [pc, #460]	@ (8027500 <EE_Init+0x10e8>)
 8027332:	681b      	ldr	r3, [r3, #0]
 8027334:	3310      	adds	r3, #16
 8027336:	4a72      	ldr	r2, [pc, #456]	@ (8027500 <EE_Init+0x10e8>)
 8027338:	6013      	str	r3, [r2, #0]
  for (varidx = PAGE_HEADER_SIZE; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 802733a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 802733c:	3310      	adds	r3, #16
 802733e:	667b      	str	r3, [r7, #100]	@ 0x64
 8027340:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8027342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8027346:	f4ff af57 	bcc.w	80271f8 <EE_Init+0xde0>
  /*         to valid pages, and check consistency of pages sequence   */
  /*********************************************************************/

  /* Check consistency of pages sequence: one active page, optionnally some valid pages before */
  /* Update global variable uhNbWrittenElements if valid pages are found */
  page = ubCurrentActivePage;
 802734a:	4b6a      	ldr	r3, [pc, #424]	@ (80274f4 <EE_Init+0x10dc>)
 802734c:	781b      	ldrb	r3, [r3, #0]
 802734e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  firstvalidpage = ubCurrentActivePage;
 8027350:	4b68      	ldr	r3, [pc, #416]	@ (80274f4 <EE_Init+0x10dc>)
 8027352:	781b      	ldrb	r3, [r3, #0]
 8027354:	653b      	str	r3, [r7, #80]	@ 0x50
  while ((page != START_PAGE) && (page != (uint32_t)(START_PAGE + (PAGES_NUMBER / 2U))))
 8027356:	e094      	b.n	8027482 <EE_Init+0x106a>
  {
    /* Decrement page index among circular pages list */
    page = PREVIOUS_PAGE(page);
 8027358:	4b67      	ldr	r3, [pc, #412]	@ (80274f8 <EE_Init+0x10e0>)
 802735a:	681b      	ldr	r3, [r3, #0]
 802735c:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027360:	4b63      	ldr	r3, [pc, #396]	@ (80274f0 <EE_Init+0x10d8>)
 8027362:	881b      	ldrh	r3, [r3, #0]
 8027364:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027368:	428b      	cmp	r3, r1
 802736a:	d00b      	beq.n	8027384 <EE_Init+0xf6c>
 802736c:	4b60      	ldr	r3, [pc, #384]	@ (80274f0 <EE_Init+0x10d8>)
 802736e:	881b      	ldrh	r3, [r3, #0]
 8027370:	2b00      	cmp	r3, #0
 8027372:	d004      	beq.n	802737e <EE_Init+0xf66>
 8027374:	4b5e      	ldr	r3, [pc, #376]	@ (80274f0 <EE_Init+0x10d8>)
 8027376:	881b      	ldrh	r3, [r3, #0]
 8027378:	029b      	lsls	r3, r3, #10
 802737a:	085b      	lsrs	r3, r3, #1
 802737c:	e004      	b.n	8027388 <EE_Init+0xf70>
 802737e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027382:	e001      	b.n	8027388 <EE_Init+0xf70>
 8027384:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027388:	fbb2 f1f3 	udiv	r1, r2, r3
 802738c:	fb01 f303 	mul.w	r3, r1, r3
 8027390:	1ad3      	subs	r3, r2, r3
 8027392:	0b5b      	lsrs	r3, r3, #13
 8027394:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8027396:	1ad3      	subs	r3, r2, r3
 8027398:	1d59      	adds	r1, r3, #5
 802739a:	4b5a      	ldr	r3, [pc, #360]	@ (8027504 <EE_Init+0x10ec>)
 802739c:	fba3 2301 	umull	r2, r3, r3, r1
 80273a0:	089a      	lsrs	r2, r3, #2
 80273a2:	4613      	mov	r3, r2
 80273a4:	005b      	lsls	r3, r3, #1
 80273a6:	4413      	add	r3, r2
 80273a8:	005b      	lsls	r3, r3, #1
 80273aa:	1aca      	subs	r2, r1, r3
 80273ac:	4b52      	ldr	r3, [pc, #328]	@ (80274f8 <EE_Init+0x10e0>)
 80273ae:	681b      	ldr	r3, [r3, #0]
 80273b0:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80273b4:	4b4e      	ldr	r3, [pc, #312]	@ (80274f0 <EE_Init+0x10d8>)
 80273b6:	881b      	ldrh	r3, [r3, #0]
 80273b8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80273bc:	4283      	cmp	r3, r0
 80273be:	d00b      	beq.n	80273d8 <EE_Init+0xfc0>
 80273c0:	4b4b      	ldr	r3, [pc, #300]	@ (80274f0 <EE_Init+0x10d8>)
 80273c2:	881b      	ldrh	r3, [r3, #0]
 80273c4:	2b00      	cmp	r3, #0
 80273c6:	d004      	beq.n	80273d2 <EE_Init+0xfba>
 80273c8:	4b49      	ldr	r3, [pc, #292]	@ (80274f0 <EE_Init+0x10d8>)
 80273ca:	881b      	ldrh	r3, [r3, #0]
 80273cc:	029b      	lsls	r3, r3, #10
 80273ce:	085b      	lsrs	r3, r3, #1
 80273d0:	e004      	b.n	80273dc <EE_Init+0xfc4>
 80273d2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80273d6:	e001      	b.n	80273dc <EE_Init+0xfc4>
 80273d8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80273dc:	fbb1 f0f3 	udiv	r0, r1, r3
 80273e0:	fb00 f303 	mul.w	r3, r0, r3
 80273e4:	1acb      	subs	r3, r1, r3
 80273e6:	0b5b      	lsrs	r3, r3, #13
 80273e8:	4413      	add	r3, r2
 80273ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    pagestatus = GetPageState(PAGE_ADDRESS(page));
 80273ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80273ee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80273f2:	035a      	lsls	r2, r3, #13
 80273f4:	4b40      	ldr	r3, [pc, #256]	@ (80274f8 <EE_Init+0x10e0>)
 80273f6:	681b      	ldr	r3, [r3, #0]
 80273f8:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80273fc:	4b3c      	ldr	r3, [pc, #240]	@ (80274f0 <EE_Init+0x10d8>)
 80273fe:	881b      	ldrh	r3, [r3, #0]
 8027400:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027404:	4283      	cmp	r3, r0
 8027406:	d00b      	beq.n	8027420 <EE_Init+0x1008>
 8027408:	4b39      	ldr	r3, [pc, #228]	@ (80274f0 <EE_Init+0x10d8>)
 802740a:	881b      	ldrh	r3, [r3, #0]
 802740c:	2b00      	cmp	r3, #0
 802740e:	d004      	beq.n	802741a <EE_Init+0x1002>
 8027410:	4b37      	ldr	r3, [pc, #220]	@ (80274f0 <EE_Init+0x10d8>)
 8027412:	881b      	ldrh	r3, [r3, #0]
 8027414:	029b      	lsls	r3, r3, #10
 8027416:	085b      	lsrs	r3, r3, #1
 8027418:	e004      	b.n	8027424 <EE_Init+0x100c>
 802741a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802741e:	e001      	b.n	8027424 <EE_Init+0x100c>
 8027420:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027424:	fbb1 f1f3 	udiv	r1, r1, r3
 8027428:	4b31      	ldr	r3, [pc, #196]	@ (80274f0 <EE_Init+0x10d8>)
 802742a:	881b      	ldrh	r3, [r3, #0]
 802742c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027430:	4283      	cmp	r3, r0
 8027432:	d00b      	beq.n	802744c <EE_Init+0x1034>
 8027434:	4b2e      	ldr	r3, [pc, #184]	@ (80274f0 <EE_Init+0x10d8>)
 8027436:	881b      	ldrh	r3, [r3, #0]
 8027438:	2b00      	cmp	r3, #0
 802743a:	d004      	beq.n	8027446 <EE_Init+0x102e>
 802743c:	4b2c      	ldr	r3, [pc, #176]	@ (80274f0 <EE_Init+0x10d8>)
 802743e:	881b      	ldrh	r3, [r3, #0]
 8027440:	029b      	lsls	r3, r3, #10
 8027442:	085b      	lsrs	r3, r3, #1
 8027444:	e004      	b.n	8027450 <EE_Init+0x1038>
 8027446:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802744a:	e001      	b.n	8027450 <EE_Init+0x1038>
 802744c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027450:	fb01 f303 	mul.w	r3, r1, r3
 8027454:	4413      	add	r3, r2
 8027456:	4618      	mov	r0, r3
 8027458:	f001 fdca 	bl	8028ff0 <GetPageState>
 802745c:	4603      	mov	r3, r0
 802745e:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

    /* Check if page is valid state */
    if (pagestatus == STATE_PAGE_VALID)
 8027462:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8027466:	2b03      	cmp	r3, #3
 8027468:	d109      	bne.n	802747e <EE_Init+0x1066>
    {
      /* Update uhNbWrittenElements with number of elements in full page */
      uhNbWrittenElements += NB_MAX_ELEMENTS_BY_PAGE;
 802746a:	4b24      	ldr	r3, [pc, #144]	@ (80274fc <EE_Init+0x10e4>)
 802746c:	881b      	ldrh	r3, [r3, #0]
 802746e:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8027472:	b29a      	uxth	r2, r3
 8027474:	4b21      	ldr	r3, [pc, #132]	@ (80274fc <EE_Init+0x10e4>)
 8027476:	801a      	strh	r2, [r3, #0]

      /* Keep index of first valid page */
      firstvalidpage = page;
 8027478:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 802747a:	653b      	str	r3, [r7, #80]	@ 0x50
 802747c:	e001      	b.n	8027482 <EE_Init+0x106a>
    }
    else
    {
      /* Error: Pages sequence is not consistent */
      return EE_INVALID_PAGE_SEQUENCE;
 802747e:	230a      	movs	r3, #10
 8027480:	e192      	b.n	80277a8 <EE_Init+0x1390>
  while ((page != START_PAGE) && (page != (uint32_t)(START_PAGE + (PAGES_NUMBER / 2U))))
 8027482:	4b1d      	ldr	r3, [pc, #116]	@ (80274f8 <EE_Init+0x10e0>)
 8027484:	681b      	ldr	r3, [r3, #0]
 8027486:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802748a:	4b19      	ldr	r3, [pc, #100]	@ (80274f0 <EE_Init+0x10d8>)
 802748c:	881b      	ldrh	r3, [r3, #0]
 802748e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027492:	428b      	cmp	r3, r1
 8027494:	d00b      	beq.n	80274ae <EE_Init+0x1096>
 8027496:	4b16      	ldr	r3, [pc, #88]	@ (80274f0 <EE_Init+0x10d8>)
 8027498:	881b      	ldrh	r3, [r3, #0]
 802749a:	2b00      	cmp	r3, #0
 802749c:	d004      	beq.n	80274a8 <EE_Init+0x1090>
 802749e:	4b14      	ldr	r3, [pc, #80]	@ (80274f0 <EE_Init+0x10d8>)
 80274a0:	881b      	ldrh	r3, [r3, #0]
 80274a2:	029b      	lsls	r3, r3, #10
 80274a4:	085b      	lsrs	r3, r3, #1
 80274a6:	e004      	b.n	80274b2 <EE_Init+0x109a>
 80274a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80274ac:	e001      	b.n	80274b2 <EE_Init+0x109a>
 80274ae:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80274b2:	fbb2 f1f3 	udiv	r1, r2, r3
 80274b6:	fb01 f303 	mul.w	r3, r1, r3
 80274ba:	1ad3      	subs	r3, r2, r3
 80274bc:	0b5b      	lsrs	r3, r3, #13
 80274be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80274c0:	429a      	cmp	r2, r3
 80274c2:	d02e      	beq.n	8027522 <EE_Init+0x110a>
 80274c4:	4b0c      	ldr	r3, [pc, #48]	@ (80274f8 <EE_Init+0x10e0>)
 80274c6:	681b      	ldr	r3, [r3, #0]
 80274c8:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80274cc:	4b08      	ldr	r3, [pc, #32]	@ (80274f0 <EE_Init+0x10d8>)
 80274ce:	881b      	ldrh	r3, [r3, #0]
 80274d0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80274d4:	428b      	cmp	r3, r1
 80274d6:	d017      	beq.n	8027508 <EE_Init+0x10f0>
 80274d8:	4b05      	ldr	r3, [pc, #20]	@ (80274f0 <EE_Init+0x10d8>)
 80274da:	881b      	ldrh	r3, [r3, #0]
 80274dc:	2b00      	cmp	r3, #0
 80274de:	d004      	beq.n	80274ea <EE_Init+0x10d2>
 80274e0:	4b03      	ldr	r3, [pc, #12]	@ (80274f0 <EE_Init+0x10d8>)
 80274e2:	881b      	ldrh	r3, [r3, #0]
 80274e4:	029b      	lsls	r3, r3, #10
 80274e6:	085b      	lsrs	r3, r3, #1
 80274e8:	e010      	b.n	802750c <EE_Init+0x10f4>
 80274ea:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80274ee:	e00d      	b.n	802750c <EE_Init+0x10f4>
 80274f0:	0bfa07a0 	.word	0x0bfa07a0
 80274f4:	200095ca 	.word	0x200095ca
 80274f8:	20001a7c 	.word	0x20001a7c
 80274fc:	200095c8 	.word	0x200095c8
 8027500:	20001a78 	.word	0x20001a78
 8027504:	aaaaaaab 	.word	0xaaaaaaab
 8027508:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802750c:	fbb2 f1f3 	udiv	r1, r2, r3
 8027510:	fb01 f303 	mul.w	r3, r1, r3
 8027514:	1ad3      	subs	r3, r2, r3
 8027516:	0b5b      	lsrs	r3, r3, #13
 8027518:	3303      	adds	r3, #3
 802751a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 802751c:	429a      	cmp	r2, r3
 802751e:	f47f af1b 	bne.w	8027358 <EE_Init+0xf40>
  /*********************************************************************/
  /* Step 7: Ensure empty pages are erased                             */
  /*********************************************************************/

  /* Ensure all pages after active page, until first valid page, are erased */
  page = FOLLOWING_PAGE(ubCurrentActivePage);
 8027522:	4ba3      	ldr	r3, [pc, #652]	@ (80277b0 <EE_Init+0x1398>)
 8027524:	781b      	ldrb	r3, [r3, #0]
 8027526:	4618      	mov	r0, r3
 8027528:	4ba2      	ldr	r3, [pc, #648]	@ (80277b4 <EE_Init+0x139c>)
 802752a:	681b      	ldr	r3, [r3, #0]
 802752c:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027530:	4ba1      	ldr	r3, [pc, #644]	@ (80277b8 <EE_Init+0x13a0>)
 8027532:	881b      	ldrh	r3, [r3, #0]
 8027534:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027538:	428b      	cmp	r3, r1
 802753a:	d00b      	beq.n	8027554 <EE_Init+0x113c>
 802753c:	4b9e      	ldr	r3, [pc, #632]	@ (80277b8 <EE_Init+0x13a0>)
 802753e:	881b      	ldrh	r3, [r3, #0]
 8027540:	2b00      	cmp	r3, #0
 8027542:	d004      	beq.n	802754e <EE_Init+0x1136>
 8027544:	4b9c      	ldr	r3, [pc, #624]	@ (80277b8 <EE_Init+0x13a0>)
 8027546:	881b      	ldrh	r3, [r3, #0]
 8027548:	029b      	lsls	r3, r3, #10
 802754a:	085b      	lsrs	r3, r3, #1
 802754c:	e004      	b.n	8027558 <EE_Init+0x1140>
 802754e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027552:	e001      	b.n	8027558 <EE_Init+0x1140>
 8027554:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027558:	fbb2 f1f3 	udiv	r1, r2, r3
 802755c:	fb01 f303 	mul.w	r3, r1, r3
 8027560:	1ad3      	subs	r3, r2, r3
 8027562:	0b5b      	lsrs	r3, r3, #13
 8027564:	1ac3      	subs	r3, r0, r3
 8027566:	1c59      	adds	r1, r3, #1
 8027568:	4b94      	ldr	r3, [pc, #592]	@ (80277bc <EE_Init+0x13a4>)
 802756a:	fba3 2301 	umull	r2, r3, r3, r1
 802756e:	089a      	lsrs	r2, r3, #2
 8027570:	4613      	mov	r3, r2
 8027572:	005b      	lsls	r3, r3, #1
 8027574:	4413      	add	r3, r2
 8027576:	005b      	lsls	r3, r3, #1
 8027578:	1aca      	subs	r2, r1, r3
 802757a:	4b8e      	ldr	r3, [pc, #568]	@ (80277b4 <EE_Init+0x139c>)
 802757c:	681b      	ldr	r3, [r3, #0]
 802757e:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027582:	4b8d      	ldr	r3, [pc, #564]	@ (80277b8 <EE_Init+0x13a0>)
 8027584:	881b      	ldrh	r3, [r3, #0]
 8027586:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802758a:	4283      	cmp	r3, r0
 802758c:	d00b      	beq.n	80275a6 <EE_Init+0x118e>
 802758e:	4b8a      	ldr	r3, [pc, #552]	@ (80277b8 <EE_Init+0x13a0>)
 8027590:	881b      	ldrh	r3, [r3, #0]
 8027592:	2b00      	cmp	r3, #0
 8027594:	d004      	beq.n	80275a0 <EE_Init+0x1188>
 8027596:	4b88      	ldr	r3, [pc, #544]	@ (80277b8 <EE_Init+0x13a0>)
 8027598:	881b      	ldrh	r3, [r3, #0]
 802759a:	029b      	lsls	r3, r3, #10
 802759c:	085b      	lsrs	r3, r3, #1
 802759e:	e004      	b.n	80275aa <EE_Init+0x1192>
 80275a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80275a4:	e001      	b.n	80275aa <EE_Init+0x1192>
 80275a6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80275aa:	fbb1 f0f3 	udiv	r0, r1, r3
 80275ae:	fb00 f303 	mul.w	r3, r0, r3
 80275b2:	1acb      	subs	r3, r1, r3
 80275b4:	0b5b      	lsrs	r3, r3, #13
 80275b6:	4413      	add	r3, r2
 80275b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pageaddress = PAGE_ADDRESS(page);
 80275ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80275bc:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80275c0:	035a      	lsls	r2, r3, #13
 80275c2:	4b7c      	ldr	r3, [pc, #496]	@ (80277b4 <EE_Init+0x139c>)
 80275c4:	681b      	ldr	r3, [r3, #0]
 80275c6:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80275ca:	4b7b      	ldr	r3, [pc, #492]	@ (80277b8 <EE_Init+0x13a0>)
 80275cc:	881b      	ldrh	r3, [r3, #0]
 80275ce:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80275d2:	4283      	cmp	r3, r0
 80275d4:	d00b      	beq.n	80275ee <EE_Init+0x11d6>
 80275d6:	4b78      	ldr	r3, [pc, #480]	@ (80277b8 <EE_Init+0x13a0>)
 80275d8:	881b      	ldrh	r3, [r3, #0]
 80275da:	2b00      	cmp	r3, #0
 80275dc:	d004      	beq.n	80275e8 <EE_Init+0x11d0>
 80275de:	4b76      	ldr	r3, [pc, #472]	@ (80277b8 <EE_Init+0x13a0>)
 80275e0:	881b      	ldrh	r3, [r3, #0]
 80275e2:	029b      	lsls	r3, r3, #10
 80275e4:	085b      	lsrs	r3, r3, #1
 80275e6:	e004      	b.n	80275f2 <EE_Init+0x11da>
 80275e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80275ec:	e001      	b.n	80275f2 <EE_Init+0x11da>
 80275ee:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80275f2:	fbb1 f1f3 	udiv	r1, r1, r3
 80275f6:	4b70      	ldr	r3, [pc, #448]	@ (80277b8 <EE_Init+0x13a0>)
 80275f8:	881b      	ldrh	r3, [r3, #0]
 80275fa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80275fe:	4283      	cmp	r3, r0
 8027600:	d00b      	beq.n	802761a <EE_Init+0x1202>
 8027602:	4b6d      	ldr	r3, [pc, #436]	@ (80277b8 <EE_Init+0x13a0>)
 8027604:	881b      	ldrh	r3, [r3, #0]
 8027606:	2b00      	cmp	r3, #0
 8027608:	d004      	beq.n	8027614 <EE_Init+0x11fc>
 802760a:	4b6b      	ldr	r3, [pc, #428]	@ (80277b8 <EE_Init+0x13a0>)
 802760c:	881b      	ldrh	r3, [r3, #0]
 802760e:	029b      	lsls	r3, r3, #10
 8027610:	085b      	lsrs	r3, r3, #1
 8027612:	e004      	b.n	802761e <EE_Init+0x1206>
 8027614:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027618:	e001      	b.n	802761e <EE_Init+0x1206>
 802761a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802761e:	fb01 f303 	mul.w	r3, r1, r3
 8027622:	4413      	add	r3, r2
 8027624:	66bb      	str	r3, [r7, #104]	@ 0x68

  while (page != firstvalidpage)
 8027626:	e09c      	b.n	8027762 <EE_Init+0x134a>
  {
    /* Check if page erase has to be forced unconditionally (default case) */
    if (EraseType == EE_FORCED_ERASE)
 8027628:	79fb      	ldrb	r3, [r7, #7]
 802762a:	2b00      	cmp	r3, #0
 802762c:	d108      	bne.n	8027640 <EE_Init+0x1228>
    {
      /* Force page erase independently of its content */
      if (FI_PageErase(page, 1U) != EE_OK)
 802762e:	2101      	movs	r1, #1
 8027630:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8027632:	f001 fdff 	bl	8029234 <FI_PageErase>
 8027636:	4603      	mov	r3, r0
 8027638:	2b00      	cmp	r3, #0
 802763a:	d012      	beq.n	8027662 <EE_Init+0x124a>
      {
        return EE_ERASE_ERROR;
 802763c:	2301      	movs	r3, #1
 802763e:	e0b3      	b.n	80277a8 <EE_Init+0x1390>
      }
    }
    else /* EraseType == EE_CONDITIONAL_ERASE */
    {
      /* Check if page is fully erased */
      if (VerifyPageFullyErased(pageaddress, PAGE_SIZE) == EE_PAGE_NOTERASED)
 8027640:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8027644:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8027646:	f000 fc7f 	bl	8027f48 <VerifyPageFullyErased>
 802764a:	4603      	mov	r3, r0
 802764c:	2b10      	cmp	r3, #16
 802764e:	d108      	bne.n	8027662 <EE_Init+0x124a>
      {
        /* Erase pages if not fully erased */
        if (FI_PageErase(page, 1U) != EE_OK)
 8027650:	2101      	movs	r1, #1
 8027652:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8027654:	f001 fdee 	bl	8029234 <FI_PageErase>
 8027658:	4603      	mov	r3, r0
 802765a:	2b00      	cmp	r3, #0
 802765c:	d001      	beq.n	8027662 <EE_Init+0x124a>
        {
          return EE_ERASE_ERROR;
 802765e:	2301      	movs	r3, #1
 8027660:	e0a2      	b.n	80277a8 <EE_Init+0x1390>
        }
      }
    }

    /* Increment page index among circular pages list, to get first page to erased */
    page = FOLLOWING_PAGE(page);
 8027662:	4b54      	ldr	r3, [pc, #336]	@ (80277b4 <EE_Init+0x139c>)
 8027664:	681b      	ldr	r3, [r3, #0]
 8027666:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802766a:	4b53      	ldr	r3, [pc, #332]	@ (80277b8 <EE_Init+0x13a0>)
 802766c:	881b      	ldrh	r3, [r3, #0]
 802766e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027672:	428b      	cmp	r3, r1
 8027674:	d00b      	beq.n	802768e <EE_Init+0x1276>
 8027676:	4b50      	ldr	r3, [pc, #320]	@ (80277b8 <EE_Init+0x13a0>)
 8027678:	881b      	ldrh	r3, [r3, #0]
 802767a:	2b00      	cmp	r3, #0
 802767c:	d004      	beq.n	8027688 <EE_Init+0x1270>
 802767e:	4b4e      	ldr	r3, [pc, #312]	@ (80277b8 <EE_Init+0x13a0>)
 8027680:	881b      	ldrh	r3, [r3, #0]
 8027682:	029b      	lsls	r3, r3, #10
 8027684:	085b      	lsrs	r3, r3, #1
 8027686:	e004      	b.n	8027692 <EE_Init+0x127a>
 8027688:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802768c:	e001      	b.n	8027692 <EE_Init+0x127a>
 802768e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027692:	fbb2 f1f3 	udiv	r1, r2, r3
 8027696:	fb01 f303 	mul.w	r3, r1, r3
 802769a:	1ad3      	subs	r3, r2, r3
 802769c:	0b5b      	lsrs	r3, r3, #13
 802769e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80276a0:	1ad3      	subs	r3, r2, r3
 80276a2:	1c59      	adds	r1, r3, #1
 80276a4:	4b45      	ldr	r3, [pc, #276]	@ (80277bc <EE_Init+0x13a4>)
 80276a6:	fba3 2301 	umull	r2, r3, r3, r1
 80276aa:	089a      	lsrs	r2, r3, #2
 80276ac:	4613      	mov	r3, r2
 80276ae:	005b      	lsls	r3, r3, #1
 80276b0:	4413      	add	r3, r2
 80276b2:	005b      	lsls	r3, r3, #1
 80276b4:	1aca      	subs	r2, r1, r3
 80276b6:	4b3f      	ldr	r3, [pc, #252]	@ (80277b4 <EE_Init+0x139c>)
 80276b8:	681b      	ldr	r3, [r3, #0]
 80276ba:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80276be:	4b3e      	ldr	r3, [pc, #248]	@ (80277b8 <EE_Init+0x13a0>)
 80276c0:	881b      	ldrh	r3, [r3, #0]
 80276c2:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80276c6:	4283      	cmp	r3, r0
 80276c8:	d00b      	beq.n	80276e2 <EE_Init+0x12ca>
 80276ca:	4b3b      	ldr	r3, [pc, #236]	@ (80277b8 <EE_Init+0x13a0>)
 80276cc:	881b      	ldrh	r3, [r3, #0]
 80276ce:	2b00      	cmp	r3, #0
 80276d0:	d004      	beq.n	80276dc <EE_Init+0x12c4>
 80276d2:	4b39      	ldr	r3, [pc, #228]	@ (80277b8 <EE_Init+0x13a0>)
 80276d4:	881b      	ldrh	r3, [r3, #0]
 80276d6:	029b      	lsls	r3, r3, #10
 80276d8:	085b      	lsrs	r3, r3, #1
 80276da:	e004      	b.n	80276e6 <EE_Init+0x12ce>
 80276dc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80276e0:	e001      	b.n	80276e6 <EE_Init+0x12ce>
 80276e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80276e6:	fbb1 f0f3 	udiv	r0, r1, r3
 80276ea:	fb00 f303 	mul.w	r3, r0, r3
 80276ee:	1acb      	subs	r3, r1, r3
 80276f0:	0b5b      	lsrs	r3, r3, #13
 80276f2:	4413      	add	r3, r2
 80276f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    pageaddress = PAGE_ADDRESS(page);
 80276f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80276f8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80276fc:	035a      	lsls	r2, r3, #13
 80276fe:	4b2d      	ldr	r3, [pc, #180]	@ (80277b4 <EE_Init+0x139c>)
 8027700:	681b      	ldr	r3, [r3, #0]
 8027702:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027706:	4b2c      	ldr	r3, [pc, #176]	@ (80277b8 <EE_Init+0x13a0>)
 8027708:	881b      	ldrh	r3, [r3, #0]
 802770a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802770e:	4283      	cmp	r3, r0
 8027710:	d00b      	beq.n	802772a <EE_Init+0x1312>
 8027712:	4b29      	ldr	r3, [pc, #164]	@ (80277b8 <EE_Init+0x13a0>)
 8027714:	881b      	ldrh	r3, [r3, #0]
 8027716:	2b00      	cmp	r3, #0
 8027718:	d004      	beq.n	8027724 <EE_Init+0x130c>
 802771a:	4b27      	ldr	r3, [pc, #156]	@ (80277b8 <EE_Init+0x13a0>)
 802771c:	881b      	ldrh	r3, [r3, #0]
 802771e:	029b      	lsls	r3, r3, #10
 8027720:	085b      	lsrs	r3, r3, #1
 8027722:	e004      	b.n	802772e <EE_Init+0x1316>
 8027724:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027728:	e001      	b.n	802772e <EE_Init+0x1316>
 802772a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802772e:	fbb1 f1f3 	udiv	r1, r1, r3
 8027732:	4b21      	ldr	r3, [pc, #132]	@ (80277b8 <EE_Init+0x13a0>)
 8027734:	881b      	ldrh	r3, [r3, #0]
 8027736:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802773a:	4283      	cmp	r3, r0
 802773c:	d00b      	beq.n	8027756 <EE_Init+0x133e>
 802773e:	4b1e      	ldr	r3, [pc, #120]	@ (80277b8 <EE_Init+0x13a0>)
 8027740:	881b      	ldrh	r3, [r3, #0]
 8027742:	2b00      	cmp	r3, #0
 8027744:	d004      	beq.n	8027750 <EE_Init+0x1338>
 8027746:	4b1c      	ldr	r3, [pc, #112]	@ (80277b8 <EE_Init+0x13a0>)
 8027748:	881b      	ldrh	r3, [r3, #0]
 802774a:	029b      	lsls	r3, r3, #10
 802774c:	085b      	lsrs	r3, r3, #1
 802774e:	e004      	b.n	802775a <EE_Init+0x1342>
 8027750:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027754:	e001      	b.n	802775a <EE_Init+0x1342>
 8027756:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802775a:	fb01 f303 	mul.w	r3, r1, r3
 802775e:	4413      	add	r3, r2
 8027760:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (page != firstvalidpage)
 8027762:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8027764:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8027766:	429a      	cmp	r2, r3
 8027768:	f47f af5e 	bne.w	8027628 <EE_Init+0x1210>
  }
 
  /* To keep their coherency, flush the caches if needed depending on the product */
  FI_CacheFlush();
 802776c:	f001 fdc6 	bl	80292fc <FI_CacheFlush>
  /*         instability of line value 0xFFFFFFFF consecutive to a     */
  /*         reset during write here                                   */
  /*         Only needed if recovery transfer did not occured          */
  /*********************************************************************/

if (recoverytransfer == 0U)
 8027770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8027772:	2b00      	cmp	r3, #0
 8027774:	d117      	bne.n	80277a6 <EE_Init+0x138e>
    {
      return EE_WRITE_ERROR;
    }
#else
#ifdef FLASH_LINES_128B
    uint64_t to_write[2] = {0};
 8027776:	f107 0308 	add.w	r3, r7, #8
 802777a:	2200      	movs	r2, #0
 802777c:	601a      	str	r2, [r3, #0]
 802777e:	605a      	str	r2, [r3, #4]
 8027780:	609a      	str	r2, [r3, #8]
 8027782:	60da      	str	r2, [r3, #12]
    status = VerifyPagesFullWriteVariable(0U, to_write, EE_INIT_WRITE);
 8027784:	f107 0308 	add.w	r3, r7, #8
 8027788:	2203      	movs	r2, #3
 802778a:	4619      	mov	r1, r3
 802778c:	2000      	movs	r0, #0
 802778e:	f001 f9c3 	bl	8028b18 <VerifyPagesFullWriteVariable>
 8027792:	4603      	mov	r3, r0
 8027794:	85fb      	strh	r3, [r7, #46]	@ 0x2e
#else
    status = VerifyPagesFullWriteVariable(0U, 0U);
#endif
    // The dummy write can be skipped in case pages are full
     //  because in this case potential instability can not happen 
    if ((status != EE_OK) && (status != EE_PAGE_FULL))
 8027796:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8027798:	2b00      	cmp	r3, #0
 802779a:	d004      	beq.n	80277a6 <EE_Init+0x138e>
 802779c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 802779e:	2b12      	cmp	r3, #18
 80277a0:	d001      	beq.n	80277a6 <EE_Init+0x138e>
    {
      return EE_WRITE_ERROR;
 80277a2:	2302      	movs	r3, #2
 80277a4:	e000      	b.n	80277a8 <EE_Init+0x1390>
    }
#endif
  }

  return EE_OK;
 80277a6:	2300      	movs	r3, #0
}
 80277a8:	4618      	mov	r0, r3
 80277aa:	3770      	adds	r7, #112	@ 0x70
 80277ac:	46bd      	mov	sp, r7
 80277ae:	bd80      	pop	{r7, pc}
 80277b0:	200095ca 	.word	0x200095ca
 80277b4:	20001a7c 	.word	0x20001a7c
 80277b8:	0bfa07a0 	.word	0x0bfa07a0
 80277bc:	aaaaaaab 	.word	0xaaaaaaab

080277c0 <EE_Format>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
EE_Status EE_Format(EE_Erase_type EraseType)
{
 80277c0:	b580      	push	{r7, lr}
 80277c2:	b084      	sub	sp, #16
 80277c4:	af00      	add	r7, sp, #0
 80277c6:	4603      	mov	r3, r0
 80277c8:	71fb      	strb	r3, [r7, #7]
  uint32_t page = 0U;
 80277ca:	2300      	movs	r3, #0
 80277cc:	60fb      	str	r3, [r7, #12]

  /* Check if the configuration is 128-bits bank or 2*64-bits bank */
  if (FI_CheckBankConfig() != EE_OK)
 80277ce:	f001 fe69 	bl	80294a4 <FI_CheckBankConfig>
 80277d2:	4603      	mov	r3, r0
 80277d4:	2b00      	cmp	r3, #0
 80277d6:	d001      	beq.n	80277dc <EE_Format+0x1c>
  {
    return EE_INVALID_BANK_CFG;
 80277d8:	230e      	movs	r3, #14
 80277da:	e0e7      	b.n	80279ac <EE_Format+0x1ec>
  /* Inform CPU2 about Erase Activity */
  SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_ON);
#endif
  
  /* Erase All Pages */
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 80277dc:	4b75      	ldr	r3, [pc, #468]	@ (80279b4 <EE_Format+0x1f4>)
 80277de:	681b      	ldr	r3, [r3, #0]
 80277e0:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80277e4:	4b74      	ldr	r3, [pc, #464]	@ (80279b8 <EE_Format+0x1f8>)
 80277e6:	881b      	ldrh	r3, [r3, #0]
 80277e8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80277ec:	428b      	cmp	r3, r1
 80277ee:	d00b      	beq.n	8027808 <EE_Format+0x48>
 80277f0:	4b71      	ldr	r3, [pc, #452]	@ (80279b8 <EE_Format+0x1f8>)
 80277f2:	881b      	ldrh	r3, [r3, #0]
 80277f4:	2b00      	cmp	r3, #0
 80277f6:	d004      	beq.n	8027802 <EE_Format+0x42>
 80277f8:	4b6f      	ldr	r3, [pc, #444]	@ (80279b8 <EE_Format+0x1f8>)
 80277fa:	881b      	ldrh	r3, [r3, #0]
 80277fc:	029b      	lsls	r3, r3, #10
 80277fe:	085b      	lsrs	r3, r3, #1
 8027800:	e004      	b.n	802780c <EE_Format+0x4c>
 8027802:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027806:	e001      	b.n	802780c <EE_Format+0x4c>
 8027808:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802780c:	fbb2 f1f3 	udiv	r1, r2, r3
 8027810:	fb01 f303 	mul.w	r3, r1, r3
 8027814:	1ad3      	subs	r3, r2, r3
 8027816:	0b5b      	lsrs	r3, r3, #13
 8027818:	60fb      	str	r3, [r7, #12]
 802781a:	e054      	b.n	80278c6 <EE_Format+0x106>
  {
    /* Check if page erase has to be forced unconditionally (default case) */
    if (EraseType == EE_FORCED_ERASE)
 802781c:	79fb      	ldrb	r3, [r7, #7]
 802781e:	2b00      	cmp	r3, #0
 8027820:	d108      	bne.n	8027834 <EE_Format+0x74>
    {
      /* Force page erase independently of its content */
      if (FI_PageErase(page, 1U) != EE_OK)
 8027822:	2101      	movs	r1, #1
 8027824:	68f8      	ldr	r0, [r7, #12]
 8027826:	f001 fd05 	bl	8029234 <FI_PageErase>
 802782a:	4603      	mov	r3, r0
 802782c:	2b00      	cmp	r3, #0
 802782e:	d047      	beq.n	80278c0 <EE_Format+0x100>
      {
#ifdef DUALCORE_FLASH_SHARING
        /* Inform CPU2 about end of Erase Activity */
        SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
#endif
        return EE_ERASE_ERROR;
 8027830:	2301      	movs	r3, #1
 8027832:	e0bb      	b.n	80279ac <EE_Format+0x1ec>
      }
    }
    else /* EraseType == EE_CONDITIONAL_ERASE */
    {
      /* Check if Page is not yet fully erased */
      if (VerifyPageFullyErased(PAGE_ADDRESS(page), PAGE_SIZE) == EE_PAGE_NOTERASED)
 8027834:	68fb      	ldr	r3, [r7, #12]
 8027836:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 802783a:	035a      	lsls	r2, r3, #13
 802783c:	4b5d      	ldr	r3, [pc, #372]	@ (80279b4 <EE_Format+0x1f4>)
 802783e:	681b      	ldr	r3, [r3, #0]
 8027840:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027844:	4b5c      	ldr	r3, [pc, #368]	@ (80279b8 <EE_Format+0x1f8>)
 8027846:	881b      	ldrh	r3, [r3, #0]
 8027848:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802784c:	4283      	cmp	r3, r0
 802784e:	d00b      	beq.n	8027868 <EE_Format+0xa8>
 8027850:	4b59      	ldr	r3, [pc, #356]	@ (80279b8 <EE_Format+0x1f8>)
 8027852:	881b      	ldrh	r3, [r3, #0]
 8027854:	2b00      	cmp	r3, #0
 8027856:	d004      	beq.n	8027862 <EE_Format+0xa2>
 8027858:	4b57      	ldr	r3, [pc, #348]	@ (80279b8 <EE_Format+0x1f8>)
 802785a:	881b      	ldrh	r3, [r3, #0]
 802785c:	029b      	lsls	r3, r3, #10
 802785e:	085b      	lsrs	r3, r3, #1
 8027860:	e004      	b.n	802786c <EE_Format+0xac>
 8027862:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027866:	e001      	b.n	802786c <EE_Format+0xac>
 8027868:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802786c:	fbb1 f1f3 	udiv	r1, r1, r3
 8027870:	4b51      	ldr	r3, [pc, #324]	@ (80279b8 <EE_Format+0x1f8>)
 8027872:	881b      	ldrh	r3, [r3, #0]
 8027874:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027878:	4283      	cmp	r3, r0
 802787a:	d00b      	beq.n	8027894 <EE_Format+0xd4>
 802787c:	4b4e      	ldr	r3, [pc, #312]	@ (80279b8 <EE_Format+0x1f8>)
 802787e:	881b      	ldrh	r3, [r3, #0]
 8027880:	2b00      	cmp	r3, #0
 8027882:	d004      	beq.n	802788e <EE_Format+0xce>
 8027884:	4b4c      	ldr	r3, [pc, #304]	@ (80279b8 <EE_Format+0x1f8>)
 8027886:	881b      	ldrh	r3, [r3, #0]
 8027888:	029b      	lsls	r3, r3, #10
 802788a:	085b      	lsrs	r3, r3, #1
 802788c:	e004      	b.n	8027898 <EE_Format+0xd8>
 802788e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027892:	e001      	b.n	8027898 <EE_Format+0xd8>
 8027894:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027898:	fb01 f303 	mul.w	r3, r1, r3
 802789c:	4413      	add	r3, r2
 802789e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80278a2:	4618      	mov	r0, r3
 80278a4:	f000 fb50 	bl	8027f48 <VerifyPageFullyErased>
 80278a8:	4603      	mov	r3, r0
 80278aa:	2b10      	cmp	r3, #16
 80278ac:	d108      	bne.n	80278c0 <EE_Format+0x100>
      {
        /* Erase the page */
        /* If Erase operation was failed, a Flash error code is returned */
        if (FI_PageErase(page, 1U) != EE_OK)
 80278ae:	2101      	movs	r1, #1
 80278b0:	68f8      	ldr	r0, [r7, #12]
 80278b2:	f001 fcbf 	bl	8029234 <FI_PageErase>
 80278b6:	4603      	mov	r3, r0
 80278b8:	2b00      	cmp	r3, #0
 80278ba:	d001      	beq.n	80278c0 <EE_Format+0x100>
        {
#ifdef DUALCORE_FLASH_SHARING
          /* Inform CPU2 about end of Erase Activity */
          SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
#endif
          return EE_ERASE_ERROR;
 80278bc:	2301      	movs	r3, #1
 80278be:	e075      	b.n	80279ac <EE_Format+0x1ec>
  for (page = START_PAGE; page < (START_PAGE + PAGES_NUMBER); page++)
 80278c0:	68fb      	ldr	r3, [r7, #12]
 80278c2:	3301      	adds	r3, #1
 80278c4:	60fb      	str	r3, [r7, #12]
 80278c6:	4b3b      	ldr	r3, [pc, #236]	@ (80279b4 <EE_Format+0x1f4>)
 80278c8:	681b      	ldr	r3, [r3, #0]
 80278ca:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80278ce:	4b3a      	ldr	r3, [pc, #232]	@ (80279b8 <EE_Format+0x1f8>)
 80278d0:	881b      	ldrh	r3, [r3, #0]
 80278d2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80278d6:	428b      	cmp	r3, r1
 80278d8:	d00b      	beq.n	80278f2 <EE_Format+0x132>
 80278da:	4b37      	ldr	r3, [pc, #220]	@ (80279b8 <EE_Format+0x1f8>)
 80278dc:	881b      	ldrh	r3, [r3, #0]
 80278de:	2b00      	cmp	r3, #0
 80278e0:	d004      	beq.n	80278ec <EE_Format+0x12c>
 80278e2:	4b35      	ldr	r3, [pc, #212]	@ (80279b8 <EE_Format+0x1f8>)
 80278e4:	881b      	ldrh	r3, [r3, #0]
 80278e6:	029b      	lsls	r3, r3, #10
 80278e8:	085b      	lsrs	r3, r3, #1
 80278ea:	e004      	b.n	80278f6 <EE_Format+0x136>
 80278ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80278f0:	e001      	b.n	80278f6 <EE_Format+0x136>
 80278f2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80278f6:	fbb2 f1f3 	udiv	r1, r2, r3
 80278fa:	fb01 f303 	mul.w	r3, r1, r3
 80278fe:	1ad3      	subs	r3, r2, r3
 8027900:	0b5b      	lsrs	r3, r3, #13
 8027902:	3306      	adds	r3, #6
 8027904:	68fa      	ldr	r2, [r7, #12]
 8027906:	429a      	cmp	r2, r3
 8027908:	d388      	bcc.n	802781c <EE_Format+0x5c>
      }
    }
  }
  
  /* To keep their coherency, flush the caches if needed depending on the product */
  FI_CacheFlush();
 802790a:	f001 fcf7 	bl	80292fc <FI_CacheFlush>
  SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
#endif

  /* Set first Page in Active State */
  /* If program operation was failed, a Flash error code is returned */
  if (SetPageState(START_PAGE, STATE_PAGE_ACTIVE) != EE_OK)
 802790e:	4b29      	ldr	r3, [pc, #164]	@ (80279b4 <EE_Format+0x1f4>)
 8027910:	681b      	ldr	r3, [r3, #0]
 8027912:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027916:	4b28      	ldr	r3, [pc, #160]	@ (80279b8 <EE_Format+0x1f8>)
 8027918:	881b      	ldrh	r3, [r3, #0]
 802791a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 802791e:	428b      	cmp	r3, r1
 8027920:	d00b      	beq.n	802793a <EE_Format+0x17a>
 8027922:	4b25      	ldr	r3, [pc, #148]	@ (80279b8 <EE_Format+0x1f8>)
 8027924:	881b      	ldrh	r3, [r3, #0]
 8027926:	2b00      	cmp	r3, #0
 8027928:	d004      	beq.n	8027934 <EE_Format+0x174>
 802792a:	4b23      	ldr	r3, [pc, #140]	@ (80279b8 <EE_Format+0x1f8>)
 802792c:	881b      	ldrh	r3, [r3, #0]
 802792e:	029b      	lsls	r3, r3, #10
 8027930:	085b      	lsrs	r3, r3, #1
 8027932:	e004      	b.n	802793e <EE_Format+0x17e>
 8027934:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027938:	e001      	b.n	802793e <EE_Format+0x17e>
 802793a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802793e:	fbb2 f1f3 	udiv	r1, r2, r3
 8027942:	fb01 f303 	mul.w	r3, r1, r3
 8027946:	1ad3      	subs	r3, r2, r3
 8027948:	0b5b      	lsrs	r3, r3, #13
 802794a:	2102      	movs	r1, #2
 802794c:	4618      	mov	r0, r3
 802794e:	f001 f9e7 	bl	8028d20 <SetPageState>
 8027952:	4603      	mov	r3, r0
 8027954:	2b00      	cmp	r3, #0
 8027956:	d001      	beq.n	802795c <EE_Format+0x19c>
  {
    return EE_WRITE_ERROR;
 8027958:	2302      	movs	r3, #2
 802795a:	e027      	b.n	80279ac <EE_Format+0x1ec>
  }

  /* Reset global variables */
  uhNbWrittenElements = (uint16_t)0U;
 802795c:	4b17      	ldr	r3, [pc, #92]	@ (80279bc <EE_Format+0x1fc>)
 802795e:	2200      	movs	r2, #0
 8027960:	801a      	strh	r2, [r3, #0]
  ubCurrentActivePage = START_PAGE;
 8027962:	4b14      	ldr	r3, [pc, #80]	@ (80279b4 <EE_Format+0x1f4>)
 8027964:	681b      	ldr	r3, [r3, #0]
 8027966:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802796a:	4b13      	ldr	r3, [pc, #76]	@ (80279b8 <EE_Format+0x1f8>)
 802796c:	881b      	ldrh	r3, [r3, #0]
 802796e:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027972:	428b      	cmp	r3, r1
 8027974:	d00b      	beq.n	802798e <EE_Format+0x1ce>
 8027976:	4b10      	ldr	r3, [pc, #64]	@ (80279b8 <EE_Format+0x1f8>)
 8027978:	881b      	ldrh	r3, [r3, #0]
 802797a:	2b00      	cmp	r3, #0
 802797c:	d004      	beq.n	8027988 <EE_Format+0x1c8>
 802797e:	4b0e      	ldr	r3, [pc, #56]	@ (80279b8 <EE_Format+0x1f8>)
 8027980:	881b      	ldrh	r3, [r3, #0]
 8027982:	029b      	lsls	r3, r3, #10
 8027984:	085b      	lsrs	r3, r3, #1
 8027986:	e004      	b.n	8027992 <EE_Format+0x1d2>
 8027988:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802798c:	e001      	b.n	8027992 <EE_Format+0x1d2>
 802798e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027992:	fbb2 f1f3 	udiv	r1, r2, r3
 8027996:	fb01 f303 	mul.w	r3, r1, r3
 802799a:	1ad3      	subs	r3, r2, r3
 802799c:	0b5b      	lsrs	r3, r3, #13
 802799e:	b2da      	uxtb	r2, r3
 80279a0:	4b07      	ldr	r3, [pc, #28]	@ (80279c0 <EE_Format+0x200>)
 80279a2:	701a      	strb	r2, [r3, #0]
  uwAddressNextWrite = PAGE_HEADER_SIZE; /* Initialize write position just after page header */
 80279a4:	4b07      	ldr	r3, [pc, #28]	@ (80279c4 <EE_Format+0x204>)
 80279a6:	2240      	movs	r2, #64	@ 0x40
 80279a8:	601a      	str	r2, [r3, #0]

  return EE_OK;
 80279aa:	2300      	movs	r3, #0
}
 80279ac:	4618      	mov	r0, r3
 80279ae:	3710      	adds	r7, #16
 80279b0:	46bd      	mov	sp, r7
 80279b2:	bd80      	pop	{r7, pc}
 80279b4:	20001a7c 	.word	0x20001a7c
 80279b8:	0bfa07a0 	.word	0x0bfa07a0
 80279bc:	200095c8 	.word	0x200095c8
 80279c0:	200095ca 	.word	0x200095ca
 80279c4:	20001a78 	.word	0x20001a78

080279c8 <EE_ReadVariable96bits>:
  * @retval EE_Status
  *           - EE_OK: if variable was found
  *           - EE error code: if an error occurs
  */
EE_Status EE_ReadVariable96bits(uint16_t VirtAddress, uint64_t* pData)
{
 80279c8:	b580      	push	{r7, lr}
 80279ca:	b084      	sub	sp, #16
 80279cc:	af00      	add	r7, sp, #0
 80279ce:	4603      	mov	r3, r0
 80279d0:	6039      	str	r1, [r7, #0]
 80279d2:	80fb      	strh	r3, [r7, #6]
  if((VirtAddress != 0x0000) && (VirtAddress != 0xFFFF))
 80279d4:	88fb      	ldrh	r3, [r7, #6]
 80279d6:	2b00      	cmp	r3, #0
 80279d8:	d00f      	beq.n	80279fa <EE_ReadVariable96bits+0x32>
 80279da:	88fb      	ldrh	r3, [r7, #6]
 80279dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80279e0:	4293      	cmp	r3, r2
 80279e2:	d00a      	beq.n	80279fa <EE_ReadVariable96bits+0x32>
  {
    EE_Status status = EE_OK;
 80279e4:	2300      	movs	r3, #0
 80279e6:	81fb      	strh	r3, [r7, #14]

    /* Read variable of size EE_DATA_TYPE */
    status = ReadVariable(VirtAddress, pData);
 80279e8:	88fb      	ldrh	r3, [r7, #6]
 80279ea:	6839      	ldr	r1, [r7, #0]
 80279ec:	4618      	mov	r0, r3
 80279ee:	f000 f925 	bl	8027c3c <ReadVariable>
 80279f2:	4603      	mov	r3, r0
 80279f4:	81fb      	strh	r3, [r7, #14]
    
    return status;
 80279f6:	89fb      	ldrh	r3, [r7, #14]
 80279f8:	e000      	b.n	80279fc <EE_ReadVariable96bits+0x34>
  }
  else
  {
    return EE_INVALID_VIRTUALADDRESS;
 80279fa:	2308      	movs	r3, #8
  } 
}
 80279fc:	4618      	mov	r0, r3
 80279fe:	3710      	adds	r7, #16
 8027a00:	46bd      	mov	sp, r7
 8027a02:	bd80      	pop	{r7, pc}

08027a04 <EE_WriteVariable96bits>:
  *           - EE_OK: on success
  *           - EE_CLEANUP_REQUIRED: success and user has to trig flash pages cleanup
  *           - EE error code: if an error occurs
  */
EE_Status EE_WriteVariable96bits(uint16_t VirtAddress, uint64_t* Data)
{
 8027a04:	b580      	push	{r7, lr}
 8027a06:	b082      	sub	sp, #8
 8027a08:	af00      	add	r7, sp, #0
 8027a0a:	4603      	mov	r3, r0
 8027a0c:	6039      	str	r1, [r7, #0]
 8027a0e:	80fb      	strh	r3, [r7, #6]
  if((VirtAddress != 0x0000) && (VirtAddress != 0xFFFF))
 8027a10:	88fb      	ldrh	r3, [r7, #6]
 8027a12:	2b00      	cmp	r3, #0
 8027a14:	d00b      	beq.n	8027a2e <EE_WriteVariable96bits+0x2a>
 8027a16:	88fb      	ldrh	r3, [r7, #6]
 8027a18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8027a1c:	4293      	cmp	r3, r2
 8027a1e:	d006      	beq.n	8027a2e <EE_WriteVariable96bits+0x2a>
  {
    return WriteVariable(VirtAddress, (EE_DATA_TYPE*)Data);
 8027a20:	88fb      	ldrh	r3, [r7, #6]
 8027a22:	6839      	ldr	r1, [r7, #0]
 8027a24:	4618      	mov	r0, r3
 8027a26:	f000 fa6f 	bl	8027f08 <WriteVariable>
 8027a2a:	4603      	mov	r3, r0
 8027a2c:	e000      	b.n	8027a30 <EE_WriteVariable96bits+0x2c>
  }
  else
  {
    return EE_INVALID_VIRTUALADDRESS;
 8027a2e:	2308      	movs	r3, #8
  }
}
 8027a30:	4618      	mov	r0, r3
 8027a32:	3708      	adds	r7, #8
 8027a34:	46bd      	mov	sp, r7
 8027a36:	bd80      	pop	{r7, pc}

08027a38 <EE_CleanUp>:
  * @retval EE_Status
  *           - EE_OK: in case of success
  *           - EE error code: if an error occurs
  */
EE_Status EE_CleanUp(void)
{
 8027a38:	b580      	push	{r7, lr}
 8027a3a:	b086      	sub	sp, #24
 8027a3c:	af00      	add	r7, sp, #0
  uint32_t firstpage = 0U, page = 0U;
 8027a3e:	2300      	movs	r3, #0
 8027a40:	617b      	str	r3, [r7, #20]
 8027a42:	2300      	movs	r3, #0
 8027a44:	613b      	str	r3, [r7, #16]
  uint32_t firstpageaddress = 0U, pageaddress = 0U;
 8027a46:	2300      	movs	r3, #0
 8027a48:	60fb      	str	r3, [r7, #12]
 8027a4a:	2300      	movs	r3, #0
 8027a4c:	60bb      	str	r3, [r7, #8]
  EE_State_type firstpagestatus = STATE_PAGE_INVALID, pagestatus = STATE_PAGE_INVALID;
 8027a4e:	2305      	movs	r3, #5
 8027a50:	71fb      	strb	r3, [r7, #7]
 8027a52:	2305      	movs	r3, #5
 8027a54:	71bb      	strb	r3, [r7, #6]

  /* Check first half and second half page group */
  for (firstpage = START_PAGE; firstpage < (START_PAGE + PAGES_NUMBER); firstpage += (PAGES_NUMBER / 2U))
 8027a56:	4b71      	ldr	r3, [pc, #452]	@ (8027c1c <EE_CleanUp+0x1e4>)
 8027a58:	681b      	ldr	r3, [r3, #0]
 8027a5a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027a5e:	4b70      	ldr	r3, [pc, #448]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027a60:	881b      	ldrh	r3, [r3, #0]
 8027a62:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027a66:	428b      	cmp	r3, r1
 8027a68:	d00b      	beq.n	8027a82 <EE_CleanUp+0x4a>
 8027a6a:	4b6d      	ldr	r3, [pc, #436]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027a6c:	881b      	ldrh	r3, [r3, #0]
 8027a6e:	2b00      	cmp	r3, #0
 8027a70:	d004      	beq.n	8027a7c <EE_CleanUp+0x44>
 8027a72:	4b6b      	ldr	r3, [pc, #428]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027a74:	881b      	ldrh	r3, [r3, #0]
 8027a76:	029b      	lsls	r3, r3, #10
 8027a78:	085b      	lsrs	r3, r3, #1
 8027a7a:	e004      	b.n	8027a86 <EE_CleanUp+0x4e>
 8027a7c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027a80:	e001      	b.n	8027a86 <EE_CleanUp+0x4e>
 8027a82:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027a86:	fbb2 f1f3 	udiv	r1, r2, r3
 8027a8a:	fb01 f303 	mul.w	r3, r1, r3
 8027a8e:	1ad3      	subs	r3, r2, r3
 8027a90:	0b5b      	lsrs	r3, r3, #13
 8027a92:	617b      	str	r3, [r7, #20]
 8027a94:	e099      	b.n	8027bca <EE_CleanUp+0x192>
  {
    /* Check status of first page of the group */
    firstpageaddress = PAGE_ADDRESS(firstpage);
 8027a96:	697b      	ldr	r3, [r7, #20]
 8027a98:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027a9c:	035a      	lsls	r2, r3, #13
 8027a9e:	4b5f      	ldr	r3, [pc, #380]	@ (8027c1c <EE_CleanUp+0x1e4>)
 8027aa0:	681b      	ldr	r3, [r3, #0]
 8027aa2:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027aa6:	4b5e      	ldr	r3, [pc, #376]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027aa8:	881b      	ldrh	r3, [r3, #0]
 8027aaa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027aae:	4283      	cmp	r3, r0
 8027ab0:	d00b      	beq.n	8027aca <EE_CleanUp+0x92>
 8027ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027ab4:	881b      	ldrh	r3, [r3, #0]
 8027ab6:	2b00      	cmp	r3, #0
 8027ab8:	d004      	beq.n	8027ac4 <EE_CleanUp+0x8c>
 8027aba:	4b59      	ldr	r3, [pc, #356]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027abc:	881b      	ldrh	r3, [r3, #0]
 8027abe:	029b      	lsls	r3, r3, #10
 8027ac0:	085b      	lsrs	r3, r3, #1
 8027ac2:	e004      	b.n	8027ace <EE_CleanUp+0x96>
 8027ac4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027ac8:	e001      	b.n	8027ace <EE_CleanUp+0x96>
 8027aca:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027ace:	fbb1 f1f3 	udiv	r1, r1, r3
 8027ad2:	4b53      	ldr	r3, [pc, #332]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027ad4:	881b      	ldrh	r3, [r3, #0]
 8027ad6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027ada:	4283      	cmp	r3, r0
 8027adc:	d00b      	beq.n	8027af6 <EE_CleanUp+0xbe>
 8027ade:	4b50      	ldr	r3, [pc, #320]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027ae0:	881b      	ldrh	r3, [r3, #0]
 8027ae2:	2b00      	cmp	r3, #0
 8027ae4:	d004      	beq.n	8027af0 <EE_CleanUp+0xb8>
 8027ae6:	4b4e      	ldr	r3, [pc, #312]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027ae8:	881b      	ldrh	r3, [r3, #0]
 8027aea:	029b      	lsls	r3, r3, #10
 8027aec:	085b      	lsrs	r3, r3, #1
 8027aee:	e004      	b.n	8027afa <EE_CleanUp+0xc2>
 8027af0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027af4:	e001      	b.n	8027afa <EE_CleanUp+0xc2>
 8027af6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027afa:	fb01 f303 	mul.w	r3, r1, r3
 8027afe:	4413      	add	r3, r2
 8027b00:	60fb      	str	r3, [r7, #12]
    firstpagestatus = GetPageState(firstpageaddress);
 8027b02:	68f8      	ldr	r0, [r7, #12]
 8027b04:	f001 fa74 	bl	8028ff0 <GetPageState>
 8027b08:	4603      	mov	r3, r0
 8027b0a:	71fb      	strb	r3, [r7, #7]

    /* If first page of the group is erasing state, check that all other pages
    of the group are also erasing state */
    if (firstpagestatus == STATE_PAGE_ERASING)
 8027b0c:	79fb      	ldrb	r3, [r7, #7]
 8027b0e:	2b04      	cmp	r3, #4
 8027b10:	d158      	bne.n	8027bc4 <EE_CleanUp+0x18c>
    {
      for (page = (firstpage + 1U); page < (firstpage + (PAGES_NUMBER / 2U)); page++)
 8027b12:	697b      	ldr	r3, [r7, #20]
 8027b14:	3301      	adds	r3, #1
 8027b16:	613b      	str	r3, [r7, #16]
 8027b18:	e042      	b.n	8027ba0 <EE_CleanUp+0x168>
      {
        pageaddress = PAGE_ADDRESS(page);
 8027b1a:	693b      	ldr	r3, [r7, #16]
 8027b1c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027b20:	035a      	lsls	r2, r3, #13
 8027b22:	4b3e      	ldr	r3, [pc, #248]	@ (8027c1c <EE_CleanUp+0x1e4>)
 8027b24:	681b      	ldr	r3, [r3, #0]
 8027b26:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b2c:	881b      	ldrh	r3, [r3, #0]
 8027b2e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027b32:	4283      	cmp	r3, r0
 8027b34:	d00b      	beq.n	8027b4e <EE_CleanUp+0x116>
 8027b36:	4b3a      	ldr	r3, [pc, #232]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b38:	881b      	ldrh	r3, [r3, #0]
 8027b3a:	2b00      	cmp	r3, #0
 8027b3c:	d004      	beq.n	8027b48 <EE_CleanUp+0x110>
 8027b3e:	4b38      	ldr	r3, [pc, #224]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b40:	881b      	ldrh	r3, [r3, #0]
 8027b42:	029b      	lsls	r3, r3, #10
 8027b44:	085b      	lsrs	r3, r3, #1
 8027b46:	e004      	b.n	8027b52 <EE_CleanUp+0x11a>
 8027b48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027b4c:	e001      	b.n	8027b52 <EE_CleanUp+0x11a>
 8027b4e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027b52:	fbb1 f1f3 	udiv	r1, r1, r3
 8027b56:	4b32      	ldr	r3, [pc, #200]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b58:	881b      	ldrh	r3, [r3, #0]
 8027b5a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027b5e:	4283      	cmp	r3, r0
 8027b60:	d00b      	beq.n	8027b7a <EE_CleanUp+0x142>
 8027b62:	4b2f      	ldr	r3, [pc, #188]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b64:	881b      	ldrh	r3, [r3, #0]
 8027b66:	2b00      	cmp	r3, #0
 8027b68:	d004      	beq.n	8027b74 <EE_CleanUp+0x13c>
 8027b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027b6c:	881b      	ldrh	r3, [r3, #0]
 8027b6e:	029b      	lsls	r3, r3, #10
 8027b70:	085b      	lsrs	r3, r3, #1
 8027b72:	e004      	b.n	8027b7e <EE_CleanUp+0x146>
 8027b74:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027b78:	e001      	b.n	8027b7e <EE_CleanUp+0x146>
 8027b7a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027b7e:	fb01 f303 	mul.w	r3, r1, r3
 8027b82:	4413      	add	r3, r2
 8027b84:	60bb      	str	r3, [r7, #8]
        pagestatus = GetPageState(pageaddress);
 8027b86:	68b8      	ldr	r0, [r7, #8]
 8027b88:	f001 fa32 	bl	8028ff0 <GetPageState>
 8027b8c:	4603      	mov	r3, r0
 8027b8e:	71bb      	strb	r3, [r7, #6]

        /* If page is not erasing, return error */
        if (pagestatus != STATE_PAGE_ERASING)
 8027b90:	79bb      	ldrb	r3, [r7, #6]
 8027b92:	2b04      	cmp	r3, #4
 8027b94:	d001      	beq.n	8027b9a <EE_CleanUp+0x162>
        {
          return EE_ERROR_NOERASING_PAGE;
 8027b96:	2305      	movs	r3, #5
 8027b98:	e03b      	b.n	8027c12 <EE_CleanUp+0x1da>
      for (page = (firstpage + 1U); page < (firstpage + (PAGES_NUMBER / 2U)); page++)
 8027b9a:	693b      	ldr	r3, [r7, #16]
 8027b9c:	3301      	adds	r3, #1
 8027b9e:	613b      	str	r3, [r7, #16]
 8027ba0:	697b      	ldr	r3, [r7, #20]
 8027ba2:	3303      	adds	r3, #3
 8027ba4:	693a      	ldr	r2, [r7, #16]
 8027ba6:	429a      	cmp	r2, r3
 8027ba8:	d3b7      	bcc.n	8027b1a <EE_CleanUp+0xe2>
      SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_ON);
#endif

      /* Erase all the pages of the group */
      /* If erase operation fails, a Flash error code is returned */
      if (FI_PageErase(firstpage, PAGES_NUMBER / 2U) != EE_OK)
 8027baa:	2103      	movs	r1, #3
 8027bac:	6978      	ldr	r0, [r7, #20]
 8027bae:	f001 fb41 	bl	8029234 <FI_PageErase>
 8027bb2:	4603      	mov	r3, r0
 8027bb4:	2b00      	cmp	r3, #0
 8027bb6:	d001      	beq.n	8027bbc <EE_CleanUp+0x184>
      {
#ifdef DUALCORE_FLASH_SHARING
        /* Inform CPU2 about end of Erase Activity */
        SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
#endif
        return EE_ERASE_ERROR;
 8027bb8:	2301      	movs	r3, #1
 8027bba:	e02a      	b.n	8027c12 <EE_CleanUp+0x1da>
        /* Inform CPU2 about end of Erase Activity */
        SHCI_C2_FLASH_EraseActivity(ERASE_ACTIVITY_OFF);
#endif
        
        /* To keep their coherency, flush the caches if needed depending on the product */
        FI_CacheFlush();
 8027bbc:	f001 fb9e 	bl	80292fc <FI_CacheFlush>
        
        return EE_OK;
 8027bc0:	2300      	movs	r3, #0
 8027bc2:	e026      	b.n	8027c12 <EE_CleanUp+0x1da>
  for (firstpage = START_PAGE; firstpage < (START_PAGE + PAGES_NUMBER); firstpage += (PAGES_NUMBER / 2U))
 8027bc4:	697b      	ldr	r3, [r7, #20]
 8027bc6:	3303      	adds	r3, #3
 8027bc8:	617b      	str	r3, [r7, #20]
 8027bca:	4b14      	ldr	r3, [pc, #80]	@ (8027c1c <EE_CleanUp+0x1e4>)
 8027bcc:	681b      	ldr	r3, [r3, #0]
 8027bce:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027bd2:	4b13      	ldr	r3, [pc, #76]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027bd4:	881b      	ldrh	r3, [r3, #0]
 8027bd6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027bda:	428b      	cmp	r3, r1
 8027bdc:	d00b      	beq.n	8027bf6 <EE_CleanUp+0x1be>
 8027bde:	4b10      	ldr	r3, [pc, #64]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027be0:	881b      	ldrh	r3, [r3, #0]
 8027be2:	2b00      	cmp	r3, #0
 8027be4:	d004      	beq.n	8027bf0 <EE_CleanUp+0x1b8>
 8027be6:	4b0e      	ldr	r3, [pc, #56]	@ (8027c20 <EE_CleanUp+0x1e8>)
 8027be8:	881b      	ldrh	r3, [r3, #0]
 8027bea:	029b      	lsls	r3, r3, #10
 8027bec:	085b      	lsrs	r3, r3, #1
 8027bee:	e004      	b.n	8027bfa <EE_CleanUp+0x1c2>
 8027bf0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027bf4:	e001      	b.n	8027bfa <EE_CleanUp+0x1c2>
 8027bf6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027bfa:	fbb2 f1f3 	udiv	r1, r2, r3
 8027bfe:	fb01 f303 	mul.w	r3, r1, r3
 8027c02:	1ad3      	subs	r3, r2, r3
 8027c04:	0b5b      	lsrs	r3, r3, #13
 8027c06:	3306      	adds	r3, #6
 8027c08:	697a      	ldr	r2, [r7, #20]
 8027c0a:	429a      	cmp	r2, r3
 8027c0c:	f4ff af43 	bcc.w	8027a96 <EE_CleanUp+0x5e>
      }
    }
  }

  /* Error if no erasing pages group is found */
  return EE_ERROR_NOERASING_PAGE;
 8027c10:	2305      	movs	r3, #5
}
 8027c12:	4618      	mov	r0, r3
 8027c14:	3718      	adds	r7, #24
 8027c16:	46bd      	mov	sp, r7
 8027c18:	bd80      	pop	{r7, pc}
 8027c1a:	bf00      	nop
 8027c1c:	20001a7c 	.word	0x20001a7c
 8027c20:	0bfa07a0 	.word	0x0bfa07a0

08027c24 <EE_DeleteCorruptedFlashAddress>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
EE_Status EE_DeleteCorruptedFlashAddress(uint32_t Address)
{
 8027c24:	b580      	push	{r7, lr}
 8027c26:	b082      	sub	sp, #8
 8027c28:	af00      	add	r7, sp, #0
 8027c2a:	6078      	str	r0, [r7, #4]
  return FI_DeleteCorruptedFlashAddress(Address);
 8027c2c:	6878      	ldr	r0, [r7, #4]
 8027c2e:	f001 fbbf 	bl	80293b0 <FI_DeleteCorruptedFlashAddress>
 8027c32:	4603      	mov	r3, r0
}
 8027c34:	4618      	mov	r0, r3
 8027c36:	3708      	adds	r7, #8
 8027c38:	46bd      	mov	sp, r7
 8027c3a:	bd80      	pop	{r7, pc}

08027c3c <ReadVariable>:
#ifndef FLASH_LINES_128B
static EE_Status ReadVariable(uint16_t VirtAddress, EE_DATA_TYPE* pData)
#else
static EE_Status ReadVariable(uint16_t VirtAddress, EE_DATA_TYPE* pData)
#endif
{
 8027c3c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8027c40:	b08c      	sub	sp, #48	@ 0x30
 8027c42:	af00      	add	r7, sp, #0
 8027c44:	4603      	mov	r3, r0
 8027c46:	6039      	str	r1, [r7, #0]
 8027c48:	80fb      	strh	r3, [r7, #6]
  EE_ELEMENT_TYPE addressvalue = 0U;
 8027c4a:	f04f 0200 	mov.w	r2, #0
 8027c4e:	f04f 0300 	mov.w	r3, #0
 8027c52:	e9c7 2306 	strd	r2, r3, [r7, #24]
#ifdef FLASH_LINES_128B
  EE_ELEMENT_TYPE addressvalue2 = 0U;
 8027c56:	f04f 0200 	mov.w	r2, #0
 8027c5a:	f04f 0300 	mov.w	r3, #0
 8027c5e:	e9c7 2304 	strd	r2, r3, [r7, #16]
#endif
  uint32_t page = 0U, pageaddress = 0U, counter = 0U, crc = 0U;
 8027c62:	2300      	movs	r3, #0
 8027c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8027c66:	2300      	movs	r3, #0
 8027c68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8027c6a:	2300      	movs	r3, #0
 8027c6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8027c6e:	2300      	movs	r3, #0
 8027c70:	60fb      	str	r3, [r7, #12]
  EE_State_type pagestate = STATE_PAGE_INVALID;
 8027c72:	2305      	movs	r3, #5
 8027c74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Get active Page for read operation */
  page = FindPage(FIND_READ_PAGE);
 8027c78:	2000      	movs	r0, #0
 8027c7a:	f000 f997 	bl	8027fac <FindPage>
 8027c7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Check if there is no active page */
  if (page == EE_NO_PAGE_FOUND)
 8027c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8027c82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8027c86:	d101      	bne.n	8027c8c <ReadVariable+0x50>
  {
    return EE_ERROR_NOACTIVE_PAGE;
 8027c88:	2303      	movs	r3, #3
 8027c8a:	e132      	b.n	8027ef2 <ReadVariable+0x2b6>
  }
  pageaddress = PAGE_ADDRESS(page);
 8027c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8027c8e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027c92:	035a      	lsls	r2, r3, #13
 8027c94:	4b99      	ldr	r3, [pc, #612]	@ (8027efc <ReadVariable+0x2c0>)
 8027c96:	681b      	ldr	r3, [r3, #0]
 8027c98:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027c9c:	4b98      	ldr	r3, [pc, #608]	@ (8027f00 <ReadVariable+0x2c4>)
 8027c9e:	881b      	ldrh	r3, [r3, #0]
 8027ca0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027ca4:	4283      	cmp	r3, r0
 8027ca6:	d00b      	beq.n	8027cc0 <ReadVariable+0x84>
 8027ca8:	4b95      	ldr	r3, [pc, #596]	@ (8027f00 <ReadVariable+0x2c4>)
 8027caa:	881b      	ldrh	r3, [r3, #0]
 8027cac:	2b00      	cmp	r3, #0
 8027cae:	d004      	beq.n	8027cba <ReadVariable+0x7e>
 8027cb0:	4b93      	ldr	r3, [pc, #588]	@ (8027f00 <ReadVariable+0x2c4>)
 8027cb2:	881b      	ldrh	r3, [r3, #0]
 8027cb4:	029b      	lsls	r3, r3, #10
 8027cb6:	085b      	lsrs	r3, r3, #1
 8027cb8:	e004      	b.n	8027cc4 <ReadVariable+0x88>
 8027cba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027cbe:	e001      	b.n	8027cc4 <ReadVariable+0x88>
 8027cc0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027cc4:	fbb1 f1f3 	udiv	r1, r1, r3
 8027cc8:	4b8d      	ldr	r3, [pc, #564]	@ (8027f00 <ReadVariable+0x2c4>)
 8027cca:	881b      	ldrh	r3, [r3, #0]
 8027ccc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027cd0:	4283      	cmp	r3, r0
 8027cd2:	d00b      	beq.n	8027cec <ReadVariable+0xb0>
 8027cd4:	4b8a      	ldr	r3, [pc, #552]	@ (8027f00 <ReadVariable+0x2c4>)
 8027cd6:	881b      	ldrh	r3, [r3, #0]
 8027cd8:	2b00      	cmp	r3, #0
 8027cda:	d004      	beq.n	8027ce6 <ReadVariable+0xaa>
 8027cdc:	4b88      	ldr	r3, [pc, #544]	@ (8027f00 <ReadVariable+0x2c4>)
 8027cde:	881b      	ldrh	r3, [r3, #0]
 8027ce0:	029b      	lsls	r3, r3, #10
 8027ce2:	085b      	lsrs	r3, r3, #1
 8027ce4:	e004      	b.n	8027cf0 <ReadVariable+0xb4>
 8027ce6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027cea:	e001      	b.n	8027cf0 <ReadVariable+0xb4>
 8027cec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027cf0:	fb01 f303 	mul.w	r3, r1, r3
 8027cf4:	4413      	add	r3, r2
 8027cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  pagestate = GetPageState(pageaddress);
 8027cf8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8027cfa:	f001 f979 	bl	8028ff0 <GetPageState>
 8027cfe:	4603      	mov	r3, r0
 8027d00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Search variable in active page and valid pages until erased page is found
     or in erasing pages until erased page is found */
  while ((pagestate == STATE_PAGE_ACTIVE) || (pagestate == STATE_PAGE_VALID) || (pagestate == STATE_PAGE_ERASING))
 8027d04:	e0e5      	b.n	8027ed2 <ReadVariable+0x296>
  {
    /* Set counter index to last element position in the page */
    counter = PAGE_SIZE - EE_ELEMENT_SIZE;
 8027d06:	f641 73f0 	movw	r3, #8176	@ 0x1ff0
 8027d0a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check each page address starting from end */
    while (counter >= PAGE_HEADER_SIZE)
 8027d0c:	e058      	b.n	8027dc0 <ReadVariable+0x184>
    {
      /* Get the current location content to be compared with virtual address */
      addressvalue = (*(__IO EE_ELEMENT_TYPE*)(pageaddress + counter));
 8027d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8027d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027d12:	4413      	add	r3, r2
 8027d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027d18:	e9c7 2306 	strd	r2, r3, [r7, #24]
            return EE_OK;
          }
        }
      }
#else
      addressvalue2 = (*(__IO EE_ELEMENT_TYPE*)(pageaddress + counter+8U));
 8027d1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8027d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027d20:	4413      	add	r3, r2
 8027d22:	3308      	adds	r3, #8
 8027d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027d28:	e9c7 2304 	strd	r2, r3, [r7, #16]
      if ((addressvalue != EE_PAGESTAT_ERASED) && (addressvalue2 != EE_PAGESTAT_ERASED))
 8027d2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027d30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8027d34:	bf08      	it	eq
 8027d36:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027d3a:	d03e      	beq.n	8027dba <ReadVariable+0x17e>
 8027d3c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8027d40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8027d44:	bf08      	it	eq
 8027d46:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027d4a:	d036      	beq.n	8027dba <ReadVariable+0x17e>
      {
        /* Compare the read address with the virtual address */
        if (EE_VIRTUALADDRESS_VALUE(addressvalue) == VirtAddress)
 8027d4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027d50:	b294      	uxth	r4, r2
 8027d52:	2500      	movs	r5, #0
 8027d54:	88fb      	ldrh	r3, [r7, #6]
 8027d56:	2200      	movs	r2, #0
 8027d58:	4698      	mov	r8, r3
 8027d5a:	4691      	mov	r9, r2
 8027d5c:	454d      	cmp	r5, r9
 8027d5e:	bf08      	it	eq
 8027d60:	4544      	cmpeq	r4, r8
 8027d62:	d12a      	bne.n	8027dba <ReadVariable+0x17e>
        {
          /* Calculate crc of variable data and virtual address */
          crc = CalculateCrc((uint64_t)addressvalue2,(uint64_t)addressvalue);
 8027d64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8027d68:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8027d6c:	f001 f9f2 	bl	8029154 <CalculateCrc>
 8027d70:	4603      	mov	r3, r0
 8027d72:	60fb      	str	r3, [r7, #12]
          
          /* if crc verification pass, data is correct and is returned.
             if crc verification fails, data is corrupted and has to be skip */
          if (crc == EE_CRC_VALUE(addressvalue))
 8027d74:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8027d78:	f04f 0200 	mov.w	r2, #0
 8027d7c:	f04f 0300 	mov.w	r3, #0
 8027d80:	0c02      	lsrs	r2, r0, #16
 8027d82:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8027d86:	0c0b      	lsrs	r3, r1, #16
 8027d88:	b293      	uxth	r3, r2
 8027d8a:	461a      	mov	r2, r3
 8027d8c:	68fb      	ldr	r3, [r7, #12]
 8027d8e:	4293      	cmp	r3, r2
 8027d90:	d113      	bne.n	8027dba <ReadVariable+0x17e>
          {
            /* Get content of variable value */
            pData[0] = (uint64_t)addressvalue2;
 8027d92:	6839      	ldr	r1, [r7, #0]
 8027d94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8027d98:	e9c1 2300 	strd	r2, r3, [r1]
            pData[1] = (uint64_t)(addressvalue >> EE_DATA_SHIFT);
 8027d9c:	683b      	ldr	r3, [r7, #0]
 8027d9e:	f103 0408 	add.w	r4, r3, #8
 8027da2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8027da6:	f04f 0200 	mov.w	r2, #0
 8027daa:	f04f 0300 	mov.w	r3, #0
 8027dae:	000a      	movs	r2, r1
 8027db0:	2300      	movs	r3, #0
 8027db2:	e9c4 2300 	strd	r2, r3, [r4]

            return EE_OK;
 8027db6:	2300      	movs	r3, #0
 8027db8:	e09b      	b.n	8027ef2 <ReadVariable+0x2b6>
          }
        }
      }
#endif
      /* Next address location */
      counter -= EE_ELEMENT_SIZE;
 8027dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027dbc:	3b10      	subs	r3, #16
 8027dbe:	627b      	str	r3, [r7, #36]	@ 0x24
    while (counter >= PAGE_HEADER_SIZE)
 8027dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8027dc2:	2b3f      	cmp	r3, #63	@ 0x3f
 8027dc4:	d8a3      	bhi.n	8027d0e <ReadVariable+0xd2>
    }

    /* Decrement page index circularly, among pages allocated to eeprom emulation */
    page = PREVIOUS_PAGE(page);
 8027dc6:	4b4d      	ldr	r3, [pc, #308]	@ (8027efc <ReadVariable+0x2c0>)
 8027dc8:	681b      	ldr	r3, [r3, #0]
 8027dca:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8027dce:	4b4c      	ldr	r3, [pc, #304]	@ (8027f00 <ReadVariable+0x2c4>)
 8027dd0:	881b      	ldrh	r3, [r3, #0]
 8027dd2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8027dd6:	428b      	cmp	r3, r1
 8027dd8:	d00b      	beq.n	8027df2 <ReadVariable+0x1b6>
 8027dda:	4b49      	ldr	r3, [pc, #292]	@ (8027f00 <ReadVariable+0x2c4>)
 8027ddc:	881b      	ldrh	r3, [r3, #0]
 8027dde:	2b00      	cmp	r3, #0
 8027de0:	d004      	beq.n	8027dec <ReadVariable+0x1b0>
 8027de2:	4b47      	ldr	r3, [pc, #284]	@ (8027f00 <ReadVariable+0x2c4>)
 8027de4:	881b      	ldrh	r3, [r3, #0]
 8027de6:	029b      	lsls	r3, r3, #10
 8027de8:	085b      	lsrs	r3, r3, #1
 8027dea:	e004      	b.n	8027df6 <ReadVariable+0x1ba>
 8027dec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027df0:	e001      	b.n	8027df6 <ReadVariable+0x1ba>
 8027df2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027df6:	fbb2 f1f3 	udiv	r1, r2, r3
 8027dfa:	fb01 f303 	mul.w	r3, r1, r3
 8027dfe:	1ad3      	subs	r3, r2, r3
 8027e00:	0b5b      	lsrs	r3, r3, #13
 8027e02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8027e04:	1ad3      	subs	r3, r2, r3
 8027e06:	1d59      	adds	r1, r3, #5
 8027e08:	4b3e      	ldr	r3, [pc, #248]	@ (8027f04 <ReadVariable+0x2c8>)
 8027e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8027e0e:	089a      	lsrs	r2, r3, #2
 8027e10:	4613      	mov	r3, r2
 8027e12:	005b      	lsls	r3, r3, #1
 8027e14:	4413      	add	r3, r2
 8027e16:	005b      	lsls	r3, r3, #1
 8027e18:	1aca      	subs	r2, r1, r3
 8027e1a:	4b38      	ldr	r3, [pc, #224]	@ (8027efc <ReadVariable+0x2c0>)
 8027e1c:	681b      	ldr	r3, [r3, #0]
 8027e1e:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027e22:	4b37      	ldr	r3, [pc, #220]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e24:	881b      	ldrh	r3, [r3, #0]
 8027e26:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027e2a:	4283      	cmp	r3, r0
 8027e2c:	d00b      	beq.n	8027e46 <ReadVariable+0x20a>
 8027e2e:	4b34      	ldr	r3, [pc, #208]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e30:	881b      	ldrh	r3, [r3, #0]
 8027e32:	2b00      	cmp	r3, #0
 8027e34:	d004      	beq.n	8027e40 <ReadVariable+0x204>
 8027e36:	4b32      	ldr	r3, [pc, #200]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e38:	881b      	ldrh	r3, [r3, #0]
 8027e3a:	029b      	lsls	r3, r3, #10
 8027e3c:	085b      	lsrs	r3, r3, #1
 8027e3e:	e004      	b.n	8027e4a <ReadVariable+0x20e>
 8027e40:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027e44:	e001      	b.n	8027e4a <ReadVariable+0x20e>
 8027e46:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027e4a:	fbb1 f0f3 	udiv	r0, r1, r3
 8027e4e:	fb00 f303 	mul.w	r3, r0, r3
 8027e52:	1acb      	subs	r3, r1, r3
 8027e54:	0b5b      	lsrs	r3, r3, #13
 8027e56:	4413      	add	r3, r2
 8027e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pageaddress = PAGE_ADDRESS(page);
 8027e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8027e5c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027e60:	035a      	lsls	r2, r3, #13
 8027e62:	4b26      	ldr	r3, [pc, #152]	@ (8027efc <ReadVariable+0x2c0>)
 8027e64:	681b      	ldr	r3, [r3, #0]
 8027e66:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027e6a:	4b25      	ldr	r3, [pc, #148]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e6c:	881b      	ldrh	r3, [r3, #0]
 8027e6e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027e72:	4283      	cmp	r3, r0
 8027e74:	d00b      	beq.n	8027e8e <ReadVariable+0x252>
 8027e76:	4b22      	ldr	r3, [pc, #136]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e78:	881b      	ldrh	r3, [r3, #0]
 8027e7a:	2b00      	cmp	r3, #0
 8027e7c:	d004      	beq.n	8027e88 <ReadVariable+0x24c>
 8027e7e:	4b20      	ldr	r3, [pc, #128]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e80:	881b      	ldrh	r3, [r3, #0]
 8027e82:	029b      	lsls	r3, r3, #10
 8027e84:	085b      	lsrs	r3, r3, #1
 8027e86:	e004      	b.n	8027e92 <ReadVariable+0x256>
 8027e88:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027e8c:	e001      	b.n	8027e92 <ReadVariable+0x256>
 8027e8e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027e92:	fbb1 f1f3 	udiv	r1, r1, r3
 8027e96:	4b1a      	ldr	r3, [pc, #104]	@ (8027f00 <ReadVariable+0x2c4>)
 8027e98:	881b      	ldrh	r3, [r3, #0]
 8027e9a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027e9e:	4283      	cmp	r3, r0
 8027ea0:	d00b      	beq.n	8027eba <ReadVariable+0x27e>
 8027ea2:	4b17      	ldr	r3, [pc, #92]	@ (8027f00 <ReadVariable+0x2c4>)
 8027ea4:	881b      	ldrh	r3, [r3, #0]
 8027ea6:	2b00      	cmp	r3, #0
 8027ea8:	d004      	beq.n	8027eb4 <ReadVariable+0x278>
 8027eaa:	4b15      	ldr	r3, [pc, #84]	@ (8027f00 <ReadVariable+0x2c4>)
 8027eac:	881b      	ldrh	r3, [r3, #0]
 8027eae:	029b      	lsls	r3, r3, #10
 8027eb0:	085b      	lsrs	r3, r3, #1
 8027eb2:	e004      	b.n	8027ebe <ReadVariable+0x282>
 8027eb4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027eb8:	e001      	b.n	8027ebe <ReadVariable+0x282>
 8027eba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8027ebe:	fb01 f303 	mul.w	r3, r1, r3
 8027ec2:	4413      	add	r3, r2
 8027ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
    pagestate = GetPageState(pageaddress);
 8027ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8027ec8:	f001 f892 	bl	8028ff0 <GetPageState>
 8027ecc:	4603      	mov	r3, r0
 8027ece:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  while ((pagestate == STATE_PAGE_ACTIVE) || (pagestate == STATE_PAGE_VALID) || (pagestate == STATE_PAGE_ERASING))
 8027ed2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8027ed6:	2b02      	cmp	r3, #2
 8027ed8:	f43f af15 	beq.w	8027d06 <ReadVariable+0xca>
 8027edc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8027ee0:	2b03      	cmp	r3, #3
 8027ee2:	f43f af10 	beq.w	8027d06 <ReadVariable+0xca>
 8027ee6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8027eea:	2b04      	cmp	r3, #4
 8027eec:	f43f af0b 	beq.w	8027d06 <ReadVariable+0xca>
  }

  /* Variable is not found */
  return EE_NO_DATA;
 8027ef0:	2307      	movs	r3, #7
}
 8027ef2:	4618      	mov	r0, r3
 8027ef4:	3730      	adds	r7, #48	@ 0x30
 8027ef6:	46bd      	mov	sp, r7
 8027ef8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8027efc:	20001a7c 	.word	0x20001a7c
 8027f00:	0bfa07a0 	.word	0x0bfa07a0
 8027f04:	aaaaaaab 	.word	0xaaaaaaab

08027f08 <WriteVariable>:
#ifndef FLASH_LINES_128B
static EE_Status WriteVariable(uint16_t VirtAddress, EE_DATA_TYPE Data)
#else
static EE_Status WriteVariable(uint16_t VirtAddress, EE_DATA_TYPE* Data)
#endif
{
 8027f08:	b580      	push	{r7, lr}
 8027f0a:	b084      	sub	sp, #16
 8027f0c:	af00      	add	r7, sp, #0
 8027f0e:	4603      	mov	r3, r0
 8027f10:	6039      	str	r1, [r7, #0]
 8027f12:	80fb      	strh	r3, [r7, #6]
  EE_Status status = EE_OK;
 8027f14:	2300      	movs	r3, #0
 8027f16:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM, if not full */
#if defined (DUALCORE_FLASH_SHARING) || defined (FLASH_LINES_128B)
  status = VerifyPagesFullWriteVariable(VirtAddress, Data, EE_SIMPLE_WRITE);
 8027f18:	88fb      	ldrh	r3, [r7, #6]
 8027f1a:	2201      	movs	r2, #1
 8027f1c:	6839      	ldr	r1, [r7, #0]
 8027f1e:	4618      	mov	r0, r3
 8027f20:	f000 fdfa 	bl	8028b18 <VerifyPagesFullWriteVariable>
 8027f24:	4603      	mov	r3, r0
 8027f26:	81fb      	strh	r3, [r7, #14]
#else
  status = VerifyPagesFullWriteVariable(VirtAddress, Data);
#endif
  if (status == EE_PAGE_FULL)
 8027f28:	89fb      	ldrh	r3, [r7, #14]
 8027f2a:	2b12      	cmp	r3, #18
 8027f2c:	d107      	bne.n	8027f3e <WriteVariable+0x36>
  {
    /* In case the EEPROM pages are full, perform Pages transfer */
    return PagesTransfer(VirtAddress, Data, EE_TRANSFER_NORMAL);
 8027f2e:	88fb      	ldrh	r3, [r7, #6]
 8027f30:	2200      	movs	r2, #0
 8027f32:	6839      	ldr	r1, [r7, #0]
 8027f34:	4618      	mov	r0, r3
 8027f36:	f000 f9e3 	bl	8028300 <PagesTransfer>
 8027f3a:	4603      	mov	r3, r0
 8027f3c:	e000      	b.n	8027f40 <WriteVariable+0x38>
  }

  /* Return last operation status */
  return status;
 8027f3e:	89fb      	ldrh	r3, [r7, #14]
}
 8027f40:	4618      	mov	r0, r3
 8027f42:	3710      	adds	r7, #16
 8027f44:	46bd      	mov	sp, r7
 8027f46:	bd80      	pop	{r7, pc}

08027f48 <VerifyPageFullyErased>:
  * @retval EE_Status
  *           - EE_PAGE_NOTERASED : if Page not erased
  *           - EE_PAGE_ERASED    : if Page erased
  */
static EE_Status VerifyPageFullyErased(uint32_t Address, uint32_t PageSize)
{
 8027f48:	b480      	push	{r7}
 8027f4a:	b085      	sub	sp, #20
 8027f4c:	af00      	add	r7, sp, #0
 8027f4e:	6078      	str	r0, [r7, #4]
 8027f50:	6039      	str	r1, [r7, #0]
  EE_Status readstatus = EE_PAGE_ERASED;
 8027f52:	2311      	movs	r3, #17
 8027f54:	81fb      	strh	r3, [r7, #14]
  uint32_t counter = 0U;
 8027f56:	2300      	movs	r3, #0
 8027f58:	60bb      	str	r3, [r7, #8]

  /* Check each element in the page */
  while (counter < PageSize)
 8027f5a:	e01b      	b.n	8027f94 <VerifyPageFullyErased+0x4c>
  {
    /* Compare the read address with the virtual address */
#ifndef FLASH_LINES_128B    
	if ((*(__IO EE_ELEMENT_TYPE*)(Address+counter)) != EE_PAGESTAT_ERASED)
#else
	if ( ((*(__IO EE_ELEMENT_TYPE*)(Address+counter)) != EE_PAGESTAT_ERASED) && ((*(__IO EE_ELEMENT_TYPE*)(Address+counter+8U)) != EE_PAGESTAT_ERASED) )
 8027f5c:	687a      	ldr	r2, [r7, #4]
 8027f5e:	68bb      	ldr	r3, [r7, #8]
 8027f60:	4413      	add	r3, r2
 8027f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8027f6a:	bf08      	it	eq
 8027f6c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027f70:	d00d      	beq.n	8027f8e <VerifyPageFullyErased+0x46>
 8027f72:	687a      	ldr	r2, [r7, #4]
 8027f74:	68bb      	ldr	r3, [r7, #8]
 8027f76:	4413      	add	r3, r2
 8027f78:	3308      	adds	r3, #8
 8027f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027f7e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8027f82:	bf08      	it	eq
 8027f84:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8027f88:	d001      	beq.n	8027f8e <VerifyPageFullyErased+0x46>
#endif    
	{
      /* In case one element is not erased, reset readstatus flag */
      readstatus = EE_PAGE_NOTERASED;
 8027f8a:	2310      	movs	r3, #16
 8027f8c:	81fb      	strh	r3, [r7, #14]
    }
    /* Next address location */
    counter = counter + EE_ELEMENT_SIZE;
 8027f8e:	68bb      	ldr	r3, [r7, #8]
 8027f90:	3310      	adds	r3, #16
 8027f92:	60bb      	str	r3, [r7, #8]
  while (counter < PageSize)
 8027f94:	68ba      	ldr	r2, [r7, #8]
 8027f96:	683b      	ldr	r3, [r7, #0]
 8027f98:	429a      	cmp	r2, r3
 8027f9a:	d3df      	bcc.n	8027f5c <VerifyPageFullyErased+0x14>
  }

  /* Return readstatus value */
  return readstatus;
 8027f9c:	89fb      	ldrh	r3, [r7, #14]
}
 8027f9e:	4618      	mov	r0, r3
 8027fa0:	3714      	adds	r7, #20
 8027fa2:	46bd      	mov	sp, r7
 8027fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8027fa8:	4770      	bx	lr
	...

08027fac <FindPage>:
  * @retval Page_Index
  *           - Page Index: on success
  *           - @ref EE_NO_PAGE_FOUND : if an error occurs
  */
static uint32_t FindPage(EE_Find_type Operation)
{
 8027fac:	b580      	push	{r7, lr}
 8027fae:	b086      	sub	sp, #24
 8027fb0:	af00      	add	r7, sp, #0
 8027fb2:	4603      	mov	r3, r0
 8027fb4:	71fb      	strb	r3, [r7, #7]
  EE_State_type currentpagestatus = STATE_PAGE_INVALID, followingpagestatus = STATE_PAGE_INVALID;
 8027fb6:	2305      	movs	r3, #5
 8027fb8:	75fb      	strb	r3, [r7, #23]
 8027fba:	2305      	movs	r3, #5
 8027fbc:	75bb      	strb	r3, [r7, #22]
  uint32_t currentpage = 0U, followingpage = 0U, previouspage = 0U;
 8027fbe:	2300      	movs	r3, #0
 8027fc0:	613b      	str	r3, [r7, #16]
 8027fc2:	2300      	movs	r3, #0
 8027fc4:	60fb      	str	r3, [r7, #12]
 8027fc6:	2300      	movs	r3, #0
 8027fc8:	60bb      	str	r3, [r7, #8]

  /* Get currentpage status */
  currentpage = ubCurrentActivePage;
 8027fca:	4ba6      	ldr	r3, [pc, #664]	@ (8028264 <FindPage+0x2b8>)
 8027fcc:	781b      	ldrb	r3, [r3, #0]
 8027fce:	613b      	str	r3, [r7, #16]
  currentpagestatus = GetPageState(PAGE_ADDRESS(currentpage));
 8027fd0:	693b      	ldr	r3, [r7, #16]
 8027fd2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8027fd6:	035a      	lsls	r2, r3, #13
 8027fd8:	4ba3      	ldr	r3, [pc, #652]	@ (8028268 <FindPage+0x2bc>)
 8027fda:	681b      	ldr	r3, [r3, #0]
 8027fdc:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8027fe0:	4ba2      	ldr	r3, [pc, #648]	@ (802826c <FindPage+0x2c0>)
 8027fe2:	881b      	ldrh	r3, [r3, #0]
 8027fe4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8027fe8:	4283      	cmp	r3, r0
 8027fea:	d00b      	beq.n	8028004 <FindPage+0x58>
 8027fec:	4b9f      	ldr	r3, [pc, #636]	@ (802826c <FindPage+0x2c0>)
 8027fee:	881b      	ldrh	r3, [r3, #0]
 8027ff0:	2b00      	cmp	r3, #0
 8027ff2:	d004      	beq.n	8027ffe <FindPage+0x52>
 8027ff4:	4b9d      	ldr	r3, [pc, #628]	@ (802826c <FindPage+0x2c0>)
 8027ff6:	881b      	ldrh	r3, [r3, #0]
 8027ff8:	029b      	lsls	r3, r3, #10
 8027ffa:	085b      	lsrs	r3, r3, #1
 8027ffc:	e004      	b.n	8028008 <FindPage+0x5c>
 8027ffe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028002:	e001      	b.n	8028008 <FindPage+0x5c>
 8028004:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028008:	fbb1 f1f3 	udiv	r1, r1, r3
 802800c:	4b97      	ldr	r3, [pc, #604]	@ (802826c <FindPage+0x2c0>)
 802800e:	881b      	ldrh	r3, [r3, #0]
 8028010:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028014:	4283      	cmp	r3, r0
 8028016:	d00b      	beq.n	8028030 <FindPage+0x84>
 8028018:	4b94      	ldr	r3, [pc, #592]	@ (802826c <FindPage+0x2c0>)
 802801a:	881b      	ldrh	r3, [r3, #0]
 802801c:	2b00      	cmp	r3, #0
 802801e:	d004      	beq.n	802802a <FindPage+0x7e>
 8028020:	4b92      	ldr	r3, [pc, #584]	@ (802826c <FindPage+0x2c0>)
 8028022:	881b      	ldrh	r3, [r3, #0]
 8028024:	029b      	lsls	r3, r3, #10
 8028026:	085b      	lsrs	r3, r3, #1
 8028028:	e004      	b.n	8028034 <FindPage+0x88>
 802802a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802802e:	e001      	b.n	8028034 <FindPage+0x88>
 8028030:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028034:	fb01 f303 	mul.w	r3, r1, r3
 8028038:	4413      	add	r3, r2
 802803a:	4618      	mov	r0, r3
 802803c:	f000 ffd8 	bl	8028ff0 <GetPageState>
 8028040:	4603      	mov	r3, r0
 8028042:	75fb      	strb	r3, [r7, #23]

  /* Get followingpage status */
  followingpage = FOLLOWING_PAGE(currentpage);
 8028044:	4b88      	ldr	r3, [pc, #544]	@ (8028268 <FindPage+0x2bc>)
 8028046:	681b      	ldr	r3, [r3, #0]
 8028048:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 802804c:	4b87      	ldr	r3, [pc, #540]	@ (802826c <FindPage+0x2c0>)
 802804e:	881b      	ldrh	r3, [r3, #0]
 8028050:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8028054:	428b      	cmp	r3, r1
 8028056:	d00b      	beq.n	8028070 <FindPage+0xc4>
 8028058:	4b84      	ldr	r3, [pc, #528]	@ (802826c <FindPage+0x2c0>)
 802805a:	881b      	ldrh	r3, [r3, #0]
 802805c:	2b00      	cmp	r3, #0
 802805e:	d004      	beq.n	802806a <FindPage+0xbe>
 8028060:	4b82      	ldr	r3, [pc, #520]	@ (802826c <FindPage+0x2c0>)
 8028062:	881b      	ldrh	r3, [r3, #0]
 8028064:	029b      	lsls	r3, r3, #10
 8028066:	085b      	lsrs	r3, r3, #1
 8028068:	e004      	b.n	8028074 <FindPage+0xc8>
 802806a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802806e:	e001      	b.n	8028074 <FindPage+0xc8>
 8028070:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028074:	fbb2 f1f3 	udiv	r1, r2, r3
 8028078:	fb01 f303 	mul.w	r3, r1, r3
 802807c:	1ad3      	subs	r3, r2, r3
 802807e:	0b5b      	lsrs	r3, r3, #13
 8028080:	693a      	ldr	r2, [r7, #16]
 8028082:	1ad3      	subs	r3, r2, r3
 8028084:	1c59      	adds	r1, r3, #1
 8028086:	4b7a      	ldr	r3, [pc, #488]	@ (8028270 <FindPage+0x2c4>)
 8028088:	fba3 2301 	umull	r2, r3, r3, r1
 802808c:	089a      	lsrs	r2, r3, #2
 802808e:	4613      	mov	r3, r2
 8028090:	005b      	lsls	r3, r3, #1
 8028092:	4413      	add	r3, r2
 8028094:	005b      	lsls	r3, r3, #1
 8028096:	1aca      	subs	r2, r1, r3
 8028098:	4b73      	ldr	r3, [pc, #460]	@ (8028268 <FindPage+0x2bc>)
 802809a:	681b      	ldr	r3, [r3, #0]
 802809c:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80280a0:	4b72      	ldr	r3, [pc, #456]	@ (802826c <FindPage+0x2c0>)
 80280a2:	881b      	ldrh	r3, [r3, #0]
 80280a4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80280a8:	4283      	cmp	r3, r0
 80280aa:	d00b      	beq.n	80280c4 <FindPage+0x118>
 80280ac:	4b6f      	ldr	r3, [pc, #444]	@ (802826c <FindPage+0x2c0>)
 80280ae:	881b      	ldrh	r3, [r3, #0]
 80280b0:	2b00      	cmp	r3, #0
 80280b2:	d004      	beq.n	80280be <FindPage+0x112>
 80280b4:	4b6d      	ldr	r3, [pc, #436]	@ (802826c <FindPage+0x2c0>)
 80280b6:	881b      	ldrh	r3, [r3, #0]
 80280b8:	029b      	lsls	r3, r3, #10
 80280ba:	085b      	lsrs	r3, r3, #1
 80280bc:	e004      	b.n	80280c8 <FindPage+0x11c>
 80280be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80280c2:	e001      	b.n	80280c8 <FindPage+0x11c>
 80280c4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80280c8:	fbb1 f0f3 	udiv	r0, r1, r3
 80280cc:	fb00 f303 	mul.w	r3, r0, r3
 80280d0:	1acb      	subs	r3, r1, r3
 80280d2:	0b5b      	lsrs	r3, r3, #13
 80280d4:	4413      	add	r3, r2
 80280d6:	60fb      	str	r3, [r7, #12]
  followingpagestatus = GetPageState(PAGE_ADDRESS(followingpage));
 80280d8:	68fb      	ldr	r3, [r7, #12]
 80280da:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80280de:	035a      	lsls	r2, r3, #13
 80280e0:	4b61      	ldr	r3, [pc, #388]	@ (8028268 <FindPage+0x2bc>)
 80280e2:	681b      	ldr	r3, [r3, #0]
 80280e4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80280e8:	4b60      	ldr	r3, [pc, #384]	@ (802826c <FindPage+0x2c0>)
 80280ea:	881b      	ldrh	r3, [r3, #0]
 80280ec:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80280f0:	4283      	cmp	r3, r0
 80280f2:	d00b      	beq.n	802810c <FindPage+0x160>
 80280f4:	4b5d      	ldr	r3, [pc, #372]	@ (802826c <FindPage+0x2c0>)
 80280f6:	881b      	ldrh	r3, [r3, #0]
 80280f8:	2b00      	cmp	r3, #0
 80280fa:	d004      	beq.n	8028106 <FindPage+0x15a>
 80280fc:	4b5b      	ldr	r3, [pc, #364]	@ (802826c <FindPage+0x2c0>)
 80280fe:	881b      	ldrh	r3, [r3, #0]
 8028100:	029b      	lsls	r3, r3, #10
 8028102:	085b      	lsrs	r3, r3, #1
 8028104:	e004      	b.n	8028110 <FindPage+0x164>
 8028106:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802810a:	e001      	b.n	8028110 <FindPage+0x164>
 802810c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028110:	fbb1 f1f3 	udiv	r1, r1, r3
 8028114:	4b55      	ldr	r3, [pc, #340]	@ (802826c <FindPage+0x2c0>)
 8028116:	881b      	ldrh	r3, [r3, #0]
 8028118:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802811c:	4283      	cmp	r3, r0
 802811e:	d00b      	beq.n	8028138 <FindPage+0x18c>
 8028120:	4b52      	ldr	r3, [pc, #328]	@ (802826c <FindPage+0x2c0>)
 8028122:	881b      	ldrh	r3, [r3, #0]
 8028124:	2b00      	cmp	r3, #0
 8028126:	d004      	beq.n	8028132 <FindPage+0x186>
 8028128:	4b50      	ldr	r3, [pc, #320]	@ (802826c <FindPage+0x2c0>)
 802812a:	881b      	ldrh	r3, [r3, #0]
 802812c:	029b      	lsls	r3, r3, #10
 802812e:	085b      	lsrs	r3, r3, #1
 8028130:	e004      	b.n	802813c <FindPage+0x190>
 8028132:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028136:	e001      	b.n	802813c <FindPage+0x190>
 8028138:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802813c:	fb01 f303 	mul.w	r3, r1, r3
 8028140:	4413      	add	r3, r2
 8028142:	4618      	mov	r0, r3
 8028144:	f000 ff54 	bl	8028ff0 <GetPageState>
 8028148:	4603      	mov	r3, r0
 802814a:	75bb      	strb	r3, [r7, #22]

  /* Get previouspage status */
  previouspage = PREVIOUS_PAGE(currentpage);
 802814c:	4b46      	ldr	r3, [pc, #280]	@ (8028268 <FindPage+0x2bc>)
 802814e:	681b      	ldr	r3, [r3, #0]
 8028150:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8028154:	4b45      	ldr	r3, [pc, #276]	@ (802826c <FindPage+0x2c0>)
 8028156:	881b      	ldrh	r3, [r3, #0]
 8028158:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 802815c:	428b      	cmp	r3, r1
 802815e:	d00b      	beq.n	8028178 <FindPage+0x1cc>
 8028160:	4b42      	ldr	r3, [pc, #264]	@ (802826c <FindPage+0x2c0>)
 8028162:	881b      	ldrh	r3, [r3, #0]
 8028164:	2b00      	cmp	r3, #0
 8028166:	d004      	beq.n	8028172 <FindPage+0x1c6>
 8028168:	4b40      	ldr	r3, [pc, #256]	@ (802826c <FindPage+0x2c0>)
 802816a:	881b      	ldrh	r3, [r3, #0]
 802816c:	029b      	lsls	r3, r3, #10
 802816e:	085b      	lsrs	r3, r3, #1
 8028170:	e004      	b.n	802817c <FindPage+0x1d0>
 8028172:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028176:	e001      	b.n	802817c <FindPage+0x1d0>
 8028178:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802817c:	fbb2 f1f3 	udiv	r1, r2, r3
 8028180:	fb01 f303 	mul.w	r3, r1, r3
 8028184:	1ad3      	subs	r3, r2, r3
 8028186:	0b5b      	lsrs	r3, r3, #13
 8028188:	693a      	ldr	r2, [r7, #16]
 802818a:	1ad3      	subs	r3, r2, r3
 802818c:	1d59      	adds	r1, r3, #5
 802818e:	4b38      	ldr	r3, [pc, #224]	@ (8028270 <FindPage+0x2c4>)
 8028190:	fba3 2301 	umull	r2, r3, r3, r1
 8028194:	089a      	lsrs	r2, r3, #2
 8028196:	4613      	mov	r3, r2
 8028198:	005b      	lsls	r3, r3, #1
 802819a:	4413      	add	r3, r2
 802819c:	005b      	lsls	r3, r3, #1
 802819e:	1aca      	subs	r2, r1, r3
 80281a0:	4b31      	ldr	r3, [pc, #196]	@ (8028268 <FindPage+0x2bc>)
 80281a2:	681b      	ldr	r3, [r3, #0]
 80281a4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80281a8:	4b30      	ldr	r3, [pc, #192]	@ (802826c <FindPage+0x2c0>)
 80281aa:	881b      	ldrh	r3, [r3, #0]
 80281ac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80281b0:	4283      	cmp	r3, r0
 80281b2:	d00b      	beq.n	80281cc <FindPage+0x220>
 80281b4:	4b2d      	ldr	r3, [pc, #180]	@ (802826c <FindPage+0x2c0>)
 80281b6:	881b      	ldrh	r3, [r3, #0]
 80281b8:	2b00      	cmp	r3, #0
 80281ba:	d004      	beq.n	80281c6 <FindPage+0x21a>
 80281bc:	4b2b      	ldr	r3, [pc, #172]	@ (802826c <FindPage+0x2c0>)
 80281be:	881b      	ldrh	r3, [r3, #0]
 80281c0:	029b      	lsls	r3, r3, #10
 80281c2:	085b      	lsrs	r3, r3, #1
 80281c4:	e004      	b.n	80281d0 <FindPage+0x224>
 80281c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80281ca:	e001      	b.n	80281d0 <FindPage+0x224>
 80281cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80281d0:	fbb1 f0f3 	udiv	r0, r1, r3
 80281d4:	fb00 f303 	mul.w	r3, r0, r3
 80281d8:	1acb      	subs	r3, r1, r3
 80281da:	0b5b      	lsrs	r3, r3, #13
 80281dc:	4413      	add	r3, r2
 80281de:	60bb      	str	r3, [r7, #8]

  /* Write, read or erase operation */
  switch (Operation)
 80281e0:	79fb      	ldrb	r3, [r7, #7]
 80281e2:	2b02      	cmp	r3, #2
 80281e4:	d07c      	beq.n	80282e0 <FindPage+0x334>
 80281e6:	2b02      	cmp	r3, #2
 80281e8:	f300 8082 	bgt.w	80282f0 <FindPage+0x344>
 80281ec:	2b00      	cmp	r3, #0
 80281ee:	d06a      	beq.n	80282c6 <FindPage+0x31a>
 80281f0:	2b01      	cmp	r3, #1
 80281f2:	d17d      	bne.n	80282f0 <FindPage+0x344>
  {
    case FIND_WRITE_PAGE:   /* ---- Write operation ---- */
      /* Normal operation, no page transfer on going */
      if (currentpagestatus == STATE_PAGE_ACTIVE)
 80281f4:	7dfb      	ldrb	r3, [r7, #23]
 80281f6:	2b02      	cmp	r3, #2
 80281f8:	d12a      	bne.n	8028250 <FindPage+0x2a4>
      {
        /* Check if active page is not full */
        if (uwAddressNextWrite < PAGE_SIZE)
 80281fa:	4b1e      	ldr	r3, [pc, #120]	@ (8028274 <FindPage+0x2c8>)
 80281fc:	681b      	ldr	r3, [r3, #0]
 80281fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8028202:	d201      	bcs.n	8028208 <FindPage+0x25c>
        {
          /* Return current Active page */
          return currentpage;
 8028204:	693b      	ldr	r3, [r7, #16]
 8028206:	e075      	b.n	80282f4 <FindPage+0x348>
        }
        else
        /* No more space in current active page */
        {
          /* Check if following page is erasing state */
          if (followingpagestatus == STATE_PAGE_ERASING)
 8028208:	7dbb      	ldrb	r3, [r7, #22]
 802820a:	2b04      	cmp	r3, #4
 802820c:	d107      	bne.n	802821e <FindPage+0x272>
          {
            /* Force Cleanup, as not yet performed by user */
            if (EE_CleanUp() != EE_OK)
 802820e:	f7ff fc13 	bl	8027a38 <EE_CleanUp>
 8028212:	4603      	mov	r3, r0
 8028214:	2b00      	cmp	r3, #0
 8028216:	d002      	beq.n	802821e <FindPage+0x272>
            {
              return EE_NO_PAGE_FOUND;
 8028218:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802821c:	e06a      	b.n	80282f4 <FindPage+0x348>
            }
          }

          /* Set current active page in valid state */
          if (SetPageState(currentpage, STATE_PAGE_VALID) != EE_OK)
 802821e:	2103      	movs	r1, #3
 8028220:	6938      	ldr	r0, [r7, #16]
 8028222:	f000 fd7d 	bl	8028d20 <SetPageState>
 8028226:	4603      	mov	r3, r0
 8028228:	2b00      	cmp	r3, #0
 802822a:	d002      	beq.n	8028232 <FindPage+0x286>
          {
            return EE_NO_PAGE_FOUND;
 802822c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8028230:	e060      	b.n	80282f4 <FindPage+0x348>
          }

          /* Set following page as active */
          if (SetPageState(followingpage, STATE_PAGE_ACTIVE) != EE_OK)
 8028232:	2102      	movs	r1, #2
 8028234:	68f8      	ldr	r0, [r7, #12]
 8028236:	f000 fd73 	bl	8028d20 <SetPageState>
 802823a:	4603      	mov	r3, r0
 802823c:	2b00      	cmp	r3, #0
 802823e:	d002      	beq.n	8028246 <FindPage+0x29a>
          {
            return EE_NO_PAGE_FOUND;
 8028240:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8028244:	e056      	b.n	80282f4 <FindPage+0x348>
          }
          uwAddressNextWrite = PAGE_HEADER_SIZE;   /* Skip page header */
 8028246:	4b0b      	ldr	r3, [pc, #44]	@ (8028274 <FindPage+0x2c8>)
 8028248:	2240      	movs	r2, #64	@ 0x40
 802824a:	601a      	str	r2, [r3, #0]
          return followingpage;         /* Following page is now active one */
 802824c:	68fb      	ldr	r3, [r7, #12]
 802824e:	e051      	b.n	80282f4 <FindPage+0x348>
        }
      }
      /* Transfer is on going, page receiving data */
      else
      {
        if (currentpagestatus == STATE_PAGE_RECEIVE)
 8028250:	7dfb      	ldrb	r3, [r7, #23]
 8028252:	2b01      	cmp	r3, #1
 8028254:	d134      	bne.n	80282c0 <FindPage+0x314>
        {
          /* Check if receive page is not full */
          if (uwAddressNextWrite < PAGE_SIZE)
 8028256:	4b07      	ldr	r3, [pc, #28]	@ (8028274 <FindPage+0x2c8>)
 8028258:	681b      	ldr	r3, [r3, #0]
 802825a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 802825e:	d20b      	bcs.n	8028278 <FindPage+0x2cc>
          {
            /* Return current receive page */
            return currentpage;
 8028260:	693b      	ldr	r3, [r7, #16]
 8028262:	e047      	b.n	80282f4 <FindPage+0x348>
 8028264:	200095ca 	.word	0x200095ca
 8028268:	20001a7c 	.word	0x20001a7c
 802826c:	0bfa07a0 	.word	0x0bfa07a0
 8028270:	aaaaaaab 	.word	0xaaaaaaab
 8028274:	20001a78 	.word	0x20001a78
          }
          else
          /* No more space in current receive page */
          {
            /* Check if following page is erasing state */
            if (followingpagestatus == STATE_PAGE_ERASING)
 8028278:	7dbb      	ldrb	r3, [r7, #22]
 802827a:	2b04      	cmp	r3, #4
 802827c:	d107      	bne.n	802828e <FindPage+0x2e2>
            {
              /* Force Cleanup, as not yet performed by user */
              if (EE_CleanUp() != EE_OK)
 802827e:	f7ff fbdb 	bl	8027a38 <EE_CleanUp>
 8028282:	4603      	mov	r3, r0
 8028284:	2b00      	cmp	r3, #0
 8028286:	d002      	beq.n	802828e <FindPage+0x2e2>
              {
                return EE_NO_PAGE_FOUND;
 8028288:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 802828c:	e032      	b.n	80282f4 <FindPage+0x348>
              }
            }

            /* Set current receive page in valid state */
            if (SetPageState(currentpage, STATE_PAGE_VALID) != EE_OK)
 802828e:	2103      	movs	r1, #3
 8028290:	6938      	ldr	r0, [r7, #16]
 8028292:	f000 fd45 	bl	8028d20 <SetPageState>
 8028296:	4603      	mov	r3, r0
 8028298:	2b00      	cmp	r3, #0
 802829a:	d002      	beq.n	80282a2 <FindPage+0x2f6>
            {
              return EE_NO_PAGE_FOUND;
 802829c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80282a0:	e028      	b.n	80282f4 <FindPage+0x348>
            }

            /* Set following page as receive */
            if (SetPageState(followingpage, STATE_PAGE_RECEIVE) != EE_OK)
 80282a2:	2101      	movs	r1, #1
 80282a4:	68f8      	ldr	r0, [r7, #12]
 80282a6:	f000 fd3b 	bl	8028d20 <SetPageState>
 80282aa:	4603      	mov	r3, r0
 80282ac:	2b00      	cmp	r3, #0
 80282ae:	d002      	beq.n	80282b6 <FindPage+0x30a>
            {
              return EE_NO_PAGE_FOUND;
 80282b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80282b4:	e01e      	b.n	80282f4 <FindPage+0x348>
            }
            uwAddressNextWrite = PAGE_HEADER_SIZE;   /* Skip page header */
 80282b6:	4b11      	ldr	r3, [pc, #68]	@ (80282fc <FindPage+0x350>)
 80282b8:	2240      	movs	r2, #64	@ 0x40
 80282ba:	601a      	str	r2, [r3, #0]
            return followingpage;         /* Following page is now active one */
 80282bc:	68fb      	ldr	r3, [r7, #12]
 80282be:	e019      	b.n	80282f4 <FindPage+0x348>
          }
        }
        else
        {
          return EE_NO_PAGE_FOUND;   /* No active Page */
 80282c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80282c4:	e016      	b.n	80282f4 <FindPage+0x348>
        }
      }

    case FIND_READ_PAGE:  /* ---- Read operation ---- */
      if (currentpagestatus == STATE_PAGE_ACTIVE)
 80282c6:	7dfb      	ldrb	r3, [r7, #23]
 80282c8:	2b02      	cmp	r3, #2
 80282ca:	d101      	bne.n	80282d0 <FindPage+0x324>
      {
        return currentpage;
 80282cc:	693b      	ldr	r3, [r7, #16]
 80282ce:	e011      	b.n	80282f4 <FindPage+0x348>
      }
      else
      {
        if (currentpagestatus == STATE_PAGE_RECEIVE)
 80282d0:	7dfb      	ldrb	r3, [r7, #23]
 80282d2:	2b01      	cmp	r3, #1
 80282d4:	d101      	bne.n	80282da <FindPage+0x32e>
        {
          return previouspage;
 80282d6:	68bb      	ldr	r3, [r7, #8]
 80282d8:	e00c      	b.n	80282f4 <FindPage+0x348>
        }
        else
        {
          return EE_NO_PAGE_FOUND;   /* No active Page */
 80282da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80282de:	e009      	b.n	80282f4 <FindPage+0x348>
        }
      }

    case FIND_ERASE_PAGE: /* ---- Return the erased page */
      if (followingpagestatus == STATE_PAGE_ERASED)
 80282e0:	7dbb      	ldrb	r3, [r7, #22]
 80282e2:	2b00      	cmp	r3, #0
 80282e4:	d101      	bne.n	80282ea <FindPage+0x33e>
      {
        return followingpage;
 80282e6:	68fb      	ldr	r3, [r7, #12]
 80282e8:	e004      	b.n	80282f4 <FindPage+0x348>
      }
      else
      {
        return EE_NO_PAGE_FOUND;  /* No erased Page */
 80282ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80282ee:	e001      	b.n	80282f4 <FindPage+0x348>

    default:
      ;
  }

  return EE_NO_PAGE_FOUND;
 80282f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80282f4:	4618      	mov	r0, r3
 80282f6:	3718      	adds	r7, #24
 80282f8:	46bd      	mov	sp, r7
 80282fa:	bd80      	pop	{r7, pc}
 80282fc:	20001a78 	.word	0x20001a78

08028300 <PagesTransfer>:
#ifndef FLASH_LINES_128B
static EE_Status PagesTransfer(uint16_t VirtAddress, EE_DATA_TYPE Data, EE_Transfer_type Type)
#else
static EE_Status PagesTransfer(uint16_t VirtAddress, EE_DATA_TYPE* Data, EE_Transfer_type Type)
#endif
{
 8028300:	b580      	push	{r7, lr}
 8028302:	b090      	sub	sp, #64	@ 0x40
 8028304:	af00      	add	r7, sp, #0
 8028306:	4603      	mov	r3, r0
 8028308:	6039      	str	r1, [r7, #0]
 802830a:	80fb      	strh	r3, [r7, #6]
 802830c:	4613      	mov	r3, r2
 802830e:	717b      	strb	r3, [r7, #5]
  EE_State_type pagestatus = STATE_PAGE_INVALID;
 8028310:	2305      	movs	r3, #5
 8028312:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t pageaddress = 0U;
 8028316:	2300      	movs	r3, #0
 8028318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t page = 0U;
 802831a:	2300      	movs	r3, #0
 802831c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t varidx = 0U;
 802831e:	2300      	movs	r3, #0
 8028320:	637b      	str	r3, [r7, #52]	@ 0x34
  EE_ELEMENT_TYPE addressvalue = 0U;
 8028322:	f04f 0200 	mov.w	r2, #0
 8028326:	f04f 0300 	mov.w	r3, #0
 802832a:	e9c7 2308 	strd	r2, r3, [r7, #32]
#ifdef FLASH_LINES_128B
  EE_ELEMENT_TYPE addressvalue2 = 0U;
 802832e:	f04f 0200 	mov.w	r2, #0
 8028332:	f04f 0300 	mov.w	r3, #0
 8028336:	e9c7 2306 	strd	r2, r3, [r7, #24]
  uint16_t nb_dummy_lines=0U;
 802833a:	2300      	movs	r3, #0
 802833c:	867b      	strh	r3, [r7, #50]	@ 0x32
#endif
  EE_Status status = EE_OK;
 802833e:	2300      	movs	r3, #0
 8028340:	82fb      	strh	r3, [r7, #22]
  EE_DATA_TYPE DataValue = 0U;
 8028342:	f04f 0200 	mov.w	r2, #0
 8028346:	f04f 0300 	mov.w	r3, #0
 802834a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    
  /* Get receive Page for transfer operation */
  page = FindPage((Type == EE_TRANSFER_NORMAL?FIND_ERASE_PAGE:FIND_WRITE_PAGE));
 802834e:	797b      	ldrb	r3, [r7, #5]
 8028350:	2b00      	cmp	r3, #0
 8028352:	d101      	bne.n	8028358 <PagesTransfer+0x58>
 8028354:	2302      	movs	r3, #2
 8028356:	e000      	b.n	802835a <PagesTransfer+0x5a>
 8028358:	2301      	movs	r3, #1
 802835a:	4618      	mov	r0, r3
 802835c:	f7ff fe26 	bl	8027fac <FindPage>
 8028360:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (page == EE_NO_PAGE_FOUND)
 8028362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028364:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8028368:	d101      	bne.n	802836e <PagesTransfer+0x6e>
  {
    return EE_ERROR_NOERASE_PAGE;
 802836a:	2304      	movs	r3, #4
 802836c:	e3c5      	b.n	8028afa <PagesTransfer+0x7fa>
  }

  /* Reinitialize number of data written in the pages, and current active page */
  uhNbWrittenElements = 0U;
 802836e:	4bac      	ldr	r3, [pc, #688]	@ (8028620 <PagesTransfer+0x320>)
 8028370:	2200      	movs	r2, #0
 8028372:	801a      	strh	r2, [r3, #0]
  ubCurrentActivePage = page;
 8028374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028376:	b2da      	uxtb	r2, r3
 8028378:	4baa      	ldr	r3, [pc, #680]	@ (8028624 <PagesTransfer+0x324>)
 802837a:	701a      	strb	r2, [r3, #0]
  uwAddressNextWrite = PAGE_HEADER_SIZE;
 802837c:	4baa      	ldr	r3, [pc, #680]	@ (8028628 <PagesTransfer+0x328>)
 802837e:	2240      	movs	r2, #64	@ 0x40
 8028380:	601a      	str	r2, [r3, #0]

  /* Mark the erased page at receive state in case of normal transfer */
  /* It is already the case in recover transfer case */
  /* If program operation was failed, a Flash error code is returned */
  if (Type == EE_TRANSFER_NORMAL)
 8028382:	797b      	ldrb	r3, [r7, #5]
 8028384:	2b00      	cmp	r3, #0
 8028386:	d108      	bne.n	802839a <PagesTransfer+0x9a>
  {
    if (SetPageState(page, STATE_PAGE_RECEIVE) != EE_OK)
 8028388:	2101      	movs	r1, #1
 802838a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 802838c:	f000 fcc8 	bl	8028d20 <SetPageState>
 8028390:	4603      	mov	r3, r0
 8028392:	2b00      	cmp	r3, #0
 8028394:	d001      	beq.n	802839a <PagesTransfer+0x9a>
    {
      return EE_WRITE_ERROR;
 8028396:	2302      	movs	r3, #2
 8028398:	e3af      	b.n	8028afa <PagesTransfer+0x7fa>
    }
  }

  /* Set the previous active page and all previous valid pages to erasing state */
  /* In case of recover transfer, some of these pages may already be marked erasing */
  page = PREVIOUS_PAGE(page);
 802839a:	4ba4      	ldr	r3, [pc, #656]	@ (802862c <PagesTransfer+0x32c>)
 802839c:	681b      	ldr	r3, [r3, #0]
 802839e:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80283a2:	4ba3      	ldr	r3, [pc, #652]	@ (8028630 <PagesTransfer+0x330>)
 80283a4:	881b      	ldrh	r3, [r3, #0]
 80283a6:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80283aa:	428b      	cmp	r3, r1
 80283ac:	d00b      	beq.n	80283c6 <PagesTransfer+0xc6>
 80283ae:	4ba0      	ldr	r3, [pc, #640]	@ (8028630 <PagesTransfer+0x330>)
 80283b0:	881b      	ldrh	r3, [r3, #0]
 80283b2:	2b00      	cmp	r3, #0
 80283b4:	d004      	beq.n	80283c0 <PagesTransfer+0xc0>
 80283b6:	4b9e      	ldr	r3, [pc, #632]	@ (8028630 <PagesTransfer+0x330>)
 80283b8:	881b      	ldrh	r3, [r3, #0]
 80283ba:	029b      	lsls	r3, r3, #10
 80283bc:	085b      	lsrs	r3, r3, #1
 80283be:	e004      	b.n	80283ca <PagesTransfer+0xca>
 80283c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80283c4:	e001      	b.n	80283ca <PagesTransfer+0xca>
 80283c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80283ca:	fbb2 f1f3 	udiv	r1, r2, r3
 80283ce:	fb01 f303 	mul.w	r3, r1, r3
 80283d2:	1ad3      	subs	r3, r2, r3
 80283d4:	0b5b      	lsrs	r3, r3, #13
 80283d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80283d8:	1ad3      	subs	r3, r2, r3
 80283da:	1d59      	adds	r1, r3, #5
 80283dc:	4b95      	ldr	r3, [pc, #596]	@ (8028634 <PagesTransfer+0x334>)
 80283de:	fba3 2301 	umull	r2, r3, r3, r1
 80283e2:	089a      	lsrs	r2, r3, #2
 80283e4:	4613      	mov	r3, r2
 80283e6:	005b      	lsls	r3, r3, #1
 80283e8:	4413      	add	r3, r2
 80283ea:	005b      	lsls	r3, r3, #1
 80283ec:	1aca      	subs	r2, r1, r3
 80283ee:	4b8f      	ldr	r3, [pc, #572]	@ (802862c <PagesTransfer+0x32c>)
 80283f0:	681b      	ldr	r3, [r3, #0]
 80283f2:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80283f6:	4b8e      	ldr	r3, [pc, #568]	@ (8028630 <PagesTransfer+0x330>)
 80283f8:	881b      	ldrh	r3, [r3, #0]
 80283fa:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80283fe:	4283      	cmp	r3, r0
 8028400:	d00b      	beq.n	802841a <PagesTransfer+0x11a>
 8028402:	4b8b      	ldr	r3, [pc, #556]	@ (8028630 <PagesTransfer+0x330>)
 8028404:	881b      	ldrh	r3, [r3, #0]
 8028406:	2b00      	cmp	r3, #0
 8028408:	d004      	beq.n	8028414 <PagesTransfer+0x114>
 802840a:	4b89      	ldr	r3, [pc, #548]	@ (8028630 <PagesTransfer+0x330>)
 802840c:	881b      	ldrh	r3, [r3, #0]
 802840e:	029b      	lsls	r3, r3, #10
 8028410:	085b      	lsrs	r3, r3, #1
 8028412:	e004      	b.n	802841e <PagesTransfer+0x11e>
 8028414:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028418:	e001      	b.n	802841e <PagesTransfer+0x11e>
 802841a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802841e:	fbb1 f0f3 	udiv	r0, r1, r3
 8028422:	fb00 f303 	mul.w	r3, r0, r3
 8028426:	1acb      	subs	r3, r1, r3
 8028428:	0b5b      	lsrs	r3, r3, #13
 802842a:	4413      	add	r3, r2
 802842c:	63bb      	str	r3, [r7, #56]	@ 0x38
  pageaddress = PAGE_ADDRESS(page);
 802842e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028430:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028434:	035a      	lsls	r2, r3, #13
 8028436:	4b7d      	ldr	r3, [pc, #500]	@ (802862c <PagesTransfer+0x32c>)
 8028438:	681b      	ldr	r3, [r3, #0]
 802843a:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802843e:	4b7c      	ldr	r3, [pc, #496]	@ (8028630 <PagesTransfer+0x330>)
 8028440:	881b      	ldrh	r3, [r3, #0]
 8028442:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028446:	4283      	cmp	r3, r0
 8028448:	d00b      	beq.n	8028462 <PagesTransfer+0x162>
 802844a:	4b79      	ldr	r3, [pc, #484]	@ (8028630 <PagesTransfer+0x330>)
 802844c:	881b      	ldrh	r3, [r3, #0]
 802844e:	2b00      	cmp	r3, #0
 8028450:	d004      	beq.n	802845c <PagesTransfer+0x15c>
 8028452:	4b77      	ldr	r3, [pc, #476]	@ (8028630 <PagesTransfer+0x330>)
 8028454:	881b      	ldrh	r3, [r3, #0]
 8028456:	029b      	lsls	r3, r3, #10
 8028458:	085b      	lsrs	r3, r3, #1
 802845a:	e004      	b.n	8028466 <PagesTransfer+0x166>
 802845c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028460:	e001      	b.n	8028466 <PagesTransfer+0x166>
 8028462:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028466:	fbb1 f1f3 	udiv	r1, r1, r3
 802846a:	4b71      	ldr	r3, [pc, #452]	@ (8028630 <PagesTransfer+0x330>)
 802846c:	881b      	ldrh	r3, [r3, #0]
 802846e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028472:	4283      	cmp	r3, r0
 8028474:	d00b      	beq.n	802848e <PagesTransfer+0x18e>
 8028476:	4b6e      	ldr	r3, [pc, #440]	@ (8028630 <PagesTransfer+0x330>)
 8028478:	881b      	ldrh	r3, [r3, #0]
 802847a:	2b00      	cmp	r3, #0
 802847c:	d004      	beq.n	8028488 <PagesTransfer+0x188>
 802847e:	4b6c      	ldr	r3, [pc, #432]	@ (8028630 <PagesTransfer+0x330>)
 8028480:	881b      	ldrh	r3, [r3, #0]
 8028482:	029b      	lsls	r3, r3, #10
 8028484:	085b      	lsrs	r3, r3, #1
 8028486:	e004      	b.n	8028492 <PagesTransfer+0x192>
 8028488:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802848c:	e001      	b.n	8028492 <PagesTransfer+0x192>
 802848e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028492:	fb01 f303 	mul.w	r3, r1, r3
 8028496:	4413      	add	r3, r2
 8028498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pagestatus = GetPageState(pageaddress);
 802849a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 802849c:	f000 fda8 	bl	8028ff0 <GetPageState>
 80284a0:	4603      	mov	r3, r0
 80284a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if ((pagestatus == STATE_PAGE_ACTIVE) || (pagestatus == STATE_PAGE_ERASING))
 80284a6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80284aa:	2b02      	cmp	r3, #2
 80284ac:	d004      	beq.n	80284b8 <PagesTransfer+0x1b8>
 80284ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80284b2:	2b04      	cmp	r3, #4
 80284b4:	f040 813e 	bne.w	8028734 <PagesTransfer+0x434>
  {
    /* Set active page to erasing */
    if (pagestatus == STATE_PAGE_ACTIVE)
 80284b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80284bc:	2b02      	cmp	r3, #2
 80284be:	d108      	bne.n	80284d2 <PagesTransfer+0x1d2>
    {
      if (SetPageState(page, STATE_PAGE_ERASING) != EE_OK)
 80284c0:	2104      	movs	r1, #4
 80284c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80284c4:	f000 fc2c 	bl	8028d20 <SetPageState>
 80284c8:	4603      	mov	r3, r0
 80284ca:	2b00      	cmp	r3, #0
 80284cc:	d001      	beq.n	80284d2 <PagesTransfer+0x1d2>
      {
        return EE_WRITE_ERROR;
 80284ce:	2302      	movs	r3, #2
 80284d0:	e313      	b.n	8028afa <PagesTransfer+0x7fa>
      }
    }

    /* Inspect the previous pages to set all valid pages to erasing state */
    /* In case of recover, some valid pages may be already erasing state */
    page = PREVIOUS_PAGE(page);
 80284d2:	4b56      	ldr	r3, [pc, #344]	@ (802862c <PagesTransfer+0x32c>)
 80284d4:	681b      	ldr	r3, [r3, #0]
 80284d6:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80284da:	4b55      	ldr	r3, [pc, #340]	@ (8028630 <PagesTransfer+0x330>)
 80284dc:	881b      	ldrh	r3, [r3, #0]
 80284de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80284e2:	428b      	cmp	r3, r1
 80284e4:	d00b      	beq.n	80284fe <PagesTransfer+0x1fe>
 80284e6:	4b52      	ldr	r3, [pc, #328]	@ (8028630 <PagesTransfer+0x330>)
 80284e8:	881b      	ldrh	r3, [r3, #0]
 80284ea:	2b00      	cmp	r3, #0
 80284ec:	d004      	beq.n	80284f8 <PagesTransfer+0x1f8>
 80284ee:	4b50      	ldr	r3, [pc, #320]	@ (8028630 <PagesTransfer+0x330>)
 80284f0:	881b      	ldrh	r3, [r3, #0]
 80284f2:	029b      	lsls	r3, r3, #10
 80284f4:	085b      	lsrs	r3, r3, #1
 80284f6:	e004      	b.n	8028502 <PagesTransfer+0x202>
 80284f8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80284fc:	e001      	b.n	8028502 <PagesTransfer+0x202>
 80284fe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028502:	fbb2 f1f3 	udiv	r1, r2, r3
 8028506:	fb01 f303 	mul.w	r3, r1, r3
 802850a:	1ad3      	subs	r3, r2, r3
 802850c:	0b5b      	lsrs	r3, r3, #13
 802850e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8028510:	1ad3      	subs	r3, r2, r3
 8028512:	1d59      	adds	r1, r3, #5
 8028514:	4b47      	ldr	r3, [pc, #284]	@ (8028634 <PagesTransfer+0x334>)
 8028516:	fba3 2301 	umull	r2, r3, r3, r1
 802851a:	089a      	lsrs	r2, r3, #2
 802851c:	4613      	mov	r3, r2
 802851e:	005b      	lsls	r3, r3, #1
 8028520:	4413      	add	r3, r2
 8028522:	005b      	lsls	r3, r3, #1
 8028524:	1aca      	subs	r2, r1, r3
 8028526:	4b41      	ldr	r3, [pc, #260]	@ (802862c <PagesTransfer+0x32c>)
 8028528:	681b      	ldr	r3, [r3, #0]
 802852a:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802852e:	4b40      	ldr	r3, [pc, #256]	@ (8028630 <PagesTransfer+0x330>)
 8028530:	881b      	ldrh	r3, [r3, #0]
 8028532:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028536:	4283      	cmp	r3, r0
 8028538:	d00b      	beq.n	8028552 <PagesTransfer+0x252>
 802853a:	4b3d      	ldr	r3, [pc, #244]	@ (8028630 <PagesTransfer+0x330>)
 802853c:	881b      	ldrh	r3, [r3, #0]
 802853e:	2b00      	cmp	r3, #0
 8028540:	d004      	beq.n	802854c <PagesTransfer+0x24c>
 8028542:	4b3b      	ldr	r3, [pc, #236]	@ (8028630 <PagesTransfer+0x330>)
 8028544:	881b      	ldrh	r3, [r3, #0]
 8028546:	029b      	lsls	r3, r3, #10
 8028548:	085b      	lsrs	r3, r3, #1
 802854a:	e004      	b.n	8028556 <PagesTransfer+0x256>
 802854c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028550:	e001      	b.n	8028556 <PagesTransfer+0x256>
 8028552:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028556:	fbb1 f0f3 	udiv	r0, r1, r3
 802855a:	fb00 f303 	mul.w	r3, r0, r3
 802855e:	1acb      	subs	r3, r1, r3
 8028560:	0b5b      	lsrs	r3, r3, #13
 8028562:	4413      	add	r3, r2
 8028564:	63bb      	str	r3, [r7, #56]	@ 0x38
    pageaddress = PAGE_ADDRESS(page);
 8028566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028568:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 802856c:	035a      	lsls	r2, r3, #13
 802856e:	4b2f      	ldr	r3, [pc, #188]	@ (802862c <PagesTransfer+0x32c>)
 8028570:	681b      	ldr	r3, [r3, #0]
 8028572:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028576:	4b2e      	ldr	r3, [pc, #184]	@ (8028630 <PagesTransfer+0x330>)
 8028578:	881b      	ldrh	r3, [r3, #0]
 802857a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802857e:	4283      	cmp	r3, r0
 8028580:	d00b      	beq.n	802859a <PagesTransfer+0x29a>
 8028582:	4b2b      	ldr	r3, [pc, #172]	@ (8028630 <PagesTransfer+0x330>)
 8028584:	881b      	ldrh	r3, [r3, #0]
 8028586:	2b00      	cmp	r3, #0
 8028588:	d004      	beq.n	8028594 <PagesTransfer+0x294>
 802858a:	4b29      	ldr	r3, [pc, #164]	@ (8028630 <PagesTransfer+0x330>)
 802858c:	881b      	ldrh	r3, [r3, #0]
 802858e:	029b      	lsls	r3, r3, #10
 8028590:	085b      	lsrs	r3, r3, #1
 8028592:	e004      	b.n	802859e <PagesTransfer+0x29e>
 8028594:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028598:	e001      	b.n	802859e <PagesTransfer+0x29e>
 802859a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802859e:	fbb1 f1f3 	udiv	r1, r1, r3
 80285a2:	4b23      	ldr	r3, [pc, #140]	@ (8028630 <PagesTransfer+0x330>)
 80285a4:	881b      	ldrh	r3, [r3, #0]
 80285a6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80285aa:	4283      	cmp	r3, r0
 80285ac:	d00b      	beq.n	80285c6 <PagesTransfer+0x2c6>
 80285ae:	4b20      	ldr	r3, [pc, #128]	@ (8028630 <PagesTransfer+0x330>)
 80285b0:	881b      	ldrh	r3, [r3, #0]
 80285b2:	2b00      	cmp	r3, #0
 80285b4:	d004      	beq.n	80285c0 <PagesTransfer+0x2c0>
 80285b6:	4b1e      	ldr	r3, [pc, #120]	@ (8028630 <PagesTransfer+0x330>)
 80285b8:	881b      	ldrh	r3, [r3, #0]
 80285ba:	029b      	lsls	r3, r3, #10
 80285bc:	085b      	lsrs	r3, r3, #1
 80285be:	e004      	b.n	80285ca <PagesTransfer+0x2ca>
 80285c0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80285c4:	e001      	b.n	80285ca <PagesTransfer+0x2ca>
 80285c6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80285ca:	fb01 f303 	mul.w	r3, r1, r3
 80285ce:	4413      	add	r3, r2
 80285d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pagestatus = GetPageState(pageaddress);
 80285d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80285d4:	f000 fd0c 	bl	8028ff0 <GetPageState>
 80285d8:	4603      	mov	r3, r0
 80285da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    while ((pagestatus == STATE_PAGE_VALID) || (pagestatus == STATE_PAGE_ERASING))
 80285de:	e09e      	b.n	802871e <PagesTransfer+0x41e>
    {
      /* Set valid page to erasing */
      if (pagestatus == STATE_PAGE_VALID)
 80285e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80285e4:	2b03      	cmp	r3, #3
 80285e6:	d108      	bne.n	80285fa <PagesTransfer+0x2fa>
      {
        if (SetPageState(page, STATE_PAGE_ERASING) != EE_OK)
 80285e8:	2104      	movs	r1, #4
 80285ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80285ec:	f000 fb98 	bl	8028d20 <SetPageState>
 80285f0:	4603      	mov	r3, r0
 80285f2:	2b00      	cmp	r3, #0
 80285f4:	d001      	beq.n	80285fa <PagesTransfer+0x2fa>
        {
          return EE_WRITE_ERROR;
 80285f6:	2302      	movs	r3, #2
 80285f8:	e27f      	b.n	8028afa <PagesTransfer+0x7fa>
        }
      }

      /* decrement page index */
      page = PREVIOUS_PAGE(page);
 80285fa:	4b0c      	ldr	r3, [pc, #48]	@ (802862c <PagesTransfer+0x32c>)
 80285fc:	681b      	ldr	r3, [r3, #0]
 80285fe:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 8028602:	4b0b      	ldr	r3, [pc, #44]	@ (8028630 <PagesTransfer+0x330>)
 8028604:	881b      	ldrh	r3, [r3, #0]
 8028606:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 802860a:	428b      	cmp	r3, r1
 802860c:	d017      	beq.n	802863e <PagesTransfer+0x33e>
 802860e:	4b08      	ldr	r3, [pc, #32]	@ (8028630 <PagesTransfer+0x330>)
 8028610:	881b      	ldrh	r3, [r3, #0]
 8028612:	2b00      	cmp	r3, #0
 8028614:	d010      	beq.n	8028638 <PagesTransfer+0x338>
 8028616:	4b06      	ldr	r3, [pc, #24]	@ (8028630 <PagesTransfer+0x330>)
 8028618:	881b      	ldrh	r3, [r3, #0]
 802861a:	029b      	lsls	r3, r3, #10
 802861c:	085b      	lsrs	r3, r3, #1
 802861e:	e010      	b.n	8028642 <PagesTransfer+0x342>
 8028620:	200095c8 	.word	0x200095c8
 8028624:	200095ca 	.word	0x200095ca
 8028628:	20001a78 	.word	0x20001a78
 802862c:	20001a7c 	.word	0x20001a7c
 8028630:	0bfa07a0 	.word	0x0bfa07a0
 8028634:	aaaaaaab 	.word	0xaaaaaaab
 8028638:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802863c:	e001      	b.n	8028642 <PagesTransfer+0x342>
 802863e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028642:	fbb2 f1f3 	udiv	r1, r2, r3
 8028646:	fb01 f303 	mul.w	r3, r1, r3
 802864a:	1ad3      	subs	r3, r2, r3
 802864c:	0b5b      	lsrs	r3, r3, #13
 802864e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8028650:	1ad3      	subs	r3, r2, r3
 8028652:	1d59      	adds	r1, r3, #5
 8028654:	4ba1      	ldr	r3, [pc, #644]	@ (80288dc <PagesTransfer+0x5dc>)
 8028656:	fba3 2301 	umull	r2, r3, r3, r1
 802865a:	089a      	lsrs	r2, r3, #2
 802865c:	4613      	mov	r3, r2
 802865e:	005b      	lsls	r3, r3, #1
 8028660:	4413      	add	r3, r2
 8028662:	005b      	lsls	r3, r3, #1
 8028664:	1aca      	subs	r2, r1, r3
 8028666:	4b9e      	ldr	r3, [pc, #632]	@ (80288e0 <PagesTransfer+0x5e0>)
 8028668:	681b      	ldr	r3, [r3, #0]
 802866a:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802866e:	4b9d      	ldr	r3, [pc, #628]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028670:	881b      	ldrh	r3, [r3, #0]
 8028672:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028676:	4283      	cmp	r3, r0
 8028678:	d00b      	beq.n	8028692 <PagesTransfer+0x392>
 802867a:	4b9a      	ldr	r3, [pc, #616]	@ (80288e4 <PagesTransfer+0x5e4>)
 802867c:	881b      	ldrh	r3, [r3, #0]
 802867e:	2b00      	cmp	r3, #0
 8028680:	d004      	beq.n	802868c <PagesTransfer+0x38c>
 8028682:	4b98      	ldr	r3, [pc, #608]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028684:	881b      	ldrh	r3, [r3, #0]
 8028686:	029b      	lsls	r3, r3, #10
 8028688:	085b      	lsrs	r3, r3, #1
 802868a:	e004      	b.n	8028696 <PagesTransfer+0x396>
 802868c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028690:	e001      	b.n	8028696 <PagesTransfer+0x396>
 8028692:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028696:	fbb1 f0f3 	udiv	r0, r1, r3
 802869a:	fb00 f303 	mul.w	r3, r0, r3
 802869e:	1acb      	subs	r3, r1, r3
 80286a0:	0b5b      	lsrs	r3, r3, #13
 80286a2:	4413      	add	r3, r2
 80286a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      pageaddress = PAGE_ADDRESS(page);
 80286a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80286a8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80286ac:	035a      	lsls	r2, r3, #13
 80286ae:	4b8c      	ldr	r3, [pc, #560]	@ (80288e0 <PagesTransfer+0x5e0>)
 80286b0:	681b      	ldr	r3, [r3, #0]
 80286b2:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80286b6:	4b8b      	ldr	r3, [pc, #556]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286b8:	881b      	ldrh	r3, [r3, #0]
 80286ba:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80286be:	4283      	cmp	r3, r0
 80286c0:	d00b      	beq.n	80286da <PagesTransfer+0x3da>
 80286c2:	4b88      	ldr	r3, [pc, #544]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286c4:	881b      	ldrh	r3, [r3, #0]
 80286c6:	2b00      	cmp	r3, #0
 80286c8:	d004      	beq.n	80286d4 <PagesTransfer+0x3d4>
 80286ca:	4b86      	ldr	r3, [pc, #536]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286cc:	881b      	ldrh	r3, [r3, #0]
 80286ce:	029b      	lsls	r3, r3, #10
 80286d0:	085b      	lsrs	r3, r3, #1
 80286d2:	e004      	b.n	80286de <PagesTransfer+0x3de>
 80286d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80286d8:	e001      	b.n	80286de <PagesTransfer+0x3de>
 80286da:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80286de:	fbb1 f1f3 	udiv	r1, r1, r3
 80286e2:	4b80      	ldr	r3, [pc, #512]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286e4:	881b      	ldrh	r3, [r3, #0]
 80286e6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80286ea:	4283      	cmp	r3, r0
 80286ec:	d00b      	beq.n	8028706 <PagesTransfer+0x406>
 80286ee:	4b7d      	ldr	r3, [pc, #500]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286f0:	881b      	ldrh	r3, [r3, #0]
 80286f2:	2b00      	cmp	r3, #0
 80286f4:	d004      	beq.n	8028700 <PagesTransfer+0x400>
 80286f6:	4b7b      	ldr	r3, [pc, #492]	@ (80288e4 <PagesTransfer+0x5e4>)
 80286f8:	881b      	ldrh	r3, [r3, #0]
 80286fa:	029b      	lsls	r3, r3, #10
 80286fc:	085b      	lsrs	r3, r3, #1
 80286fe:	e004      	b.n	802870a <PagesTransfer+0x40a>
 8028700:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028704:	e001      	b.n	802870a <PagesTransfer+0x40a>
 8028706:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802870a:	fb01 f303 	mul.w	r3, r1, r3
 802870e:	4413      	add	r3, r2
 8028710:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pagestatus = GetPageState(pageaddress);
 8028712:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8028714:	f000 fc6c 	bl	8028ff0 <GetPageState>
 8028718:	4603      	mov	r3, r0
 802871a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    while ((pagestatus == STATE_PAGE_VALID) || (pagestatus == STATE_PAGE_ERASING))
 802871e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8028722:	2b03      	cmp	r3, #3
 8028724:	f43f af5c 	beq.w	80285e0 <PagesTransfer+0x2e0>
 8028728:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 802872c:	2b04      	cmp	r3, #4
 802872e:	f43f af57 	beq.w	80285e0 <PagesTransfer+0x2e0>
  if ((pagestatus == STATE_PAGE_ACTIVE) || (pagestatus == STATE_PAGE_ERASING))
 8028732:	e008      	b.n	8028746 <PagesTransfer+0x446>
    }
  }
  else
  {
    if ((Type == EE_TRANSFER_RECOVER) && (pagestatus == STATE_PAGE_VALID))
 8028734:	797b      	ldrb	r3, [r7, #5]
 8028736:	2b01      	cmp	r3, #1
 8028738:	d103      	bne.n	8028742 <PagesTransfer+0x442>
 802873a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 802873e:	2b03      	cmp	r3, #3
 8028740:	d001      	beq.n	8028746 <PagesTransfer+0x446>
      /* (valid state). Then erasing state marking was already completed */
    }
    else
    {
      /* Inconsistent previous page state */
      return EE_INVALID_PAGE_SEQUENCE;
 8028742:	230a      	movs	r3, #10
 8028744:	e1d9      	b.n	8028afa <PagesTransfer+0x7fa>
    }
  }

  /* In case of recover transfer, transfer must be resumed where it has been stopped */
  /* Update global variables to reflect current transfer status */
  if (Type == EE_TRANSFER_RECOVER)
 8028746:	797b      	ldrb	r3, [r7, #5]
 8028748:	2b01      	cmp	r3, #1
 802874a:	f040 816f 	bne.w	8028a2c <PagesTransfer+0x72c>
  {
#ifdef FLASH_LINES_128B
    nb_dummy_lines=0;
 802874e:	2300      	movs	r3, #0
 8028750:	867b      	strh	r3, [r7, #50]	@ 0x32
#endif
    /* Count number of elements already transferred in current receive page */
    for (varidx = PAGE_HEADER_SIZE; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 8028752:	2340      	movs	r3, #64	@ 0x40
 8028754:	637b      	str	r3, [r7, #52]	@ 0x34
 8028756:	e0b5      	b.n	80288c4 <PagesTransfer+0x5c4>
    {
      /* Get next element in receive page */
      addressvalue = (*(__IO EE_ELEMENT_TYPE*)(PAGE_ADDRESS(ubCurrentActivePage) + varidx));
 8028758:	4b63      	ldr	r3, [pc, #396]	@ (80288e8 <PagesTransfer+0x5e8>)
 802875a:	781b      	ldrb	r3, [r3, #0]
 802875c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028760:	035a      	lsls	r2, r3, #13
 8028762:	4b5f      	ldr	r3, [pc, #380]	@ (80288e0 <PagesTransfer+0x5e0>)
 8028764:	681b      	ldr	r3, [r3, #0]
 8028766:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802876a:	4b5e      	ldr	r3, [pc, #376]	@ (80288e4 <PagesTransfer+0x5e4>)
 802876c:	881b      	ldrh	r3, [r3, #0]
 802876e:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028772:	4283      	cmp	r3, r0
 8028774:	d00b      	beq.n	802878e <PagesTransfer+0x48e>
 8028776:	4b5b      	ldr	r3, [pc, #364]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028778:	881b      	ldrh	r3, [r3, #0]
 802877a:	2b00      	cmp	r3, #0
 802877c:	d004      	beq.n	8028788 <PagesTransfer+0x488>
 802877e:	4b59      	ldr	r3, [pc, #356]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028780:	881b      	ldrh	r3, [r3, #0]
 8028782:	029b      	lsls	r3, r3, #10
 8028784:	085b      	lsrs	r3, r3, #1
 8028786:	e004      	b.n	8028792 <PagesTransfer+0x492>
 8028788:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802878c:	e001      	b.n	8028792 <PagesTransfer+0x492>
 802878e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028792:	fbb1 f1f3 	udiv	r1, r1, r3
 8028796:	4b53      	ldr	r3, [pc, #332]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028798:	881b      	ldrh	r3, [r3, #0]
 802879a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 802879e:	4283      	cmp	r3, r0
 80287a0:	d00b      	beq.n	80287ba <PagesTransfer+0x4ba>
 80287a2:	4b50      	ldr	r3, [pc, #320]	@ (80288e4 <PagesTransfer+0x5e4>)
 80287a4:	881b      	ldrh	r3, [r3, #0]
 80287a6:	2b00      	cmp	r3, #0
 80287a8:	d004      	beq.n	80287b4 <PagesTransfer+0x4b4>
 80287aa:	4b4e      	ldr	r3, [pc, #312]	@ (80288e4 <PagesTransfer+0x5e4>)
 80287ac:	881b      	ldrh	r3, [r3, #0]
 80287ae:	029b      	lsls	r3, r3, #10
 80287b0:	085b      	lsrs	r3, r3, #1
 80287b2:	e004      	b.n	80287be <PagesTransfer+0x4be>
 80287b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80287b8:	e001      	b.n	80287be <PagesTransfer+0x4be>
 80287ba:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80287be:	fb01 f303 	mul.w	r3, r1, r3
 80287c2:	441a      	add	r2, r3
 80287c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80287c6:	4413      	add	r3, r2
 80287c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80287cc:	e9c7 2308 	strd	r2, r3, [r7, #32]

#ifdef FLASH_LINES_128B
      addressvalue2 = (*(__IO EE_ELEMENT_TYPE*)(PAGE_ADDRESS(ubCurrentActivePage) + varidx + 8));
 80287d0:	4b45      	ldr	r3, [pc, #276]	@ (80288e8 <PagesTransfer+0x5e8>)
 80287d2:	781b      	ldrb	r3, [r3, #0]
 80287d4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80287d8:	035a      	lsls	r2, r3, #13
 80287da:	4b41      	ldr	r3, [pc, #260]	@ (80288e0 <PagesTransfer+0x5e0>)
 80287dc:	681b      	ldr	r3, [r3, #0]
 80287de:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 80287e2:	4b40      	ldr	r3, [pc, #256]	@ (80288e4 <PagesTransfer+0x5e4>)
 80287e4:	881b      	ldrh	r3, [r3, #0]
 80287e6:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80287ea:	4283      	cmp	r3, r0
 80287ec:	d00b      	beq.n	8028806 <PagesTransfer+0x506>
 80287ee:	4b3d      	ldr	r3, [pc, #244]	@ (80288e4 <PagesTransfer+0x5e4>)
 80287f0:	881b      	ldrh	r3, [r3, #0]
 80287f2:	2b00      	cmp	r3, #0
 80287f4:	d004      	beq.n	8028800 <PagesTransfer+0x500>
 80287f6:	4b3b      	ldr	r3, [pc, #236]	@ (80288e4 <PagesTransfer+0x5e4>)
 80287f8:	881b      	ldrh	r3, [r3, #0]
 80287fa:	029b      	lsls	r3, r3, #10
 80287fc:	085b      	lsrs	r3, r3, #1
 80287fe:	e004      	b.n	802880a <PagesTransfer+0x50a>
 8028800:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028804:	e001      	b.n	802880a <PagesTransfer+0x50a>
 8028806:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802880a:	fbb1 f1f3 	udiv	r1, r1, r3
 802880e:	4b35      	ldr	r3, [pc, #212]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028810:	881b      	ldrh	r3, [r3, #0]
 8028812:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028816:	4283      	cmp	r3, r0
 8028818:	d00b      	beq.n	8028832 <PagesTransfer+0x532>
 802881a:	4b32      	ldr	r3, [pc, #200]	@ (80288e4 <PagesTransfer+0x5e4>)
 802881c:	881b      	ldrh	r3, [r3, #0]
 802881e:	2b00      	cmp	r3, #0
 8028820:	d004      	beq.n	802882c <PagesTransfer+0x52c>
 8028822:	4b30      	ldr	r3, [pc, #192]	@ (80288e4 <PagesTransfer+0x5e4>)
 8028824:	881b      	ldrh	r3, [r3, #0]
 8028826:	029b      	lsls	r3, r3, #10
 8028828:	085b      	lsrs	r3, r3, #1
 802882a:	e004      	b.n	8028836 <PagesTransfer+0x536>
 802882c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028830:	e001      	b.n	8028836 <PagesTransfer+0x536>
 8028832:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028836:	fb01 f303 	mul.w	r3, r1, r3
 802883a:	441a      	add	r2, r3
 802883c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 802883e:	4413      	add	r3, r2
 8028840:	3308      	adds	r3, #8
 8028842:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028846:	e9c7 2306 	strd	r2, r3, [r7, #24]
      
      /* Check if element is valid */
      if((addressvalue == 0x0000000000000000U)&& (addressvalue2 == 0x0000000000000000U))
 802884a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802884e:	4313      	orrs	r3, r2
 8028850:	d112      	bne.n	8028878 <PagesTransfer+0x578>
 8028852:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8028856:	4313      	orrs	r3, r2
 8028858:	d10e      	bne.n	8028878 <PagesTransfer+0x578>
      {
        nb_dummy_lines++;
 802885a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 802885c:	3301      	adds	r3, #1
 802885e:	867b      	strh	r3, [r7, #50]	@ 0x32
        uhNbWrittenElements++;
 8028860:	4b22      	ldr	r3, [pc, #136]	@ (80288ec <PagesTransfer+0x5ec>)
 8028862:	881b      	ldrh	r3, [r3, #0]
 8028864:	3301      	adds	r3, #1
 8028866:	b29a      	uxth	r2, r3
 8028868:	4b20      	ldr	r3, [pc, #128]	@ (80288ec <PagesTransfer+0x5ec>)
 802886a:	801a      	strh	r2, [r3, #0]
        uwAddressNextWrite += EE_ELEMENT_SIZE;
 802886c:	4b20      	ldr	r3, [pc, #128]	@ (80288f0 <PagesTransfer+0x5f0>)
 802886e:	681b      	ldr	r3, [r3, #0]
 8028870:	3310      	adds	r3, #16
 8028872:	4a1f      	ldr	r2, [pc, #124]	@ (80288f0 <PagesTransfer+0x5f0>)
 8028874:	6013      	str	r3, [r2, #0]
 8028876:	e022      	b.n	80288be <PagesTransfer+0x5be>
      }
      else if ((addressvalue != EE_PAGESTAT_ERASED) && (addressvalue2 != EE_PAGESTAT_ERASED)&&(addressvalue != 0x0000000000000000U)&& (addressvalue2 != 0x0000000000000000U))
 8028878:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802887c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8028880:	bf08      	it	eq
 8028882:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8028886:	d022      	beq.n	80288ce <PagesTransfer+0x5ce>
 8028888:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802888c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8028890:	bf08      	it	eq
 8028892:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8028896:	d01a      	beq.n	80288ce <PagesTransfer+0x5ce>
 8028898:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 802889c:	4313      	orrs	r3, r2
 802889e:	d016      	beq.n	80288ce <PagesTransfer+0x5ce>
 80288a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80288a4:	4313      	orrs	r3, r2
 80288a6:	d012      	beq.n	80288ce <PagesTransfer+0x5ce>
#else
      if (addressvalue != EE_PAGESTAT_ERASED)
#endif
      {
        /* Update global variables accordingly */
        uhNbWrittenElements++;
 80288a8:	4b10      	ldr	r3, [pc, #64]	@ (80288ec <PagesTransfer+0x5ec>)
 80288aa:	881b      	ldrh	r3, [r3, #0]
 80288ac:	3301      	adds	r3, #1
 80288ae:	b29a      	uxth	r2, r3
 80288b0:	4b0e      	ldr	r3, [pc, #56]	@ (80288ec <PagesTransfer+0x5ec>)
 80288b2:	801a      	strh	r2, [r3, #0]
        uwAddressNextWrite += EE_ELEMENT_SIZE;
 80288b4:	4b0e      	ldr	r3, [pc, #56]	@ (80288f0 <PagesTransfer+0x5f0>)
 80288b6:	681b      	ldr	r3, [r3, #0]
 80288b8:	3310      	adds	r3, #16
 80288ba:	4a0d      	ldr	r2, [pc, #52]	@ (80288f0 <PagesTransfer+0x5f0>)
 80288bc:	6013      	str	r3, [r2, #0]
    for (varidx = PAGE_HEADER_SIZE; varidx < PAGE_SIZE; varidx += EE_ELEMENT_SIZE)
 80288be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80288c0:	3310      	adds	r3, #16
 80288c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80288c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80288c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80288ca:	f4ff af45 	bcc.w	8028758 <PagesTransfer+0x458>
        break;
      }
    }

    /* Count number of elements already transferred in previous valid pages */
    page = ubCurrentActivePage;
 80288ce:	4b06      	ldr	r3, [pc, #24]	@ (80288e8 <PagesTransfer+0x5e8>)
 80288d0:	781b      	ldrb	r3, [r3, #0]
 80288d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (varidx = 0U; varidx < PAGES_NUMBER; varidx++)
 80288d4:	2300      	movs	r3, #0
 80288d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80288d8:	e0a2      	b.n	8028a20 <PagesTransfer+0x720>
 80288da:	bf00      	nop
 80288dc:	aaaaaaab 	.word	0xaaaaaaab
 80288e0:	20001a7c 	.word	0x20001a7c
 80288e4:	0bfa07a0 	.word	0x0bfa07a0
 80288e8:	200095ca 	.word	0x200095ca
 80288ec:	200095c8 	.word	0x200095c8
 80288f0:	20001a78 	.word	0x20001a78
    {
      /* Decrement page index among circular pages list */
      page = PREVIOUS_PAGE(page);
 80288f4:	4b83      	ldr	r3, [pc, #524]	@ (8028b04 <PagesTransfer+0x804>)
 80288f6:	681b      	ldr	r3, [r3, #0]
 80288f8:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 80288fc:	4b82      	ldr	r3, [pc, #520]	@ (8028b08 <PagesTransfer+0x808>)
 80288fe:	881b      	ldrh	r3, [r3, #0]
 8028900:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8028904:	428b      	cmp	r3, r1
 8028906:	d00b      	beq.n	8028920 <PagesTransfer+0x620>
 8028908:	4b7f      	ldr	r3, [pc, #508]	@ (8028b08 <PagesTransfer+0x808>)
 802890a:	881b      	ldrh	r3, [r3, #0]
 802890c:	2b00      	cmp	r3, #0
 802890e:	d004      	beq.n	802891a <PagesTransfer+0x61a>
 8028910:	4b7d      	ldr	r3, [pc, #500]	@ (8028b08 <PagesTransfer+0x808>)
 8028912:	881b      	ldrh	r3, [r3, #0]
 8028914:	029b      	lsls	r3, r3, #10
 8028916:	085b      	lsrs	r3, r3, #1
 8028918:	e004      	b.n	8028924 <PagesTransfer+0x624>
 802891a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802891e:	e001      	b.n	8028924 <PagesTransfer+0x624>
 8028920:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028924:	fbb2 f1f3 	udiv	r1, r2, r3
 8028928:	fb01 f303 	mul.w	r3, r1, r3
 802892c:	1ad3      	subs	r3, r2, r3
 802892e:	0b5b      	lsrs	r3, r3, #13
 8028930:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8028932:	1ad3      	subs	r3, r2, r3
 8028934:	1d59      	adds	r1, r3, #5
 8028936:	4b75      	ldr	r3, [pc, #468]	@ (8028b0c <PagesTransfer+0x80c>)
 8028938:	fba3 2301 	umull	r2, r3, r3, r1
 802893c:	089a      	lsrs	r2, r3, #2
 802893e:	4613      	mov	r3, r2
 8028940:	005b      	lsls	r3, r3, #1
 8028942:	4413      	add	r3, r2
 8028944:	005b      	lsls	r3, r3, #1
 8028946:	1aca      	subs	r2, r1, r3
 8028948:	4b6e      	ldr	r3, [pc, #440]	@ (8028b04 <PagesTransfer+0x804>)
 802894a:	681b      	ldr	r3, [r3, #0]
 802894c:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028950:	4b6d      	ldr	r3, [pc, #436]	@ (8028b08 <PagesTransfer+0x808>)
 8028952:	881b      	ldrh	r3, [r3, #0]
 8028954:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028958:	4283      	cmp	r3, r0
 802895a:	d00b      	beq.n	8028974 <PagesTransfer+0x674>
 802895c:	4b6a      	ldr	r3, [pc, #424]	@ (8028b08 <PagesTransfer+0x808>)
 802895e:	881b      	ldrh	r3, [r3, #0]
 8028960:	2b00      	cmp	r3, #0
 8028962:	d004      	beq.n	802896e <PagesTransfer+0x66e>
 8028964:	4b68      	ldr	r3, [pc, #416]	@ (8028b08 <PagesTransfer+0x808>)
 8028966:	881b      	ldrh	r3, [r3, #0]
 8028968:	029b      	lsls	r3, r3, #10
 802896a:	085b      	lsrs	r3, r3, #1
 802896c:	e004      	b.n	8028978 <PagesTransfer+0x678>
 802896e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028972:	e001      	b.n	8028978 <PagesTransfer+0x678>
 8028974:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028978:	fbb1 f0f3 	udiv	r0, r1, r3
 802897c:	fb00 f303 	mul.w	r3, r0, r3
 8028980:	1acb      	subs	r3, r1, r3
 8028982:	0b5b      	lsrs	r3, r3, #13
 8028984:	4413      	add	r3, r2
 8028986:	63bb      	str	r3, [r7, #56]	@ 0x38
      pagestatus = GetPageState(PAGE_ADDRESS(page));
 8028988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 802898a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 802898e:	035a      	lsls	r2, r3, #13
 8028990:	4b5c      	ldr	r3, [pc, #368]	@ (8028b04 <PagesTransfer+0x804>)
 8028992:	681b      	ldr	r3, [r3, #0]
 8028994:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028998:	4b5b      	ldr	r3, [pc, #364]	@ (8028b08 <PagesTransfer+0x808>)
 802899a:	881b      	ldrh	r3, [r3, #0]
 802899c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80289a0:	4283      	cmp	r3, r0
 80289a2:	d00b      	beq.n	80289bc <PagesTransfer+0x6bc>
 80289a4:	4b58      	ldr	r3, [pc, #352]	@ (8028b08 <PagesTransfer+0x808>)
 80289a6:	881b      	ldrh	r3, [r3, #0]
 80289a8:	2b00      	cmp	r3, #0
 80289aa:	d004      	beq.n	80289b6 <PagesTransfer+0x6b6>
 80289ac:	4b56      	ldr	r3, [pc, #344]	@ (8028b08 <PagesTransfer+0x808>)
 80289ae:	881b      	ldrh	r3, [r3, #0]
 80289b0:	029b      	lsls	r3, r3, #10
 80289b2:	085b      	lsrs	r3, r3, #1
 80289b4:	e004      	b.n	80289c0 <PagesTransfer+0x6c0>
 80289b6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80289ba:	e001      	b.n	80289c0 <PagesTransfer+0x6c0>
 80289bc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80289c0:	fbb1 f1f3 	udiv	r1, r1, r3
 80289c4:	4b50      	ldr	r3, [pc, #320]	@ (8028b08 <PagesTransfer+0x808>)
 80289c6:	881b      	ldrh	r3, [r3, #0]
 80289c8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80289cc:	4283      	cmp	r3, r0
 80289ce:	d00b      	beq.n	80289e8 <PagesTransfer+0x6e8>
 80289d0:	4b4d      	ldr	r3, [pc, #308]	@ (8028b08 <PagesTransfer+0x808>)
 80289d2:	881b      	ldrh	r3, [r3, #0]
 80289d4:	2b00      	cmp	r3, #0
 80289d6:	d004      	beq.n	80289e2 <PagesTransfer+0x6e2>
 80289d8:	4b4b      	ldr	r3, [pc, #300]	@ (8028b08 <PagesTransfer+0x808>)
 80289da:	881b      	ldrh	r3, [r3, #0]
 80289dc:	029b      	lsls	r3, r3, #10
 80289de:	085b      	lsrs	r3, r3, #1
 80289e0:	e004      	b.n	80289ec <PagesTransfer+0x6ec>
 80289e2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80289e6:	e001      	b.n	80289ec <PagesTransfer+0x6ec>
 80289e8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80289ec:	fb01 f303 	mul.w	r3, r1, r3
 80289f0:	4413      	add	r3, r2
 80289f2:	4618      	mov	r0, r3
 80289f4:	f000 fafc 	bl	8028ff0 <GetPageState>
 80289f8:	4603      	mov	r3, r0
 80289fa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

      /* Check if page is valid state */
      if (pagestatus == STATE_PAGE_VALID)
 80289fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8028a02:	2b03      	cmp	r3, #3
 8028a04:	d111      	bne.n	8028a2a <PagesTransfer+0x72a>
      {
        /* Update uhNbWrittenElements with number of elements in page */
        uhNbWrittenElements += NB_MAX_ELEMENTS_BY_PAGE;
 8028a06:	4b42      	ldr	r3, [pc, #264]	@ (8028b10 <PagesTransfer+0x810>)
 8028a08:	881b      	ldrh	r3, [r3, #0]
 8028a0a:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 8028a0e:	b29a      	uxth	r2, r3
 8028a10:	4b3f      	ldr	r3, [pc, #252]	@ (8028b10 <PagesTransfer+0x810>)
 8028a12:	801a      	strh	r2, [r3, #0]
#ifdef FLASH_LINES_128B
        nb_dummy_lines=nb_dummy_lines+2;
 8028a14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8028a16:	3302      	adds	r3, #2
 8028a18:	867b      	strh	r3, [r7, #50]	@ 0x32
    for (varidx = 0U; varidx < PAGES_NUMBER; varidx++)
 8028a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028a1c:	3301      	adds	r3, #1
 8028a1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8028a20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028a22:	2b05      	cmp	r3, #5
 8028a24:	f67f af66 	bls.w	80288f4 <PagesTransfer+0x5f4>
 8028a28:	e000      	b.n	8028a2c <PagesTransfer+0x72c>
#endif
      }
      else
      {
        break;
 8028a2a:	bf00      	nop
      }
    }
  }

#if defined (DUALCORE_FLASH_SHARING) || defined (FLASH_LINES_128B)  
    if (VerifyPagesFullWriteVariable(VirtAddress, Data, EE_TRANSFER) != EE_OK)
 8028a2c:	88fb      	ldrh	r3, [r7, #6]
 8028a2e:	2200      	movs	r2, #0
 8028a30:	6839      	ldr	r1, [r7, #0]
 8028a32:	4618      	mov	r0, r3
 8028a34:	f000 f870 	bl	8028b18 <VerifyPagesFullWriteVariable>
 8028a38:	4603      	mov	r3, r0
 8028a3a:	2b00      	cmp	r3, #0
 8028a3c:	d001      	beq.n	8028a42 <PagesTransfer+0x742>
    {
      return EE_WRITE_ERROR;
 8028a3e:	2302      	movs	r3, #2
 8028a40:	e05b      	b.n	8028afa <PagesTransfer+0x7fa>
    }
  #ifdef FLASH_LINES_128B
    else
    {
      if ((Data[0]==0)&&(Data[1]==0))
 8028a42:	683b      	ldr	r3, [r7, #0]
 8028a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028a48:	4313      	orrs	r3, r2
 8028a4a:	d108      	bne.n	8028a5e <PagesTransfer+0x75e>
 8028a4c:	683b      	ldr	r3, [r7, #0]
 8028a4e:	3308      	adds	r3, #8
 8028a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028a54:	4313      	orrs	r3, r2
 8028a56:	d102      	bne.n	8028a5e <PagesTransfer+0x75e>
      {
        nb_dummy_lines++; //One 128bit line of zeros has been written
 8028a58:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8028a5a:	3301      	adds	r3, #1
 8028a5c:	867b      	strh	r3, [r7, #50]	@ 0x32
  /* and last element is dummy value that we have just written. */
  /* Transfer shall then resume from (uhNbWrittenElements-3) variable index */


#ifdef FLASH_LINES_128B
  varidx = (uhNbWrittenElements >= 3U?(uhNbWrittenElements-3U+1U):1U);
 8028a5e:	4b2c      	ldr	r3, [pc, #176]	@ (8028b10 <PagesTransfer+0x810>)
 8028a60:	881b      	ldrh	r3, [r3, #0]
 8028a62:	2b02      	cmp	r3, #2
 8028a64:	d903      	bls.n	8028a6e <PagesTransfer+0x76e>
 8028a66:	4b2a      	ldr	r3, [pc, #168]	@ (8028b10 <PagesTransfer+0x810>)
 8028a68:	881b      	ldrh	r3, [r3, #0]
 8028a6a:	3b02      	subs	r3, #2
 8028a6c:	e000      	b.n	8028a70 <PagesTransfer+0x770>
 8028a6e:	2301      	movs	r3, #1
 8028a70:	637b      	str	r3, [r7, #52]	@ 0x34
  for (varidx = (varidx >= nb_dummy_lines?(varidx-nb_dummy_lines):1U); varidx < NB_OF_VARIABLES+1; varidx++)
 8028a72:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8028a74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8028a76:	429a      	cmp	r2, r3
 8028a78:	d303      	bcc.n	8028a82 <PagesTransfer+0x782>
 8028a7a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8028a7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8028a7e:	1ad3      	subs	r3, r2, r3
 8028a80:	e000      	b.n	8028a84 <PagesTransfer+0x784>
 8028a82:	2301      	movs	r3, #1
 8028a84:	637b      	str	r3, [r7, #52]	@ 0x34
 8028a86:	e027      	b.n	8028ad8 <PagesTransfer+0x7d8>
#else    
  for (varidx = (uhNbWrittenElements >= 3U?(uhNbWrittenElements-3U+1U):1U); varidx < NB_OF_VARIABLES+1; varidx++)
#endif
  {  
       /* Check each variable except the one passed as parameter */
    if (varidx != VirtAddress)
 8028a88:	88fb      	ldrh	r3, [r7, #6]
 8028a8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8028a8c:	429a      	cmp	r2, r3
 8028a8e:	d020      	beq.n	8028ad2 <PagesTransfer+0x7d2>
    {
      /* Read the last variable updates */
      status = ReadVariable(varidx, &DataValue);
 8028a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028a92:	b29b      	uxth	r3, r3
 8028a94:	f107 0208 	add.w	r2, r7, #8
 8028a98:	4611      	mov	r1, r2
 8028a9a:	4618      	mov	r0, r3
 8028a9c:	f7ff f8ce 	bl	8027c3c <ReadVariable>
 8028aa0:	4603      	mov	r3, r0
 8028aa2:	82fb      	strh	r3, [r7, #22]
      if (status == EE_OK)
 8028aa4:	8afb      	ldrh	r3, [r7, #22]
 8028aa6:	2b00      	cmp	r3, #0
 8028aa8:	d10e      	bne.n	8028ac8 <PagesTransfer+0x7c8>
        /* Transfer the variable to the new active page */
        /* If program operation was failed, a Flash error code is returned */
    #if defined (DUALCORE_FLASH_SHARING)
            status = VerifyPagesFullWriteVariable(varidx, DataValue, EE_TRANSFER);
    #elif defined (FLASH_LINES_128B)
            status = VerifyPagesFullWriteVariable(varidx, &DataValue, EE_TRANSFER);
 8028aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028aac:	b29b      	uxth	r3, r3
 8028aae:	f107 0108 	add.w	r1, r7, #8
 8028ab2:	2200      	movs	r2, #0
 8028ab4:	4618      	mov	r0, r3
 8028ab6:	f000 f82f 	bl	8028b18 <VerifyPagesFullWriteVariable>
 8028aba:	4603      	mov	r3, r0
 8028abc:	82fb      	strh	r3, [r7, #22]
    #else
            status = VerifyPagesFullWriteVariable(varidx, DataValue);
    #endif
        if (status != EE_OK)
 8028abe:	8afb      	ldrh	r3, [r7, #22]
 8028ac0:	2b00      	cmp	r3, #0
 8028ac2:	d006      	beq.n	8028ad2 <PagesTransfer+0x7d2>
        {
          return status;
 8028ac4:	8afb      	ldrh	r3, [r7, #22]
 8028ac6:	e018      	b.n	8028afa <PagesTransfer+0x7fa>
        }
      }
      else
      {
        if (status != EE_NO_DATA)
 8028ac8:	8afb      	ldrh	r3, [r7, #22]
 8028aca:	2b07      	cmp	r3, #7
 8028acc:	d001      	beq.n	8028ad2 <PagesTransfer+0x7d2>
        {
          /* In case variable is not found , do nothing */
          /* Any other status is error code occurs during variable read */
          return status;
 8028ace:	8afb      	ldrh	r3, [r7, #22]
 8028ad0:	e013      	b.n	8028afa <PagesTransfer+0x7fa>
  for (varidx = (varidx >= nb_dummy_lines?(varidx-nb_dummy_lines):1U); varidx < NB_OF_VARIABLES+1; varidx++)
 8028ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028ad4:	3301      	adds	r3, #1
 8028ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8028ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8028ada:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8028ade:	d9d3      	bls.n	8028a88 <PagesTransfer+0x788>
      }
    }
  }

  /* Transfer is now done, mark the receive state page as active */
  if (SetPageState(ubCurrentActivePage, STATE_PAGE_ACTIVE) != EE_OK)
 8028ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8028b14 <PagesTransfer+0x814>)
 8028ae2:	781b      	ldrb	r3, [r3, #0]
 8028ae4:	2102      	movs	r1, #2
 8028ae6:	4618      	mov	r0, r3
 8028ae8:	f000 f91a 	bl	8028d20 <SetPageState>
 8028aec:	4603      	mov	r3, r0
 8028aee:	2b00      	cmp	r3, #0
 8028af0:	d001      	beq.n	8028af6 <PagesTransfer+0x7f6>
  {
    return EE_WRITE_ERROR;
 8028af2:	2302      	movs	r3, #2
 8028af4:	e001      	b.n	8028afa <PagesTransfer+0x7fa>
  }

  /* Return last operation flash status */
  return EE_CLEANUP_REQUIRED;
 8028af6:	f44f 7380 	mov.w	r3, #256	@ 0x100
}
 8028afa:	4618      	mov	r0, r3
 8028afc:	3740      	adds	r7, #64	@ 0x40
 8028afe:	46bd      	mov	sp, r7
 8028b00:	bd80      	pop	{r7, pc}
 8028b02:	bf00      	nop
 8028b04:	20001a7c 	.word	0x20001a7c
 8028b08:	0bfa07a0 	.word	0x0bfa07a0
 8028b0c:	aaaaaaab 	.word	0xaaaaaaab
 8028b10:	200095c8 	.word	0x200095c8
 8028b14:	200095ca 	.word	0x200095ca

08028b18 <VerifyPagesFullWriteVariable>:
#elif defined (FLASH_LINES_128B)
static EE_Status VerifyPagesFullWriteVariable(uint16_t VirtAddress, EE_DATA_TYPE* Data, EE_Write_type Write_type)
#else
static EE_Status VerifyPagesFullWriteVariable(uint16_t VirtAddress, EE_DATA_TYPE Data)
#endif
{
 8028b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8028b1c:	b092      	sub	sp, #72	@ 0x48
 8028b1e:	af00      	add	r7, sp, #0
 8028b20:	4603      	mov	r3, r0
 8028b22:	61b9      	str	r1, [r7, #24]
 8028b24:	83fb      	strh	r3, [r7, #30]
 8028b26:	4613      	mov	r3, r2
 8028b28:	777b      	strb	r3, [r7, #29]
#ifndef FLASH_LINES_128B
  uint32_t crc = 0U;
#else
  uint64_t pData64[2] = {0,0};
 8028b2a:	f04f 0200 	mov.w	r2, #0
 8028b2e:	f04f 0300 	mov.w	r3, #0
 8028b32:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8028b36:	f04f 0200 	mov.w	r2, #0
 8028b3a:	f04f 0300 	mov.w	r3, #0
 8028b3e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  uint64_t crc = 0U;
 8028b42:	f04f 0200 	mov.w	r2, #0
 8028b46:	f04f 0300 	mov.w	r3, #0
 8028b4a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
#endif

  /* Check if pages are full, i.e. max number of written elements achieved */
  if (uhNbWrittenElements >= NB_MAX_WRITTEN_ELEMENTS)
 8028b4e:	4b70      	ldr	r3, [pc, #448]	@ (8028d10 <VerifyPagesFullWriteVariable+0x1f8>)
 8028b50:	881b      	ldrh	r3, [r3, #0]
 8028b52:	f240 52f3 	movw	r2, #1523	@ 0x5f3
 8028b56:	4293      	cmp	r3, r2
 8028b58:	d901      	bls.n	8028b5e <VerifyPagesFullWriteVariable+0x46>
  {
    return EE_PAGE_FULL;
 8028b5a:	2312      	movs	r3, #18
 8028b5c:	e0d2      	b.n	8028d04 <VerifyPagesFullWriteVariable+0x1ec>
  }

  /* Get active Page for write operation */
  uint32_t activepage = FindPage(FIND_WRITE_PAGE);
 8028b5e:	2001      	movs	r0, #1
 8028b60:	f7ff fa24 	bl	8027fac <FindPage>
 8028b64:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t activepageaddress = 0U;
 8028b66:	2300      	movs	r3, #0
 8028b68:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Check if there is no active page */
  if (activepage == EE_NO_PAGE_FOUND)
 8028b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8028b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8028b70:	d101      	bne.n	8028b76 <VerifyPagesFullWriteVariable+0x5e>
  {
    return EE_ERROR_NOACTIVE_PAGE;
 8028b72:	2303      	movs	r3, #3
 8028b74:	e0c6      	b.n	8028d04 <VerifyPagesFullWriteVariable+0x1ec>
  }

  activepageaddress = PAGE_ADDRESS(activepage);
 8028b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8028b78:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028b7c:	0358      	lsls	r0, r3, #13
 8028b7e:	4b65      	ldr	r3, [pc, #404]	@ (8028d14 <VerifyPagesFullWriteVariable+0x1fc>)
 8028b80:	681b      	ldr	r3, [r3, #0]
 8028b82:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028b86:	4b64      	ldr	r3, [pc, #400]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028b88:	881a      	ldrh	r2, [r3, #0]
 8028b8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8028b8e:	429a      	cmp	r2, r3
 8028b90:	d00b      	beq.n	8028baa <VerifyPagesFullWriteVariable+0x92>
 8028b92:	4b61      	ldr	r3, [pc, #388]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028b94:	881b      	ldrh	r3, [r3, #0]
 8028b96:	2b00      	cmp	r3, #0
 8028b98:	d004      	beq.n	8028ba4 <VerifyPagesFullWriteVariable+0x8c>
 8028b9a:	4b5f      	ldr	r3, [pc, #380]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028b9c:	881b      	ldrh	r3, [r3, #0]
 8028b9e:	029b      	lsls	r3, r3, #10
 8028ba0:	085b      	lsrs	r3, r3, #1
 8028ba2:	e004      	b.n	8028bae <VerifyPagesFullWriteVariable+0x96>
 8028ba4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028ba8:	e001      	b.n	8028bae <VerifyPagesFullWriteVariable+0x96>
 8028baa:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028bae:	fbb1 f1f3 	udiv	r1, r1, r3
 8028bb2:	4b59      	ldr	r3, [pc, #356]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028bb4:	881a      	ldrh	r2, [r3, #0]
 8028bb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8028bba:	429a      	cmp	r2, r3
 8028bbc:	d00b      	beq.n	8028bd6 <VerifyPagesFullWriteVariable+0xbe>
 8028bbe:	4b56      	ldr	r3, [pc, #344]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028bc0:	881b      	ldrh	r3, [r3, #0]
 8028bc2:	2b00      	cmp	r3, #0
 8028bc4:	d004      	beq.n	8028bd0 <VerifyPagesFullWriteVariable+0xb8>
 8028bc6:	4b54      	ldr	r3, [pc, #336]	@ (8028d18 <VerifyPagesFullWriteVariable+0x200>)
 8028bc8:	881b      	ldrh	r3, [r3, #0]
 8028bca:	029b      	lsls	r3, r3, #10
 8028bcc:	085b      	lsrs	r3, r3, #1
 8028bce:	e004      	b.n	8028bda <VerifyPagesFullWriteVariable+0xc2>
 8028bd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028bd4:	e001      	b.n	8028bda <VerifyPagesFullWriteVariable+0xc2>
 8028bd6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028bda:	fb01 f303 	mul.w	r3, r1, r3
 8028bde:	4403      	add	r3, r0
 8028be0:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Force crc to 0 in case of Data/VirtAddress are 0*/
#ifndef FLASH_LINES_128B
  if ((Data == 0U) && (VirtAddress == 0U))
#else
  if ((Data[0] == 0U) && (Data[1] == 0U) && (VirtAddress == 0U))
 8028be2:	69bb      	ldr	r3, [r7, #24]
 8028be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028be8:	4313      	orrs	r3, r2
 8028bea:	d10f      	bne.n	8028c0c <VerifyPagesFullWriteVariable+0xf4>
 8028bec:	69bb      	ldr	r3, [r7, #24]
 8028bee:	3308      	adds	r3, #8
 8028bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028bf4:	4313      	orrs	r3, r2
 8028bf6:	d109      	bne.n	8028c0c <VerifyPagesFullWriteVariable+0xf4>
 8028bf8:	8bfb      	ldrh	r3, [r7, #30]
 8028bfa:	2b00      	cmp	r3, #0
 8028bfc:	d106      	bne.n	8028c0c <VerifyPagesFullWriteVariable+0xf4>

#endif
  {
    crc = 0U;
 8028bfe:	f04f 0200 	mov.w	r2, #0
 8028c02:	f04f 0300 	mov.w	r3, #0
 8028c06:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8028c0a:	e027      	b.n	8028c5c <VerifyPagesFullWriteVariable+0x144>
  {
#ifndef FLASH_LINES_128B 
    /* Calculate crc of variable data and virtual address */
    crc = CalculateCrc(Data, VirtAddress);
#else        
    pData64[0] = (uint64_t)((Data[1] << EE_DATA_SHIFT) | VirtAddress);
 8028c0c:	69bb      	ldr	r3, [r7, #24]
 8028c0e:	3308      	adds	r3, #8
 8028c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028c14:	f04f 0000 	mov.w	r0, #0
 8028c18:	f04f 0100 	mov.w	r1, #0
 8028c1c:	0011      	movs	r1, r2
 8028c1e:	2000      	movs	r0, #0
 8028c20:	8bfb      	ldrh	r3, [r7, #30]
 8028c22:	2200      	movs	r2, #0
 8028c24:	461c      	mov	r4, r3
 8028c26:	4615      	mov	r5, r2
 8028c28:	ea40 0304 	orr.w	r3, r0, r4
 8028c2c:	613b      	str	r3, [r7, #16]
 8028c2e:	ea41 0305 	orr.w	r3, r1, r5
 8028c32:	617b      	str	r3, [r7, #20]
 8028c34:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8028c38:	e9c7 3408 	strd	r3, r4, [r7, #32]
    /* Calculate crc of variable data and virtual address */
    crc = CalculateCrc(Data[0], pData64[0]);
 8028c3c:	69bb      	ldr	r3, [r7, #24]
 8028c3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8028c42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8028c46:	f000 fa85 	bl	8029154 <CalculateCrc>
 8028c4a:	4603      	mov	r3, r0
 8028c4c:	b29b      	uxth	r3, r3
 8028c4e:	2200      	movs	r2, #0
 8028c50:	603b      	str	r3, [r7, #0]
 8028c52:	607a      	str	r2, [r7, #4]
 8028c54:	e9d7 3400 	ldrd	r3, r4, [r7]
 8028c58:	e9c7 3410 	strd	r3, r4, [r7, #64]	@ 0x40
  /* If program operation was failed, a Flash error code or the information
      about the semaphore monitoring flash being taken is returned */
  EE_Status ee_status = FI_WriteDoubleWord(activepageaddress+uwAddressNextWrite, EE_ELEMENT_VALUE(VirtAddress,Data,crc), Write_type);
  if (ee_status != EE_OK) return ee_status;  
#elif defined (FLASH_LINES_128B)
  pData64[0] = 0;
 8028c5c:	f04f 0200 	mov.w	r2, #0
 8028c60:	f04f 0300 	mov.w	r3, #0
 8028c64:	e9c7 2308 	strd	r2, r3, [r7, #32]
  pData64[1] = 0;
 8028c68:	f04f 0200 	mov.w	r2, #0
 8028c6c:	f04f 0300 	mov.w	r3, #0
 8028c70:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  pData64[0] = (uint64_t)((Data[1]<< EE_DATA_SHIFT) | (crc << EE_CRC_SHIFT) | VirtAddress);
 8028c74:	69bb      	ldr	r3, [r7, #24]
 8028c76:	3308      	adds	r3, #8
 8028c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028c7c:	f04f 0000 	mov.w	r0, #0
 8028c80:	f04f 0100 	mov.w	r1, #0
 8028c84:	0011      	movs	r1, r2
 8028c86:	2000      	movs	r0, #0
 8028c88:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8028c8c:	f04f 0200 	mov.w	r2, #0
 8028c90:	f04f 0300 	mov.w	r3, #0
 8028c94:	042b      	lsls	r3, r5, #16
 8028c96:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
 8028c9a:	0422      	lsls	r2, r4, #16
 8028c9c:	ea40 0802 	orr.w	r8, r0, r2
 8028ca0:	ea41 0903 	orr.w	r9, r1, r3
 8028ca4:	8bfb      	ldrh	r3, [r7, #30]
 8028ca6:	2200      	movs	r2, #0
 8028ca8:	469a      	mov	sl, r3
 8028caa:	4693      	mov	fp, r2
 8028cac:	ea48 030a 	orr.w	r3, r8, sl
 8028cb0:	60bb      	str	r3, [r7, #8]
 8028cb2:	ea49 030b 	orr.w	r3, r9, fp
 8028cb6:	60fb      	str	r3, [r7, #12]
 8028cb8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8028cbc:	e9c7 3408 	strd	r3, r4, [r7, #32]
  pData64[1] = (uint64_t)Data[0];
 8028cc0:	69bb      	ldr	r3, [r7, #24]
 8028cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8028cc6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

  EE_Status ee_status = FI_WriteDoubleWord(activepageaddress+uwAddressNextWrite, pData64, Write_type);
 8028cca:	4b14      	ldr	r3, [pc, #80]	@ (8028d1c <VerifyPagesFullWriteVariable+0x204>)
 8028ccc:	681a      	ldr	r2, [r3, #0]
 8028cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8028cd0:	4413      	add	r3, r2
 8028cd2:	7f7a      	ldrb	r2, [r7, #29]
 8028cd4:	f107 0120 	add.w	r1, r7, #32
 8028cd8:	4618      	mov	r0, r3
 8028cda:	f000 fa73 	bl	80291c4 <FI_WriteDoubleWord>
 8028cde:	4603      	mov	r3, r0
 8028ce0:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (ee_status != EE_OK) return ee_status;
 8028ce2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8028ce4:	2b00      	cmp	r3, #0
 8028ce6:	d001      	beq.n	8028cec <VerifyPagesFullWriteVariable+0x1d4>
 8028ce8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8028cea:	e00b      	b.n	8028d04 <VerifyPagesFullWriteVariable+0x1ec>
    return EE_WRITE_ERROR;
  }
#endif

  /* Increment global variables relative to write operation done*/
  uwAddressNextWrite += EE_ELEMENT_SIZE;
 8028cec:	4b0b      	ldr	r3, [pc, #44]	@ (8028d1c <VerifyPagesFullWriteVariable+0x204>)
 8028cee:	681b      	ldr	r3, [r3, #0]
 8028cf0:	3310      	adds	r3, #16
 8028cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8028d1c <VerifyPagesFullWriteVariable+0x204>)
 8028cf4:	6013      	str	r3, [r2, #0]
  uhNbWrittenElements++;
 8028cf6:	4b06      	ldr	r3, [pc, #24]	@ (8028d10 <VerifyPagesFullWriteVariable+0x1f8>)
 8028cf8:	881b      	ldrh	r3, [r3, #0]
 8028cfa:	3301      	adds	r3, #1
 8028cfc:	b29a      	uxth	r2, r3
 8028cfe:	4b04      	ldr	r3, [pc, #16]	@ (8028d10 <VerifyPagesFullWriteVariable+0x1f8>)
 8028d00:	801a      	strh	r2, [r3, #0]

  return EE_OK;
 8028d02:	2300      	movs	r3, #0
}
 8028d04:	4618      	mov	r0, r3
 8028d06:	3748      	adds	r7, #72	@ 0x48
 8028d08:	46bd      	mov	sp, r7
 8028d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8028d0e:	bf00      	nop
 8028d10:	200095c8 	.word	0x200095c8
 8028d14:	20001a7c 	.word	0x20001a7c
 8028d18:	0bfa07a0 	.word	0x0bfa07a0
 8028d1c:	20001a78 	.word	0x20001a78

08028d20 <SetPageState>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
static EE_Status SetPageState(uint32_t Page, EE_State_type State)
{
 8028d20:	b580      	push	{r7, lr}
 8028d22:	b08a      	sub	sp, #40	@ 0x28
 8028d24:	af00      	add	r7, sp, #0
 8028d26:	6078      	str	r0, [r7, #4]
 8028d28:	460b      	mov	r3, r1
 8028d2a:	70fb      	strb	r3, [r7, #3]
  uint32_t header1 = 0U, header2 = 0U, header3 = 0U, header4 = 0U;
 8028d2c:	2300      	movs	r3, #0
 8028d2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8028d30:	2300      	movs	r3, #0
 8028d32:	623b      	str	r3, [r7, #32]
 8028d34:	2300      	movs	r3, #0
 8028d36:	61fb      	str	r3, [r7, #28]
 8028d38:	2300      	movs	r3, #0
 8028d3a:	61bb      	str	r3, [r7, #24]

  header1 = PAGE_ADDRESS(Page);
 8028d3c:	687b      	ldr	r3, [r7, #4]
 8028d3e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028d42:	035a      	lsls	r2, r3, #13
 8028d44:	4ba7      	ldr	r3, [pc, #668]	@ (8028fe4 <SetPageState+0x2c4>)
 8028d46:	681b      	ldr	r3, [r3, #0]
 8028d48:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028d4c:	4ba6      	ldr	r3, [pc, #664]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d4e:	881b      	ldrh	r3, [r3, #0]
 8028d50:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028d54:	4283      	cmp	r3, r0
 8028d56:	d00b      	beq.n	8028d70 <SetPageState+0x50>
 8028d58:	4ba3      	ldr	r3, [pc, #652]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d5a:	881b      	ldrh	r3, [r3, #0]
 8028d5c:	2b00      	cmp	r3, #0
 8028d5e:	d004      	beq.n	8028d6a <SetPageState+0x4a>
 8028d60:	4ba1      	ldr	r3, [pc, #644]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d62:	881b      	ldrh	r3, [r3, #0]
 8028d64:	029b      	lsls	r3, r3, #10
 8028d66:	085b      	lsrs	r3, r3, #1
 8028d68:	e004      	b.n	8028d74 <SetPageState+0x54>
 8028d6a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028d6e:	e001      	b.n	8028d74 <SetPageState+0x54>
 8028d70:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028d74:	fbb1 f1f3 	udiv	r1, r1, r3
 8028d78:	4b9b      	ldr	r3, [pc, #620]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d7a:	881b      	ldrh	r3, [r3, #0]
 8028d7c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028d80:	4283      	cmp	r3, r0
 8028d82:	d00b      	beq.n	8028d9c <SetPageState+0x7c>
 8028d84:	4b98      	ldr	r3, [pc, #608]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d86:	881b      	ldrh	r3, [r3, #0]
 8028d88:	2b00      	cmp	r3, #0
 8028d8a:	d004      	beq.n	8028d96 <SetPageState+0x76>
 8028d8c:	4b96      	ldr	r3, [pc, #600]	@ (8028fe8 <SetPageState+0x2c8>)
 8028d8e:	881b      	ldrh	r3, [r3, #0]
 8028d90:	029b      	lsls	r3, r3, #10
 8028d92:	085b      	lsrs	r3, r3, #1
 8028d94:	e004      	b.n	8028da0 <SetPageState+0x80>
 8028d96:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028d9a:	e001      	b.n	8028da0 <SetPageState+0x80>
 8028d9c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028da0:	fb01 f303 	mul.w	r3, r1, r3
 8028da4:	4413      	add	r3, r2
 8028da6:	627b      	str	r3, [r7, #36]	@ 0x24
  header2 = PAGE_ADDRESS(Page) + EE_ELEMENT_SIZE;
 8028da8:	687b      	ldr	r3, [r7, #4]
 8028daa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028dae:	035a      	lsls	r2, r3, #13
 8028db0:	4b8c      	ldr	r3, [pc, #560]	@ (8028fe4 <SetPageState+0x2c4>)
 8028db2:	681b      	ldr	r3, [r3, #0]
 8028db4:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028db8:	4b8b      	ldr	r3, [pc, #556]	@ (8028fe8 <SetPageState+0x2c8>)
 8028dba:	881b      	ldrh	r3, [r3, #0]
 8028dbc:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028dc0:	4283      	cmp	r3, r0
 8028dc2:	d00b      	beq.n	8028ddc <SetPageState+0xbc>
 8028dc4:	4b88      	ldr	r3, [pc, #544]	@ (8028fe8 <SetPageState+0x2c8>)
 8028dc6:	881b      	ldrh	r3, [r3, #0]
 8028dc8:	2b00      	cmp	r3, #0
 8028dca:	d004      	beq.n	8028dd6 <SetPageState+0xb6>
 8028dcc:	4b86      	ldr	r3, [pc, #536]	@ (8028fe8 <SetPageState+0x2c8>)
 8028dce:	881b      	ldrh	r3, [r3, #0]
 8028dd0:	029b      	lsls	r3, r3, #10
 8028dd2:	085b      	lsrs	r3, r3, #1
 8028dd4:	e004      	b.n	8028de0 <SetPageState+0xc0>
 8028dd6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028dda:	e001      	b.n	8028de0 <SetPageState+0xc0>
 8028ddc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028de0:	fbb1 f1f3 	udiv	r1, r1, r3
 8028de4:	4b80      	ldr	r3, [pc, #512]	@ (8028fe8 <SetPageState+0x2c8>)
 8028de6:	881b      	ldrh	r3, [r3, #0]
 8028de8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028dec:	4283      	cmp	r3, r0
 8028dee:	d00b      	beq.n	8028e08 <SetPageState+0xe8>
 8028df0:	4b7d      	ldr	r3, [pc, #500]	@ (8028fe8 <SetPageState+0x2c8>)
 8028df2:	881b      	ldrh	r3, [r3, #0]
 8028df4:	2b00      	cmp	r3, #0
 8028df6:	d004      	beq.n	8028e02 <SetPageState+0xe2>
 8028df8:	4b7b      	ldr	r3, [pc, #492]	@ (8028fe8 <SetPageState+0x2c8>)
 8028dfa:	881b      	ldrh	r3, [r3, #0]
 8028dfc:	029b      	lsls	r3, r3, #10
 8028dfe:	085b      	lsrs	r3, r3, #1
 8028e00:	e004      	b.n	8028e0c <SetPageState+0xec>
 8028e02:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e06:	e001      	b.n	8028e0c <SetPageState+0xec>
 8028e08:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e0c:	fb01 f303 	mul.w	r3, r1, r3
 8028e10:	4413      	add	r3, r2
 8028e12:	3310      	adds	r3, #16
 8028e14:	623b      	str	r3, [r7, #32]
  header3 = PAGE_ADDRESS(Page) + (EE_ELEMENT_SIZE*2U);
 8028e16:	687b      	ldr	r3, [r7, #4]
 8028e18:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028e1c:	035a      	lsls	r2, r3, #13
 8028e1e:	4b71      	ldr	r3, [pc, #452]	@ (8028fe4 <SetPageState+0x2c4>)
 8028e20:	681b      	ldr	r3, [r3, #0]
 8028e22:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028e26:	4b70      	ldr	r3, [pc, #448]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e28:	881b      	ldrh	r3, [r3, #0]
 8028e2a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028e2e:	4283      	cmp	r3, r0
 8028e30:	d00b      	beq.n	8028e4a <SetPageState+0x12a>
 8028e32:	4b6d      	ldr	r3, [pc, #436]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e34:	881b      	ldrh	r3, [r3, #0]
 8028e36:	2b00      	cmp	r3, #0
 8028e38:	d004      	beq.n	8028e44 <SetPageState+0x124>
 8028e3a:	4b6b      	ldr	r3, [pc, #428]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e3c:	881b      	ldrh	r3, [r3, #0]
 8028e3e:	029b      	lsls	r3, r3, #10
 8028e40:	085b      	lsrs	r3, r3, #1
 8028e42:	e004      	b.n	8028e4e <SetPageState+0x12e>
 8028e44:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e48:	e001      	b.n	8028e4e <SetPageState+0x12e>
 8028e4a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e4e:	fbb1 f1f3 	udiv	r1, r1, r3
 8028e52:	4b65      	ldr	r3, [pc, #404]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e54:	881b      	ldrh	r3, [r3, #0]
 8028e56:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028e5a:	4283      	cmp	r3, r0
 8028e5c:	d00b      	beq.n	8028e76 <SetPageState+0x156>
 8028e5e:	4b62      	ldr	r3, [pc, #392]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e60:	881b      	ldrh	r3, [r3, #0]
 8028e62:	2b00      	cmp	r3, #0
 8028e64:	d004      	beq.n	8028e70 <SetPageState+0x150>
 8028e66:	4b60      	ldr	r3, [pc, #384]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e68:	881b      	ldrh	r3, [r3, #0]
 8028e6a:	029b      	lsls	r3, r3, #10
 8028e6c:	085b      	lsrs	r3, r3, #1
 8028e6e:	e004      	b.n	8028e7a <SetPageState+0x15a>
 8028e70:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e74:	e001      	b.n	8028e7a <SetPageState+0x15a>
 8028e76:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028e7a:	fb01 f303 	mul.w	r3, r1, r3
 8028e7e:	4413      	add	r3, r2
 8028e80:	3320      	adds	r3, #32
 8028e82:	61fb      	str	r3, [r7, #28]
  header4 = PAGE_ADDRESS(Page) + (EE_ELEMENT_SIZE*3U);
 8028e84:	687b      	ldr	r3, [r7, #4]
 8028e86:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8028e8a:	035a      	lsls	r2, r3, #13
 8028e8c:	4b55      	ldr	r3, [pc, #340]	@ (8028fe4 <SetPageState+0x2c4>)
 8028e8e:	681b      	ldr	r3, [r3, #0]
 8028e90:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 8028e94:	4b54      	ldr	r3, [pc, #336]	@ (8028fe8 <SetPageState+0x2c8>)
 8028e96:	881b      	ldrh	r3, [r3, #0]
 8028e98:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028e9c:	4283      	cmp	r3, r0
 8028e9e:	d00b      	beq.n	8028eb8 <SetPageState+0x198>
 8028ea0:	4b51      	ldr	r3, [pc, #324]	@ (8028fe8 <SetPageState+0x2c8>)
 8028ea2:	881b      	ldrh	r3, [r3, #0]
 8028ea4:	2b00      	cmp	r3, #0
 8028ea6:	d004      	beq.n	8028eb2 <SetPageState+0x192>
 8028ea8:	4b4f      	ldr	r3, [pc, #316]	@ (8028fe8 <SetPageState+0x2c8>)
 8028eaa:	881b      	ldrh	r3, [r3, #0]
 8028eac:	029b      	lsls	r3, r3, #10
 8028eae:	085b      	lsrs	r3, r3, #1
 8028eb0:	e004      	b.n	8028ebc <SetPageState+0x19c>
 8028eb2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028eb6:	e001      	b.n	8028ebc <SetPageState+0x19c>
 8028eb8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028ebc:	fbb1 f1f3 	udiv	r1, r1, r3
 8028ec0:	4b49      	ldr	r3, [pc, #292]	@ (8028fe8 <SetPageState+0x2c8>)
 8028ec2:	881b      	ldrh	r3, [r3, #0]
 8028ec4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8028ec8:	4283      	cmp	r3, r0
 8028eca:	d00b      	beq.n	8028ee4 <SetPageState+0x1c4>
 8028ecc:	4b46      	ldr	r3, [pc, #280]	@ (8028fe8 <SetPageState+0x2c8>)
 8028ece:	881b      	ldrh	r3, [r3, #0]
 8028ed0:	2b00      	cmp	r3, #0
 8028ed2:	d004      	beq.n	8028ede <SetPageState+0x1be>
 8028ed4:	4b44      	ldr	r3, [pc, #272]	@ (8028fe8 <SetPageState+0x2c8>)
 8028ed6:	881b      	ldrh	r3, [r3, #0]
 8028ed8:	029b      	lsls	r3, r3, #10
 8028eda:	085b      	lsrs	r3, r3, #1
 8028edc:	e004      	b.n	8028ee8 <SetPageState+0x1c8>
 8028ede:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028ee2:	e001      	b.n	8028ee8 <SetPageState+0x1c8>
 8028ee4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8028ee8:	fb01 f303 	mul.w	r3, r1, r3
 8028eec:	4413      	add	r3, r2
 8028eee:	3330      	adds	r3, #48	@ 0x30
 8028ef0:	61bb      	str	r3, [r7, #24]
  default:
    break;
  }
#elif defined (FLASH_LINES_128B)
  EE_Status ee_status;
  uint64_t pagestat = 0;
 8028ef2:	f04f 0200 	mov.w	r2, #0
 8028ef6:	f04f 0300 	mov.w	r3, #0
 8028efa:	e9c7 2302 	strd	r2, r3, [r7, #8]
  switch(State)
 8028efe:	78fb      	ldrb	r3, [r7, #3]
 8028f00:	3b01      	subs	r3, #1
 8028f02:	2b03      	cmp	r3, #3
 8028f04:	d864      	bhi.n	8028fd0 <SetPageState+0x2b0>
 8028f06:	a201      	add	r2, pc, #4	@ (adr r2, 8028f0c <SetPageState+0x1ec>)
 8028f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8028f0c:	08028f1d 	.word	0x08028f1d
 8028f10:	08028f4f 	.word	0x08028f4f
 8028f14:	08028f81 	.word	0x08028f81
 8028f18:	08028fa9 	.word	0x08028fa9
  {
  case STATE_PAGE_RECEIVE:
    {
      /* Set new Page status to STATE_PAGE_RECEIVE status */
      pagestat = EE_PAGESTAT_RECEIVE;
 8028f1c:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8028f20:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 8028f24:	e9c7 2302 	strd	r2, r3, [r7, #8]
      ee_status = FI_WriteDoubleWord(header1, &pagestat, EE_SET_PAGE);
 8028f28:	f107 0308 	add.w	r3, r7, #8
 8028f2c:	2202      	movs	r2, #2
 8028f2e:	4619      	mov	r1, r3
 8028f30:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8028f32:	f000 f947 	bl	80291c4 <FI_WriteDoubleWord>
 8028f36:	4603      	mov	r3, r0
 8028f38:	82fb      	strh	r3, [r7, #22]
      if (ee_status != EE_OK) return ee_status;
 8028f3a:	8afb      	ldrh	r3, [r7, #22]
 8028f3c:	2b00      	cmp	r3, #0
 8028f3e:	d001      	beq.n	8028f44 <SetPageState+0x224>
 8028f40:	8afb      	ldrh	r3, [r7, #22]
 8028f42:	e04b      	b.n	8028fdc <SetPageState+0x2bc>
      ubCurrentActivePage = Page;
 8028f44:	687b      	ldr	r3, [r7, #4]
 8028f46:	b2da      	uxtb	r2, r3
 8028f48:	4b28      	ldr	r3, [pc, #160]	@ (8028fec <SetPageState+0x2cc>)
 8028f4a:	701a      	strb	r2, [r3, #0]
    }
    break;
 8028f4c:	e045      	b.n	8028fda <SetPageState+0x2ba>
  case STATE_PAGE_ACTIVE:
    {
      /* Set new Page status to STATE_PAGE_ACTIVE status */
      pagestat = EE_PAGESTAT_ACTIVE;
 8028f4e:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8028f52:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 8028f56:	e9c7 2302 	strd	r2, r3, [r7, #8]
      ee_status = FI_WriteDoubleWord(header2, &pagestat, EE_SET_PAGE);
 8028f5a:	f107 0308 	add.w	r3, r7, #8
 8028f5e:	2202      	movs	r2, #2
 8028f60:	4619      	mov	r1, r3
 8028f62:	6a38      	ldr	r0, [r7, #32]
 8028f64:	f000 f92e 	bl	80291c4 <FI_WriteDoubleWord>
 8028f68:	4603      	mov	r3, r0
 8028f6a:	82fb      	strh	r3, [r7, #22]
      if (ee_status != EE_OK) return ee_status;
 8028f6c:	8afb      	ldrh	r3, [r7, #22]
 8028f6e:	2b00      	cmp	r3, #0
 8028f70:	d001      	beq.n	8028f76 <SetPageState+0x256>
 8028f72:	8afb      	ldrh	r3, [r7, #22]
 8028f74:	e032      	b.n	8028fdc <SetPageState+0x2bc>
      ubCurrentActivePage = Page;
 8028f76:	687b      	ldr	r3, [r7, #4]
 8028f78:	b2da      	uxtb	r2, r3
 8028f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8028fec <SetPageState+0x2cc>)
 8028f7c:	701a      	strb	r2, [r3, #0]
    }
    break;
 8028f7e:	e02c      	b.n	8028fda <SetPageState+0x2ba>
  case STATE_PAGE_VALID:
    {
      /* Set new Page status to STATE_PAGE_VALID status */
      pagestat = EE_PAGESTAT_VALID;
 8028f80:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8028f84:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 8028f88:	e9c7 2302 	strd	r2, r3, [r7, #8]
      ee_status = FI_WriteDoubleWord(header3, &pagestat, EE_SET_PAGE);
 8028f8c:	f107 0308 	add.w	r3, r7, #8
 8028f90:	2202      	movs	r2, #2
 8028f92:	4619      	mov	r1, r3
 8028f94:	69f8      	ldr	r0, [r7, #28]
 8028f96:	f000 f915 	bl	80291c4 <FI_WriteDoubleWord>
 8028f9a:	4603      	mov	r3, r0
 8028f9c:	82fb      	strh	r3, [r7, #22]
      if (ee_status != EE_OK) return ee_status;
 8028f9e:	8afb      	ldrh	r3, [r7, #22]
 8028fa0:	2b00      	cmp	r3, #0
 8028fa2:	d017      	beq.n	8028fd4 <SetPageState+0x2b4>
 8028fa4:	8afb      	ldrh	r3, [r7, #22]
 8028fa6:	e019      	b.n	8028fdc <SetPageState+0x2bc>
    }
    break;
  case STATE_PAGE_ERASING:
    {
      /* Set new Page status to STATE_PAGE_ERASING status */
      pagestat = EE_PAGESTAT_ERASING;
 8028fa8:	f04f 32aa 	mov.w	r2, #2863311530	@ 0xaaaaaaaa
 8028fac:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 8028fb0:	e9c7 2302 	strd	r2, r3, [r7, #8]
      ee_status = FI_WriteDoubleWord(header4, &pagestat, EE_SET_PAGE);
 8028fb4:	f107 0308 	add.w	r3, r7, #8
 8028fb8:	2202      	movs	r2, #2
 8028fba:	4619      	mov	r1, r3
 8028fbc:	69b8      	ldr	r0, [r7, #24]
 8028fbe:	f000 f901 	bl	80291c4 <FI_WriteDoubleWord>
 8028fc2:	4603      	mov	r3, r0
 8028fc4:	82fb      	strh	r3, [r7, #22]
      if (ee_status != EE_OK) return ee_status;
 8028fc6:	8afb      	ldrh	r3, [r7, #22]
 8028fc8:	2b00      	cmp	r3, #0
 8028fca:	d005      	beq.n	8028fd8 <SetPageState+0x2b8>
 8028fcc:	8afb      	ldrh	r3, [r7, #22]
 8028fce:	e005      	b.n	8028fdc <SetPageState+0x2bc>
    }
    break;
  default:
    break;
 8028fd0:	bf00      	nop
 8028fd2:	e002      	b.n	8028fda <SetPageState+0x2ba>
    break;
 8028fd4:	bf00      	nop
 8028fd6:	e000      	b.n	8028fda <SetPageState+0x2ba>
    break;
 8028fd8:	bf00      	nop
    break;
  }
#endif

  /* Return last operation flash status */
  return EE_OK;
 8028fda:	2300      	movs	r3, #0
}
 8028fdc:	4618      	mov	r0, r3
 8028fde:	3728      	adds	r7, #40	@ 0x28
 8028fe0:	46bd      	mov	sp, r7
 8028fe2:	bd80      	pop	{r7, pc}
 8028fe4:	20001a7c 	.word	0x20001a7c
 8028fe8:	0bfa07a0 	.word	0x0bfa07a0
 8028fec:	200095ca 	.word	0x200095ca

08028ff0 <GetPageState>:
  /* Return erased status, if 4 first elements are EE_PAGESTAT_ERASED value */
  return STATE_PAGE_ERASED;
}
#else
static EE_State_type GetPageState(uint32_t Address)
{
 8028ff0:	b480      	push	{r7}
 8028ff2:	b093      	sub	sp, #76	@ 0x4c
 8028ff4:	af00      	add	r7, sp, #0
 8028ff6:	6078      	str	r0, [r7, #4]
  EE_ELEMENT_TYPE status1 = 0U, status2 = 0U, status3 = 0U, status4 = 0U;
 8028ff8:	f04f 0200 	mov.w	r2, #0
 8028ffc:	f04f 0300 	mov.w	r3, #0
 8029000:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8029004:	f04f 0200 	mov.w	r2, #0
 8029008:	f04f 0300 	mov.w	r3, #0
 802900c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8029010:	f04f 0200 	mov.w	r2, #0
 8029014:	f04f 0300 	mov.w	r3, #0
 8029018:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 802901c:	f04f 0200 	mov.w	r2, #0
 8029020:	f04f 0300 	mov.w	r3, #0
 8029024:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  EE_ELEMENT_TYPE status1bis = 0U, status2bis = 0U, status3bis = 0U, status4bis = 0U;
 8029028:	f04f 0200 	mov.w	r2, #0
 802902c:	f04f 0300 	mov.w	r3, #0
 8029030:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8029034:	f04f 0200 	mov.w	r2, #0
 8029038:	f04f 0300 	mov.w	r3, #0
 802903c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8029040:	f04f 0200 	mov.w	r2, #0
 8029044:	f04f 0300 	mov.w	r3, #0
 8029048:	e9c7 2304 	strd	r2, r3, [r7, #16]
 802904c:	f04f 0200 	mov.w	r2, #0
 8029050:	f04f 0300 	mov.w	r3, #0
 8029054:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Get page state information from page header (3 first elements) */
  status1 = (*(__IO EE_ELEMENT_TYPE*)Address);
 8029058:	687b      	ldr	r3, [r7, #4]
 802905a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802905e:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  status2 = (*(__IO EE_ELEMENT_TYPE*)(Address + EE_ELEMENT_SIZE));
 8029062:	687b      	ldr	r3, [r7, #4]
 8029064:	3310      	adds	r3, #16
 8029066:	e9d3 2300 	ldrd	r2, r3, [r3]
 802906a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
  status3 = (*(__IO EE_ELEMENT_TYPE*)(Address + (EE_ELEMENT_SIZE*2U)));
 802906e:	687b      	ldr	r3, [r7, #4]
 8029070:	3320      	adds	r3, #32
 8029072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029076:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
  status4 = (*(__IO EE_ELEMENT_TYPE*)(Address + (EE_ELEMENT_SIZE*3U)));
 802907a:	687b      	ldr	r3, [r7, #4]
 802907c:	3330      	adds	r3, #48	@ 0x30
 802907e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029082:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
  status1bis = (*(__IO EE_ELEMENT_TYPE*)(Address + 8));
 8029086:	687b      	ldr	r3, [r7, #4]
 8029088:	3308      	adds	r3, #8
 802908a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802908e:	e9c7 2308 	strd	r2, r3, [r7, #32]
  status2bis = (*(__IO EE_ELEMENT_TYPE*)(Address + EE_ELEMENT_SIZE + 8));
 8029092:	687b      	ldr	r3, [r7, #4]
 8029094:	3318      	adds	r3, #24
 8029096:	e9d3 2300 	ldrd	r2, r3, [r3]
 802909a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  status3bis = (*(__IO EE_ELEMENT_TYPE*)(Address + (EE_ELEMENT_SIZE*2U) + 8));
 802909e:	687b      	ldr	r3, [r7, #4]
 80290a0:	3328      	adds	r3, #40	@ 0x28
 80290a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80290a6:	e9c7 2304 	strd	r2, r3, [r7, #16]
  status4bis = (*(__IO EE_ELEMENT_TYPE*)(Address + (EE_ELEMENT_SIZE*3U) + 8));
 80290aa:	687b      	ldr	r3, [r7, #4]
 80290ac:	3338      	adds	r3, #56	@ 0x38
 80290ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80290b2:	e9c7 2302 	strd	r2, r3, [r7, #8]

  /* Return erasing status, if element4 is not EE_PAGESTAT_ERASED value */
  if ((status4 != EE_PAGESTAT_ERASED) && (status4bis != EE_PAGESTAT_ERASED))
 80290b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80290ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80290be:	bf08      	it	eq
 80290c0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80290c4:	d009      	beq.n	80290da <GetPageState+0xea>
 80290c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80290ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80290ce:	bf08      	it	eq
 80290d0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80290d4:	d001      	beq.n	80290da <GetPageState+0xea>
  {
    return STATE_PAGE_ERASING;
 80290d6:	2304      	movs	r3, #4
 80290d8:	e036      	b.n	8029148 <GetPageState+0x158>
  }

  /* Return valid status, if element3 is not EE_PAGESTAT_ERASED value */
  if ((status3 != EE_PAGESTAT_ERASED) && (status3bis != EE_PAGESTAT_ERASED))
 80290da:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80290de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80290e2:	bf08      	it	eq
 80290e4:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80290e8:	d009      	beq.n	80290fe <GetPageState+0x10e>
 80290ea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80290ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80290f2:	bf08      	it	eq
 80290f4:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80290f8:	d001      	beq.n	80290fe <GetPageState+0x10e>
  {
    return STATE_PAGE_VALID;
 80290fa:	2303      	movs	r3, #3
 80290fc:	e024      	b.n	8029148 <GetPageState+0x158>
  }

  /* Return active status, if element2 is not EE_PAGESTAT_ERASED value */
  if ((status2 != EE_PAGESTAT_ERASED) && (status2bis != EE_PAGESTAT_ERASED))
 80290fe:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8029102:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8029106:	bf08      	it	eq
 8029108:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 802910c:	d009      	beq.n	8029122 <GetPageState+0x132>
 802910e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8029112:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8029116:	bf08      	it	eq
 8029118:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 802911c:	d001      	beq.n	8029122 <GetPageState+0x132>
  {
    return STATE_PAGE_ACTIVE;
 802911e:	2302      	movs	r3, #2
 8029120:	e012      	b.n	8029148 <GetPageState+0x158>
  }

  /* Return receive status, if element1 is not EE_PAGESTAT_ERASED value */
  if ((status1 != EE_PAGESTAT_ERASED) && (status1bis != EE_PAGESTAT_ERASED))
 8029122:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8029126:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802912a:	bf08      	it	eq
 802912c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8029130:	d009      	beq.n	8029146 <GetPageState+0x156>
 8029132:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8029136:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 802913a:	bf08      	it	eq
 802913c:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 8029140:	d001      	beq.n	8029146 <GetPageState+0x156>
  {
    return STATE_PAGE_RECEIVE;
 8029142:	2301      	movs	r3, #1
 8029144:	e000      	b.n	8029148 <GetPageState+0x158>
  }

  /* Return erased status, if 4 first elements are EE_PAGESTAT_ERASED value */
  return STATE_PAGE_ERASED;
 8029146:	2300      	movs	r3, #0
}	
 8029148:	4618      	mov	r0, r3
 802914a:	374c      	adds	r7, #76	@ 0x4c
 802914c:	46bd      	mov	sp, r7
 802914e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8029152:	4770      	bx	lr

08029154 <CalculateCrc>:
#ifndef FLASH_LINES_128B
uint16_t CalculateCrc(EE_DATA_TYPE Data, uint16_t VirtAddress)
#else
uint16_t CalculateCrc(EE_DATA_TYPE Data1, EE_DATA_TYPE Data2)
#endif
{
 8029154:	b580      	push	{r7, lr}
 8029156:	b084      	sub	sp, #16
 8029158:	af00      	add	r7, sp, #0
 802915a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 802915e:	e9c7 2300 	strd	r2, r3, [r7]
  /* Reset CRC calculation unit */
  LL_CRC_ResetCRCCalculationUnit(CRC);
 8029162:	4817      	ldr	r0, [pc, #92]	@ (80291c0 <CalculateCrc+0x6c>)
 8029164:	f7fd f91c 	bl	80263a0 <LL_CRC_ResetCRCCalculationUnit>
  /* Feed Data and Virtual Address */
#ifndef FLASH_LINES_128B
  LL_CRC_FeedData32(CRC, Data);
  LL_CRC_FeedData16(CRC, VirtAddress);
#else
  LL_CRC_FeedData32(CRC, ((uint32_t)Data1));
 8029168:	68bb      	ldr	r3, [r7, #8]
 802916a:	4619      	mov	r1, r3
 802916c:	4814      	ldr	r0, [pc, #80]	@ (80291c0 <CalculateCrc+0x6c>)
 802916e:	f7fd f927 	bl	80263c0 <LL_CRC_FeedData32>
  LL_CRC_FeedData32(CRC, ((uint32_t)(Data1>>32)));
 8029172:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029176:	f04f 0200 	mov.w	r2, #0
 802917a:	f04f 0300 	mov.w	r3, #0
 802917e:	000a      	movs	r2, r1
 8029180:	2300      	movs	r3, #0
 8029182:	4613      	mov	r3, r2
 8029184:	4619      	mov	r1, r3
 8029186:	480e      	ldr	r0, [pc, #56]	@ (80291c0 <CalculateCrc+0x6c>)
 8029188:	f7fd f91a 	bl	80263c0 <LL_CRC_FeedData32>
  LL_CRC_FeedData32(CRC, ((uint32_t)((Data2 & 0xFFFFFFFF00000000)>>32)));
 802918c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029190:	f04f 0200 	mov.w	r2, #0
 8029194:	f04f 0300 	mov.w	r3, #0
 8029198:	000a      	movs	r2, r1
 802919a:	2300      	movs	r3, #0
 802919c:	4613      	mov	r3, r2
 802919e:	4619      	mov	r1, r3
 80291a0:	4807      	ldr	r0, [pc, #28]	@ (80291c0 <CalculateCrc+0x6c>)
 80291a2:	f7fd f90d 	bl	80263c0 <LL_CRC_FeedData32>
  LL_CRC_FeedData16(CRC, ((uint16_t)Data2));
 80291a6:	883b      	ldrh	r3, [r7, #0]
 80291a8:	4619      	mov	r1, r3
 80291aa:	4805      	ldr	r0, [pc, #20]	@ (80291c0 <CalculateCrc+0x6c>)
 80291ac:	f7fd f916 	bl	80263dc <LL_CRC_FeedData16>
   
#endif

  /* Return computed CRC value */
  return(LL_CRC_ReadData16(CRC));
 80291b0:	4803      	ldr	r0, [pc, #12]	@ (80291c0 <CalculateCrc+0x6c>)
 80291b2:	f7fd f924 	bl	80263fe <LL_CRC_ReadData16>
 80291b6:	4603      	mov	r3, r0
}
 80291b8:	4618      	mov	r0, r3
 80291ba:	3710      	adds	r7, #16
 80291bc:	46bd      	mov	sp, r7
 80291be:	bd80      	pop	{r7, pc}
 80291c0:	40023000 	.word	0x40023000

080291c4 <FI_WriteDoubleWord>:
  *           - EE_OK: on success
  *           - EE_WRITE_ERROR: if an error occurs
  *           - EE_FLASH_USED: flash currently used by CPU2
  */
EE_Status FI_WriteDoubleWord(uint32_t Address, uint64_t* Data, EE_Write_type Write_type)
{
 80291c4:	b580      	push	{r7, lr}
 80291c6:	b086      	sub	sp, #24
 80291c8:	af00      	add	r7, sp, #0
 80291ca:	60f8      	str	r0, [r7, #12]
 80291cc:	60b9      	str	r1, [r7, #8]
 80291ce:	4613      	mov	r3, r2
 80291d0:	71fb      	strb	r3, [r7, #7]
  EE_Status status = EE_OK;
 80291d2:	2300      	movs	r3, #0
 80291d4:	82fb      	strh	r3, [r7, #22]
    
  if(Write_type == EE_SET_PAGE)
 80291d6:	79fb      	ldrb	r3, [r7, #7]
 80291d8:	2b02      	cmp	r3, #2
 80291da:	d10c      	bne.n	80291f6 <FI_WriteDoubleWord+0x32>
  {    
    FlashWord[0] = Data[0];
 80291dc:	68bb      	ldr	r3, [r7, #8]
 80291de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80291e2:	4913      	ldr	r1, [pc, #76]	@ (8029230 <FI_WriteDoubleWord+0x6c>)
 80291e4:	e9c1 2300 	strd	r2, r3, [r1]
    FlashWord[1] = Data[0];
 80291e8:	68bb      	ldr	r3, [r7, #8]
 80291ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80291ee:	4910      	ldr	r1, [pc, #64]	@ (8029230 <FI_WriteDoubleWord+0x6c>)
 80291f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80291f4:	e00b      	b.n	802920e <FI_WriteDoubleWord+0x4a>
  }
  else
  {
    FlashWord[0] = Data[0];
 80291f6:	68bb      	ldr	r3, [r7, #8]
 80291f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80291fc:	490c      	ldr	r1, [pc, #48]	@ (8029230 <FI_WriteDoubleWord+0x6c>)
 80291fe:	e9c1 2300 	strd	r2, r3, [r1]
    FlashWord[1] = Data[1];  
 8029202:	68bb      	ldr	r3, [r7, #8]
 8029204:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8029208:	4909      	ldr	r1, [pc, #36]	@ (8029230 <FI_WriteDoubleWord+0x6c>)
 802920a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  }
  
  if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, Address, ((uint32_t)FlashWord)) != HAL_OK)
 802920e:	4b08      	ldr	r3, [pc, #32]	@ (8029230 <FI_WriteDoubleWord+0x6c>)
 8029210:	461a      	mov	r2, r3
 8029212:	68f9      	ldr	r1, [r7, #12]
 8029214:	2001      	movs	r0, #1
 8029216:	f7ec fa77 	bl	8015708 <HAL_FLASH_Program>
 802921a:	4603      	mov	r3, r0
 802921c:	2b00      	cmp	r3, #0
 802921e:	d001      	beq.n	8029224 <FI_WriteDoubleWord+0x60>
  {
      status = EE_WRITE_ERROR;
 8029220:	2302      	movs	r3, #2
 8029222:	82fb      	strh	r3, [r7, #22]
  }
  
  return status;
 8029224:	8afb      	ldrh	r3, [r7, #22]
}
 8029226:	4618      	mov	r0, r3
 8029228:	3718      	adds	r7, #24
 802922a:	46bd      	mov	sp, r7
 802922c:	bd80      	pop	{r7, pc}
 802922e:	bf00      	nop
 8029230:	200095d8 	.word	0x200095d8

08029234 <FI_PageErase>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
EE_Status FI_PageErase(uint32_t Page, uint16_t NbPages)
{
 8029234:	b580      	push	{r7, lr}
 8029236:	b08a      	sub	sp, #40	@ 0x28
 8029238:	af00      	add	r7, sp, #0
 802923a:	6078      	str	r0, [r7, #4]
 802923c:	460b      	mov	r3, r1
 802923e:	807b      	strh	r3, [r7, #2]
  EE_Status status = EE_OK;
 8029240:	2300      	movs	r3, #0
 8029242:	84fb      	strh	r3, [r7, #38]	@ 0x26
  FLASH_EraseInitTypeDef s_eraseinit;
  uint32_t bank = FLASH_BANK_1, page_error = 0U;
 8029244:	2301      	movs	r3, #1
 8029246:	623b      	str	r3, [r7, #32]
 8029248:	2300      	movs	r3, #0
 802924a:	60fb      	str	r3, [r7, #12]

#ifdef FLASH_BANK_2
  bank = GetBankNumber(PAGE_ADDRESS(Page));
 802924c:	687b      	ldr	r3, [r7, #4]
 802924e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8029252:	035a      	lsls	r2, r3, #13
 8029254:	4b27      	ldr	r3, [pc, #156]	@ (80292f4 <FI_PageErase+0xc0>)
 8029256:	681b      	ldr	r3, [r3, #0]
 8029258:	f103 4178 	add.w	r1, r3, #4160749568	@ 0xf8000000
 802925c:	4b26      	ldr	r3, [pc, #152]	@ (80292f8 <FI_PageErase+0xc4>)
 802925e:	881b      	ldrh	r3, [r3, #0]
 8029260:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8029264:	4283      	cmp	r3, r0
 8029266:	d00b      	beq.n	8029280 <FI_PageErase+0x4c>
 8029268:	4b23      	ldr	r3, [pc, #140]	@ (80292f8 <FI_PageErase+0xc4>)
 802926a:	881b      	ldrh	r3, [r3, #0]
 802926c:	2b00      	cmp	r3, #0
 802926e:	d004      	beq.n	802927a <FI_PageErase+0x46>
 8029270:	4b21      	ldr	r3, [pc, #132]	@ (80292f8 <FI_PageErase+0xc4>)
 8029272:	881b      	ldrh	r3, [r3, #0]
 8029274:	029b      	lsls	r3, r3, #10
 8029276:	085b      	lsrs	r3, r3, #1
 8029278:	e004      	b.n	8029284 <FI_PageErase+0x50>
 802927a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 802927e:	e001      	b.n	8029284 <FI_PageErase+0x50>
 8029280:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8029284:	fbb1 f1f3 	udiv	r1, r1, r3
 8029288:	4b1b      	ldr	r3, [pc, #108]	@ (80292f8 <FI_PageErase+0xc4>)
 802928a:	881b      	ldrh	r3, [r3, #0]
 802928c:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8029290:	4283      	cmp	r3, r0
 8029292:	d00b      	beq.n	80292ac <FI_PageErase+0x78>
 8029294:	4b18      	ldr	r3, [pc, #96]	@ (80292f8 <FI_PageErase+0xc4>)
 8029296:	881b      	ldrh	r3, [r3, #0]
 8029298:	2b00      	cmp	r3, #0
 802929a:	d004      	beq.n	80292a6 <FI_PageErase+0x72>
 802929c:	4b16      	ldr	r3, [pc, #88]	@ (80292f8 <FI_PageErase+0xc4>)
 802929e:	881b      	ldrh	r3, [r3, #0]
 80292a0:	029b      	lsls	r3, r3, #10
 80292a2:	085b      	lsrs	r3, r3, #1
 80292a4:	e004      	b.n	80292b0 <FI_PageErase+0x7c>
 80292a6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80292aa:	e001      	b.n	80292b0 <FI_PageErase+0x7c>
 80292ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80292b0:	fb01 f303 	mul.w	r3, r1, r3
 80292b4:	4413      	add	r3, r2
 80292b6:	4618      	mov	r0, r3
 80292b8:	f000 f826 	bl	8029308 <GetBankNumber>
 80292bc:	6238      	str	r0, [r7, #32]
#endif
  
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES; /* if TrustZone secure activated -> FLASH_TYPEERASE_PAGES_NS; */
 80292be:	2302      	movs	r3, #2
 80292c0:	613b      	str	r3, [r7, #16]
  s_eraseinit.NbPages     = NbPages;
 80292c2:	887b      	ldrh	r3, [r7, #2]
 80292c4:	61fb      	str	r3, [r7, #28]
  s_eraseinit.Page        = Page;
 80292c6:	687b      	ldr	r3, [r7, #4]
 80292c8:	61bb      	str	r3, [r7, #24]
  s_eraseinit.Banks       = bank;
 80292ca:	6a3b      	ldr	r3, [r7, #32]
 80292cc:	617b      	str	r3, [r7, #20]

  /* Erase the Page: Set Page status to ERASED status */
  if (HAL_FLASHEx_Erase(&s_eraseinit, &page_error) != HAL_OK)
 80292ce:	f107 020c 	add.w	r2, r7, #12
 80292d2:	f107 0310 	add.w	r3, r7, #16
 80292d6:	4611      	mov	r1, r2
 80292d8:	4618      	mov	r0, r3
 80292da:	f7ec fb8d 	bl	80159f8 <HAL_FLASHEx_Erase>
 80292de:	4603      	mov	r3, r0
 80292e0:	2b00      	cmp	r3, #0
 80292e2:	d001      	beq.n	80292e8 <FI_PageErase+0xb4>
  {
    status = EE_ERASE_ERROR;
 80292e4:	2301      	movs	r3, #1
 80292e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }
  return status;
 80292e8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80292ea:	4618      	mov	r0, r3
 80292ec:	3728      	adds	r7, #40	@ 0x28
 80292ee:	46bd      	mov	sp, r7
 80292f0:	bd80      	pop	{r7, pc}
 80292f2:	bf00      	nop
 80292f4:	20001a7c 	.word	0x20001a7c
 80292f8:	0bfa07a0 	.word	0x0bfa07a0

080292fc <FI_CacheFlush>:

/**
  * @brief  Flush the caches if needed to keep coherency when the flash content is modified
  */
void FI_CacheFlush()
{
 80292fc:	b580      	push	{r7, lr}
 80292fe:	af00      	add	r7, sp, #0
	//Invalidate the Instruction Cache.
	HAL_ICACHE_Invalidate();
 8029300:	f7f0 fcd8 	bl	8019cb4 <HAL_ICACHE_Invalidate>
}
 8029304:	bf00      	nop
 8029306:	bd80      	pop	{r7, pc}

08029308 <GetBankNumber>:
  * @brief  Gets the bank of a given address
  * @param  Address Address of the FLASH Memory
  * @retval Bank_Number The bank of a given address
  */
static uint32_t GetBankNumber(uint32_t Address)
{
 8029308:	b480      	push	{r7}
 802930a:	b085      	sub	sp, #20
 802930c:	af00      	add	r7, sp, #0
 802930e:	6078      	str	r0, [r7, #4]
  uint32_t bank = 0U;
 8029310:	2300      	movs	r3, #0
 8029312:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_SWAP_BANK) == 0U)
 8029314:	4b24      	ldr	r3, [pc, #144]	@ (80293a8 <GetBankNumber+0xa0>)
 8029316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8029318:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 802931c:	2b00      	cmp	r3, #0
 802931e:	d11e      	bne.n	802935e <GetBankNumber+0x56>
  {
    /* No Bank swap */
    if (Address < (FLASH_BASE + FLASH_BANK_SIZE))
 8029320:	4b22      	ldr	r3, [pc, #136]	@ (80293ac <GetBankNumber+0xa4>)
 8029322:	881b      	ldrh	r3, [r3, #0]
 8029324:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8029328:	4293      	cmp	r3, r2
 802932a:	d00d      	beq.n	8029348 <GetBankNumber+0x40>
 802932c:	4b1f      	ldr	r3, [pc, #124]	@ (80293ac <GetBankNumber+0xa4>)
 802932e:	881b      	ldrh	r3, [r3, #0]
 8029330:	2b00      	cmp	r3, #0
 8029332:	d006      	beq.n	8029342 <GetBankNumber+0x3a>
 8029334:	4b1d      	ldr	r3, [pc, #116]	@ (80293ac <GetBankNumber+0xa4>)
 8029336:	881b      	ldrh	r3, [r3, #0]
 8029338:	029b      	lsls	r3, r3, #10
 802933a:	085b      	lsrs	r3, r3, #1
 802933c:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8029340:	e004      	b.n	802934c <GetBankNumber+0x44>
 8029342:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 8029346:	e001      	b.n	802934c <GetBankNumber+0x44>
 8029348:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 802934c:	687a      	ldr	r2, [r7, #4]
 802934e:	4293      	cmp	r3, r2
 8029350:	d902      	bls.n	8029358 <GetBankNumber+0x50>
    {
      bank = FLASH_BANK_1;
 8029352:	2301      	movs	r3, #1
 8029354:	60fb      	str	r3, [r7, #12]
 8029356:	e020      	b.n	802939a <GetBankNumber+0x92>
    }
    else
    {
      bank = FLASH_BANK_2;
 8029358:	2302      	movs	r3, #2
 802935a:	60fb      	str	r3, [r7, #12]
 802935c:	e01d      	b.n	802939a <GetBankNumber+0x92>
    }
  }
  else
  {
    /* Bank swap */
    if (Address < (FLASH_BASE + FLASH_BANK_SIZE))
 802935e:	4b13      	ldr	r3, [pc, #76]	@ (80293ac <GetBankNumber+0xa4>)
 8029360:	881b      	ldrh	r3, [r3, #0]
 8029362:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8029366:	4293      	cmp	r3, r2
 8029368:	d00d      	beq.n	8029386 <GetBankNumber+0x7e>
 802936a:	4b10      	ldr	r3, [pc, #64]	@ (80293ac <GetBankNumber+0xa4>)
 802936c:	881b      	ldrh	r3, [r3, #0]
 802936e:	2b00      	cmp	r3, #0
 8029370:	d006      	beq.n	8029380 <GetBankNumber+0x78>
 8029372:	4b0e      	ldr	r3, [pc, #56]	@ (80293ac <GetBankNumber+0xa4>)
 8029374:	881b      	ldrh	r3, [r3, #0]
 8029376:	029b      	lsls	r3, r3, #10
 8029378:	085b      	lsrs	r3, r3, #1
 802937a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 802937e:	e004      	b.n	802938a <GetBankNumber+0x82>
 8029380:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 8029384:	e001      	b.n	802938a <GetBankNumber+0x82>
 8029386:	f04f 6301 	mov.w	r3, #135266304	@ 0x8100000
 802938a:	687a      	ldr	r2, [r7, #4]
 802938c:	4293      	cmp	r3, r2
 802938e:	d902      	bls.n	8029396 <GetBankNumber+0x8e>
    {
      bank = FLASH_BANK_2;
 8029390:	2302      	movs	r3, #2
 8029392:	60fb      	str	r3, [r7, #12]
 8029394:	e001      	b.n	802939a <GetBankNumber+0x92>
    }
    else
    {
      bank = FLASH_BANK_1;
 8029396:	2301      	movs	r3, #1
 8029398:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return bank;
 802939a:	68fb      	ldr	r3, [r7, #12]
}
 802939c:	4618      	mov	r0, r3
 802939e:	3714      	adds	r7, #20
 80293a0:	46bd      	mov	sp, r7
 80293a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80293a6:	4770      	bx	lr
 80293a8:	40022000 	.word	0x40022000
 80293ac:	0bfa07a0 	.word	0x0bfa07a0

080293b0 <FI_DeleteCorruptedFlashAddress>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
EE_Status FI_DeleteCorruptedFlashAddress(uint32_t Address)
{
 80293b0:	b480      	push	{r7}
 80293b2:	b085      	sub	sp, #20
 80293b4:	af00      	add	r7, sp, #0
 80293b6:	6078      	str	r0, [r7, #4]
  EE_Status status = EE_OK;
 80293b8:	2300      	movs	r3, #0
 80293ba:	81fb      	strh	r3, [r7, #14]

  /* Wait for previous programmation completion */
  while(__HAL_FLASH_GET_FLAG(FLASH_NSSR_BSY))
 80293bc:	bf00      	nop
 80293be:	4b38      	ldr	r3, [pc, #224]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293c0:	6a1b      	ldr	r3, [r3, #32]
 80293c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80293c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80293ca:	d0f8      	beq.n	80293be <FI_DeleteCorruptedFlashAddress+0xe>
  {
  }
  
  /* Clear previous non-secure error programming flag */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 80293cc:	4b34      	ldr	r3, [pc, #208]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80293d0:	4a33      	ldr	r2, [pc, #204]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293d2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80293d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80293d8:	4b31      	ldr	r3, [pc, #196]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293da:	f242 02fa 	movw	r2, #8442	@ 0x20fa
 80293de:	621a      	str	r2, [r3, #32]
  
  /* Set FLASH Programmation bit */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_PG);
 80293e0:	4b2f      	ldr	r3, [pc, #188]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80293e4:	4a2e      	ldr	r2, [pc, #184]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 80293e6:	f043 0301 	orr.w	r3, r3, #1
 80293ea:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Program quad word of value 0 */
 // HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, Address, ((uint32_t)QuadWord));
  *(__IO uint64_t*)(Address) = (uint64_t)0U;
 80293ec:	6879      	ldr	r1, [r7, #4]
 80293ee:	f04f 0200 	mov.w	r2, #0
 80293f2:	f04f 0300 	mov.w	r3, #0
 80293f6:	e9c1 2300 	strd	r2, r3, [r1]
  *(__IO uint64_t*)(Address+8U) = (uint64_t)0U;
 80293fa:	687b      	ldr	r3, [r7, #4]
 80293fc:	3308      	adds	r3, #8
 80293fe:	4619      	mov	r1, r3
 8029400:	f04f 0200 	mov.w	r2, #0
 8029404:	f04f 0300 	mov.w	r3, #0
 8029408:	e9c1 2300 	strd	r2, r3, [r1]

  /* Wait programmation completion */
  while(__HAL_FLASH_GET_FLAG(FLASH_NSSR_BSY))
 802940c:	bf00      	nop
 802940e:	4b24      	ldr	r3, [pc, #144]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029410:	6a1b      	ldr	r3, [r3, #32]
 8029412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8029416:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802941a:	d0f8      	beq.n	802940e <FI_DeleteCorruptedFlashAddress+0x5e>
  {
  }

  /* Check if error occured */
  if((__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR))  || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PROGERR)) ||
 802941c:	4b20      	ldr	r3, [pc, #128]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802941e:	6a1b      	ldr	r3, [r3, #32]
 8029420:	f003 0302 	and.w	r3, r3, #2
 8029424:	2b02      	cmp	r3, #2
 8029426:	d01d      	beq.n	8029464 <FI_DeleteCorruptedFlashAddress+0xb4>
 8029428:	4b1d      	ldr	r3, [pc, #116]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802942a:	6a1b      	ldr	r3, [r3, #32]
 802942c:	f003 0308 	and.w	r3, r3, #8
 8029430:	2b08      	cmp	r3, #8
 8029432:	d017      	beq.n	8029464 <FI_DeleteCorruptedFlashAddress+0xb4>
     (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)) || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))  ||
 8029434:	4b1a      	ldr	r3, [pc, #104]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029436:	6a1b      	ldr	r3, [r3, #32]
 8029438:	f003 0310 	and.w	r3, r3, #16
  if((__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR))  || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PROGERR)) ||
 802943c:	2b10      	cmp	r3, #16
 802943e:	d011      	beq.n	8029464 <FI_DeleteCorruptedFlashAddress+0xb4>
     (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)) || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))  ||
 8029440:	4b17      	ldr	r3, [pc, #92]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029442:	6a1b      	ldr	r3, [r3, #32]
 8029444:	f003 0320 	and.w	r3, r3, #32
 8029448:	2b20      	cmp	r3, #32
 802944a:	d00b      	beq.n	8029464 <FI_DeleteCorruptedFlashAddress+0xb4>
     (__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)) || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR)))
 802944c:	4b14      	ldr	r3, [pc, #80]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802944e:	6a1b      	ldr	r3, [r3, #32]
 8029450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
     (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)) || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))  ||
 8029454:	2b40      	cmp	r3, #64	@ 0x40
 8029456:	d005      	beq.n	8029464 <FI_DeleteCorruptedFlashAddress+0xb4>
     (__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)) || (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR)))
 8029458:	4b11      	ldr	r3, [pc, #68]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802945a:	6a1b      	ldr	r3, [r3, #32]
 802945c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8029460:	2b80      	cmp	r3, #128	@ 0x80
 8029462:	d101      	bne.n	8029468 <FI_DeleteCorruptedFlashAddress+0xb8>
  {
    status = EE_DELETE_ERROR;
 8029464:	230d      	movs	r3, #13
 8029466:	81fb      	strh	r3, [r7, #14]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8029468:	4b0d      	ldr	r3, [pc, #52]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802946a:	6a1b      	ldr	r3, [r3, #32]
 802946c:	f003 0301 	and.w	r3, r3, #1
 8029470:	2b01      	cmp	r3, #1
 8029472:	d102      	bne.n	802947a <FI_DeleteCorruptedFlashAddress+0xca>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8029474:	4b0a      	ldr	r3, [pc, #40]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029476:	2201      	movs	r2, #1
 8029478:	621a      	str	r2, [r3, #32]
  }

  /* Clear FLASH Programmation bit */
  CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_PG);
 802947a:	4b09      	ldr	r3, [pc, #36]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802947c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802947e:	4a08      	ldr	r2, [pc, #32]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029480:	f023 0301 	bic.w	r3, r3, #1
 8029484:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Clear FLASH ECCD bit */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ECCD);
 8029486:	4b06      	ldr	r3, [pc, #24]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 8029488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802948a:	4a05      	ldr	r2, [pc, #20]	@ (80294a0 <FI_DeleteCorruptedFlashAddress+0xf0>)
 802948c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8029490:	6313      	str	r3, [r2, #48]	@ 0x30

  return status;
 8029492:	89fb      	ldrh	r3, [r7, #14]
}
 8029494:	4618      	mov	r0, r3
 8029496:	3714      	adds	r7, #20
 8029498:	46bd      	mov	sp, r7
 802949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802949e:	4770      	bx	lr
 80294a0:	40022000 	.word	0x40022000

080294a4 <FI_CheckBankConfig>:
  * @retval EE_Status
  *           - EE_OK: on success
  *           - EE error code: if an error occurs
  */
EE_Status FI_CheckBankConfig(void)
{
 80294a4:	b480      	push	{r7}
 80294a6:	af00      	add	r7, sp, #0
  }

  return status;
#else
  /* No feature 128-bits single bank, so always 64-bits dual bank */
  return EE_OK;
 80294a8:	2300      	movs	r3, #0
#endif
}
 80294aa:	4618      	mov	r0, r3
 80294ac:	46bd      	mov	sp, r7
 80294ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80294b2:	4770      	bx	lr

080294b4 <CY15B108QN_write_spi_frame_get>:
 * @param addr The address to write to
 * @param p_data The data written
 * @param data_len The length of data written.
 * @return uint16_t The length of the SPI frame
 */
uint16_t CY15B108QN_write_spi_frame_get(uint8_t* p_buffer, uint32_t addr, const uint8_t* p_data, uint16_t data_len) {
 80294b4:	b580      	push	{r7, lr}
 80294b6:	b086      	sub	sp, #24
 80294b8:	af00      	add	r7, sp, #0
 80294ba:	60f8      	str	r0, [r7, #12]
 80294bc:	60b9      	str	r1, [r7, #8]
 80294be:	607a      	str	r2, [r7, #4]
 80294c0:	807b      	strh	r3, [r7, #2]
	uint16_t len = 0U;
 80294c2:	2300      	movs	r3, #0
 80294c4:	82fb      	strh	r3, [r7, #22]
	if ((p_buffer != NULL) && (addr <= CY15B108QN_MAX_ADDR) && (p_data != NULL) && (data_len > 0U)) {
 80294c6:	68fb      	ldr	r3, [r7, #12]
 80294c8:	2b00      	cmp	r3, #0
 80294ca:	d024      	beq.n	8029516 <CY15B108QN_write_spi_frame_get+0x62>
 80294cc:	68bb      	ldr	r3, [r7, #8]
 80294ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80294d2:	d220      	bcs.n	8029516 <CY15B108QN_write_spi_frame_get+0x62>
 80294d4:	687b      	ldr	r3, [r7, #4]
 80294d6:	2b00      	cmp	r3, #0
 80294d8:	d01d      	beq.n	8029516 <CY15B108QN_write_spi_frame_get+0x62>
 80294da:	887b      	ldrh	r3, [r7, #2]
 80294dc:	2b00      	cmp	r3, #0
 80294de:	d01a      	beq.n	8029516 <CY15B108QN_write_spi_frame_get+0x62>
		uint8_t address[4];
		(void)memcpy((uint8_t*)address, (uint8_t*)&addr, sizeof(uint32_t));
 80294e0:	68bb      	ldr	r3, [r7, #8]
 80294e2:	613b      	str	r3, [r7, #16]
		p_buffer[0] = CY15B108QN_CMD_WRITE;
 80294e4:	68fb      	ldr	r3, [r7, #12]
 80294e6:	2202      	movs	r2, #2
 80294e8:	701a      	strb	r2, [r3, #0]
		p_buffer[1] = address[2];
 80294ea:	68fb      	ldr	r3, [r7, #12]
 80294ec:	3301      	adds	r3, #1
 80294ee:	7cba      	ldrb	r2, [r7, #18]
 80294f0:	701a      	strb	r2, [r3, #0]
		p_buffer[2] = address[1];
 80294f2:	68fb      	ldr	r3, [r7, #12]
 80294f4:	3302      	adds	r3, #2
 80294f6:	7c7a      	ldrb	r2, [r7, #17]
 80294f8:	701a      	strb	r2, [r3, #0]
		p_buffer[3] = address[0];
 80294fa:	68fb      	ldr	r3, [r7, #12]
 80294fc:	3303      	adds	r3, #3
 80294fe:	7c3a      	ldrb	r2, [r7, #16]
 8029500:	701a      	strb	r2, [r3, #0]
		(void)memcpy(&p_buffer[4], p_data, data_len);
 8029502:	68fb      	ldr	r3, [r7, #12]
 8029504:	3304      	adds	r3, #4
 8029506:	887a      	ldrh	r2, [r7, #2]
 8029508:	6879      	ldr	r1, [r7, #4]
 802950a:	4618      	mov	r0, r3
 802950c:	f000 fa5a 	bl	80299c4 <memcpy>
		len = data_len + 4U;
 8029510:	887b      	ldrh	r3, [r7, #2]
 8029512:	3304      	adds	r3, #4
 8029514:	82fb      	strh	r3, [r7, #22]
	}
	return len;
 8029516:	8afb      	ldrh	r3, [r7, #22]
}
 8029518:	4618      	mov	r0, r3
 802951a:	3718      	adds	r7, #24
 802951c:	46bd      	mov	sp, r7
 802951e:	bd80      	pop	{r7, pc}

08029520 <CY15B108QN_read_spi_frame_get>:
 * 
 * @param p_buffer Buffer to store SPI frame
 * @param addr The address to read from
 * @return uint16_t The length of the SPI frame
 */
uint16_t CY15B108QN_read_spi_frame_get(uint8_t* p_buffer, uint32_t addr) {
 8029520:	b480      	push	{r7}
 8029522:	b085      	sub	sp, #20
 8029524:	af00      	add	r7, sp, #0
 8029526:	6078      	str	r0, [r7, #4]
 8029528:	6039      	str	r1, [r7, #0]
	uint16_t len = 0U;
 802952a:	2300      	movs	r3, #0
 802952c:	81fb      	strh	r3, [r7, #14]
	if ((p_buffer != NULL) && (addr <= CY15B108QN_MAX_ADDR)) {
 802952e:	687b      	ldr	r3, [r7, #4]
 8029530:	2b00      	cmp	r3, #0
 8029532:	d016      	beq.n	8029562 <CY15B108QN_read_spi_frame_get+0x42>
 8029534:	683b      	ldr	r3, [r7, #0]
 8029536:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 802953a:	d212      	bcs.n	8029562 <CY15B108QN_read_spi_frame_get+0x42>
		uint8_t address[4];
		(void)memcpy((uint8_t*)address, (uint8_t*)&addr, sizeof(uint32_t));
 802953c:	683b      	ldr	r3, [r7, #0]
 802953e:	60bb      	str	r3, [r7, #8]
		p_buffer[0] = CY15B108QN_CMD_READ;
 8029540:	687b      	ldr	r3, [r7, #4]
 8029542:	2203      	movs	r2, #3
 8029544:	701a      	strb	r2, [r3, #0]
		p_buffer[1] = address[2];
 8029546:	687b      	ldr	r3, [r7, #4]
 8029548:	3301      	adds	r3, #1
 802954a:	7aba      	ldrb	r2, [r7, #10]
 802954c:	701a      	strb	r2, [r3, #0]
		p_buffer[2] = address[1];
 802954e:	687b      	ldr	r3, [r7, #4]
 8029550:	3302      	adds	r3, #2
 8029552:	7a7a      	ldrb	r2, [r7, #9]
 8029554:	701a      	strb	r2, [r3, #0]
		p_buffer[3] = address[0];
 8029556:	687b      	ldr	r3, [r7, #4]
 8029558:	3303      	adds	r3, #3
 802955a:	7a3a      	ldrb	r2, [r7, #8]
 802955c:	701a      	strb	r2, [r3, #0]
		len = 4U;
 802955e:	2304      	movs	r3, #4
 8029560:	81fb      	strh	r3, [r7, #14]
	}
	return len;
 8029562:	89fb      	ldrh	r3, [r7, #14]
}
 8029564:	4618      	mov	r0, r3
 8029566:	3714      	adds	r7, #20
 8029568:	46bd      	mov	sp, r7
 802956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802956e:	4770      	bx	lr

08029570 <DAC8050x_format_get>:
 * 
 * @param reg Register of DAC8050x
 * @param data Data written to DAC8050x register
 * @return DAC8050x_format_t The format of DAC8050x
 */
DAC8050x_format_t DAC8050x_format_get(uint8_t reg, uint16_t data) {
 8029570:	b480      	push	{r7}
 8029572:	b087      	sub	sp, #28
 8029574:	af00      	add	r7, sp, #0
 8029576:	4603      	mov	r3, r0
 8029578:	460a      	mov	r2, r1
 802957a:	71fb      	strb	r3, [r7, #7]
 802957c:	4613      	mov	r3, r2
 802957e:	80bb      	strh	r3, [r7, #4]
	DAC8050x_format_t format;
	uint8_t* p_data = (uint8_t*)&data;
 8029580:	1d3b      	adds	r3, r7, #4
 8029582:	617b      	str	r3, [r7, #20]

	format.Register = reg;
 8029584:	79fb      	ldrb	r3, [r7, #7]
 8029586:	733b      	strb	r3, [r7, #12]
	format.Data_MSB = p_data[1];
 8029588:	697b      	ldr	r3, [r7, #20]
 802958a:	785b      	ldrb	r3, [r3, #1]
 802958c:	737b      	strb	r3, [r7, #13]
	format.Data_LSB = p_data[0];
 802958e:	697b      	ldr	r3, [r7, #20]
 8029590:	781b      	ldrb	r3, [r3, #0]
 8029592:	73bb      	strb	r3, [r7, #14]

	return format;
 8029594:	f107 0310 	add.w	r3, r7, #16
 8029598:	f107 020c 	add.w	r2, r7, #12
 802959c:	6812      	ldr	r2, [r2, #0]
 802959e:	4611      	mov	r1, r2
 80295a0:	8019      	strh	r1, [r3, #0]
 80295a2:	3302      	adds	r3, #2
 80295a4:	0c12      	lsrs	r2, r2, #16
 80295a6:	701a      	strb	r2, [r3, #0]
 80295a8:	2300      	movs	r3, #0
 80295aa:	7c3a      	ldrb	r2, [r7, #16]
 80295ac:	f362 0307 	bfi	r3, r2, #0, #8
 80295b0:	7c7a      	ldrb	r2, [r7, #17]
 80295b2:	f362 230f 	bfi	r3, r2, #8, #8
 80295b6:	7cba      	ldrb	r2, [r7, #18]
 80295b8:	f362 4317 	bfi	r3, r2, #16, #8
}
 80295bc:	4618      	mov	r0, r3
 80295be:	371c      	adds	r7, #28
 80295c0:	46bd      	mov	sp, r7
 80295c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80295c6:	4770      	bx	lr

080295c8 <DAC8050x_dac_vout_to_data>:
 * @param vref_mv The reference voltage in mV
 * @param ref_div Divisor of the reference voltage, 1 or 2
 * @param gain Gain of output, 1 or 2
 * @return uint16_t 
 */
uint16_t DAC8050x_dac_vout_to_data(uint16_t vout_mv, uint16_t vref_mv, uint8_t ref_div, uint8_t gain) {
 80295c8:	b5b0      	push	{r4, r5, r7, lr}
 80295ca:	b084      	sub	sp, #16
 80295cc:	af00      	add	r7, sp, #0
 80295ce:	4604      	mov	r4, r0
 80295d0:	4608      	mov	r0, r1
 80295d2:	4611      	mov	r1, r2
 80295d4:	461a      	mov	r2, r3
 80295d6:	4623      	mov	r3, r4
 80295d8:	80fb      	strh	r3, [r7, #6]
 80295da:	4603      	mov	r3, r0
 80295dc:	80bb      	strh	r3, [r7, #4]
 80295de:	460b      	mov	r3, r1
 80295e0:	70fb      	strb	r3, [r7, #3]
 80295e2:	4613      	mov	r3, r2
 80295e4:	70bb      	strb	r3, [r7, #2]
	if (vout_mv > vref_mv) {
 80295e6:	88fa      	ldrh	r2, [r7, #6]
 80295e8:	88bb      	ldrh	r3, [r7, #4]
 80295ea:	429a      	cmp	r2, r3
 80295ec:	d903      	bls.n	80295f6 <DAC8050x_dac_vout_to_data+0x2e>
		DAC8050x_vout = vref_mv;
 80295ee:	4a28      	ldr	r2, [pc, #160]	@ (8029690 <DAC8050x_dac_vout_to_data+0xc8>)
 80295f0:	88bb      	ldrh	r3, [r7, #4]
 80295f2:	8013      	strh	r3, [r2, #0]
 80295f4:	e002      	b.n	80295fc <DAC8050x_dac_vout_to_data+0x34>
	}
	else {
		DAC8050x_vout = vout_mv;
 80295f6:	4a26      	ldr	r2, [pc, #152]	@ (8029690 <DAC8050x_dac_vout_to_data+0xc8>)
 80295f8:	88fb      	ldrh	r3, [r7, #6]
 80295fa:	8013      	strh	r3, [r2, #0]
	}
	_Float64 data = (_Float64)DAC8050x_vout / (_Float64)gain * (_Float64)ref_div / (_Float64)vref_mv * (_Float64)0xFFFF;
 80295fc:	4b24      	ldr	r3, [pc, #144]	@ (8029690 <DAC8050x_dac_vout_to_data+0xc8>)
 80295fe:	881b      	ldrh	r3, [r3, #0]
 8029600:	4618      	mov	r0, r3
 8029602:	f7d6 ff83 	bl	800050c <__aeabi_ui2d>
 8029606:	4604      	mov	r4, r0
 8029608:	460d      	mov	r5, r1
 802960a:	78bb      	ldrb	r3, [r7, #2]
 802960c:	4618      	mov	r0, r3
 802960e:	f7d6 ff7d 	bl	800050c <__aeabi_ui2d>
 8029612:	4602      	mov	r2, r0
 8029614:	460b      	mov	r3, r1
 8029616:	4620      	mov	r0, r4
 8029618:	4629      	mov	r1, r5
 802961a:	f7d7 f91b 	bl	8000854 <__aeabi_ddiv>
 802961e:	4602      	mov	r2, r0
 8029620:	460b      	mov	r3, r1
 8029622:	4614      	mov	r4, r2
 8029624:	461d      	mov	r5, r3
 8029626:	78fb      	ldrb	r3, [r7, #3]
 8029628:	4618      	mov	r0, r3
 802962a:	f7d6 ff6f 	bl	800050c <__aeabi_ui2d>
 802962e:	4602      	mov	r2, r0
 8029630:	460b      	mov	r3, r1
 8029632:	4620      	mov	r0, r4
 8029634:	4629      	mov	r1, r5
 8029636:	f7d6 ffe3 	bl	8000600 <__aeabi_dmul>
 802963a:	4602      	mov	r2, r0
 802963c:	460b      	mov	r3, r1
 802963e:	4614      	mov	r4, r2
 8029640:	461d      	mov	r5, r3
 8029642:	88bb      	ldrh	r3, [r7, #4]
 8029644:	4618      	mov	r0, r3
 8029646:	f7d6 ff61 	bl	800050c <__aeabi_ui2d>
 802964a:	4602      	mov	r2, r0
 802964c:	460b      	mov	r3, r1
 802964e:	4620      	mov	r0, r4
 8029650:	4629      	mov	r1, r5
 8029652:	f7d7 f8ff 	bl	8000854 <__aeabi_ddiv>
 8029656:	4602      	mov	r2, r0
 8029658:	460b      	mov	r3, r1
 802965a:	4610      	mov	r0, r2
 802965c:	4619      	mov	r1, r3
 802965e:	a30a      	add	r3, pc, #40	@ (adr r3, 8029688 <DAC8050x_dac_vout_to_data+0xc0>)
 8029660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029664:	f7d6 ffcc 	bl	8000600 <__aeabi_dmul>
 8029668:	4602      	mov	r2, r0
 802966a:	460b      	mov	r3, r1
 802966c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (uint16_t)data;
 8029670:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029674:	f7d7 fa86 	bl	8000b84 <__aeabi_d2uiz>
 8029678:	4603      	mov	r3, r0
 802967a:	b29b      	uxth	r3, r3
}
 802967c:	4618      	mov	r0, r3
 802967e:	3710      	adds	r7, #16
 8029680:	46bd      	mov	sp, r7
 8029682:	bdb0      	pop	{r4, r5, r7, pc}
 8029684:	f3af 8000 	nop.w
 8029688:	00000000 	.word	0x00000000
 802968c:	40efffe0 	.word	0x40efffe0
 8029690:	200095e8 	.word	0x200095e8
 8029694:	00000000 	.word	0x00000000

08029698 <ISL23315T_RHW_to_WR_data>:
 * @brief Convert the resistance value of RHW to the data format of WR (Wiper Register)
 * 
 * @param RHW The resistance value of RHW
 * @return uint8_t The data format of WR (Wiper Register)
 */
uint8_t ISL23315T_RHW_to_WR_data(_Float64 RHW) {
 8029698:	b580      	push	{r7, lr}
 802969a:	b086      	sub	sp, #24
 802969c:	af00      	add	r7, sp, #0
 802969e:	ed87 0b00 	vstr	d0, [r7]
	_Float64 R = 0.0;
 80296a2:	f04f 0200 	mov.w	r2, #0
 80296a6:	f04f 0300 	mov.w	r3, #0
 80296aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (RHW < 0.0) {
 80296ae:	f04f 0200 	mov.w	r2, #0
 80296b2:	f04f 0300 	mov.w	r3, #0
 80296b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80296ba:	f7d7 fa13 	bl	8000ae4 <__aeabi_dcmplt>
 80296be:	4603      	mov	r3, r0
 80296c0:	2b00      	cmp	r3, #0
 80296c2:	d006      	beq.n	80296d2 <ISL23315T_RHW_to_WR_data+0x3a>
		R = 0.0;
 80296c4:	f04f 0200 	mov.w	r2, #0
 80296c8:	f04f 0300 	mov.w	r3, #0
 80296cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80296d0:	e013      	b.n	80296fa <ISL23315T_RHW_to_WR_data+0x62>
	}
	else if (RHW > ISL23315T_RESISTANCE) {
 80296d2:	a320      	add	r3, pc, #128	@ (adr r3, 8029754 <ISL23315T_RHW_to_WR_data+0xbc>)
 80296d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80296d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80296dc:	f7d7 fa20 	bl	8000b20 <__aeabi_dcmpgt>
 80296e0:	4603      	mov	r3, r0
 80296e2:	2b00      	cmp	r3, #0
 80296e4:	d005      	beq.n	80296f2 <ISL23315T_RHW_to_WR_data+0x5a>
		R = ISL23315T_RESISTANCE;
 80296e6:	a31b      	add	r3, pc, #108	@ (adr r3, 8029754 <ISL23315T_RHW_to_WR_data+0xbc>)
 80296e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80296ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80296f0:	e003      	b.n	80296fa <ISL23315T_RHW_to_WR_data+0x62>
	}
	else {
		R = RHW;
 80296f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80296f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}
	_Float64 WR = (_Float64)ISL23315T_RESISTOR_MAX_TAP - ((R / ISL23315T_RESISTANCE_MI) - ISL23315T_RESISTANCE_OFFSET_MI);
 80296fa:	a318      	add	r3, pc, #96	@ (adr r3, 802975c <ISL23315T_RHW_to_WR_data+0xc4>)
 80296fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029700:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8029704:	f7d7 f8a6 	bl	8000854 <__aeabi_ddiv>
 8029708:	4602      	mov	r2, r0
 802970a:	460b      	mov	r3, r1
 802970c:	4610      	mov	r0, r2
 802970e:	4619      	mov	r1, r3
 8029710:	f04f 0200 	mov.w	r2, #0
 8029714:	4b0e      	ldr	r3, [pc, #56]	@ (8029750 <ISL23315T_RHW_to_WR_data+0xb8>)
 8029716:	f7d6 fdbb 	bl	8000290 <__aeabi_dsub>
 802971a:	4602      	mov	r2, r0
 802971c:	460b      	mov	r3, r1
 802971e:	a10a      	add	r1, pc, #40	@ (adr r1, 8029748 <ISL23315T_RHW_to_WR_data+0xb0>)
 8029720:	e9d1 0100 	ldrd	r0, r1, [r1]
 8029724:	f7d6 fdb4 	bl	8000290 <__aeabi_dsub>
 8029728:	4602      	mov	r2, r0
 802972a:	460b      	mov	r3, r1
 802972c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (uint8_t)WR;
 8029730:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8029734:	f7d7 fa26 	bl	8000b84 <__aeabi_d2uiz>
 8029738:	4603      	mov	r3, r0
 802973a:	b2db      	uxtb	r3, r3
}
 802973c:	4618      	mov	r0, r3
 802973e:	3718      	adds	r7, #24
 8029740:	46bd      	mov	sp, r7
 8029742:	bd80      	pop	{r7, pc}
 8029744:	f3af 8000 	nop.w
 8029748:	00000000 	.word	0x00000000
 802974c:	406fe000 	.word	0x406fe000
 8029750:	3fe00000 	.word	0x3fe00000
 8029754:	00000000 	.word	0x00000000
 8029758:	40f86a00 	.word	0x40f86a00
 802975c:	82828283 	.word	0x82828283
 8029760:	40788282 	.word	0x40788282
 8029764:	00000000 	.word	0x00000000

08029768 <LT1615_R2_calculate>:
 * 
 * @param R1 The resistance value of R1
 * @param Vout The output voltage in V
 * @return _Float64 The resistance value of R2
 */
_Float64 LT1615_R2_calculate(_Float64 R1, _Float64 Vout) {
 8029768:	b580      	push	{r7, lr}
 802976a:	b086      	sub	sp, #24
 802976c:	af00      	add	r7, sp, #0
 802976e:	ed87 0b02 	vstr	d0, [r7, #8]
 8029772:	ed87 1b00 	vstr	d1, [r7]
	_Float64 factor = (Vout / LT1615_FB_CTP) - 1.0;
 8029776:	a31b      	add	r3, pc, #108	@ (adr r3, 80297e4 <LT1615_R2_calculate+0x7c>)
 8029778:	e9d3 2300 	ldrd	r2, r3, [r3]
 802977c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8029780:	f7d7 f868 	bl	8000854 <__aeabi_ddiv>
 8029784:	4602      	mov	r2, r0
 8029786:	460b      	mov	r3, r1
 8029788:	4610      	mov	r0, r2
 802978a:	4619      	mov	r1, r3
 802978c:	f04f 0200 	mov.w	r2, #0
 8029790:	4b13      	ldr	r3, [pc, #76]	@ (80297e0 <LT1615_R2_calculate+0x78>)
 8029792:	f7d6 fd7d 	bl	8000290 <__aeabi_dsub>
 8029796:	4602      	mov	r2, r0
 8029798:	460b      	mov	r3, r1
 802979a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (factor > 0) {
 802979e:	f04f 0200 	mov.w	r2, #0
 80297a2:	f04f 0300 	mov.w	r3, #0
 80297a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80297aa:	f7d7 f9b9 	bl	8000b20 <__aeabi_dcmpgt>
 80297ae:	4603      	mov	r3, r0
 80297b0:	2b00      	cmp	r3, #0
 80297b2:	d008      	beq.n	80297c6 <LT1615_R2_calculate+0x5e>
		return R1 / factor;
 80297b4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80297b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80297bc:	f7d7 f84a 	bl	8000854 <__aeabi_ddiv>
 80297c0:	4602      	mov	r2, r0
 80297c2:	460b      	mov	r3, r1
 80297c4:	e001      	b.n	80297ca <LT1615_R2_calculate+0x62>
	}
	else {
		return R1;
 80297c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
	}
}
 80297ca:	ec43 2b17 	vmov	d7, r2, r3
 80297ce:	eeb0 0a47 	vmov.f32	s0, s14
 80297d2:	eef0 0a67 	vmov.f32	s1, s15
 80297d6:	3718      	adds	r7, #24
 80297d8:	46bd      	mov	sp, r7
 80297da:	bd80      	pop	{r7, pc}
 80297dc:	f3af 8000 	nop.w
 80297e0:	3ff00000 	.word	0x3ff00000
 80297e4:	7ae147ae 	.word	0x7ae147ae
 80297e8:	3ff3ae14 	.word	0x3ff3ae14

080297ec <MIS2DHTR_CTRL_REG1_data_get>:
 * @brief Get the data of the register CTRL_REG1
 *
 * @param frequency Data rate
 * @return uint8_t The data of the register CTRL_REG1
 */
uint8_t MIS2DHTR_CTRL_REG1_data_get(uint16_t frequency) {
 80297ec:	b480      	push	{r7}
 80297ee:	b085      	sub	sp, #20
 80297f0:	af00      	add	r7, sp, #0
 80297f2:	4603      	mov	r3, r0
 80297f4:	80fb      	strh	r3, [r7, #6]
	uint8_t data = MIS2DHTR_NOR_XYZ_EN;
 80297f6:	2307      	movs	r3, #7
 80297f8:	73fb      	strb	r3, [r7, #15]
	switch (frequency) {
 80297fa:	88fb      	ldrh	r3, [r7, #6]
 80297fc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8029800:	d063      	beq.n	80298ca <MIS2DHTR_CTRL_REG1_data_get+0xde>
 8029802:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8029806:	dc64      	bgt.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
 8029808:	2bc8      	cmp	r3, #200	@ 0xc8
 802980a:	d05a      	beq.n	80298c2 <MIS2DHTR_CTRL_REG1_data_get+0xd6>
 802980c:	2bc8      	cmp	r3, #200	@ 0xc8
 802980e:	dc60      	bgt.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
 8029810:	2b64      	cmp	r3, #100	@ 0x64
 8029812:	d052      	beq.n	80298ba <MIS2DHTR_CTRL_REG1_data_get+0xce>
 8029814:	2b64      	cmp	r3, #100	@ 0x64
 8029816:	dc5c      	bgt.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
 8029818:	2b19      	cmp	r3, #25
 802981a:	dc3b      	bgt.n	8029894 <MIS2DHTR_CTRL_REG1_data_get+0xa8>
 802981c:	2b00      	cmp	r3, #0
 802981e:	db58      	blt.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
 8029820:	2b19      	cmp	r3, #25
 8029822:	d856      	bhi.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
 8029824:	a201      	add	r2, pc, #4	@ (adr r2, 802982c <MIS2DHTR_CTRL_REG1_data_get+0x40>)
 8029826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802982a:	bf00      	nop
 802982c:	080298d9 	.word	0x080298d9
 8029830:	0802989b 	.word	0x0802989b
 8029834:	080298d3 	.word	0x080298d3
 8029838:	080298d3 	.word	0x080298d3
 802983c:	080298d3 	.word	0x080298d3
 8029840:	080298d3 	.word	0x080298d3
 8029844:	080298d3 	.word	0x080298d3
 8029848:	080298d3 	.word	0x080298d3
 802984c:	080298d3 	.word	0x080298d3
 8029850:	080298d3 	.word	0x080298d3
 8029854:	080298a3 	.word	0x080298a3
 8029858:	080298d3 	.word	0x080298d3
 802985c:	080298d3 	.word	0x080298d3
 8029860:	080298d3 	.word	0x080298d3
 8029864:	080298d3 	.word	0x080298d3
 8029868:	080298d3 	.word	0x080298d3
 802986c:	080298d3 	.word	0x080298d3
 8029870:	080298d3 	.word	0x080298d3
 8029874:	080298d3 	.word	0x080298d3
 8029878:	080298d3 	.word	0x080298d3
 802987c:	080298d3 	.word	0x080298d3
 8029880:	080298d3 	.word	0x080298d3
 8029884:	080298d3 	.word	0x080298d3
 8029888:	080298d3 	.word	0x080298d3
 802988c:	080298d3 	.word	0x080298d3
 8029890:	080298ab 	.word	0x080298ab
 8029894:	2b32      	cmp	r3, #50	@ 0x32
 8029896:	d00c      	beq.n	80298b2 <MIS2DHTR_CTRL_REG1_data_get+0xc6>
 8029898:	e01b      	b.n	80298d2 <MIS2DHTR_CTRL_REG1_data_get+0xe6>
	case 0U:
		data += MIS2DHTR_ODR_POWER_DOWN;
		break;

	case 1U:
		data += MIS2DHTR_ODR_1HZ;
 802989a:	7bfb      	ldrb	r3, [r7, #15]
 802989c:	3310      	adds	r3, #16
 802989e:	73fb      	strb	r3, [r7, #15]
		break;
 80298a0:	e01b      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 10U:
		data += MIS2DHTR_ODR_10HZ;
 80298a2:	7bfb      	ldrb	r3, [r7, #15]
 80298a4:	3320      	adds	r3, #32
 80298a6:	73fb      	strb	r3, [r7, #15]
		break;
 80298a8:	e017      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 25U:
		data += MIS2DHTR_ODR_25HZ;
 80298aa:	7bfb      	ldrb	r3, [r7, #15]
 80298ac:	3330      	adds	r3, #48	@ 0x30
 80298ae:	73fb      	strb	r3, [r7, #15]
		break;
 80298b0:	e013      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 50U:
		data += MIS2DHTR_ODR_50HZ;
 80298b2:	7bfb      	ldrb	r3, [r7, #15]
 80298b4:	3340      	adds	r3, #64	@ 0x40
 80298b6:	73fb      	strb	r3, [r7, #15]
		break;
 80298b8:	e00f      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 100U:
		data += MIS2DHTR_ODR_100HZ;
 80298ba:	7bfb      	ldrb	r3, [r7, #15]
 80298bc:	3350      	adds	r3, #80	@ 0x50
 80298be:	73fb      	strb	r3, [r7, #15]
		break;
 80298c0:	e00b      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 200U:
		data += MIS2DHTR_ODR_200HZ;
 80298c2:	7bfb      	ldrb	r3, [r7, #15]
 80298c4:	3360      	adds	r3, #96	@ 0x60
 80298c6:	73fb      	strb	r3, [r7, #15]
		break;
 80298c8:	e007      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	case 400U:
		data += MIS2DHTR_ODR_400HZ;
 80298ca:	7bfb      	ldrb	r3, [r7, #15]
 80298cc:	3370      	adds	r3, #112	@ 0x70
 80298ce:	73fb      	strb	r3, [r7, #15]
		break;
 80298d0:	e003      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>

	default:
		data = 0U;
 80298d2:	2300      	movs	r3, #0
 80298d4:	73fb      	strb	r3, [r7, #15]
		break;
 80298d6:	e000      	b.n	80298da <MIS2DHTR_CTRL_REG1_data_get+0xee>
		break;
 80298d8:	bf00      	nop
	}
	return data;
 80298da:	7bfb      	ldrb	r3, [r7, #15]
}
 80298dc:	4618      	mov	r0, r3
 80298de:	3714      	adds	r7, #20
 80298e0:	46bd      	mov	sp, r7
 80298e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80298e6:	4770      	bx	lr

080298e8 <memcmp>:
 80298e8:	3901      	subs	r1, #1
 80298ea:	4402      	add	r2, r0
 80298ec:	b510      	push	{r4, lr}
 80298ee:	4290      	cmp	r0, r2
 80298f0:	d101      	bne.n	80298f6 <memcmp+0xe>
 80298f2:	2000      	movs	r0, #0
 80298f4:	e005      	b.n	8029902 <memcmp+0x1a>
 80298f6:	7803      	ldrb	r3, [r0, #0]
 80298f8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80298fc:	42a3      	cmp	r3, r4
 80298fe:	d001      	beq.n	8029904 <memcmp+0x1c>
 8029900:	1b18      	subs	r0, r3, r4
 8029902:	bd10      	pop	{r4, pc}
 8029904:	3001      	adds	r0, #1
 8029906:	e7f2      	b.n	80298ee <memcmp+0x6>

08029908 <memmove>:
 8029908:	4288      	cmp	r0, r1
 802990a:	b510      	push	{r4, lr}
 802990c:	eb01 0402 	add.w	r4, r1, r2
 8029910:	d902      	bls.n	8029918 <memmove+0x10>
 8029912:	4284      	cmp	r4, r0
 8029914:	4623      	mov	r3, r4
 8029916:	d807      	bhi.n	8029928 <memmove+0x20>
 8029918:	1e43      	subs	r3, r0, #1
 802991a:	42a1      	cmp	r1, r4
 802991c:	d008      	beq.n	8029930 <memmove+0x28>
 802991e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8029922:	f803 2f01 	strb.w	r2, [r3, #1]!
 8029926:	e7f8      	b.n	802991a <memmove+0x12>
 8029928:	4402      	add	r2, r0
 802992a:	4601      	mov	r1, r0
 802992c:	428a      	cmp	r2, r1
 802992e:	d100      	bne.n	8029932 <memmove+0x2a>
 8029930:	bd10      	pop	{r4, pc}
 8029932:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8029936:	f802 4d01 	strb.w	r4, [r2, #-1]!
 802993a:	e7f7      	b.n	802992c <memmove+0x24>

0802993c <memset>:
 802993c:	4402      	add	r2, r0
 802993e:	4603      	mov	r3, r0
 8029940:	4293      	cmp	r3, r2
 8029942:	d100      	bne.n	8029946 <memset+0xa>
 8029944:	4770      	bx	lr
 8029946:	f803 1b01 	strb.w	r1, [r3], #1
 802994a:	e7f9      	b.n	8029940 <memset+0x4>

0802994c <strcspn>:
 802994c:	4603      	mov	r3, r0
 802994e:	b570      	push	{r4, r5, r6, lr}
 8029950:	461e      	mov	r6, r3
 8029952:	f813 4b01 	ldrb.w	r4, [r3], #1
 8029956:	b144      	cbz	r4, 802996a <strcspn+0x1e>
 8029958:	1e4a      	subs	r2, r1, #1
 802995a:	e001      	b.n	8029960 <strcspn+0x14>
 802995c:	42a5      	cmp	r5, r4
 802995e:	d004      	beq.n	802996a <strcspn+0x1e>
 8029960:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8029964:	2d00      	cmp	r5, #0
 8029966:	d1f9      	bne.n	802995c <strcspn+0x10>
 8029968:	e7f2      	b.n	8029950 <strcspn+0x4>
 802996a:	1a30      	subs	r0, r6, r0
 802996c:	bd70      	pop	{r4, r5, r6, pc}
	...

08029970 <__errno>:
 8029970:	4b01      	ldr	r3, [pc, #4]	@ (8029978 <__errno+0x8>)
 8029972:	6818      	ldr	r0, [r3, #0]
 8029974:	4770      	bx	lr
 8029976:	bf00      	nop
 8029978:	20001a80 	.word	0x20001a80

0802997c <__libc_init_array>:
 802997c:	b570      	push	{r4, r5, r6, lr}
 802997e:	4d0d      	ldr	r5, [pc, #52]	@ (80299b4 <__libc_init_array+0x38>)
 8029980:	2600      	movs	r6, #0
 8029982:	4c0d      	ldr	r4, [pc, #52]	@ (80299b8 <__libc_init_array+0x3c>)
 8029984:	1b64      	subs	r4, r4, r5
 8029986:	10a4      	asrs	r4, r4, #2
 8029988:	42a6      	cmp	r6, r4
 802998a:	d109      	bne.n	80299a0 <__libc_init_array+0x24>
 802998c:	4d0b      	ldr	r5, [pc, #44]	@ (80299bc <__libc_init_array+0x40>)
 802998e:	2600      	movs	r6, #0
 8029990:	4c0b      	ldr	r4, [pc, #44]	@ (80299c0 <__libc_init_array+0x44>)
 8029992:	f001 f9b9 	bl	802ad08 <_init>
 8029996:	1b64      	subs	r4, r4, r5
 8029998:	10a4      	asrs	r4, r4, #2
 802999a:	42a6      	cmp	r6, r4
 802999c:	d105      	bne.n	80299aa <__libc_init_array+0x2e>
 802999e:	bd70      	pop	{r4, r5, r6, pc}
 80299a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80299a4:	3601      	adds	r6, #1
 80299a6:	4798      	blx	r3
 80299a8:	e7ee      	b.n	8029988 <__libc_init_array+0xc>
 80299aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80299ae:	3601      	adds	r6, #1
 80299b0:	4798      	blx	r3
 80299b2:	e7f2      	b.n	802999a <__libc_init_array+0x1e>
 80299b4:	0802b3b8 	.word	0x0802b3b8
 80299b8:	0802b3b8 	.word	0x0802b3b8
 80299bc:	0802b3b8 	.word	0x0802b3b8
 80299c0:	0802b3bc 	.word	0x0802b3bc

080299c4 <memcpy>:
 80299c4:	440a      	add	r2, r1
 80299c6:	1e43      	subs	r3, r0, #1
 80299c8:	4291      	cmp	r1, r2
 80299ca:	d100      	bne.n	80299ce <memcpy+0xa>
 80299cc:	4770      	bx	lr
 80299ce:	b510      	push	{r4, lr}
 80299d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80299d4:	4291      	cmp	r1, r2
 80299d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80299da:	d1f9      	bne.n	80299d0 <memcpy+0xc>
 80299dc:	bd10      	pop	{r4, pc}
	...

080299e0 <logf>:
 80299e0:	b508      	push	{r3, lr}
 80299e2:	ed2d 8b02 	vpush	{d8}
 80299e6:	eeb0 8a40 	vmov.f32	s16, s0
 80299ea:	f000 f8c7 	bl	8029b7c <__ieee754_logf>
 80299ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80299f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80299f6:	d60f      	bvs.n	8029a18 <logf+0x38>
 80299f8:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80299fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029a00:	dc0a      	bgt.n	8029a18 <logf+0x38>
 8029a02:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8029a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029a0a:	d108      	bne.n	8029a1e <logf+0x3e>
 8029a0c:	f7ff ffb0 	bl	8029970 <__errno>
 8029a10:	2322      	movs	r3, #34	@ 0x22
 8029a12:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8029a34 <logf+0x54>
 8029a16:	6003      	str	r3, [r0, #0]
 8029a18:	ecbd 8b02 	vpop	{d8}
 8029a1c:	bd08      	pop	{r3, pc}
 8029a1e:	f7ff ffa7 	bl	8029970 <__errno>
 8029a22:	2321      	movs	r3, #33	@ 0x21
 8029a24:	ecbd 8b02 	vpop	{d8}
 8029a28:	6003      	str	r3, [r0, #0]
 8029a2a:	4803      	ldr	r0, [pc, #12]	@ (8029a38 <logf+0x58>)
 8029a2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8029a30:	f000 b804 	b.w	8029a3c <nanf>
 8029a34:	ff800000 	.word	0xff800000
 8029a38:	0802b1d4 	.word	0x0802b1d4

08029a3c <nanf>:
 8029a3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8029a44 <nanf+0x8>
 8029a40:	4770      	bx	lr
 8029a42:	bf00      	nop
 8029a44:	7fc00000 	.word	0x7fc00000

08029a48 <sin>:
 8029a48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8029a4a:	ec53 2b10 	vmov	r2, r3, d0
 8029a4e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8029a52:	4825      	ldr	r0, [pc, #148]	@ (8029ae8 <sin+0xa0>)
 8029a54:	4281      	cmp	r1, r0
 8029a56:	d807      	bhi.n	8029a68 <sin+0x20>
 8029a58:	2000      	movs	r0, #0
 8029a5a:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8029ae0 <sin+0x98>
 8029a5e:	b005      	add	sp, #20
 8029a60:	f85d eb04 	ldr.w	lr, [sp], #4
 8029a64:	f000 bf90 	b.w	802a988 <__kernel_sin>
 8029a68:	4820      	ldr	r0, [pc, #128]	@ (8029aec <sin+0xa4>)
 8029a6a:	4281      	cmp	r1, r0
 8029a6c:	d908      	bls.n	8029a80 <sin+0x38>
 8029a6e:	4610      	mov	r0, r2
 8029a70:	4619      	mov	r1, r3
 8029a72:	f7d6 fc0d 	bl	8000290 <__aeabi_dsub>
 8029a76:	ec41 0b10 	vmov	d0, r0, r1
 8029a7a:	b005      	add	sp, #20
 8029a7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8029a80:	4668      	mov	r0, sp
 8029a82:	f000 f96d 	bl	8029d60 <__ieee754_rem_pio2>
 8029a86:	f000 0003 	and.w	r0, r0, #3
 8029a8a:	2801      	cmp	r0, #1
 8029a8c:	d00c      	beq.n	8029aa8 <sin+0x60>
 8029a8e:	2802      	cmp	r0, #2
 8029a90:	d011      	beq.n	8029ab6 <sin+0x6e>
 8029a92:	b9e8      	cbnz	r0, 8029ad0 <sin+0x88>
 8029a94:	2001      	movs	r0, #1
 8029a96:	ed9d 1b02 	vldr	d1, [sp, #8]
 8029a9a:	ed9d 0b00 	vldr	d0, [sp]
 8029a9e:	f000 ff73 	bl	802a988 <__kernel_sin>
 8029aa2:	ec51 0b10 	vmov	r0, r1, d0
 8029aa6:	e7e6      	b.n	8029a76 <sin+0x2e>
 8029aa8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8029aac:	ed9d 0b00 	vldr	d0, [sp]
 8029ab0:	f000 fea2 	bl	802a7f8 <__kernel_cos>
 8029ab4:	e7f5      	b.n	8029aa2 <sin+0x5a>
 8029ab6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8029aba:	ed9d 0b00 	vldr	d0, [sp]
 8029abe:	2001      	movs	r0, #1
 8029ac0:	f000 ff62 	bl	802a988 <__kernel_sin>
 8029ac4:	ec53 2b10 	vmov	r2, r3, d0
 8029ac8:	4610      	mov	r0, r2
 8029aca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8029ace:	e7d2      	b.n	8029a76 <sin+0x2e>
 8029ad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 8029ad4:	ed9d 0b00 	vldr	d0, [sp]
 8029ad8:	f000 fe8e 	bl	802a7f8 <__kernel_cos>
 8029adc:	e7f2      	b.n	8029ac4 <sin+0x7c>
 8029ade:	bf00      	nop
	...
 8029ae8:	3fe921fb 	.word	0x3fe921fb
 8029aec:	7fefffff 	.word	0x7fefffff

08029af0 <round>:
 8029af0:	ec51 0b10 	vmov	r0, r1, d0
 8029af4:	b570      	push	{r4, r5, r6, lr}
 8029af6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8029afa:	460b      	mov	r3, r1
 8029afc:	4605      	mov	r5, r0
 8029afe:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8029b02:	2a13      	cmp	r2, #19
 8029b04:	dc1b      	bgt.n	8029b3e <round+0x4e>
 8029b06:	2a00      	cmp	r2, #0
 8029b08:	da0b      	bge.n	8029b22 <round+0x32>
 8029b0a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8029b0e:	3201      	adds	r2, #1
 8029b10:	bf04      	itt	eq
 8029b12:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8029b16:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8029b1a:	2200      	movs	r2, #0
 8029b1c:	4619      	mov	r1, r3
 8029b1e:	4610      	mov	r0, r2
 8029b20:	e015      	b.n	8029b4e <round+0x5e>
 8029b22:	4c15      	ldr	r4, [pc, #84]	@ (8029b78 <round+0x88>)
 8029b24:	4114      	asrs	r4, r2
 8029b26:	ea04 0601 	and.w	r6, r4, r1
 8029b2a:	4306      	orrs	r6, r0
 8029b2c:	d00f      	beq.n	8029b4e <round+0x5e>
 8029b2e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8029b32:	fa41 f202 	asr.w	r2, r1, r2
 8029b36:	4413      	add	r3, r2
 8029b38:	ea23 0304 	bic.w	r3, r3, r4
 8029b3c:	e7ed      	b.n	8029b1a <round+0x2a>
 8029b3e:	2a33      	cmp	r2, #51	@ 0x33
 8029b40:	dd08      	ble.n	8029b54 <round+0x64>
 8029b42:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8029b46:	d102      	bne.n	8029b4e <round+0x5e>
 8029b48:	4602      	mov	r2, r0
 8029b4a:	f7d6 fba3 	bl	8000294 <__adddf3>
 8029b4e:	ec41 0b10 	vmov	d0, r0, r1
 8029b52:	bd70      	pop	{r4, r5, r6, pc}
 8029b54:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8029b58:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8029b5c:	40f4      	lsrs	r4, r6
 8029b5e:	4204      	tst	r4, r0
 8029b60:	d0f5      	beq.n	8029b4e <round+0x5e>
 8029b62:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8029b66:	2201      	movs	r2, #1
 8029b68:	408a      	lsls	r2, r1
 8029b6a:	1952      	adds	r2, r2, r5
 8029b6c:	bf28      	it	cs
 8029b6e:	3301      	addcs	r3, #1
 8029b70:	ea22 0204 	bic.w	r2, r2, r4
 8029b74:	e7d2      	b.n	8029b1c <round+0x2c>
 8029b76:	bf00      	nop
 8029b78:	000fffff 	.word	0x000fffff

08029b7c <__ieee754_logf>:
 8029b7c:	ee10 3a10 	vmov	r3, s0
 8029b80:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8029b84:	d106      	bne.n	8029b94 <__ieee754_logf+0x18>
 8029b86:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8029d1c <__ieee754_logf+0x1a0>
 8029b8a:	eddf 7a65 	vldr	s15, [pc, #404]	@ 8029d20 <__ieee754_logf+0x1a4>
 8029b8e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8029b92:	4770      	bx	lr
 8029b94:	2b00      	cmp	r3, #0
 8029b96:	461a      	mov	r2, r3
 8029b98:	da02      	bge.n	8029ba0 <__ieee754_logf+0x24>
 8029b9a:	ee30 7a40 	vsub.f32	s14, s0, s0
 8029b9e:	e7f4      	b.n	8029b8a <__ieee754_logf+0xe>
 8029ba0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8029ba4:	db02      	blt.n	8029bac <__ieee754_logf+0x30>
 8029ba6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8029baa:	4770      	bx	lr
 8029bac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8029bb0:	485c      	ldr	r0, [pc, #368]	@ (8029d24 <__ieee754_logf+0x1a8>)
 8029bb2:	bfbb      	ittet	lt
 8029bb4:	eddf 7a5c 	vldrlt	s15, [pc, #368]	@ 8029d28 <__ieee754_logf+0x1ac>
 8029bb8:	f06f 0118 	mvnlt.w	r1, #24
 8029bbc:	2100      	movge	r1, #0
 8029bbe:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8029bc2:	bfb8      	it	lt
 8029bc4:	ee17 2a90 	vmovlt	r2, s15
 8029bc8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8029bcc:	15d3      	asrs	r3, r2, #23
 8029bce:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8029bd2:	3b7f      	subs	r3, #127	@ 0x7f
 8029bd4:	4410      	add	r0, r2
 8029bd6:	440b      	add	r3, r1
 8029bd8:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8029bdc:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8029be0:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8029be4:	f102 000f 	add.w	r0, r2, #15
 8029be8:	4311      	orrs	r1, r2
 8029bea:	ee00 1a10 	vmov	s0, r1
 8029bee:	494f      	ldr	r1, [pc, #316]	@ (8029d2c <__ieee754_logf+0x1b0>)
 8029bf0:	4001      	ands	r1, r0
 8029bf2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8029bf6:	bb89      	cbnz	r1, 8029c5c <__ieee754_logf+0xe0>
 8029bf8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8029bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8029c00:	d10f      	bne.n	8029c22 <__ieee754_logf+0xa6>
 8029c02:	2b00      	cmp	r3, #0
 8029c04:	f000 8087 	beq.w	8029d16 <__ieee754_logf+0x19a>
 8029c08:	ee07 3a90 	vmov	s15, r3
 8029c0c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8029d30 <__ieee754_logf+0x1b4>
 8029c10:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8029d34 <__ieee754_logf+0x1b8>
 8029c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8029c18:	ee27 0a80 	vmul.f32	s0, s15, s0
 8029c1c:	eea7 0a87 	vfma.f32	s0, s15, s14
 8029c20:	4770      	bx	lr
 8029c22:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8029c26:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8029d38 <__ieee754_logf+0x1bc>
 8029c2a:	ee20 7a00 	vmul.f32	s14, s0, s0
 8029c2e:	eee0 7a66 	vfms.f32	s15, s0, s13
 8029c32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8029c36:	b913      	cbnz	r3, 8029c3e <__ieee754_logf+0xc2>
 8029c38:	ee30 0a47 	vsub.f32	s0, s0, s14
 8029c3c:	4770      	bx	lr
 8029c3e:	ee07 3a90 	vmov	s15, r3
 8029c42:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8029d30 <__ieee754_logf+0x1b4>
 8029c46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8029c4a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8029c4e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8029c52:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8029d34 <__ieee754_logf+0x1b8>
 8029c56:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8029c5a:	4770      	bx	lr
 8029c5c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8029c60:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8029d3c <__ieee754_logf+0x1c0>
 8029c64:	eddf 4a36 	vldr	s9, [pc, #216]	@ 8029d40 <__ieee754_logf+0x1c4>
 8029c68:	4936      	ldr	r1, [pc, #216]	@ (8029d44 <__ieee754_logf+0x1c8>)
 8029c6a:	ee70 7a27 	vadd.f32	s15, s0, s15
 8029c6e:	4411      	add	r1, r2
 8029c70:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8029c74:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8029c78:	ee07 3a90 	vmov	s15, r3
 8029c7c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8029c80:	430a      	orrs	r2, r1
 8029c82:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8029c86:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8029d48 <__ieee754_logf+0x1cc>
 8029c8a:	2a00      	cmp	r2, #0
 8029c8c:	ee26 5a06 	vmul.f32	s10, s12, s12
 8029c90:	ee25 7a05 	vmul.f32	s14, s10, s10
 8029c94:	eee7 7a25 	vfma.f32	s15, s14, s11
 8029c98:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8029d4c <__ieee754_logf+0x1d0>
 8029c9c:	eee7 5a87 	vfma.f32	s11, s15, s14
 8029ca0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8029d50 <__ieee754_logf+0x1d4>
 8029ca4:	eee7 7a24 	vfma.f32	s15, s14, s9
 8029ca8:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8029d54 <__ieee754_logf+0x1d8>
 8029cac:	eee7 4a87 	vfma.f32	s9, s15, s14
 8029cb0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8029d58 <__ieee754_logf+0x1dc>
 8029cb4:	eee4 7a87 	vfma.f32	s15, s9, s14
 8029cb8:	ee67 7a85 	vmul.f32	s15, s15, s10
 8029cbc:	eee5 7a87 	vfma.f32	s15, s11, s14
 8029cc0:	dd1a      	ble.n	8029cf8 <__ieee754_logf+0x17c>
 8029cc2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8029cc6:	ee20 7a07 	vmul.f32	s14, s0, s14
 8029cca:	ee27 7a00 	vmul.f32	s14, s14, s0
 8029cce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8029cd2:	ee67 7a86 	vmul.f32	s15, s15, s12
 8029cd6:	b913      	cbnz	r3, 8029cde <__ieee754_logf+0x162>
 8029cd8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8029cdc:	e7ac      	b.n	8029c38 <__ieee754_logf+0xbc>
 8029cde:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8029d30 <__ieee754_logf+0x1b4>
 8029ce2:	eee6 7a86 	vfma.f32	s15, s13, s12
 8029ce6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8029cea:	ee37 0a40 	vsub.f32	s0, s14, s0
 8029cee:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8029d34 <__ieee754_logf+0x1b8>
 8029cf2:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8029cf6:	4770      	bx	lr
 8029cf8:	ee70 7a67 	vsub.f32	s15, s0, s15
 8029cfc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8029d00:	b913      	cbnz	r3, 8029d08 <__ieee754_logf+0x18c>
 8029d02:	ee30 0a67 	vsub.f32	s0, s0, s15
 8029d06:	4770      	bx	lr
 8029d08:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8029d30 <__ieee754_logf+0x1b4>
 8029d0c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8029d10:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8029d14:	e7eb      	b.n	8029cee <__ieee754_logf+0x172>
 8029d16:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8029d20 <__ieee754_logf+0x1a4>
 8029d1a:	4770      	bx	lr
 8029d1c:	cc000000 	.word	0xcc000000
 8029d20:	00000000 	.word	0x00000000
 8029d24:	004afb20 	.word	0x004afb20
 8029d28:	4c000000 	.word	0x4c000000
 8029d2c:	007ffff0 	.word	0x007ffff0
 8029d30:	3717f7d1 	.word	0x3717f7d1
 8029d34:	3f317180 	.word	0x3f317180
 8029d38:	3eaaaaab 	.word	0x3eaaaaab
 8029d3c:	3e1cd04f 	.word	0x3e1cd04f
 8029d40:	3e178897 	.word	0x3e178897
 8029d44:	ffcf5c30 	.word	0xffcf5c30
 8029d48:	3e638e29 	.word	0x3e638e29
 8029d4c:	3ecccccd 	.word	0x3ecccccd
 8029d50:	3e3a3325 	.word	0x3e3a3325
 8029d54:	3e924925 	.word	0x3e924925
 8029d58:	3f2aaaab 	.word	0x3f2aaaab
 8029d5c:	00000000 	.word	0x00000000

08029d60 <__ieee754_rem_pio2>:
 8029d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8029d64:	ec57 6b10 	vmov	r6, r7, d0
 8029d68:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8029d6c:	4bc4      	ldr	r3, [pc, #784]	@ (802a080 <__ieee754_rem_pio2+0x320>)
 8029d6e:	b08d      	sub	sp, #52	@ 0x34
 8029d70:	4604      	mov	r4, r0
 8029d72:	4598      	cmp	r8, r3
 8029d74:	9704      	str	r7, [sp, #16]
 8029d76:	d807      	bhi.n	8029d88 <__ieee754_rem_pio2+0x28>
 8029d78:	2200      	movs	r2, #0
 8029d7a:	2300      	movs	r3, #0
 8029d7c:	ed80 0b00 	vstr	d0, [r0]
 8029d80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8029d84:	2500      	movs	r5, #0
 8029d86:	e028      	b.n	8029dda <__ieee754_rem_pio2+0x7a>
 8029d88:	4bbe      	ldr	r3, [pc, #760]	@ (802a084 <__ieee754_rem_pio2+0x324>)
 8029d8a:	4598      	cmp	r8, r3
 8029d8c:	d878      	bhi.n	8029e80 <__ieee754_rem_pio2+0x120>
 8029d8e:	9b04      	ldr	r3, [sp, #16]
 8029d90:	4630      	mov	r0, r6
 8029d92:	4dbd      	ldr	r5, [pc, #756]	@ (802a088 <__ieee754_rem_pio2+0x328>)
 8029d94:	4639      	mov	r1, r7
 8029d96:	2b00      	cmp	r3, #0
 8029d98:	a3ab      	add	r3, pc, #684	@ (adr r3, 802a048 <__ieee754_rem_pio2+0x2e8>)
 8029d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029d9e:	dd38      	ble.n	8029e12 <__ieee754_rem_pio2+0xb2>
 8029da0:	f7d6 fa76 	bl	8000290 <__aeabi_dsub>
 8029da4:	45a8      	cmp	r8, r5
 8029da6:	4606      	mov	r6, r0
 8029da8:	460f      	mov	r7, r1
 8029daa:	d01a      	beq.n	8029de2 <__ieee754_rem_pio2+0x82>
 8029dac:	a3a8      	add	r3, pc, #672	@ (adr r3, 802a050 <__ieee754_rem_pio2+0x2f0>)
 8029dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029db2:	f7d6 fa6d 	bl	8000290 <__aeabi_dsub>
 8029db6:	4602      	mov	r2, r0
 8029db8:	460b      	mov	r3, r1
 8029dba:	4680      	mov	r8, r0
 8029dbc:	4689      	mov	r9, r1
 8029dbe:	4630      	mov	r0, r6
 8029dc0:	4639      	mov	r1, r7
 8029dc2:	f7d6 fa65 	bl	8000290 <__aeabi_dsub>
 8029dc6:	a3a2      	add	r3, pc, #648	@ (adr r3, 802a050 <__ieee754_rem_pio2+0x2f0>)
 8029dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029dcc:	2501      	movs	r5, #1
 8029dce:	f7d6 fa5f 	bl	8000290 <__aeabi_dsub>
 8029dd2:	e9c4 8900 	strd	r8, r9, [r4]
 8029dd6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8029dda:	4628      	mov	r0, r5
 8029ddc:	b00d      	add	sp, #52	@ 0x34
 8029dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8029de2:	a39d      	add	r3, pc, #628	@ (adr r3, 802a058 <__ieee754_rem_pio2+0x2f8>)
 8029de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029de8:	f7d6 fa52 	bl	8000290 <__aeabi_dsub>
 8029dec:	4606      	mov	r6, r0
 8029dee:	460f      	mov	r7, r1
 8029df0:	a39b      	add	r3, pc, #620	@ (adr r3, 802a060 <__ieee754_rem_pio2+0x300>)
 8029df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029df6:	f7d6 fa4b 	bl	8000290 <__aeabi_dsub>
 8029dfa:	4602      	mov	r2, r0
 8029dfc:	460b      	mov	r3, r1
 8029dfe:	4680      	mov	r8, r0
 8029e00:	4689      	mov	r9, r1
 8029e02:	4630      	mov	r0, r6
 8029e04:	4639      	mov	r1, r7
 8029e06:	f7d6 fa43 	bl	8000290 <__aeabi_dsub>
 8029e0a:	a395      	add	r3, pc, #596	@ (adr r3, 802a060 <__ieee754_rem_pio2+0x300>)
 8029e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e10:	e7dc      	b.n	8029dcc <__ieee754_rem_pio2+0x6c>
 8029e12:	f7d6 fa3f 	bl	8000294 <__adddf3>
 8029e16:	45a8      	cmp	r8, r5
 8029e18:	4606      	mov	r6, r0
 8029e1a:	460f      	mov	r7, r1
 8029e1c:	d018      	beq.n	8029e50 <__ieee754_rem_pio2+0xf0>
 8029e1e:	a38c      	add	r3, pc, #560	@ (adr r3, 802a050 <__ieee754_rem_pio2+0x2f0>)
 8029e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e24:	f7d6 fa36 	bl	8000294 <__adddf3>
 8029e28:	4602      	mov	r2, r0
 8029e2a:	460b      	mov	r3, r1
 8029e2c:	4680      	mov	r8, r0
 8029e2e:	4689      	mov	r9, r1
 8029e30:	4630      	mov	r0, r6
 8029e32:	4639      	mov	r1, r7
 8029e34:	f7d6 fa2c 	bl	8000290 <__aeabi_dsub>
 8029e38:	a385      	add	r3, pc, #532	@ (adr r3, 802a050 <__ieee754_rem_pio2+0x2f0>)
 8029e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e3e:	f7d6 fa29 	bl	8000294 <__adddf3>
 8029e42:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8029e46:	e9c4 8900 	strd	r8, r9, [r4]
 8029e4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8029e4e:	e7c4      	b.n	8029dda <__ieee754_rem_pio2+0x7a>
 8029e50:	a381      	add	r3, pc, #516	@ (adr r3, 802a058 <__ieee754_rem_pio2+0x2f8>)
 8029e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e56:	f7d6 fa1d 	bl	8000294 <__adddf3>
 8029e5a:	4606      	mov	r6, r0
 8029e5c:	460f      	mov	r7, r1
 8029e5e:	a380      	add	r3, pc, #512	@ (adr r3, 802a060 <__ieee754_rem_pio2+0x300>)
 8029e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e64:	f7d6 fa16 	bl	8000294 <__adddf3>
 8029e68:	4602      	mov	r2, r0
 8029e6a:	460b      	mov	r3, r1
 8029e6c:	4680      	mov	r8, r0
 8029e6e:	4689      	mov	r9, r1
 8029e70:	4630      	mov	r0, r6
 8029e72:	4639      	mov	r1, r7
 8029e74:	f7d6 fa0c 	bl	8000290 <__aeabi_dsub>
 8029e78:	a379      	add	r3, pc, #484	@ (adr r3, 802a060 <__ieee754_rem_pio2+0x300>)
 8029e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e7e:	e7de      	b.n	8029e3e <__ieee754_rem_pio2+0xde>
 8029e80:	4b82      	ldr	r3, [pc, #520]	@ (802a08c <__ieee754_rem_pio2+0x32c>)
 8029e82:	4598      	cmp	r8, r3
 8029e84:	f200 80d1 	bhi.w	802a02a <__ieee754_rem_pio2+0x2ca>
 8029e88:	f000 fe38 	bl	802aafc <fabs>
 8029e8c:	ec57 6b10 	vmov	r6, r7, d0
 8029e90:	a375      	add	r3, pc, #468	@ (adr r3, 802a068 <__ieee754_rem_pio2+0x308>)
 8029e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029e96:	4630      	mov	r0, r6
 8029e98:	4639      	mov	r1, r7
 8029e9a:	f7d6 fbb1 	bl	8000600 <__aeabi_dmul>
 8029e9e:	2200      	movs	r2, #0
 8029ea0:	4b7b      	ldr	r3, [pc, #492]	@ (802a090 <__ieee754_rem_pio2+0x330>)
 8029ea2:	f7d6 f9f7 	bl	8000294 <__adddf3>
 8029ea6:	f7d6 fe45 	bl	8000b34 <__aeabi_d2iz>
 8029eaa:	4605      	mov	r5, r0
 8029eac:	f7d6 fb3e 	bl	800052c <__aeabi_i2d>
 8029eb0:	4602      	mov	r2, r0
 8029eb2:	460b      	mov	r3, r1
 8029eb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8029eb8:	a363      	add	r3, pc, #396	@ (adr r3, 802a048 <__ieee754_rem_pio2+0x2e8>)
 8029eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029ebe:	f7d6 fb9f 	bl	8000600 <__aeabi_dmul>
 8029ec2:	4602      	mov	r2, r0
 8029ec4:	460b      	mov	r3, r1
 8029ec6:	4630      	mov	r0, r6
 8029ec8:	4639      	mov	r1, r7
 8029eca:	f7d6 f9e1 	bl	8000290 <__aeabi_dsub>
 8029ece:	4682      	mov	sl, r0
 8029ed0:	468b      	mov	fp, r1
 8029ed2:	a35f      	add	r3, pc, #380	@ (adr r3, 802a050 <__ieee754_rem_pio2+0x2f0>)
 8029ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029ed8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8029edc:	f7d6 fb90 	bl	8000600 <__aeabi_dmul>
 8029ee0:	2d1f      	cmp	r5, #31
 8029ee2:	4606      	mov	r6, r0
 8029ee4:	460f      	mov	r7, r1
 8029ee6:	dc0c      	bgt.n	8029f02 <__ieee754_rem_pio2+0x1a2>
 8029ee8:	1e6a      	subs	r2, r5, #1
 8029eea:	4b6a      	ldr	r3, [pc, #424]	@ (802a094 <__ieee754_rem_pio2+0x334>)
 8029eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8029ef0:	4543      	cmp	r3, r8
 8029ef2:	d006      	beq.n	8029f02 <__ieee754_rem_pio2+0x1a2>
 8029ef4:	4632      	mov	r2, r6
 8029ef6:	463b      	mov	r3, r7
 8029ef8:	4650      	mov	r0, sl
 8029efa:	4659      	mov	r1, fp
 8029efc:	f7d6 f9c8 	bl	8000290 <__aeabi_dsub>
 8029f00:	e00e      	b.n	8029f20 <__ieee754_rem_pio2+0x1c0>
 8029f02:	463b      	mov	r3, r7
 8029f04:	4632      	mov	r2, r6
 8029f06:	4650      	mov	r0, sl
 8029f08:	4659      	mov	r1, fp
 8029f0a:	f7d6 f9c1 	bl	8000290 <__aeabi_dsub>
 8029f0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8029f12:	9305      	str	r3, [sp, #20]
 8029f14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8029f18:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8029f1c:	2b10      	cmp	r3, #16
 8029f1e:	dc02      	bgt.n	8029f26 <__ieee754_rem_pio2+0x1c6>
 8029f20:	e9c4 0100 	strd	r0, r1, [r4]
 8029f24:	e039      	b.n	8029f9a <__ieee754_rem_pio2+0x23a>
 8029f26:	a34c      	add	r3, pc, #304	@ (adr r3, 802a058 <__ieee754_rem_pio2+0x2f8>)
 8029f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029f2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8029f30:	f7d6 fb66 	bl	8000600 <__aeabi_dmul>
 8029f34:	4606      	mov	r6, r0
 8029f36:	460f      	mov	r7, r1
 8029f38:	4602      	mov	r2, r0
 8029f3a:	460b      	mov	r3, r1
 8029f3c:	4650      	mov	r0, sl
 8029f3e:	4659      	mov	r1, fp
 8029f40:	f7d6 f9a6 	bl	8000290 <__aeabi_dsub>
 8029f44:	4602      	mov	r2, r0
 8029f46:	460b      	mov	r3, r1
 8029f48:	4680      	mov	r8, r0
 8029f4a:	4689      	mov	r9, r1
 8029f4c:	4650      	mov	r0, sl
 8029f4e:	4659      	mov	r1, fp
 8029f50:	f7d6 f99e 	bl	8000290 <__aeabi_dsub>
 8029f54:	4632      	mov	r2, r6
 8029f56:	463b      	mov	r3, r7
 8029f58:	f7d6 f99a 	bl	8000290 <__aeabi_dsub>
 8029f5c:	4606      	mov	r6, r0
 8029f5e:	460f      	mov	r7, r1
 8029f60:	a33f      	add	r3, pc, #252	@ (adr r3, 802a060 <__ieee754_rem_pio2+0x300>)
 8029f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8029f6a:	f7d6 fb49 	bl	8000600 <__aeabi_dmul>
 8029f6e:	4632      	mov	r2, r6
 8029f70:	463b      	mov	r3, r7
 8029f72:	f7d6 f98d 	bl	8000290 <__aeabi_dsub>
 8029f76:	4602      	mov	r2, r0
 8029f78:	460b      	mov	r3, r1
 8029f7a:	4606      	mov	r6, r0
 8029f7c:	460f      	mov	r7, r1
 8029f7e:	4640      	mov	r0, r8
 8029f80:	4649      	mov	r1, r9
 8029f82:	f7d6 f985 	bl	8000290 <__aeabi_dsub>
 8029f86:	9a05      	ldr	r2, [sp, #20]
 8029f88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8029f8c:	1ad3      	subs	r3, r2, r3
 8029f8e:	2b31      	cmp	r3, #49	@ 0x31
 8029f90:	dc20      	bgt.n	8029fd4 <__ieee754_rem_pio2+0x274>
 8029f92:	46c2      	mov	sl, r8
 8029f94:	46cb      	mov	fp, r9
 8029f96:	e9c4 0100 	strd	r0, r1, [r4]
 8029f9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8029f9e:	4650      	mov	r0, sl
 8029fa0:	4659      	mov	r1, fp
 8029fa2:	4642      	mov	r2, r8
 8029fa4:	464b      	mov	r3, r9
 8029fa6:	f7d6 f973 	bl	8000290 <__aeabi_dsub>
 8029faa:	463b      	mov	r3, r7
 8029fac:	4632      	mov	r2, r6
 8029fae:	f7d6 f96f 	bl	8000290 <__aeabi_dsub>
 8029fb2:	9b04      	ldr	r3, [sp, #16]
 8029fb4:	2b00      	cmp	r3, #0
 8029fb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8029fba:	f6bf af0e 	bge.w	8029dda <__ieee754_rem_pio2+0x7a>
 8029fbe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8029fc2:	f8c4 8000 	str.w	r8, [r4]
 8029fc6:	60a0      	str	r0, [r4, #8]
 8029fc8:	6063      	str	r3, [r4, #4]
 8029fca:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8029fce:	60e3      	str	r3, [r4, #12]
 8029fd0:	426d      	negs	r5, r5
 8029fd2:	e702      	b.n	8029dda <__ieee754_rem_pio2+0x7a>
 8029fd4:	a326      	add	r3, pc, #152	@ (adr r3, 802a070 <__ieee754_rem_pio2+0x310>)
 8029fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8029fda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8029fde:	f7d6 fb0f 	bl	8000600 <__aeabi_dmul>
 8029fe2:	4606      	mov	r6, r0
 8029fe4:	460f      	mov	r7, r1
 8029fe6:	4602      	mov	r2, r0
 8029fe8:	460b      	mov	r3, r1
 8029fea:	4640      	mov	r0, r8
 8029fec:	4649      	mov	r1, r9
 8029fee:	f7d6 f94f 	bl	8000290 <__aeabi_dsub>
 8029ff2:	4602      	mov	r2, r0
 8029ff4:	460b      	mov	r3, r1
 8029ff6:	4682      	mov	sl, r0
 8029ff8:	468b      	mov	fp, r1
 8029ffa:	4640      	mov	r0, r8
 8029ffc:	4649      	mov	r1, r9
 8029ffe:	f7d6 f947 	bl	8000290 <__aeabi_dsub>
 802a002:	4632      	mov	r2, r6
 802a004:	463b      	mov	r3, r7
 802a006:	f7d6 f943 	bl	8000290 <__aeabi_dsub>
 802a00a:	4606      	mov	r6, r0
 802a00c:	460f      	mov	r7, r1
 802a00e:	a31a      	add	r3, pc, #104	@ (adr r3, 802a078 <__ieee754_rem_pio2+0x318>)
 802a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802a018:	f7d6 faf2 	bl	8000600 <__aeabi_dmul>
 802a01c:	4632      	mov	r2, r6
 802a01e:	463b      	mov	r3, r7
 802a020:	f7d6 f936 	bl	8000290 <__aeabi_dsub>
 802a024:	4606      	mov	r6, r0
 802a026:	460f      	mov	r7, r1
 802a028:	e764      	b.n	8029ef4 <__ieee754_rem_pio2+0x194>
 802a02a:	4b1b      	ldr	r3, [pc, #108]	@ (802a098 <__ieee754_rem_pio2+0x338>)
 802a02c:	4598      	cmp	r8, r3
 802a02e:	d935      	bls.n	802a09c <__ieee754_rem_pio2+0x33c>
 802a030:	4632      	mov	r2, r6
 802a032:	463b      	mov	r3, r7
 802a034:	4630      	mov	r0, r6
 802a036:	4639      	mov	r1, r7
 802a038:	f7d6 f92a 	bl	8000290 <__aeabi_dsub>
 802a03c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 802a040:	e9c4 0100 	strd	r0, r1, [r4]
 802a044:	e69e      	b.n	8029d84 <__ieee754_rem_pio2+0x24>
 802a046:	bf00      	nop
 802a048:	54400000 	.word	0x54400000
 802a04c:	3ff921fb 	.word	0x3ff921fb
 802a050:	1a626331 	.word	0x1a626331
 802a054:	3dd0b461 	.word	0x3dd0b461
 802a058:	1a600000 	.word	0x1a600000
 802a05c:	3dd0b461 	.word	0x3dd0b461
 802a060:	2e037073 	.word	0x2e037073
 802a064:	3ba3198a 	.word	0x3ba3198a
 802a068:	6dc9c883 	.word	0x6dc9c883
 802a06c:	3fe45f30 	.word	0x3fe45f30
 802a070:	2e000000 	.word	0x2e000000
 802a074:	3ba3198a 	.word	0x3ba3198a
 802a078:	252049c1 	.word	0x252049c1
 802a07c:	397b839a 	.word	0x397b839a
 802a080:	3fe921fb 	.word	0x3fe921fb
 802a084:	4002d97b 	.word	0x4002d97b
 802a088:	3ff921fb 	.word	0x3ff921fb
 802a08c:	413921fb 	.word	0x413921fb
 802a090:	3fe00000 	.word	0x3fe00000
 802a094:	0802b1d8 	.word	0x0802b1d8
 802a098:	7fefffff 	.word	0x7fefffff
 802a09c:	ea4f 5528 	mov.w	r5, r8, asr #20
 802a0a0:	4630      	mov	r0, r6
 802a0a2:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 802a0a6:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 802a0aa:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 802a0ae:	f04f 0803 	mov.w	r8, #3
 802a0b2:	460f      	mov	r7, r1
 802a0b4:	f7d6 fd3e 	bl	8000b34 <__aeabi_d2iz>
 802a0b8:	f7d6 fa38 	bl	800052c <__aeabi_i2d>
 802a0bc:	4602      	mov	r2, r0
 802a0be:	460b      	mov	r3, r1
 802a0c0:	4630      	mov	r0, r6
 802a0c2:	4639      	mov	r1, r7
 802a0c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 802a0c8:	f7d6 f8e2 	bl	8000290 <__aeabi_dsub>
 802a0cc:	2200      	movs	r2, #0
 802a0ce:	4b20      	ldr	r3, [pc, #128]	@ (802a150 <__ieee754_rem_pio2+0x3f0>)
 802a0d0:	f7d6 fa96 	bl	8000600 <__aeabi_dmul>
 802a0d4:	460f      	mov	r7, r1
 802a0d6:	4606      	mov	r6, r0
 802a0d8:	f7d6 fd2c 	bl	8000b34 <__aeabi_d2iz>
 802a0dc:	f7d6 fa26 	bl	800052c <__aeabi_i2d>
 802a0e0:	4602      	mov	r2, r0
 802a0e2:	460b      	mov	r3, r1
 802a0e4:	4630      	mov	r0, r6
 802a0e6:	4639      	mov	r1, r7
 802a0e8:	2600      	movs	r6, #0
 802a0ea:	2700      	movs	r7, #0
 802a0ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 802a0f0:	f7d6 f8ce 	bl	8000290 <__aeabi_dsub>
 802a0f4:	2200      	movs	r2, #0
 802a0f6:	4b16      	ldr	r3, [pc, #88]	@ (802a150 <__ieee754_rem_pio2+0x3f0>)
 802a0f8:	f7d6 fa82 	bl	8000600 <__aeabi_dmul>
 802a0fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 802a100:	4632      	mov	r2, r6
 802a102:	463b      	mov	r3, r7
 802a104:	46c2      	mov	sl, r8
 802a106:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 802a10a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 802a10e:	f7d6 fcdf 	bl	8000ad0 <__aeabi_dcmpeq>
 802a112:	2800      	cmp	r0, #0
 802a114:	d1f4      	bne.n	802a100 <__ieee754_rem_pio2+0x3a0>
 802a116:	4b0f      	ldr	r3, [pc, #60]	@ (802a154 <__ieee754_rem_pio2+0x3f4>)
 802a118:	462a      	mov	r2, r5
 802a11a:	4621      	mov	r1, r4
 802a11c:	a806      	add	r0, sp, #24
 802a11e:	9301      	str	r3, [sp, #4]
 802a120:	2302      	movs	r3, #2
 802a122:	9300      	str	r3, [sp, #0]
 802a124:	4653      	mov	r3, sl
 802a126:	f000 f817 	bl	802a158 <__kernel_rem_pio2>
 802a12a:	9b04      	ldr	r3, [sp, #16]
 802a12c:	4605      	mov	r5, r0
 802a12e:	2b00      	cmp	r3, #0
 802a130:	f6bf ae53 	bge.w	8029dda <__ieee754_rem_pio2+0x7a>
 802a134:	e9d4 2100 	ldrd	r2, r1, [r4]
 802a138:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a13c:	e9c4 2300 	strd	r2, r3, [r4]
 802a140:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 802a144:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a148:	e9c4 2302 	strd	r2, r3, [r4, #8]
 802a14c:	e740      	b.n	8029fd0 <__ieee754_rem_pio2+0x270>
 802a14e:	bf00      	nop
 802a150:	41700000 	.word	0x41700000
 802a154:	0802b258 	.word	0x0802b258

0802a158 <__kernel_rem_pio2>:
 802a158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a15c:	ed2d 8b02 	vpush	{d8}
 802a160:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 802a164:	f112 0f14 	cmn.w	r2, #20
 802a168:	f04f 0500 	mov.w	r5, #0
 802a16c:	9306      	str	r3, [sp, #24]
 802a16e:	bfa8      	it	ge
 802a170:	1ed4      	subge	r4, r2, #3
 802a172:	4bc3      	ldr	r3, [pc, #780]	@ (802a480 <__kernel_rem_pio2+0x328>)
 802a174:	bfb8      	it	lt
 802a176:	2400      	movlt	r4, #0
 802a178:	9104      	str	r1, [sp, #16]
 802a17a:	ae20      	add	r6, sp, #128	@ 0x80
 802a17c:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 802a17e:	9008      	str	r0, [sp, #32]
 802a180:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 802a184:	9300      	str	r3, [sp, #0]
 802a186:	9b06      	ldr	r3, [sp, #24]
 802a188:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 802a18c:	9305      	str	r3, [sp, #20]
 802a18e:	bfa4      	itt	ge
 802a190:	2318      	movge	r3, #24
 802a192:	fb94 f4f3 	sdivge	r4, r4, r3
 802a196:	f06f 0317 	mvn.w	r3, #23
 802a19a:	fb04 3303 	mla	r3, r4, r3, r3
 802a19e:	eb03 0b02 	add.w	fp, r3, r2
 802a1a2:	9b00      	ldr	r3, [sp, #0]
 802a1a4:	9a05      	ldr	r2, [sp, #20]
 802a1a6:	eb03 0802 	add.w	r8, r3, r2
 802a1aa:	1aa7      	subs	r7, r4, r2
 802a1ac:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 802a1ae:	ed9f 8bb0 	vldr	d8, [pc, #704]	@ 802a470 <__kernel_rem_pio2+0x318>
 802a1b2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 802a1b6:	4545      	cmp	r5, r8
 802a1b8:	dd12      	ble.n	802a1e0 <__kernel_rem_pio2+0x88>
 802a1ba:	aa20      	add	r2, sp, #128	@ 0x80
 802a1bc:	9b06      	ldr	r3, [sp, #24]
 802a1be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 802a1c2:	2700      	movs	r7, #0
 802a1c4:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 802a1c8:	9b00      	ldr	r3, [sp, #0]
 802a1ca:	429f      	cmp	r7, r3
 802a1cc:	dc2e      	bgt.n	802a22c <__kernel_rem_pio2+0xd4>
 802a1ce:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802a1d2:	46a8      	mov	r8, r5
 802a1d4:	2600      	movs	r6, #0
 802a1d6:	ed9f 7ba6 	vldr	d7, [pc, #664]	@ 802a470 <__kernel_rem_pio2+0x318>
 802a1da:	ed8d 7b02 	vstr	d7, [sp, #8]
 802a1de:	e01b      	b.n	802a218 <__kernel_rem_pio2+0xc0>
 802a1e0:	42ef      	cmn	r7, r5
 802a1e2:	d407      	bmi.n	802a1f4 <__kernel_rem_pio2+0x9c>
 802a1e4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 802a1e8:	f7d6 f9a0 	bl	800052c <__aeabi_i2d>
 802a1ec:	3501      	adds	r5, #1
 802a1ee:	e8e6 0102 	strd	r0, r1, [r6], #8
 802a1f2:	e7e0      	b.n	802a1b6 <__kernel_rem_pio2+0x5e>
 802a1f4:	ec51 0b18 	vmov	r0, r1, d8
 802a1f8:	e7f8      	b.n	802a1ec <__kernel_rem_pio2+0x94>
 802a1fa:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 802a1fe:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 802a202:	3601      	adds	r6, #1
 802a204:	f7d6 f9fc 	bl	8000600 <__aeabi_dmul>
 802a208:	4602      	mov	r2, r0
 802a20a:	460b      	mov	r3, r1
 802a20c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802a210:	f7d6 f840 	bl	8000294 <__adddf3>
 802a214:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802a218:	9b05      	ldr	r3, [sp, #20]
 802a21a:	429e      	cmp	r6, r3
 802a21c:	dded      	ble.n	802a1fa <__kernel_rem_pio2+0xa2>
 802a21e:	3701      	adds	r7, #1
 802a220:	3508      	adds	r5, #8
 802a222:	ed9d 7b02 	vldr	d7, [sp, #8]
 802a226:	ecaa 7b02 	vstmia	sl!, {d7}
 802a22a:	e7cd      	b.n	802a1c8 <__kernel_rem_pio2+0x70>
 802a22c:	9b00      	ldr	r3, [sp, #0]
 802a22e:	aa0c      	add	r2, sp, #48	@ 0x30
 802a230:	f8dd 8000 	ldr.w	r8, [sp]
 802a234:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802a238:	930a      	str	r3, [sp, #40]	@ 0x28
 802a23a:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 802a23c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 802a240:	9309      	str	r3, [sp, #36]	@ 0x24
 802a242:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 802a246:	ac0c      	add	r4, sp, #48	@ 0x30
 802a248:	46c2      	mov	sl, r8
 802a24a:	930b      	str	r3, [sp, #44]	@ 0x2c
 802a24c:	ab98      	add	r3, sp, #608	@ 0x260
 802a24e:	46a1      	mov	r9, r4
 802a250:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 802a254:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 802a258:	ab70      	add	r3, sp, #448	@ 0x1c0
 802a25a:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 802a25e:	ed8d 7b02 	vstr	d7, [sp, #8]
 802a262:	f1ba 0f00 	cmp.w	sl, #0
 802a266:	dc77      	bgt.n	802a358 <__kernel_rem_pio2+0x200>
 802a268:	4658      	mov	r0, fp
 802a26a:	ed9d 0b02 	vldr	d0, [sp, #8]
 802a26e:	f000 fc4f 	bl	802ab10 <scalbn>
 802a272:	2200      	movs	r2, #0
 802a274:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 802a278:	ec57 6b10 	vmov	r6, r7, d0
 802a27c:	4630      	mov	r0, r6
 802a27e:	4639      	mov	r1, r7
 802a280:	f7d6 f9be 	bl	8000600 <__aeabi_dmul>
 802a284:	ec41 0b10 	vmov	d0, r0, r1
 802a288:	f000 fcbe 	bl	802ac08 <floor>
 802a28c:	2200      	movs	r2, #0
 802a28e:	4b7d      	ldr	r3, [pc, #500]	@ (802a484 <__kernel_rem_pio2+0x32c>)
 802a290:	ec51 0b10 	vmov	r0, r1, d0
 802a294:	f7d6 f9b4 	bl	8000600 <__aeabi_dmul>
 802a298:	4602      	mov	r2, r0
 802a29a:	460b      	mov	r3, r1
 802a29c:	4630      	mov	r0, r6
 802a29e:	4639      	mov	r1, r7
 802a2a0:	f7d5 fff6 	bl	8000290 <__aeabi_dsub>
 802a2a4:	460f      	mov	r7, r1
 802a2a6:	4606      	mov	r6, r0
 802a2a8:	f7d6 fc44 	bl	8000b34 <__aeabi_d2iz>
 802a2ac:	9002      	str	r0, [sp, #8]
 802a2ae:	f7d6 f93d 	bl	800052c <__aeabi_i2d>
 802a2b2:	4602      	mov	r2, r0
 802a2b4:	460b      	mov	r3, r1
 802a2b6:	4630      	mov	r0, r6
 802a2b8:	4639      	mov	r1, r7
 802a2ba:	f7d5 ffe9 	bl	8000290 <__aeabi_dsub>
 802a2be:	f1bb 0f00 	cmp.w	fp, #0
 802a2c2:	4606      	mov	r6, r0
 802a2c4:	460f      	mov	r7, r1
 802a2c6:	dd6c      	ble.n	802a3a2 <__kernel_rem_pio2+0x24a>
 802a2c8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 802a2cc:	ab0c      	add	r3, sp, #48	@ 0x30
 802a2ce:	f1cb 0018 	rsb	r0, fp, #24
 802a2d2:	9d02      	ldr	r5, [sp, #8]
 802a2d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 802a2d8:	fa43 f200 	asr.w	r2, r3, r0
 802a2dc:	4415      	add	r5, r2
 802a2de:	4082      	lsls	r2, r0
 802a2e0:	1a9b      	subs	r3, r3, r2
 802a2e2:	aa0c      	add	r2, sp, #48	@ 0x30
 802a2e4:	9502      	str	r5, [sp, #8]
 802a2e6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 802a2ea:	f1cb 0217 	rsb	r2, fp, #23
 802a2ee:	fa43 f902 	asr.w	r9, r3, r2
 802a2f2:	f1b9 0f00 	cmp.w	r9, #0
 802a2f6:	dd64      	ble.n	802a3c2 <__kernel_rem_pio2+0x26a>
 802a2f8:	9b02      	ldr	r3, [sp, #8]
 802a2fa:	2200      	movs	r2, #0
 802a2fc:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 802a300:	3301      	adds	r3, #1
 802a302:	4615      	mov	r5, r2
 802a304:	9302      	str	r3, [sp, #8]
 802a306:	4590      	cmp	r8, r2
 802a308:	f300 80a1 	bgt.w	802a44e <__kernel_rem_pio2+0x2f6>
 802a30c:	f1bb 0f00 	cmp.w	fp, #0
 802a310:	dd07      	ble.n	802a322 <__kernel_rem_pio2+0x1ca>
 802a312:	f1bb 0f01 	cmp.w	fp, #1
 802a316:	f000 80c1 	beq.w	802a49c <__kernel_rem_pio2+0x344>
 802a31a:	f1bb 0f02 	cmp.w	fp, #2
 802a31e:	f000 80c8 	beq.w	802a4b2 <__kernel_rem_pio2+0x35a>
 802a322:	f1b9 0f02 	cmp.w	r9, #2
 802a326:	d14c      	bne.n	802a3c2 <__kernel_rem_pio2+0x26a>
 802a328:	4632      	mov	r2, r6
 802a32a:	463b      	mov	r3, r7
 802a32c:	2000      	movs	r0, #0
 802a32e:	4956      	ldr	r1, [pc, #344]	@ (802a488 <__kernel_rem_pio2+0x330>)
 802a330:	f7d5 ffae 	bl	8000290 <__aeabi_dsub>
 802a334:	4606      	mov	r6, r0
 802a336:	460f      	mov	r7, r1
 802a338:	2d00      	cmp	r5, #0
 802a33a:	d042      	beq.n	802a3c2 <__kernel_rem_pio2+0x26a>
 802a33c:	4658      	mov	r0, fp
 802a33e:	ed9f 0b4e 	vldr	d0, [pc, #312]	@ 802a478 <__kernel_rem_pio2+0x320>
 802a342:	f000 fbe5 	bl	802ab10 <scalbn>
 802a346:	4630      	mov	r0, r6
 802a348:	4639      	mov	r1, r7
 802a34a:	ec53 2b10 	vmov	r2, r3, d0
 802a34e:	f7d5 ff9f 	bl	8000290 <__aeabi_dsub>
 802a352:	4606      	mov	r6, r0
 802a354:	460f      	mov	r7, r1
 802a356:	e034      	b.n	802a3c2 <__kernel_rem_pio2+0x26a>
 802a358:	2200      	movs	r2, #0
 802a35a:	4b4c      	ldr	r3, [pc, #304]	@ (802a48c <__kernel_rem_pio2+0x334>)
 802a35c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 802a360:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802a364:	f7d6 f94c 	bl	8000600 <__aeabi_dmul>
 802a368:	f7d6 fbe4 	bl	8000b34 <__aeabi_d2iz>
 802a36c:	f7d6 f8de 	bl	800052c <__aeabi_i2d>
 802a370:	2200      	movs	r2, #0
 802a372:	4b47      	ldr	r3, [pc, #284]	@ (802a490 <__kernel_rem_pio2+0x338>)
 802a374:	4606      	mov	r6, r0
 802a376:	460f      	mov	r7, r1
 802a378:	f7d6 f942 	bl	8000600 <__aeabi_dmul>
 802a37c:	4602      	mov	r2, r0
 802a37e:	460b      	mov	r3, r1
 802a380:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802a384:	f7d5 ff84 	bl	8000290 <__aeabi_dsub>
 802a388:	f7d6 fbd4 	bl	8000b34 <__aeabi_d2iz>
 802a38c:	4639      	mov	r1, r7
 802a38e:	f849 0b04 	str.w	r0, [r9], #4
 802a392:	4630      	mov	r0, r6
 802a394:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 802a398:	f7d5 ff7c 	bl	8000294 <__adddf3>
 802a39c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802a3a0:	e75f      	b.n	802a262 <__kernel_rem_pio2+0x10a>
 802a3a2:	d107      	bne.n	802a3b4 <__kernel_rem_pio2+0x25c>
 802a3a4:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 802a3a8:	aa0c      	add	r2, sp, #48	@ 0x30
 802a3aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802a3ae:	ea4f 59e3 	mov.w	r9, r3, asr #23
 802a3b2:	e79e      	b.n	802a2f2 <__kernel_rem_pio2+0x19a>
 802a3b4:	2200      	movs	r2, #0
 802a3b6:	4b37      	ldr	r3, [pc, #220]	@ (802a494 <__kernel_rem_pio2+0x33c>)
 802a3b8:	f7d6 fba8 	bl	8000b0c <__aeabi_dcmpge>
 802a3bc:	2800      	cmp	r0, #0
 802a3be:	d143      	bne.n	802a448 <__kernel_rem_pio2+0x2f0>
 802a3c0:	4681      	mov	r9, r0
 802a3c2:	2200      	movs	r2, #0
 802a3c4:	2300      	movs	r3, #0
 802a3c6:	4630      	mov	r0, r6
 802a3c8:	4639      	mov	r1, r7
 802a3ca:	f7d6 fb81 	bl	8000ad0 <__aeabi_dcmpeq>
 802a3ce:	2800      	cmp	r0, #0
 802a3d0:	f000 80c1 	beq.w	802a556 <__kernel_rem_pio2+0x3fe>
 802a3d4:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 802a3d8:	2200      	movs	r2, #0
 802a3da:	9900      	ldr	r1, [sp, #0]
 802a3dc:	428b      	cmp	r3, r1
 802a3de:	da70      	bge.n	802a4c2 <__kernel_rem_pio2+0x36a>
 802a3e0:	2a00      	cmp	r2, #0
 802a3e2:	f000 808b 	beq.w	802a4fc <__kernel_rem_pio2+0x3a4>
 802a3e6:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 802a3ea:	ab0c      	add	r3, sp, #48	@ 0x30
 802a3ec:	f1ab 0b18 	sub.w	fp, fp, #24
 802a3f0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 802a3f4:	2b00      	cmp	r3, #0
 802a3f6:	d0f6      	beq.n	802a3e6 <__kernel_rem_pio2+0x28e>
 802a3f8:	4658      	mov	r0, fp
 802a3fa:	4646      	mov	r6, r8
 802a3fc:	f04f 0a00 	mov.w	sl, #0
 802a400:	f8df b088 	ldr.w	fp, [pc, #136]	@ 802a48c <__kernel_rem_pio2+0x334>
 802a404:	ed9f 0b1c 	vldr	d0, [pc, #112]	@ 802a478 <__kernel_rem_pio2+0x320>
 802a408:	f000 fb82 	bl	802ab10 <scalbn>
 802a40c:	f108 0301 	add.w	r3, r8, #1
 802a410:	00da      	lsls	r2, r3, #3
 802a412:	9205      	str	r2, [sp, #20]
 802a414:	aa70      	add	r2, sp, #448	@ 0x1c0
 802a416:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 802a41a:	ec55 4b10 	vmov	r4, r5, d0
 802a41e:	2e00      	cmp	r6, #0
 802a420:	f280 80d1 	bge.w	802a5c6 <__kernel_rem_pio2+0x46e>
 802a424:	4644      	mov	r4, r8
 802a426:	2c00      	cmp	r4, #0
 802a428:	f2c0 80ff 	blt.w	802a62a <__kernel_rem_pio2+0x4d2>
 802a42c:	4b1a      	ldr	r3, [pc, #104]	@ (802a498 <__kernel_rem_pio2+0x340>)
 802a42e:	f04f 0a00 	mov.w	sl, #0
 802a432:	f04f 0b00 	mov.w	fp, #0
 802a436:	2600      	movs	r6, #0
 802a438:	461f      	mov	r7, r3
 802a43a:	ab70      	add	r3, sp, #448	@ 0x1c0
 802a43c:	eba8 0504 	sub.w	r5, r8, r4
 802a440:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 802a444:	9306      	str	r3, [sp, #24]
 802a446:	e0e4      	b.n	802a612 <__kernel_rem_pio2+0x4ba>
 802a448:	f04f 0902 	mov.w	r9, #2
 802a44c:	e754      	b.n	802a2f8 <__kernel_rem_pio2+0x1a0>
 802a44e:	f854 3b04 	ldr.w	r3, [r4], #4
 802a452:	b945      	cbnz	r5, 802a466 <__kernel_rem_pio2+0x30e>
 802a454:	b123      	cbz	r3, 802a460 <__kernel_rem_pio2+0x308>
 802a456:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 802a45a:	f844 3c04 	str.w	r3, [r4, #-4]
 802a45e:	2301      	movs	r3, #1
 802a460:	3201      	adds	r2, #1
 802a462:	461d      	mov	r5, r3
 802a464:	e74f      	b.n	802a306 <__kernel_rem_pio2+0x1ae>
 802a466:	1acb      	subs	r3, r1, r3
 802a468:	e7f7      	b.n	802a45a <__kernel_rem_pio2+0x302>
 802a46a:	bf00      	nop
 802a46c:	f3af 8000 	nop.w
	...
 802a47c:	3ff00000 	.word	0x3ff00000
 802a480:	0802b3a0 	.word	0x0802b3a0
 802a484:	40200000 	.word	0x40200000
 802a488:	3ff00000 	.word	0x3ff00000
 802a48c:	3e700000 	.word	0x3e700000
 802a490:	41700000 	.word	0x41700000
 802a494:	3fe00000 	.word	0x3fe00000
 802a498:	0802b360 	.word	0x0802b360
 802a49c:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 802a4a0:	ab0c      	add	r3, sp, #48	@ 0x30
 802a4a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802a4a6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 802a4aa:	a90c      	add	r1, sp, #48	@ 0x30
 802a4ac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 802a4b0:	e737      	b.n	802a322 <__kernel_rem_pio2+0x1ca>
 802a4b2:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 802a4b6:	ab0c      	add	r3, sp, #48	@ 0x30
 802a4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802a4bc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 802a4c0:	e7f3      	b.n	802a4aa <__kernel_rem_pio2+0x352>
 802a4c2:	a90c      	add	r1, sp, #48	@ 0x30
 802a4c4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 802a4c8:	3b01      	subs	r3, #1
 802a4ca:	430a      	orrs	r2, r1
 802a4cc:	e785      	b.n	802a3da <__kernel_rem_pio2+0x282>
 802a4ce:	3401      	adds	r4, #1
 802a4d0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 802a4d4:	2a00      	cmp	r2, #0
 802a4d6:	d0fa      	beq.n	802a4ce <__kernel_rem_pio2+0x376>
 802a4d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802a4da:	aa20      	add	r2, sp, #128	@ 0x80
 802a4dc:	f108 0701 	add.w	r7, r8, #1
 802a4e0:	4444      	add	r4, r8
 802a4e2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 802a4e6:	eb0d 0503 	add.w	r5, sp, r3
 802a4ea:	9b06      	ldr	r3, [sp, #24]
 802a4ec:	4443      	add	r3, r8
 802a4ee:	3d98      	subs	r5, #152	@ 0x98
 802a4f0:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 802a4f4:	42bc      	cmp	r4, r7
 802a4f6:	da04      	bge.n	802a502 <__kernel_rem_pio2+0x3aa>
 802a4f8:	46a0      	mov	r8, r4
 802a4fa:	e6a2      	b.n	802a242 <__kernel_rem_pio2+0xea>
 802a4fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802a4fe:	2401      	movs	r4, #1
 802a500:	e7e6      	b.n	802a4d0 <__kernel_rem_pio2+0x378>
 802a502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802a504:	f04f 0800 	mov.w	r8, #0
 802a508:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 802a50c:	f7d6 f80e 	bl	800052c <__aeabi_i2d>
 802a510:	f8dd 9020 	ldr.w	r9, [sp, #32]
 802a514:	ed9f 7bb4 	vldr	d7, [pc, #720]	@ 802a7e8 <__kernel_rem_pio2+0x690>
 802a518:	e8e6 0102 	strd	r0, r1, [r6], #8
 802a51c:	46b2      	mov	sl, r6
 802a51e:	ed8d 7b02 	vstr	d7, [sp, #8]
 802a522:	9b05      	ldr	r3, [sp, #20]
 802a524:	4598      	cmp	r8, r3
 802a526:	dd05      	ble.n	802a534 <__kernel_rem_pio2+0x3dc>
 802a528:	3701      	adds	r7, #1
 802a52a:	ed9d 7b02 	vldr	d7, [sp, #8]
 802a52e:	eca5 7b02 	vstmia	r5!, {d7}
 802a532:	e7df      	b.n	802a4f4 <__kernel_rem_pio2+0x39c>
 802a534:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 802a538:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 802a53c:	f7d6 f860 	bl	8000600 <__aeabi_dmul>
 802a540:	4602      	mov	r2, r0
 802a542:	460b      	mov	r3, r1
 802a544:	f108 0801 	add.w	r8, r8, #1
 802a548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802a54c:	f7d5 fea2 	bl	8000294 <__adddf3>
 802a550:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802a554:	e7e5      	b.n	802a522 <__kernel_rem_pio2+0x3ca>
 802a556:	f1cb 0000 	rsb	r0, fp, #0
 802a55a:	ec47 6b10 	vmov	d0, r6, r7
 802a55e:	f000 fad7 	bl	802ab10 <scalbn>
 802a562:	2200      	movs	r2, #0
 802a564:	4ba2      	ldr	r3, [pc, #648]	@ (802a7f0 <__kernel_rem_pio2+0x698>)
 802a566:	ec55 4b10 	vmov	r4, r5, d0
 802a56a:	4620      	mov	r0, r4
 802a56c:	4629      	mov	r1, r5
 802a56e:	f7d6 facd 	bl	8000b0c <__aeabi_dcmpge>
 802a572:	b300      	cbz	r0, 802a5b6 <__kernel_rem_pio2+0x45e>
 802a574:	2200      	movs	r2, #0
 802a576:	4b9f      	ldr	r3, [pc, #636]	@ (802a7f4 <__kernel_rem_pio2+0x69c>)
 802a578:	4620      	mov	r0, r4
 802a57a:	4629      	mov	r1, r5
 802a57c:	f7d6 f840 	bl	8000600 <__aeabi_dmul>
 802a580:	f10b 0b18 	add.w	fp, fp, #24
 802a584:	f7d6 fad6 	bl	8000b34 <__aeabi_d2iz>
 802a588:	4606      	mov	r6, r0
 802a58a:	f7d5 ffcf 	bl	800052c <__aeabi_i2d>
 802a58e:	2200      	movs	r2, #0
 802a590:	4b97      	ldr	r3, [pc, #604]	@ (802a7f0 <__kernel_rem_pio2+0x698>)
 802a592:	f7d6 f835 	bl	8000600 <__aeabi_dmul>
 802a596:	460b      	mov	r3, r1
 802a598:	4602      	mov	r2, r0
 802a59a:	4629      	mov	r1, r5
 802a59c:	4620      	mov	r0, r4
 802a59e:	f7d5 fe77 	bl	8000290 <__aeabi_dsub>
 802a5a2:	f7d6 fac7 	bl	8000b34 <__aeabi_d2iz>
 802a5a6:	ab0c      	add	r3, sp, #48	@ 0x30
 802a5a8:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 802a5ac:	f108 0801 	add.w	r8, r8, #1
 802a5b0:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 802a5b4:	e720      	b.n	802a3f8 <__kernel_rem_pio2+0x2a0>
 802a5b6:	4620      	mov	r0, r4
 802a5b8:	4629      	mov	r1, r5
 802a5ba:	f7d6 fabb 	bl	8000b34 <__aeabi_d2iz>
 802a5be:	ab0c      	add	r3, sp, #48	@ 0x30
 802a5c0:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 802a5c4:	e718      	b.n	802a3f8 <__kernel_rem_pio2+0x2a0>
 802a5c6:	ab0c      	add	r3, sp, #48	@ 0x30
 802a5c8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 802a5cc:	3e01      	subs	r6, #1
 802a5ce:	f7d5 ffad 	bl	800052c <__aeabi_i2d>
 802a5d2:	4622      	mov	r2, r4
 802a5d4:	462b      	mov	r3, r5
 802a5d6:	f7d6 f813 	bl	8000600 <__aeabi_dmul>
 802a5da:	4652      	mov	r2, sl
 802a5dc:	465b      	mov	r3, fp
 802a5de:	e967 0102 	strd	r0, r1, [r7, #-8]!
 802a5e2:	4620      	mov	r0, r4
 802a5e4:	4629      	mov	r1, r5
 802a5e6:	f7d6 f80b 	bl	8000600 <__aeabi_dmul>
 802a5ea:	4604      	mov	r4, r0
 802a5ec:	460d      	mov	r5, r1
 802a5ee:	e716      	b.n	802a41e <__kernel_rem_pio2+0x2c6>
 802a5f0:	9906      	ldr	r1, [sp, #24]
 802a5f2:	3601      	adds	r6, #1
 802a5f4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 802a5f8:	9106      	str	r1, [sp, #24]
 802a5fa:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 802a5fe:	f7d5 ffff 	bl	8000600 <__aeabi_dmul>
 802a602:	4602      	mov	r2, r0
 802a604:	460b      	mov	r3, r1
 802a606:	4650      	mov	r0, sl
 802a608:	4659      	mov	r1, fp
 802a60a:	f7d5 fe43 	bl	8000294 <__adddf3>
 802a60e:	4682      	mov	sl, r0
 802a610:	468b      	mov	fp, r1
 802a612:	9b00      	ldr	r3, [sp, #0]
 802a614:	429e      	cmp	r6, r3
 802a616:	dc01      	bgt.n	802a61c <__kernel_rem_pio2+0x4c4>
 802a618:	42ae      	cmp	r6, r5
 802a61a:	dde9      	ble.n	802a5f0 <__kernel_rem_pio2+0x498>
 802a61c:	ab48      	add	r3, sp, #288	@ 0x120
 802a61e:	3c01      	subs	r4, #1
 802a620:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 802a624:	e9c5 ab00 	strd	sl, fp, [r5]
 802a628:	e6fd      	b.n	802a426 <__kernel_rem_pio2+0x2ce>
 802a62a:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 802a62c:	2b02      	cmp	r3, #2
 802a62e:	dc0b      	bgt.n	802a648 <__kernel_rem_pio2+0x4f0>
 802a630:	2b00      	cmp	r3, #0
 802a632:	dc35      	bgt.n	802a6a0 <__kernel_rem_pio2+0x548>
 802a634:	d059      	beq.n	802a6ea <__kernel_rem_pio2+0x592>
 802a636:	9b02      	ldr	r3, [sp, #8]
 802a638:	f003 0007 	and.w	r0, r3, #7
 802a63c:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 802a640:	ecbd 8b02 	vpop	{d8}
 802a644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a648:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 802a64a:	2b03      	cmp	r3, #3
 802a64c:	d1f3      	bne.n	802a636 <__kernel_rem_pio2+0x4de>
 802a64e:	9b05      	ldr	r3, [sp, #20]
 802a650:	46c2      	mov	sl, r8
 802a652:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 802a656:	eb0d 0403 	add.w	r4, sp, r3
 802a65a:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 802a65e:	4625      	mov	r5, r4
 802a660:	f1ba 0f00 	cmp.w	sl, #0
 802a664:	dc69      	bgt.n	802a73a <__kernel_rem_pio2+0x5e2>
 802a666:	4645      	mov	r5, r8
 802a668:	2d01      	cmp	r5, #1
 802a66a:	f300 8087 	bgt.w	802a77c <__kernel_rem_pio2+0x624>
 802a66e:	9c05      	ldr	r4, [sp, #20]
 802a670:	ab48      	add	r3, sp, #288	@ 0x120
 802a672:	2000      	movs	r0, #0
 802a674:	2100      	movs	r1, #0
 802a676:	441c      	add	r4, r3
 802a678:	f1b8 0f01 	cmp.w	r8, #1
 802a67c:	f300 809c 	bgt.w	802a7b8 <__kernel_rem_pio2+0x660>
 802a680:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 802a684:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 802a688:	f1b9 0f00 	cmp.w	r9, #0
 802a68c:	f040 809b 	bne.w	802a7c6 <__kernel_rem_pio2+0x66e>
 802a690:	9b04      	ldr	r3, [sp, #16]
 802a692:	e9c3 5600 	strd	r5, r6, [r3]
 802a696:	e9c3 7802 	strd	r7, r8, [r3, #8]
 802a69a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 802a69e:	e7ca      	b.n	802a636 <__kernel_rem_pio2+0x4de>
 802a6a0:	9d05      	ldr	r5, [sp, #20]
 802a6a2:	ab48      	add	r3, sp, #288	@ 0x120
 802a6a4:	4644      	mov	r4, r8
 802a6a6:	2000      	movs	r0, #0
 802a6a8:	441d      	add	r5, r3
 802a6aa:	2100      	movs	r1, #0
 802a6ac:	2c00      	cmp	r4, #0
 802a6ae:	da35      	bge.n	802a71c <__kernel_rem_pio2+0x5c4>
 802a6b0:	f1b9 0f00 	cmp.w	r9, #0
 802a6b4:	d038      	beq.n	802a728 <__kernel_rem_pio2+0x5d0>
 802a6b6:	4602      	mov	r2, r0
 802a6b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a6bc:	9c04      	ldr	r4, [sp, #16]
 802a6be:	ad4a      	add	r5, sp, #296	@ 0x128
 802a6c0:	e9c4 2300 	strd	r2, r3, [r4]
 802a6c4:	2401      	movs	r4, #1
 802a6c6:	4602      	mov	r2, r0
 802a6c8:	460b      	mov	r3, r1
 802a6ca:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 802a6ce:	f7d5 fddf 	bl	8000290 <__aeabi_dsub>
 802a6d2:	45a0      	cmp	r8, r4
 802a6d4:	da2b      	bge.n	802a72e <__kernel_rem_pio2+0x5d6>
 802a6d6:	f1b9 0f00 	cmp.w	r9, #0
 802a6da:	d002      	beq.n	802a6e2 <__kernel_rem_pio2+0x58a>
 802a6dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a6e0:	4619      	mov	r1, r3
 802a6e2:	9b04      	ldr	r3, [sp, #16]
 802a6e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 802a6e8:	e7a5      	b.n	802a636 <__kernel_rem_pio2+0x4de>
 802a6ea:	9c05      	ldr	r4, [sp, #20]
 802a6ec:	ab48      	add	r3, sp, #288	@ 0x120
 802a6ee:	2000      	movs	r0, #0
 802a6f0:	2100      	movs	r1, #0
 802a6f2:	441c      	add	r4, r3
 802a6f4:	f1b8 0f00 	cmp.w	r8, #0
 802a6f8:	da09      	bge.n	802a70e <__kernel_rem_pio2+0x5b6>
 802a6fa:	f1b9 0f00 	cmp.w	r9, #0
 802a6fe:	d002      	beq.n	802a706 <__kernel_rem_pio2+0x5ae>
 802a700:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a704:	4619      	mov	r1, r3
 802a706:	9b04      	ldr	r3, [sp, #16]
 802a708:	e9c3 0100 	strd	r0, r1, [r3]
 802a70c:	e793      	b.n	802a636 <__kernel_rem_pio2+0x4de>
 802a70e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 802a712:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 802a716:	f7d5 fdbd 	bl	8000294 <__adddf3>
 802a71a:	e7eb      	b.n	802a6f4 <__kernel_rem_pio2+0x59c>
 802a71c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 802a720:	3c01      	subs	r4, #1
 802a722:	f7d5 fdb7 	bl	8000294 <__adddf3>
 802a726:	e7c1      	b.n	802a6ac <__kernel_rem_pio2+0x554>
 802a728:	4602      	mov	r2, r0
 802a72a:	460b      	mov	r3, r1
 802a72c:	e7c6      	b.n	802a6bc <__kernel_rem_pio2+0x564>
 802a72e:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 802a732:	3401      	adds	r4, #1
 802a734:	f7d5 fdae 	bl	8000294 <__adddf3>
 802a738:	e7cb      	b.n	802a6d2 <__kernel_rem_pio2+0x57a>
 802a73a:	ed35 7b02 	vldmdb	r5!, {d7}
 802a73e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 802a742:	ed8d 7b00 	vstr	d7, [sp]
 802a746:	ed95 7b02 	vldr	d7, [r5, #8]
 802a74a:	e9dd 0100 	ldrd	r0, r1, [sp]
 802a74e:	ec53 2b17 	vmov	r2, r3, d7
 802a752:	ed8d 7b06 	vstr	d7, [sp, #24]
 802a756:	f7d5 fd9d 	bl	8000294 <__adddf3>
 802a75a:	4602      	mov	r2, r0
 802a75c:	460b      	mov	r3, r1
 802a75e:	4606      	mov	r6, r0
 802a760:	460f      	mov	r7, r1
 802a762:	e9dd 0100 	ldrd	r0, r1, [sp]
 802a766:	f7d5 fd93 	bl	8000290 <__aeabi_dsub>
 802a76a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 802a76e:	f7d5 fd91 	bl	8000294 <__adddf3>
 802a772:	e9c5 6700 	strd	r6, r7, [r5]
 802a776:	e9c5 0102 	strd	r0, r1, [r5, #8]
 802a77a:	e771      	b.n	802a660 <__kernel_rem_pio2+0x508>
 802a77c:	ed34 7b02 	vldmdb	r4!, {d7}
 802a780:	3d01      	subs	r5, #1
 802a782:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 802a786:	ec51 0b17 	vmov	r0, r1, d7
 802a78a:	4652      	mov	r2, sl
 802a78c:	465b      	mov	r3, fp
 802a78e:	ed8d 7b00 	vstr	d7, [sp]
 802a792:	f7d5 fd7f 	bl	8000294 <__adddf3>
 802a796:	4602      	mov	r2, r0
 802a798:	460b      	mov	r3, r1
 802a79a:	4606      	mov	r6, r0
 802a79c:	460f      	mov	r7, r1
 802a79e:	e9dd 0100 	ldrd	r0, r1, [sp]
 802a7a2:	f7d5 fd75 	bl	8000290 <__aeabi_dsub>
 802a7a6:	4652      	mov	r2, sl
 802a7a8:	465b      	mov	r3, fp
 802a7aa:	f7d5 fd73 	bl	8000294 <__adddf3>
 802a7ae:	e9c4 6700 	strd	r6, r7, [r4]
 802a7b2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 802a7b6:	e757      	b.n	802a668 <__kernel_rem_pio2+0x510>
 802a7b8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 802a7bc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 802a7c0:	f7d5 fd68 	bl	8000294 <__adddf3>
 802a7c4:	e758      	b.n	802a678 <__kernel_rem_pio2+0x520>
 802a7c6:	9b04      	ldr	r3, [sp, #16]
 802a7c8:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 802a7cc:	9a04      	ldr	r2, [sp, #16]
 802a7ce:	601d      	str	r5, [r3, #0]
 802a7d0:	605c      	str	r4, [r3, #4]
 802a7d2:	609f      	str	r7, [r3, #8]
 802a7d4:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 802a7d8:	6110      	str	r0, [r2, #16]
 802a7da:	60d3      	str	r3, [r2, #12]
 802a7dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 802a7e0:	6153      	str	r3, [r2, #20]
 802a7e2:	e728      	b.n	802a636 <__kernel_rem_pio2+0x4de>
 802a7e4:	f3af 8000 	nop.w
	...
 802a7f0:	41700000 	.word	0x41700000
 802a7f4:	3e700000 	.word	0x3e700000

0802a7f8 <__kernel_cos>:
 802a7f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a7fc:	ec57 6b10 	vmov	r6, r7, d0
 802a800:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 802a804:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 802a808:	ed8d 1b00 	vstr	d1, [sp]
 802a80c:	d206      	bcs.n	802a81c <__kernel_cos+0x24>
 802a80e:	4630      	mov	r0, r6
 802a810:	4639      	mov	r1, r7
 802a812:	f7d6 f98f 	bl	8000b34 <__aeabi_d2iz>
 802a816:	2800      	cmp	r0, #0
 802a818:	f000 8088 	beq.w	802a92c <__kernel_cos+0x134>
 802a81c:	4632      	mov	r2, r6
 802a81e:	463b      	mov	r3, r7
 802a820:	4630      	mov	r0, r6
 802a822:	4639      	mov	r1, r7
 802a824:	f7d5 feec 	bl	8000600 <__aeabi_dmul>
 802a828:	4604      	mov	r4, r0
 802a82a:	460d      	mov	r5, r1
 802a82c:	2200      	movs	r2, #0
 802a82e:	4b50      	ldr	r3, [pc, #320]	@ (802a970 <__kernel_cos+0x178>)
 802a830:	f7d5 fee6 	bl	8000600 <__aeabi_dmul>
 802a834:	4682      	mov	sl, r0
 802a836:	468b      	mov	fp, r1
 802a838:	4620      	mov	r0, r4
 802a83a:	4629      	mov	r1, r5
 802a83c:	a33e      	add	r3, pc, #248	@ (adr r3, 802a938 <__kernel_cos+0x140>)
 802a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a842:	f7d5 fedd 	bl	8000600 <__aeabi_dmul>
 802a846:	a33e      	add	r3, pc, #248	@ (adr r3, 802a940 <__kernel_cos+0x148>)
 802a848:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a84c:	f7d5 fd22 	bl	8000294 <__adddf3>
 802a850:	4622      	mov	r2, r4
 802a852:	462b      	mov	r3, r5
 802a854:	f7d5 fed4 	bl	8000600 <__aeabi_dmul>
 802a858:	a33b      	add	r3, pc, #236	@ (adr r3, 802a948 <__kernel_cos+0x150>)
 802a85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a85e:	f7d5 fd17 	bl	8000290 <__aeabi_dsub>
 802a862:	4622      	mov	r2, r4
 802a864:	462b      	mov	r3, r5
 802a866:	f7d5 fecb 	bl	8000600 <__aeabi_dmul>
 802a86a:	a339      	add	r3, pc, #228	@ (adr r3, 802a950 <__kernel_cos+0x158>)
 802a86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a870:	f7d5 fd10 	bl	8000294 <__adddf3>
 802a874:	4622      	mov	r2, r4
 802a876:	462b      	mov	r3, r5
 802a878:	f7d5 fec2 	bl	8000600 <__aeabi_dmul>
 802a87c:	a336      	add	r3, pc, #216	@ (adr r3, 802a958 <__kernel_cos+0x160>)
 802a87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a882:	f7d5 fd05 	bl	8000290 <__aeabi_dsub>
 802a886:	4622      	mov	r2, r4
 802a888:	462b      	mov	r3, r5
 802a88a:	f7d5 feb9 	bl	8000600 <__aeabi_dmul>
 802a88e:	a334      	add	r3, pc, #208	@ (adr r3, 802a960 <__kernel_cos+0x168>)
 802a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a894:	f7d5 fcfe 	bl	8000294 <__adddf3>
 802a898:	4622      	mov	r2, r4
 802a89a:	462b      	mov	r3, r5
 802a89c:	f7d5 feb0 	bl	8000600 <__aeabi_dmul>
 802a8a0:	4622      	mov	r2, r4
 802a8a2:	462b      	mov	r3, r5
 802a8a4:	f7d5 feac 	bl	8000600 <__aeabi_dmul>
 802a8a8:	4604      	mov	r4, r0
 802a8aa:	460d      	mov	r5, r1
 802a8ac:	4630      	mov	r0, r6
 802a8ae:	4639      	mov	r1, r7
 802a8b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 802a8b4:	f7d5 fea4 	bl	8000600 <__aeabi_dmul>
 802a8b8:	460b      	mov	r3, r1
 802a8ba:	4602      	mov	r2, r0
 802a8bc:	4629      	mov	r1, r5
 802a8be:	4620      	mov	r0, r4
 802a8c0:	f7d5 fce6 	bl	8000290 <__aeabi_dsub>
 802a8c4:	4b2b      	ldr	r3, [pc, #172]	@ (802a974 <__kernel_cos+0x17c>)
 802a8c6:	4606      	mov	r6, r0
 802a8c8:	460f      	mov	r7, r1
 802a8ca:	4598      	cmp	r8, r3
 802a8cc:	d810      	bhi.n	802a8f0 <__kernel_cos+0xf8>
 802a8ce:	4602      	mov	r2, r0
 802a8d0:	460b      	mov	r3, r1
 802a8d2:	4650      	mov	r0, sl
 802a8d4:	4659      	mov	r1, fp
 802a8d6:	f7d5 fcdb 	bl	8000290 <__aeabi_dsub>
 802a8da:	4602      	mov	r2, r0
 802a8dc:	460b      	mov	r3, r1
 802a8de:	2000      	movs	r0, #0
 802a8e0:	4925      	ldr	r1, [pc, #148]	@ (802a978 <__kernel_cos+0x180>)
 802a8e2:	f7d5 fcd5 	bl	8000290 <__aeabi_dsub>
 802a8e6:	ec41 0b10 	vmov	d0, r0, r1
 802a8ea:	b003      	add	sp, #12
 802a8ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802a8f0:	4b22      	ldr	r3, [pc, #136]	@ (802a97c <__kernel_cos+0x184>)
 802a8f2:	2400      	movs	r4, #0
 802a8f4:	2000      	movs	r0, #0
 802a8f6:	4920      	ldr	r1, [pc, #128]	@ (802a978 <__kernel_cos+0x180>)
 802a8f8:	4598      	cmp	r8, r3
 802a8fa:	4622      	mov	r2, r4
 802a8fc:	bf94      	ite	ls
 802a8fe:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 802a902:	4d1f      	ldrhi	r5, [pc, #124]	@ (802a980 <__kernel_cos+0x188>)
 802a904:	462b      	mov	r3, r5
 802a906:	f7d5 fcc3 	bl	8000290 <__aeabi_dsub>
 802a90a:	4622      	mov	r2, r4
 802a90c:	4680      	mov	r8, r0
 802a90e:	4689      	mov	r9, r1
 802a910:	462b      	mov	r3, r5
 802a912:	4650      	mov	r0, sl
 802a914:	4659      	mov	r1, fp
 802a916:	f7d5 fcbb 	bl	8000290 <__aeabi_dsub>
 802a91a:	4632      	mov	r2, r6
 802a91c:	463b      	mov	r3, r7
 802a91e:	f7d5 fcb7 	bl	8000290 <__aeabi_dsub>
 802a922:	4602      	mov	r2, r0
 802a924:	460b      	mov	r3, r1
 802a926:	4640      	mov	r0, r8
 802a928:	4649      	mov	r1, r9
 802a92a:	e7da      	b.n	802a8e2 <__kernel_cos+0xea>
 802a92c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 802a968 <__kernel_cos+0x170>
 802a930:	e7db      	b.n	802a8ea <__kernel_cos+0xf2>
 802a932:	bf00      	nop
 802a934:	f3af 8000 	nop.w
 802a938:	be8838d4 	.word	0xbe8838d4
 802a93c:	bda8fae9 	.word	0xbda8fae9
 802a940:	bdb4b1c4 	.word	0xbdb4b1c4
 802a944:	3e21ee9e 	.word	0x3e21ee9e
 802a948:	809c52ad 	.word	0x809c52ad
 802a94c:	3e927e4f 	.word	0x3e927e4f
 802a950:	19cb1590 	.word	0x19cb1590
 802a954:	3efa01a0 	.word	0x3efa01a0
 802a958:	16c15177 	.word	0x16c15177
 802a95c:	3f56c16c 	.word	0x3f56c16c
 802a960:	5555554c 	.word	0x5555554c
 802a964:	3fa55555 	.word	0x3fa55555
 802a968:	00000000 	.word	0x00000000
 802a96c:	3ff00000 	.word	0x3ff00000
 802a970:	3fe00000 	.word	0x3fe00000
 802a974:	3fd33332 	.word	0x3fd33332
 802a978:	3ff00000 	.word	0x3ff00000
 802a97c:	3fe90000 	.word	0x3fe90000
 802a980:	3fd20000 	.word	0x3fd20000
 802a984:	00000000 	.word	0x00000000

0802a988 <__kernel_sin>:
 802a988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802a98c:	ec55 4b10 	vmov	r4, r5, d0
 802a990:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 802a994:	b085      	sub	sp, #20
 802a996:	4680      	mov	r8, r0
 802a998:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 802a99c:	ed8d 1b02 	vstr	d1, [sp, #8]
 802a9a0:	d205      	bcs.n	802a9ae <__kernel_sin+0x26>
 802a9a2:	4620      	mov	r0, r4
 802a9a4:	4629      	mov	r1, r5
 802a9a6:	f7d6 f8c5 	bl	8000b34 <__aeabi_d2iz>
 802a9aa:	2800      	cmp	r0, #0
 802a9ac:	d052      	beq.n	802aa54 <__kernel_sin+0xcc>
 802a9ae:	4622      	mov	r2, r4
 802a9b0:	462b      	mov	r3, r5
 802a9b2:	4620      	mov	r0, r4
 802a9b4:	4629      	mov	r1, r5
 802a9b6:	f7d5 fe23 	bl	8000600 <__aeabi_dmul>
 802a9ba:	4682      	mov	sl, r0
 802a9bc:	468b      	mov	fp, r1
 802a9be:	4602      	mov	r2, r0
 802a9c0:	460b      	mov	r3, r1
 802a9c2:	4620      	mov	r0, r4
 802a9c4:	4629      	mov	r1, r5
 802a9c6:	f7d5 fe1b 	bl	8000600 <__aeabi_dmul>
 802a9ca:	a342      	add	r3, pc, #264	@ (adr r3, 802aad4 <__kernel_sin+0x14c>)
 802a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a9d0:	e9cd 0100 	strd	r0, r1, [sp]
 802a9d4:	4650      	mov	r0, sl
 802a9d6:	4659      	mov	r1, fp
 802a9d8:	f7d5 fe12 	bl	8000600 <__aeabi_dmul>
 802a9dc:	a33f      	add	r3, pc, #252	@ (adr r3, 802aadc <__kernel_sin+0x154>)
 802a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a9e2:	f7d5 fc55 	bl	8000290 <__aeabi_dsub>
 802a9e6:	4652      	mov	r2, sl
 802a9e8:	465b      	mov	r3, fp
 802a9ea:	f7d5 fe09 	bl	8000600 <__aeabi_dmul>
 802a9ee:	a33d      	add	r3, pc, #244	@ (adr r3, 802aae4 <__kernel_sin+0x15c>)
 802a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 802a9f4:	f7d5 fc4e 	bl	8000294 <__adddf3>
 802a9f8:	4652      	mov	r2, sl
 802a9fa:	465b      	mov	r3, fp
 802a9fc:	f7d5 fe00 	bl	8000600 <__aeabi_dmul>
 802aa00:	a33a      	add	r3, pc, #232	@ (adr r3, 802aaec <__kernel_sin+0x164>)
 802aa02:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aa06:	f7d5 fc43 	bl	8000290 <__aeabi_dsub>
 802aa0a:	4652      	mov	r2, sl
 802aa0c:	465b      	mov	r3, fp
 802aa0e:	f7d5 fdf7 	bl	8000600 <__aeabi_dmul>
 802aa12:	a338      	add	r3, pc, #224	@ (adr r3, 802aaf4 <__kernel_sin+0x16c>)
 802aa14:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aa18:	f7d5 fc3c 	bl	8000294 <__adddf3>
 802aa1c:	4606      	mov	r6, r0
 802aa1e:	460f      	mov	r7, r1
 802aa20:	f1b8 0f00 	cmp.w	r8, #0
 802aa24:	d11b      	bne.n	802aa5e <__kernel_sin+0xd6>
 802aa26:	4602      	mov	r2, r0
 802aa28:	460b      	mov	r3, r1
 802aa2a:	4650      	mov	r0, sl
 802aa2c:	4659      	mov	r1, fp
 802aa2e:	f7d5 fde7 	bl	8000600 <__aeabi_dmul>
 802aa32:	a325      	add	r3, pc, #148	@ (adr r3, 802aac8 <__kernel_sin+0x140>)
 802aa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aa38:	f7d5 fc2a 	bl	8000290 <__aeabi_dsub>
 802aa3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 802aa40:	f7d5 fdde 	bl	8000600 <__aeabi_dmul>
 802aa44:	4602      	mov	r2, r0
 802aa46:	460b      	mov	r3, r1
 802aa48:	4620      	mov	r0, r4
 802aa4a:	4629      	mov	r1, r5
 802aa4c:	f7d5 fc22 	bl	8000294 <__adddf3>
 802aa50:	4604      	mov	r4, r0
 802aa52:	460d      	mov	r5, r1
 802aa54:	ec45 4b10 	vmov	d0, r4, r5
 802aa58:	b005      	add	sp, #20
 802aa5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802aa5e:	2200      	movs	r2, #0
 802aa60:	4b1b      	ldr	r3, [pc, #108]	@ (802aad0 <__kernel_sin+0x148>)
 802aa62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802aa66:	f7d5 fdcb 	bl	8000600 <__aeabi_dmul>
 802aa6a:	4680      	mov	r8, r0
 802aa6c:	4689      	mov	r9, r1
 802aa6e:	4632      	mov	r2, r6
 802aa70:	463b      	mov	r3, r7
 802aa72:	e9dd 0100 	ldrd	r0, r1, [sp]
 802aa76:	f7d5 fdc3 	bl	8000600 <__aeabi_dmul>
 802aa7a:	4602      	mov	r2, r0
 802aa7c:	460b      	mov	r3, r1
 802aa7e:	4640      	mov	r0, r8
 802aa80:	4649      	mov	r1, r9
 802aa82:	f7d5 fc05 	bl	8000290 <__aeabi_dsub>
 802aa86:	4652      	mov	r2, sl
 802aa88:	465b      	mov	r3, fp
 802aa8a:	f7d5 fdb9 	bl	8000600 <__aeabi_dmul>
 802aa8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802aa92:	f7d5 fbfd 	bl	8000290 <__aeabi_dsub>
 802aa96:	4606      	mov	r6, r0
 802aa98:	460f      	mov	r7, r1
 802aa9a:	a30b      	add	r3, pc, #44	@ (adr r3, 802aac8 <__kernel_sin+0x140>)
 802aa9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 802aaa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 802aaa4:	f7d5 fdac 	bl	8000600 <__aeabi_dmul>
 802aaa8:	4602      	mov	r2, r0
 802aaaa:	460b      	mov	r3, r1
 802aaac:	4630      	mov	r0, r6
 802aaae:	4639      	mov	r1, r7
 802aab0:	f7d5 fbf0 	bl	8000294 <__adddf3>
 802aab4:	4602      	mov	r2, r0
 802aab6:	460b      	mov	r3, r1
 802aab8:	4620      	mov	r0, r4
 802aaba:	4629      	mov	r1, r5
 802aabc:	f7d5 fbe8 	bl	8000290 <__aeabi_dsub>
 802aac0:	e7c6      	b.n	802aa50 <__kernel_sin+0xc8>
 802aac2:	bf00      	nop
 802aac4:	f3af 8000 	nop.w
 802aac8:	55555549 	.word	0x55555549
 802aacc:	3fc55555 	.word	0x3fc55555
 802aad0:	3fe00000 	.word	0x3fe00000
 802aad4:	5acfd57c 	.word	0x5acfd57c
 802aad8:	3de5d93a 	.word	0x3de5d93a
 802aadc:	8a2b9ceb 	.word	0x8a2b9ceb
 802aae0:	3e5ae5e6 	.word	0x3e5ae5e6
 802aae4:	57b1fe7d 	.word	0x57b1fe7d
 802aae8:	3ec71de3 	.word	0x3ec71de3
 802aaec:	19c161d5 	.word	0x19c161d5
 802aaf0:	3f2a01a0 	.word	0x3f2a01a0
 802aaf4:	1110f8a6 	.word	0x1110f8a6
 802aaf8:	3f811111 	.word	0x3f811111

0802aafc <fabs>:
 802aafc:	ec51 0b10 	vmov	r0, r1, d0
 802ab00:	4602      	mov	r2, r0
 802ab02:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 802ab06:	ec43 2b10 	vmov	d0, r2, r3
 802ab0a:	4770      	bx	lr
 802ab0c:	0000      	movs	r0, r0
	...

0802ab10 <scalbn>:
 802ab10:	b570      	push	{r4, r5, r6, lr}
 802ab12:	ec55 4b10 	vmov	r4, r5, d0
 802ab16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 802ab1a:	4606      	mov	r6, r0
 802ab1c:	462b      	mov	r3, r5
 802ab1e:	b991      	cbnz	r1, 802ab46 <scalbn+0x36>
 802ab20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 802ab24:	4323      	orrs	r3, r4
 802ab26:	d03b      	beq.n	802aba0 <scalbn+0x90>
 802ab28:	4b33      	ldr	r3, [pc, #204]	@ (802abf8 <scalbn+0xe8>)
 802ab2a:	4620      	mov	r0, r4
 802ab2c:	4629      	mov	r1, r5
 802ab2e:	2200      	movs	r2, #0
 802ab30:	f7d5 fd66 	bl	8000600 <__aeabi_dmul>
 802ab34:	4b31      	ldr	r3, [pc, #196]	@ (802abfc <scalbn+0xec>)
 802ab36:	4604      	mov	r4, r0
 802ab38:	460d      	mov	r5, r1
 802ab3a:	429e      	cmp	r6, r3
 802ab3c:	da0f      	bge.n	802ab5e <scalbn+0x4e>
 802ab3e:	a326      	add	r3, pc, #152	@ (adr r3, 802abd8 <scalbn+0xc8>)
 802ab40:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ab44:	e01e      	b.n	802ab84 <scalbn+0x74>
 802ab46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 802ab4a:	4291      	cmp	r1, r2
 802ab4c:	d10b      	bne.n	802ab66 <scalbn+0x56>
 802ab4e:	4622      	mov	r2, r4
 802ab50:	4620      	mov	r0, r4
 802ab52:	4629      	mov	r1, r5
 802ab54:	f7d5 fb9e 	bl	8000294 <__adddf3>
 802ab58:	4604      	mov	r4, r0
 802ab5a:	460d      	mov	r5, r1
 802ab5c:	e020      	b.n	802aba0 <scalbn+0x90>
 802ab5e:	460b      	mov	r3, r1
 802ab60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 802ab64:	3936      	subs	r1, #54	@ 0x36
 802ab66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 802ab6a:	4296      	cmp	r6, r2
 802ab6c:	dd0d      	ble.n	802ab8a <scalbn+0x7a>
 802ab6e:	2d00      	cmp	r5, #0
 802ab70:	a11b      	add	r1, pc, #108	@ (adr r1, 802abe0 <scalbn+0xd0>)
 802ab72:	e9d1 0100 	ldrd	r0, r1, [r1]
 802ab76:	da02      	bge.n	802ab7e <scalbn+0x6e>
 802ab78:	a11b      	add	r1, pc, #108	@ (adr r1, 802abe8 <scalbn+0xd8>)
 802ab7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 802ab7e:	a318      	add	r3, pc, #96	@ (adr r3, 802abe0 <scalbn+0xd0>)
 802ab80:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ab84:	f7d5 fd3c 	bl	8000600 <__aeabi_dmul>
 802ab88:	e7e6      	b.n	802ab58 <scalbn+0x48>
 802ab8a:	1872      	adds	r2, r6, r1
 802ab8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 802ab90:	428a      	cmp	r2, r1
 802ab92:	dcec      	bgt.n	802ab6e <scalbn+0x5e>
 802ab94:	2a00      	cmp	r2, #0
 802ab96:	dd06      	ble.n	802aba6 <scalbn+0x96>
 802ab98:	f36f 531e 	bfc	r3, #20, #11
 802ab9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 802aba0:	ec45 4b10 	vmov	d0, r4, r5
 802aba4:	bd70      	pop	{r4, r5, r6, pc}
 802aba6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 802abaa:	da08      	bge.n	802abbe <scalbn+0xae>
 802abac:	2d00      	cmp	r5, #0
 802abae:	a10a      	add	r1, pc, #40	@ (adr r1, 802abd8 <scalbn+0xc8>)
 802abb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 802abb4:	dac3      	bge.n	802ab3e <scalbn+0x2e>
 802abb6:	a10e      	add	r1, pc, #56	@ (adr r1, 802abf0 <scalbn+0xe0>)
 802abb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 802abbc:	e7bf      	b.n	802ab3e <scalbn+0x2e>
 802abbe:	3236      	adds	r2, #54	@ 0x36
 802abc0:	f36f 531e 	bfc	r3, #20, #11
 802abc4:	4620      	mov	r0, r4
 802abc6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 802abca:	2200      	movs	r2, #0
 802abcc:	4b0c      	ldr	r3, [pc, #48]	@ (802ac00 <scalbn+0xf0>)
 802abce:	4629      	mov	r1, r5
 802abd0:	e7d8      	b.n	802ab84 <scalbn+0x74>
 802abd2:	bf00      	nop
 802abd4:	f3af 8000 	nop.w
 802abd8:	c2f8f359 	.word	0xc2f8f359
 802abdc:	01a56e1f 	.word	0x01a56e1f
 802abe0:	8800759c 	.word	0x8800759c
 802abe4:	7e37e43c 	.word	0x7e37e43c
 802abe8:	8800759c 	.word	0x8800759c
 802abec:	fe37e43c 	.word	0xfe37e43c
 802abf0:	c2f8f359 	.word	0xc2f8f359
 802abf4:	81a56e1f 	.word	0x81a56e1f
 802abf8:	43500000 	.word	0x43500000
 802abfc:	ffff3cb0 	.word	0xffff3cb0
 802ac00:	3c900000 	.word	0x3c900000
 802ac04:	00000000 	.word	0x00000000

0802ac08 <floor>:
 802ac08:	ec51 0b10 	vmov	r0, r1, d0
 802ac0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 802ac10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802ac14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 802ac18:	460c      	mov	r4, r1
 802ac1a:	4605      	mov	r5, r0
 802ac1c:	4680      	mov	r8, r0
 802ac1e:	2e13      	cmp	r6, #19
 802ac20:	dc35      	bgt.n	802ac8e <floor+0x86>
 802ac22:	2e00      	cmp	r6, #0
 802ac24:	da17      	bge.n	802ac56 <floor+0x4e>
 802ac26:	a334      	add	r3, pc, #208	@ (adr r3, 802acf8 <floor+0xf0>)
 802ac28:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ac2c:	f7d5 fb32 	bl	8000294 <__adddf3>
 802ac30:	2200      	movs	r2, #0
 802ac32:	2300      	movs	r3, #0
 802ac34:	f7d5 ff74 	bl	8000b20 <__aeabi_dcmpgt>
 802ac38:	b150      	cbz	r0, 802ac50 <floor+0x48>
 802ac3a:	2c00      	cmp	r4, #0
 802ac3c:	da56      	bge.n	802acec <floor+0xe4>
 802ac3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 802ac42:	432c      	orrs	r4, r5
 802ac44:	2500      	movs	r5, #0
 802ac46:	42ac      	cmp	r4, r5
 802ac48:	4c2d      	ldr	r4, [pc, #180]	@ (802ad00 <floor+0xf8>)
 802ac4a:	bf08      	it	eq
 802ac4c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 802ac50:	4621      	mov	r1, r4
 802ac52:	4628      	mov	r0, r5
 802ac54:	e024      	b.n	802aca0 <floor+0x98>
 802ac56:	4f2b      	ldr	r7, [pc, #172]	@ (802ad04 <floor+0xfc>)
 802ac58:	4137      	asrs	r7, r6
 802ac5a:	ea01 0307 	and.w	r3, r1, r7
 802ac5e:	4303      	orrs	r3, r0
 802ac60:	d01e      	beq.n	802aca0 <floor+0x98>
 802ac62:	a325      	add	r3, pc, #148	@ (adr r3, 802acf8 <floor+0xf0>)
 802ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 802ac68:	f7d5 fb14 	bl	8000294 <__adddf3>
 802ac6c:	2200      	movs	r2, #0
 802ac6e:	2300      	movs	r3, #0
 802ac70:	f7d5 ff56 	bl	8000b20 <__aeabi_dcmpgt>
 802ac74:	2800      	cmp	r0, #0
 802ac76:	d0eb      	beq.n	802ac50 <floor+0x48>
 802ac78:	2c00      	cmp	r4, #0
 802ac7a:	f04f 0500 	mov.w	r5, #0
 802ac7e:	bfbe      	ittt	lt
 802ac80:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 802ac84:	4133      	asrlt	r3, r6
 802ac86:	18e4      	addlt	r4, r4, r3
 802ac88:	ea24 0407 	bic.w	r4, r4, r7
 802ac8c:	e7e0      	b.n	802ac50 <floor+0x48>
 802ac8e:	2e33      	cmp	r6, #51	@ 0x33
 802ac90:	dd0a      	ble.n	802aca8 <floor+0xa0>
 802ac92:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 802ac96:	d103      	bne.n	802aca0 <floor+0x98>
 802ac98:	4602      	mov	r2, r0
 802ac9a:	460b      	mov	r3, r1
 802ac9c:	f7d5 fafa 	bl	8000294 <__adddf3>
 802aca0:	ec41 0b10 	vmov	d0, r0, r1
 802aca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802aca8:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 802acac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 802acb0:	40df      	lsrs	r7, r3
 802acb2:	4207      	tst	r7, r0
 802acb4:	d0f4      	beq.n	802aca0 <floor+0x98>
 802acb6:	a310      	add	r3, pc, #64	@ (adr r3, 802acf8 <floor+0xf0>)
 802acb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 802acbc:	f7d5 faea 	bl	8000294 <__adddf3>
 802acc0:	2200      	movs	r2, #0
 802acc2:	2300      	movs	r3, #0
 802acc4:	f7d5 ff2c 	bl	8000b20 <__aeabi_dcmpgt>
 802acc8:	2800      	cmp	r0, #0
 802acca:	d0c1      	beq.n	802ac50 <floor+0x48>
 802accc:	2c00      	cmp	r4, #0
 802acce:	da0a      	bge.n	802ace6 <floor+0xde>
 802acd0:	2e14      	cmp	r6, #20
 802acd2:	d101      	bne.n	802acd8 <floor+0xd0>
 802acd4:	3401      	adds	r4, #1
 802acd6:	e006      	b.n	802ace6 <floor+0xde>
 802acd8:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 802acdc:	2301      	movs	r3, #1
 802acde:	40b3      	lsls	r3, r6
 802ace0:	441d      	add	r5, r3
 802ace2:	4545      	cmp	r5, r8
 802ace4:	d3f6      	bcc.n	802acd4 <floor+0xcc>
 802ace6:	ea25 0507 	bic.w	r5, r5, r7
 802acea:	e7b1      	b.n	802ac50 <floor+0x48>
 802acec:	2500      	movs	r5, #0
 802acee:	462c      	mov	r4, r5
 802acf0:	e7ae      	b.n	802ac50 <floor+0x48>
 802acf2:	bf00      	nop
 802acf4:	f3af 8000 	nop.w
 802acf8:	8800759c 	.word	0x8800759c
 802acfc:	7e37e43c 	.word	0x7e37e43c
 802ad00:	bff00000 	.word	0xbff00000
 802ad04:	000fffff 	.word	0x000fffff

0802ad08 <_init>:
 802ad08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ad0a:	bf00      	nop
 802ad0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802ad0e:	bc08      	pop	{r3}
 802ad10:	469e      	mov	lr, r3
 802ad12:	4770      	bx	lr

0802ad14 <_fini>:
 802ad14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802ad16:	bf00      	nop
 802ad18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802ad1a:	bc08      	pop	{r3}
 802ad1c:	469e      	mov	lr, r3
 802ad1e:	4770      	bx	lr
