{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608716515718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608716515719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 17:41:55 2020 " "Processing started: Wed Dec 23 17:41:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608716515719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608716515719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_calculator -c matrix_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_calculator -c matrix_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608716515719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1608716515969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrix_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix_calculator-rtl " "Found design unit 1: matrix_calculator-rtl" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516271 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrix_calculator " "Found entity 1: matrix_calculator" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716516271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_controller-rtl " "Found design unit 1: key_controller-rtl" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516273 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_controller " "Found entity 1: key_controller" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716516273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrix_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledmatrix_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledmatrix_controller-rtl " "Found design unit 1: ledmatrix_controller-rtl" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516275 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledmatrix_controller " "Found entity 1: ledmatrix_controller" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716516275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led8_controller-rtl " "Found design unit 1: led8_controller-rtl" {  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516277 ""} { "Info" "ISGN_ENTITY_NAME" "1 led8_controller " "Found entity 1: led8_controller" {  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716516277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716516277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "matrix_calculator " "Elaborating entity \"matrix_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608716516334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_update matrix_calculator.vhd(24) " "Verilog HDL or VHDL warning at matrix_calculator.vhd(24): object \"clk_update\" assigned a value but never read" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608716516335 "|matrix_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_scan matrix_calculator.vhd(127) " "VHDL Process Statement warning at matrix_calculator.vhd(127): signal \"clk_scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516338 "|matrix_calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_scan matrix_calculator.vhd(149) " "VHDL Process Statement warning at matrix_calculator.vhd(149): signal \"clk_scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516339 "|matrix_calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_controller key_controller:controller_key " "Elaborating entity \"key_controller\" for hierarchy \"key_controller:controller_key\"" {  } { { "matrix_calculator.vhd" "controller_key" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716516391 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_clk_feedback key_controller.vhd(28) " "Verilog HDL or VHDL warning at key_controller.vhd(28): object \"key_clk_feedback\" assigned a value but never read" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608716516392 "|matrix_calculator|key_controller:controller_key"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "key_shake_counter_max key_controller.vhd(34) " "VHDL Signal Declaration warning at key_controller.vhd(34): used explicit default value for signal \"key_shake_counter_max\" because signal was never assigned a value" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1608716516392 "|matrix_calculator|key_controller:controller_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_row key_controller.vhd(51) " "VHDL Process Statement warning at key_controller.vhd(51): signal \"key_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516392 "|matrix_calculator|key_controller:controller_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_row key_controller.vhd(53) " "VHDL Process Statement warning at key_controller.vhd(53): signal \"key_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516392 "|matrix_calculator|key_controller:controller_key"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_clk_scan key_controller.vhd(119) " "VHDL Process Statement warning at key_controller.vhd(119): signal \"key_clk_scan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516392 "|matrix_calculator|key_controller:controller_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led8_controller led8_controller:controller_led8 " "Elaborating entity \"led8_controller\" for hierarchy \"led8_controller:controller_led8\"" {  } { { "matrix_calculator.vhd" "controller_led8" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716516394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roll_clk led8_controller.vhd(39) " "Verilog HDL or VHDL warning at led8_controller.vhd(39): object \"roll_clk\" assigned a value but never read" {  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608716516394 "|matrix_calculator|led8_controller:controller_led8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "refresh_clk led8_controller.vhd(65) " "VHDL Process Statement warning at led8_controller.vhd(65): signal \"refresh_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516394 "|matrix_calculator|led8_controller:controller_led8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledmatrix_controller ledmatrix_controller:controller_ledmatrix " "Elaborating entity \"ledmatrix_controller\" for hierarchy \"ledmatrix_controller:controller_ledmatrix\"" {  } { { "matrix_calculator.vhd" "controller_ledmatrix" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716516395 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_vector ledmatrix_controller.vhd(98) " "VHDL Process Statement warning at ledmatrix_controller.vhd(98): signal \"cursor_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516398 "|matrix_calculator|ledmatrix_controller:controller_ledmatrix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_vector ledmatrix_controller.vhd(100) " "VHDL Process Statement warning at ledmatrix_controller.vhd(100): signal \"cursor_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516398 "|matrix_calculator|ledmatrix_controller:controller_ledmatrix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_vector ledmatrix_controller.vhd(103) " "VHDL Process Statement warning at ledmatrix_controller.vhd(103): signal \"cursor_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516398 "|matrix_calculator|ledmatrix_controller:controller_ledmatrix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_vector ledmatrix_controller.vhd(105) " "VHDL Process Statement warning at ledmatrix_controller.vhd(105): signal \"cursor_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516398 "|matrix_calculator|ledmatrix_controller:controller_ledmatrix"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_refresh ledmatrix_controller.vhd(114) " "VHDL Process Statement warning at ledmatrix_controller.vhd(114): signal \"clk_refresh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1608716516398 "|matrix_calculator|ledmatrix_controller:controller_ledmatrix"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "matrix_calculator.vhd" "Div0" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "matrix_calculator.vhd" "Mod0" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "matrix_calculator.vhd" "Div1" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "matrix_calculator.vhd" "Mod1" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "matrix_calculator.vhd" "Div2" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "matrix_calculator.vhd" "Mod2" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "matrix_calculator.vhd" "Div3" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "matrix_calculator.vhd" "Mod3" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "matrix_calculator.vhd" "Mod4" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "matrix_calculator.vhd" "Mult1" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 170 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "matrix_calculator.vhd" "Mult0" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10\"" {  } { { "matrix_calculator.vhd" "Mult10" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "matrix_calculator.vhd" "Mult7" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "matrix_calculator.vhd" "Mult4" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "matrix_calculator.vhd" "Mult9" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "matrix_calculator.vhd" "Mult8" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "matrix_calculator.vhd" "Mult6" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "matrix_calculator.vhd" "Mult5" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "matrix_calculator.vhd" "Mult3" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "matrix_calculator.vhd" "Mult2" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1608716517430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517457 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716517457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_11p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_11p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_11p " "Found entity 1: lpm_divide_11p" {  } { { "db/lpm_divide_11p.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_divide_11p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "E:/VHDL/matrix_calculator/db/abs_divider_5dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_09f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_09f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_09f " "Found entity 1: alt_u_div_09f" {  } { { "db/alt_u_div_09f.tdf" "" { Text "E:/VHDL/matrix_calculator/db/alt_u_div_09f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/VHDL/matrix_calculator/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/VHDL/matrix_calculator/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_av9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_av9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_av9 " "Found entity 1: lpm_abs_av9" {  } { { "db/lpm_abs_av9.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_abs_av9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517688 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716517688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cbm " "Found entity 1: lpm_divide_cbm" {  } { { "db/lpm_divide_cbm.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_divide_cbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/VHDL/matrix_calculator/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v8f " "Found entity 1: alt_u_div_v8f" {  } { { "db/alt_u_div_v8f.tdf" "" { Text "E:/VHDL/matrix_calculator/db/alt_u_div_v8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517838 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716517838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_t0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_t0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_t0p " "Found entity 1: lpm_divide_t0p" {  } { { "db/lpm_divide_t0p.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_divide_t0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "E:/VHDL/matrix_calculator/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_n8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n8f " "Found entity 1: alt_u_div_n8f" {  } { { "db/alt_u_div_n8f.tdf" "" { Text "E:/VHDL/matrix_calculator/db/alt_u_div_n8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_abs_6v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716517961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716517961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716517980 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716517980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jvo " "Found entity 1: lpm_divide_jvo" {  } { { "db/lpm_divide_jvo.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_divide_jvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "E:/VHDL/matrix_calculator/db/abs_divider_nbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "E:/VHDL/matrix_calculator/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_st9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_st9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_st9 " "Found entity 1: lpm_abs_st9" {  } { { "db/lpm_abs_st9.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_abs_st9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518107 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716518107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gvo " "Found entity 1: lpm_divide_gvo" {  } { { "db/lpm_divide_gvo.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_divide_gvo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "E:/VHDL/matrix_calculator/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "E:/VHDL/matrix_calculator/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_pt9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_pt9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_pt9 " "Found entity 1: lpm_abs_pt9" {  } { { "db/lpm_abs_pt9.tdf" "" { Text "E:/VHDL/matrix_calculator/db/lpm_abs_pt9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518254 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716518254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "E:/VHDL/matrix_calculator/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult10 " "Elaborated megafunction instantiation \"lpm_mult:Mult10\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult10 " "Instantiated megafunction \"lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518310 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716518310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jbt " "Found entity 1: mult_jbt" {  } { { "db/mult_jbt.tdf" "" { Text "E:/VHDL/matrix_calculator/db/mult_jbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608716518356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608716518356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608716518369 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608716518369 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "124 " "Ignored 124 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1608716520018 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1608716520018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led8_segment\[0\] VCC " "Pin \"led8_segment\[0\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|led8_segment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[5\] VCC " "Pin \"ledmatrix_column\[5\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[6\] VCC " "Pin \"ledmatrix_column\[6\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[7\] VCC " "Pin \"ledmatrix_column\[7\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[13\] VCC " "Pin \"ledmatrix_column\[13\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[14\] VCC " "Pin \"ledmatrix_column\[14\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledmatrix_column\[15\] VCC " "Pin \"ledmatrix_column\[15\]\" is stuck at VCC" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1608716528551 "|matrix_calculator|ledmatrix_column[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1608716528551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608716528882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608716532397 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608716532978 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608716532978 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11256 " "Implemented 11256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608716533936 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608716533936 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11187 " "Implemented 11187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608716533936 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1608716533936 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608716533936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608716533998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 17:42:13 2020 " "Processing ended: Wed Dec 23 17:42:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608716533998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608716533998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608716533998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608716533998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608716535439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608716535439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 17:42:15 2020 " "Processing started: Wed Dec 23 17:42:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608716535439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608716535439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608716535439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608716535483 ""}
{ "Info" "0" "" "Project  = matrix_calculator" {  } {  } 0 0 "Project  = matrix_calculator" 0 0 "Fitter" 0 0 1608716535484 ""}
{ "Info" "0" "" "Revision = matrix_calculator" {  } {  } 0 0 "Revision = matrix_calculator" 0 0 "Fitter" 0 0 1608716535484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1608716535710 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "matrix_calculator EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"matrix_calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608716535780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608716535814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608716535814 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608716536335 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608716536527 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608716536527 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608716536527 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 23212 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608716536542 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 23214 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608716536542 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 23216 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608716536542 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 23218 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608716536542 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608716536542 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608716536545 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "matrix_calculator.sdc " "Synopsys Design Constraints File file not found: 'matrix_calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608716537966 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608716537966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608716538018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608716538018 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608716538019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 210 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN 210 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608716538454 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 23203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608716538454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter\[5\]  " "Automatically promoted node counter\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608716538454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\]~13 " "Destination node counter\[5\]~13" {  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 22 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 20083 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608716538454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608716538454 ""}  } { { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 22 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608716538454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_controller:controller_key\|counter\[5\]  " "Automatically promoted node key_controller:controller_key\|counter\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608716538454 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_controller:controller_key\|counter\[5\]~9 " "Destination node key_controller:controller_key\|counter\[5\]~9" {  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_controller:controller_key|counter[5]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 19745 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608716538454 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608716538454 ""}  } { { "key_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/key_controller.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_controller:controller_key|counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608716538454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "Automatically promoted node ledmatrix_controller:controller_ledmatrix\|counter\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608716538455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledmatrix_controller:controller_ledmatrix\|counter\[10\]~34 " "Destination node ledmatrix_controller:controller_ledmatrix\|counter\[10\]~34" {  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 48 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledmatrix_controller:controller_ledmatrix|counter[10]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 20047 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608716538455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608716538455 ""}  } { { "ledmatrix_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/ledmatrix_controller.vhd" 48 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledmatrix_controller:controller_ledmatrix|counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608716538455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "led8_controller:controller_led8\|counter\[10\]  " "Automatically promoted node led8_controller:controller_led8\|counter\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608716538455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led8_controller:controller_led8\|counter\[10\]~19 " "Destination node led8_controller:controller_led8\|counter\[10\]~19" {  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 37 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led8_controller:controller_led8|counter[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 19765 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608716538455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608716538455 ""}  } { { "led8_controller.vhd" "" { Text "E:/VHDL/matrix_calculator/led8_controller.vhd" 37 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led8_controller:controller_led8|counter[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608716538455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608716539444 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608716539447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608716539447 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608716539451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608716539454 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608716539457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608716539631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "60 Embedded multiplier block " "Packed 60 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1608716539634 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "60 " "Created 60 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1608716539634 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608716539634 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608716540151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608716541551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608716543814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608716543851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608716562805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608716562805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608716564053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1608716568199 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608716568199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608716578099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1608716578100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608716578100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.33 " "Total time spent on timing analysis during the Fitter is 6.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1608716578271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608716578311 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608716579228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608716579262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608716579984 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608716581197 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone III " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS 210 " "Pin clk uses I/O standard 3.3-V LVCMOS at 210" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1608716582055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_col\[3\] 3.3-V LVCMOS 9 " "Pin key_col\[3\] uses I/O standard 3.3-V LVCMOS at 9" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { key_col[3] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_col\[3\]" } } } } { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_col[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1608716582055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_col\[0\] 3.3-V LVCMOS 4 " "Pin key_col\[0\] uses I/O standard 3.3-V LVCMOS at 4" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { key_col[0] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_col\[0\]" } } } } { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_col[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1608716582055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_col\[1\] 3.3-V LVCMOS 5 " "Pin key_col\[1\] uses I/O standard 3.3-V LVCMOS at 5" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { key_col[1] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_col\[1\]" } } } } { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_col[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1608716582055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key_col\[2\] 3.3-V LVCMOS 6 " "Pin key_col\[2\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { key_col[2] } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key_col\[2\]" } } } } { "matrix_calculator.vhd" "" { Text "E:/VHDL/matrix_calculator/matrix_calculator.vhd" 10 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_col[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/VHDL/matrix_calculator/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1608716582055 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1608716582055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/VHDL/matrix_calculator/output_files/matrix_calculator.fit.smsg " "Generated suppressed messages file E:/VHDL/matrix_calculator/output_files/matrix_calculator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608716582620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5519 " "Peak virtual memory: 5519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608716584140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 17:43:04 2020 " "Processing ended: Wed Dec 23 17:43:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608716584140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608716584140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608716584140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608716584140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608716585551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608716585551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 17:43:05 2020 " "Processing started: Wed Dec 23 17:43:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608716585551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608716585551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608716585551 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608716586513 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608716586547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608716586880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 17:43:06 2020 " "Processing ended: Wed Dec 23 17:43:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608716586880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608716586880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608716586880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608716586880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608716587495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608716588347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608716588347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 17:43:08 2020 " "Processing started: Wed Dec 23 17:43:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608716588347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608716588347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta matrix_calculator -c matrix_calculator " "Command: quartus_sta matrix_calculator -c matrix_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608716588347 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1608716588402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1608716588673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608716588711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608716588711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "matrix_calculator.sdc " "Synopsys Design Constraints File file not found: 'matrix_calculator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1608716589224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1608716589225 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[5\] counter\[5\] " "create_clock -period 1.000 -name counter\[5\] counter\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_controller:controller_key\|counter\[5\] key_controller:controller_key\|counter\[5\] " "create_clock -period 1.000 -name key_controller:controller_key\|counter\[5\] key_controller:controller_key\|counter\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led8_controller:controller_led8\|counter\[10\] led8_controller:controller_led8\|counter\[10\] " "create_clock -period 1.000 -name led8_controller:controller_led8\|counter\[10\] led8_controller:controller_led8\|counter\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ledmatrix_controller:controller_ledmatrix\|counter\[10\] ledmatrix_controller:controller_ledmatrix\|counter\[10\] " "create_clock -period 1.000 -name ledmatrix_controller:controller_ledmatrix\|counter\[10\] ledmatrix_controller:controller_ledmatrix\|counter\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ledmatrix_controller:controller_ledmatrix\|counter\[20\] ledmatrix_controller:controller_ledmatrix\|counter\[20\] " "create_clock -period 1.000 -name ledmatrix_controller:controller_ledmatrix\|counter\[20\] ledmatrix_controller:controller_ledmatrix\|counter\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1608716589367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589368 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1608716589369 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1608716589375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608716589507 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608716589507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -243.467 " "Worst-case setup slack is -243.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -243.467            -858.472 led8_controller:controller_led8\|counter\[10\]  " " -243.467            -858.472 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.090            -885.925 counter\[5\]  " "  -18.090            -885.925 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.615            -117.192 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -6.615            -117.192 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.555            -286.654 key_controller:controller_key\|counter\[5\]  " "   -6.555            -286.654 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.349             -38.421 clk  " "   -2.349             -38.421 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.114               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716589509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.104 " "Worst-case hold slack is -1.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.104              -5.119 clk  " "   -1.104              -5.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 counter\[5\]  " "    0.455               0.000 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 key_controller:controller_key\|counter\[5\]  " "    0.456               0.000 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "    0.468               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.497               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 led8_controller:controller_led8\|counter\[10\]  " "    0.685               0.000 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716589532 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716589535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716589537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -264.481 counter\[5\]  " "   -2.846            -264.481 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -84.759 key_controller:controller_key\|counter\[5\]  " "   -1.487             -84.759 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -38.662 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -1.487             -38.662 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 led8_controller:controller_led8\|counter\[10\]  " "   -1.487             -14.870 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "   -1.487              -1.487 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716589542 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608716600044 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1608716600070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1608716601051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601335 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608716601374 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608716601374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -222.600 " "Worst-case setup slack is -222.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -222.600            -785.076 led8_controller:controller_led8\|counter\[10\]  " " -222.600            -785.076 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.535            -822.542 counter\[5\]  " "  -16.535            -822.542 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.122            -107.571 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -6.122            -107.571 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.983            -262.870 key_controller:controller_key\|counter\[5\]  " "   -5.983            -262.870 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123             -32.351 clk  " "   -2.123             -32.351 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.208               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716601382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.962 " "Worst-case hold slack is -0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962              -4.357 clk  " "   -0.962              -4.357 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 counter\[5\]  " "    0.403               0.000 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 key_controller:controller_key\|counter\[5\]  " "    0.404               0.000 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "    0.418               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.445               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 led8_controller:controller_led8\|counter\[10\]  " "    0.637               0.000 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716601410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716601419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716601427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clk  " "   -3.000             -38.688 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.846            -268.314 counter\[5\]  " "   -2.846            -268.314 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -85.364 key_controller:controller_key\|counter\[5\]  " "   -1.487             -85.364 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -39.034 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -1.487             -39.034 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -14.870 led8_controller:controller_led8\|counter\[10\]  " "   -1.487             -14.870 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "   -1.487              -1.487 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716601435 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608716611969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608716612236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608716612236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -106.535 " "Worst-case setup slack is -106.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -106.535            -371.598 led8_controller:controller_led8\|counter\[10\]  " " -106.535            -371.598 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.373            -321.580 counter\[5\]  " "   -7.373            -321.580 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658            -109.192 key_controller:controller_key\|counter\[5\]  " "   -2.658            -109.192 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212             -35.431 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -2.212             -35.431 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.523              -4.311 clk  " "   -0.523              -4.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.626               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716612247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.570 " "Worst-case hold slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570              -3.186 clk  " "   -0.570              -3.186 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 key_controller:controller_key\|counter\[5\]  " "    0.186               0.000 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 counter\[5\]  " "    0.187               0.000 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "    0.194               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "    0.208               0.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 led8_controller:controller_led8\|counter\[10\]  " "    0.282               0.000 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716612277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716612290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608716612301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.044 clk  " "   -3.000             -34.044 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -123.000 counter\[5\]  " "   -1.000            -123.000 counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -57.000 key_controller:controller_key\|counter\[5\]  " "   -1.000             -57.000 key_controller:controller_key\|counter\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\]  " "   -1.000             -26.000 ledmatrix_controller:controller_ledmatrix\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 led8_controller:controller_led8\|counter\[10\]  " "   -1.000             -10.000 led8_controller:controller_led8\|counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\]  " "   -1.000              -1.000 ledmatrix_controller:controller_ledmatrix\|counter\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608716612312 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608716622907 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608716622907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608716623191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 17:43:43 2020 " "Processing ended: Wed Dec 23 17:43:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608716623191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608716623191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608716623191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608716623191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608716624832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608716624832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 17:43:44 2020 " "Processing started: Wed Dec 23 17:43:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608716624832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608716624832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off matrix_calculator -c matrix_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608716624832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_8_1200mv_85c_slow.vho E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_8_1200mv_85c_slow.vho in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716626882 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_8_1200mv_0c_slow.vho E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_8_1200mv_0c_slow.vho in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716628025 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_min_1200mv_0c_fast.vho E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_min_1200mv_0c_fast.vho in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716629163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator.vho E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator.vho in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716630302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_8_1200mv_85c_vhd_slow.sdo E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_8_1200mv_85c_vhd_slow.sdo in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716631442 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_8_1200mv_0c_vhd_slow.sdo E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_8_1200mv_0c_vhd_slow.sdo in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716632603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_min_1200mv_0c_vhd_fast.sdo E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_min_1200mv_0c_vhd_fast.sdo in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716633740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix_calculator_vhd.sdo E:/VHDL/matrix_calculator/simulation/modelsim/ simulation " "Generated file matrix_calculator_vhd.sdo in folder \"E:/VHDL/matrix_calculator/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608716634879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608716635021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 17:43:55 2020 " "Processing ended: Wed Dec 23 17:43:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608716635021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608716635021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608716635021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608716635021 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus II Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608716635669 ""}
