// Seed: 3021601993
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wand id_2,
    output logic id_3,
    output logic id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7
);
  logic id_9;
  ;
  initial begin : LABEL_0
    id_4 = 1'b0;
    id_3 = 1'd0;
  end
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire _id_5;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  assign modCall_1.id_1 = 0;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 'h0 : id_5] id_8;
endmodule
