
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pwunconv_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a48 <.init>:
  401a48:	stp	x29, x30, [sp, #-16]!
  401a4c:	mov	x29, sp
  401a50:	bl	402030 <ferror@plt+0x60>
  401a54:	ldp	x29, x30, [sp], #16
  401a58:	ret

Disassembly of section .plt:

0000000000401a60 <strtoul@plt-0x20>:
  401a60:	stp	x16, x30, [sp, #-16]!
  401a64:	adrp	x16, 419000 <ferror@plt+0x17030>
  401a68:	ldr	x17, [x16, #4088]
  401a6c:	add	x16, x16, #0xff8
  401a70:	br	x17
  401a74:	nop
  401a78:	nop
  401a7c:	nop

0000000000401a80 <strtoul@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401a84:	ldr	x17, [x16]
  401a88:	add	x16, x16, #0x0
  401a8c:	br	x17

0000000000401a90 <strlen@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401a94:	ldr	x17, [x16, #8]
  401a98:	add	x16, x16, #0x8
  401a9c:	br	x17

0000000000401aa0 <fputs@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401aa4:	ldr	x17, [x16, #16]
  401aa8:	add	x16, x16, #0x10
  401aac:	br	x17

0000000000401ab0 <syslog@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ab4:	ldr	x17, [x16, #24]
  401ab8:	add	x16, x16, #0x18
  401abc:	br	x17

0000000000401ac0 <putpwent@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ac4:	ldr	x17, [x16, #32]
  401ac8:	add	x16, x16, #0x20
  401acc:	br	x17

0000000000401ad0 <exit@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ad4:	ldr	x17, [x16, #40]
  401ad8:	add	x16, x16, #0x28
  401adc:	br	x17

0000000000401ae0 <perror@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ae4:	ldr	x17, [x16, #48]
  401ae8:	add	x16, x16, #0x30
  401aec:	br	x17

0000000000401af0 <ulckpwdf@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401af4:	ldr	x17, [x16, #56]
  401af8:	add	x16, x16, #0x38
  401afc:	br	x17

0000000000401b00 <strtoll@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b04:	ldr	x17, [x16, #64]
  401b08:	add	x16, x16, #0x40
  401b0c:	br	x17

0000000000401b10 <geteuid@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b14:	ldr	x17, [x16, #72]
  401b18:	add	x16, x16, #0x48
  401b1c:	br	x17

0000000000401b20 <getuid@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b24:	ldr	x17, [x16, #80]
  401b28:	add	x16, x16, #0x50
  401b2c:	br	x17

0000000000401b30 <putc@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b34:	ldr	x17, [x16, #88]
  401b38:	add	x16, x16, #0x58
  401b3c:	br	x17

0000000000401b40 <fputc@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b44:	ldr	x17, [x16, #96]
  401b48:	add	x16, x16, #0x60
  401b4c:	br	x17

0000000000401b50 <qsort@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b54:	ldr	x17, [x16, #104]
  401b58:	add	x16, x16, #0x68
  401b5c:	br	x17

0000000000401b60 <kill@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b64:	ldr	x17, [x16, #112]
  401b68:	add	x16, x16, #0x70
  401b6c:	br	x17

0000000000401b70 <fork@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b74:	ldr	x17, [x16, #120]
  401b78:	add	x16, x16, #0x78
  401b7c:	br	x17

0000000000401b80 <snprintf@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b84:	ldr	x17, [x16, #128]
  401b88:	add	x16, x16, #0x80
  401b8c:	br	x17

0000000000401b90 <fileno@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401b94:	ldr	x17, [x16, #136]
  401b98:	add	x16, x16, #0x88
  401b9c:	br	x17

0000000000401ba0 <fclose@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ba4:	ldr	x17, [x16, #144]
  401ba8:	add	x16, x16, #0x90
  401bac:	br	x17

0000000000401bb0 <fsync@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401bb4:	ldr	x17, [x16, #152]
  401bb8:	add	x16, x16, #0x98
  401bbc:	br	x17

0000000000401bc0 <getpid@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401bc4:	ldr	x17, [x16, #160]
  401bc8:	add	x16, x16, #0xa0
  401bcc:	br	x17

0000000000401bd0 <fopen@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401bd4:	ldr	x17, [x16, #168]
  401bd8:	add	x16, x16, #0xa8
  401bdc:	br	x17

0000000000401be0 <malloc@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401be4:	ldr	x17, [x16, #176]
  401be8:	add	x16, x16, #0xb0
  401bec:	br	x17

0000000000401bf0 <open@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401bf4:	ldr	x17, [x16, #184]
  401bf8:	add	x16, x16, #0xb8
  401bfc:	br	x17

0000000000401c00 <bindtextdomain@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c04:	ldr	x17, [x16, #192]
  401c08:	add	x16, x16, #0xc0
  401c0c:	br	x17

0000000000401c10 <__libc_start_main@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c14:	ldr	x17, [x16, #200]
  401c18:	add	x16, x16, #0xc8
  401c1c:	br	x17

0000000000401c20 <memset@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c24:	ldr	x17, [x16, #208]
  401c28:	add	x16, x16, #0xd0
  401c2c:	br	x17

0000000000401c30 <fdopen@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c34:	ldr	x17, [x16, #216]
  401c38:	add	x16, x16, #0xd8
  401c3c:	br	x17

0000000000401c40 <sleep@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c44:	ldr	x17, [x16, #224]
  401c48:	add	x16, x16, #0xe0
  401c4c:	br	x17

0000000000401c50 <fchmod@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c54:	ldr	x17, [x16, #232]
  401c58:	add	x16, x16, #0xe8
  401c5c:	br	x17

0000000000401c60 <strcasecmp@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c64:	ldr	x17, [x16, #240]
  401c68:	add	x16, x16, #0xf0
  401c6c:	br	x17

0000000000401c70 <realloc@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c74:	ldr	x17, [x16, #248]
  401c78:	add	x16, x16, #0xf8
  401c7c:	br	x17

0000000000401c80 <putspent@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c84:	ldr	x17, [x16, #256]
  401c88:	add	x16, x16, #0x100
  401c8c:	br	x17

0000000000401c90 <getc@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401c94:	ldr	x17, [x16, #264]
  401c98:	add	x16, x16, #0x108
  401c9c:	br	x17

0000000000401ca0 <lckpwdf@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ca4:	ldr	x17, [x16, #272]
  401ca8:	add	x16, x16, #0x110
  401cac:	br	x17

0000000000401cb0 <strdup@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401cb4:	ldr	x17, [x16, #280]
  401cb8:	add	x16, x16, #0x118
  401cbc:	br	x17

0000000000401cc0 <strerror@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401cc4:	ldr	x17, [x16, #288]
  401cc8:	add	x16, x16, #0x120
  401ccc:	br	x17

0000000000401cd0 <close@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401cd4:	ldr	x17, [x16, #296]
  401cd8:	add	x16, x16, #0x128
  401cdc:	br	x17

0000000000401ce0 <strrchr@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ce4:	ldr	x17, [x16, #304]
  401ce8:	add	x16, x16, #0x130
  401cec:	br	x17

0000000000401cf0 <__gmon_start__@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401cf4:	ldr	x17, [x16, #312]
  401cf8:	add	x16, x16, #0x138
  401cfc:	br	x17

0000000000401d00 <write@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d04:	ldr	x17, [x16, #320]
  401d08:	add	x16, x16, #0x140
  401d0c:	br	x17

0000000000401d10 <fseek@plt>:
  401d10:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d14:	ldr	x17, [x16, #328]
  401d18:	add	x16, x16, #0x148
  401d1c:	br	x17

0000000000401d20 <abort@plt>:
  401d20:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d24:	ldr	x17, [x16, #336]
  401d28:	add	x16, x16, #0x150
  401d2c:	br	x17

0000000000401d30 <openlog@plt>:
  401d30:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d34:	ldr	x17, [x16, #344]
  401d38:	add	x16, x16, #0x158
  401d3c:	br	x17

0000000000401d40 <access@plt>:
  401d40:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d44:	ldr	x17, [x16, #352]
  401d48:	add	x16, x16, #0x160
  401d4c:	br	x17

0000000000401d50 <feof@plt>:
  401d50:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d54:	ldr	x17, [x16, #360]
  401d58:	add	x16, x16, #0x168
  401d5c:	br	x17

0000000000401d60 <textdomain@plt>:
  401d60:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d64:	ldr	x17, [x16, #368]
  401d68:	add	x16, x16, #0x170
  401d6c:	br	x17

0000000000401d70 <getopt_long@plt>:
  401d70:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d74:	ldr	x17, [x16, #376]
  401d78:	add	x16, x16, #0x178
  401d7c:	br	x17

0000000000401d80 <strcmp@plt>:
  401d80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d84:	ldr	x17, [x16, #384]
  401d88:	add	x16, x16, #0x180
  401d8c:	br	x17

0000000000401d90 <__ctype_b_loc@plt>:
  401d90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401d94:	ldr	x17, [x16, #392]
  401d98:	add	x16, x16, #0x188
  401d9c:	br	x17

0000000000401da0 <strtol@plt>:
  401da0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401da4:	ldr	x17, [x16, #400]
  401da8:	add	x16, x16, #0x190
  401dac:	br	x17

0000000000401db0 <setreuid@plt>:
  401db0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401db4:	ldr	x17, [x16, #408]
  401db8:	add	x16, x16, #0x198
  401dbc:	br	x17

0000000000401dc0 <chdir@plt>:
  401dc0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401dc4:	ldr	x17, [x16, #416]
  401dc8:	add	x16, x16, #0x1a0
  401dcc:	br	x17

0000000000401dd0 <free@plt>:
  401dd0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401dd4:	ldr	x17, [x16, #424]
  401dd8:	add	x16, x16, #0x1a8
  401ddc:	br	x17

0000000000401de0 <getgid@plt>:
  401de0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401de4:	ldr	x17, [x16, #432]
  401de8:	add	x16, x16, #0x1b0
  401dec:	br	x17

0000000000401df0 <setregid@plt>:
  401df0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401df4:	ldr	x17, [x16, #440]
  401df8:	add	x16, x16, #0x1b8
  401dfc:	br	x17

0000000000401e00 <strspn@plt>:
  401e00:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e04:	ldr	x17, [x16, #448]
  401e08:	add	x16, x16, #0x1c0
  401e0c:	br	x17

0000000000401e10 <strchr@plt>:
  401e10:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e14:	ldr	x17, [x16, #456]
  401e18:	add	x16, x16, #0x1c8
  401e1c:	br	x17

0000000000401e20 <execve@plt>:
  401e20:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e24:	ldr	x17, [x16, #464]
  401e28:	add	x16, x16, #0x1d0
  401e2c:	br	x17

0000000000401e30 <rename@plt>:
  401e30:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e34:	ldr	x17, [x16, #472]
  401e38:	add	x16, x16, #0x1d8
  401e3c:	br	x17

0000000000401e40 <utime@plt>:
  401e40:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e44:	ldr	x17, [x16, #480]
  401e48:	add	x16, x16, #0x1e0
  401e4c:	br	x17

0000000000401e50 <sgetspent@plt>:
  401e50:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e54:	ldr	x17, [x16, #488]
  401e58:	add	x16, x16, #0x1e8
  401e5c:	br	x17

0000000000401e60 <fcntl@plt>:
  401e60:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e64:	ldr	x17, [x16, #496]
  401e68:	add	x16, x16, #0x1f0
  401e6c:	br	x17

0000000000401e70 <fflush@plt>:
  401e70:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e74:	ldr	x17, [x16, #504]
  401e78:	add	x16, x16, #0x1f8
  401e7c:	br	x17

0000000000401e80 <strcpy@plt>:
  401e80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e84:	ldr	x17, [x16, #512]
  401e88:	add	x16, x16, #0x200
  401e8c:	br	x17

0000000000401e90 <chroot@plt>:
  401e90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401e94:	ldr	x17, [x16, #520]
  401e98:	add	x16, x16, #0x208
  401e9c:	br	x17

0000000000401ea0 <__lxstat@plt>:
  401ea0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ea4:	ldr	x17, [x16, #528]
  401ea8:	add	x16, x16, #0x210
  401eac:	br	x17

0000000000401eb0 <read@plt>:
  401eb0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401eb4:	ldr	x17, [x16, #536]
  401eb8:	add	x16, x16, #0x218
  401ebc:	br	x17

0000000000401ec0 <__fxstat@plt>:
  401ec0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ec4:	ldr	x17, [x16, #544]
  401ec8:	add	x16, x16, #0x220
  401ecc:	br	x17

0000000000401ed0 <link@plt>:
  401ed0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ed4:	ldr	x17, [x16, #552]
  401ed8:	add	x16, x16, #0x228
  401edc:	br	x17

0000000000401ee0 <realpath@plt>:
  401ee0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ee4:	ldr	x17, [x16, #560]
  401ee8:	add	x16, x16, #0x230
  401eec:	br	x17

0000000000401ef0 <strncpy@plt>:
  401ef0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401ef4:	ldr	x17, [x16, #568]
  401ef8:	add	x16, x16, #0x238
  401efc:	br	x17

0000000000401f00 <umask@plt>:
  401f00:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f04:	ldr	x17, [x16, #576]
  401f08:	add	x16, x16, #0x240
  401f0c:	br	x17

0000000000401f10 <strcspn@plt>:
  401f10:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f14:	ldr	x17, [x16, #584]
  401f18:	add	x16, x16, #0x248
  401f1c:	br	x17

0000000000401f20 <printf@plt>:
  401f20:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f24:	ldr	x17, [x16, #592]
  401f28:	add	x16, x16, #0x250
  401f2c:	br	x17

0000000000401f30 <__assert_fail@plt>:
  401f30:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f34:	ldr	x17, [x16, #600]
  401f38:	add	x16, x16, #0x258
  401f3c:	br	x17

0000000000401f40 <__errno_location@plt>:
  401f40:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f44:	ldr	x17, [x16, #608]
  401f48:	add	x16, x16, #0x260
  401f4c:	br	x17

0000000000401f50 <__xstat@plt>:
  401f50:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f54:	ldr	x17, [x16, #616]
  401f58:	add	x16, x16, #0x268
  401f5c:	br	x17

0000000000401f60 <waitpid@plt>:
  401f60:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f64:	ldr	x17, [x16, #624]
  401f68:	add	x16, x16, #0x270
  401f6c:	br	x17

0000000000401f70 <unlink@plt>:
  401f70:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f74:	ldr	x17, [x16, #632]
  401f78:	add	x16, x16, #0x278
  401f7c:	br	x17

0000000000401f80 <gettext@plt>:
  401f80:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f84:	ldr	x17, [x16, #640]
  401f88:	add	x16, x16, #0x280
  401f8c:	br	x17

0000000000401f90 <fchown@plt>:
  401f90:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401f94:	ldr	x17, [x16, #648]
  401f98:	add	x16, x16, #0x288
  401f9c:	br	x17

0000000000401fa0 <fprintf@plt>:
  401fa0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401fa4:	ldr	x17, [x16, #656]
  401fa8:	add	x16, x16, #0x290
  401fac:	br	x17

0000000000401fb0 <fgets@plt>:
  401fb0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401fb4:	ldr	x17, [x16, #664]
  401fb8:	add	x16, x16, #0x298
  401fbc:	br	x17

0000000000401fc0 <setlocale@plt>:
  401fc0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401fc4:	ldr	x17, [x16, #672]
  401fc8:	add	x16, x16, #0x2a0
  401fcc:	br	x17

0000000000401fd0 <ferror@plt>:
  401fd0:	adrp	x16, 41a000 <ferror@plt+0x18030>
  401fd4:	ldr	x17, [x16, #680]
  401fd8:	add	x16, x16, #0x2a8
  401fdc:	br	x17

Disassembly of section .text:

0000000000401fe0 <.text>:
  401fe0:	mov	x29, #0x0                   	// #0
  401fe4:	mov	x30, #0x0                   	// #0
  401fe8:	mov	x5, x0
  401fec:	ldr	x1, [sp]
  401ff0:	add	x2, sp, #0x8
  401ff4:	mov	x6, sp
  401ff8:	movz	x0, #0x0, lsl #48
  401ffc:	movk	x0, #0x0, lsl #32
  402000:	movk	x0, #0x40, lsl #16
  402004:	movk	x0, #0x2400
  402008:	movz	x3, #0x0, lsl #48
  40200c:	movk	x3, #0x0, lsl #32
  402010:	movk	x3, #0x40, lsl #16
  402014:	movk	x3, #0x7720
  402018:	movz	x4, #0x0, lsl #48
  40201c:	movk	x4, #0x0, lsl #32
  402020:	movk	x4, #0x40, lsl #16
  402024:	movk	x4, #0x77a0
  402028:	bl	401c10 <__libc_start_main@plt>
  40202c:	bl	401d20 <abort@plt>
  402030:	adrp	x0, 419000 <ferror@plt+0x17030>
  402034:	ldr	x0, [x0, #4064]
  402038:	cbz	x0, 402040 <ferror@plt+0x70>
  40203c:	b	401cf0 <__gmon_start__@plt>
  402040:	ret
  402044:	nop
  402048:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40204c:	add	x0, x0, #0x108
  402050:	adrp	x1, 41b000 <ferror@plt+0x19030>
  402054:	add	x1, x1, #0x108
  402058:	cmp	x1, x0
  40205c:	b.eq	402074 <ferror@plt+0xa4>  // b.none
  402060:	adrp	x1, 407000 <ferror@plt+0x5030>
  402064:	ldr	x1, [x1, #2032]
  402068:	cbz	x1, 402074 <ferror@plt+0xa4>
  40206c:	mov	x16, x1
  402070:	br	x16
  402074:	ret
  402078:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40207c:	add	x0, x0, #0x108
  402080:	adrp	x1, 41b000 <ferror@plt+0x19030>
  402084:	add	x1, x1, #0x108
  402088:	sub	x1, x1, x0
  40208c:	lsr	x2, x1, #63
  402090:	add	x1, x2, x1, asr #3
  402094:	cmp	xzr, x1, asr #1
  402098:	asr	x1, x1, #1
  40209c:	b.eq	4020b4 <ferror@plt+0xe4>  // b.none
  4020a0:	adrp	x2, 407000 <ferror@plt+0x5030>
  4020a4:	ldr	x2, [x2, #2040]
  4020a8:	cbz	x2, 4020b4 <ferror@plt+0xe4>
  4020ac:	mov	x16, x2
  4020b0:	br	x16
  4020b4:	ret
  4020b8:	stp	x29, x30, [sp, #-32]!
  4020bc:	mov	x29, sp
  4020c0:	str	x19, [sp, #16]
  4020c4:	adrp	x19, 41b000 <ferror@plt+0x19030>
  4020c8:	ldrb	w0, [x19, #304]
  4020cc:	cbnz	w0, 4020dc <ferror@plt+0x10c>
  4020d0:	bl	402048 <ferror@plt+0x78>
  4020d4:	mov	w0, #0x1                   	// #1
  4020d8:	strb	w0, [x19, #304]
  4020dc:	ldr	x19, [sp, #16]
  4020e0:	ldp	x29, x30, [sp], #32
  4020e4:	ret
  4020e8:	b	402078 <ferror@plt+0xa8>
  4020ec:	stp	x29, x30, [sp, #-96]!
  4020f0:	mov	x29, sp
  4020f4:	stp	x19, x20, [sp, #16]
  4020f8:	str	x21, [sp, #32]
  4020fc:	str	w0, [sp, #60]
  402100:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402104:	add	x0, x0, #0x131
  402108:	ldrb	w0, [x0]
  40210c:	cmp	w0, #0x0
  402110:	b.eq	4021e0 <ferror@plt+0x210>  // b.none
  402114:	bl	403d94 <ferror@plt+0x1dc4>
  402118:	cmp	w0, #0x0
  40211c:	b.ne	4021e0 <ferror@plt+0x210>  // b.any
  402120:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402124:	add	x0, x0, #0x108
  402128:	ldr	x19, [x0]
  40212c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402130:	add	x0, x0, #0x800
  402134:	bl	401f80 <gettext@plt>
  402138:	mov	x21, x0
  40213c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402140:	add	x0, x0, #0x588
  402144:	ldr	x20, [x0]
  402148:	bl	403c30 <ferror@plt+0x1c60>
  40214c:	mov	x3, x0
  402150:	mov	x2, x20
  402154:	mov	x1, x21
  402158:	mov	x0, x19
  40215c:	bl	401fa0 <fprintf@plt>
  402160:	mov	x1, #0x0                   	// #0
  402164:	mov	w0, #0x6                   	// #6
  402168:	bl	401fc0 <setlocale@plt>
  40216c:	str	x0, [sp, #72]
  402170:	str	xzr, [sp, #88]
  402174:	ldr	x0, [sp, #72]
  402178:	cmp	x0, #0x0
  40217c:	b.eq	40218c <ferror@plt+0x1bc>  // b.none
  402180:	ldr	x0, [sp, #72]
  402184:	bl	401cb0 <strdup@plt>
  402188:	str	x0, [sp, #88]
  40218c:	ldr	x0, [sp, #88]
  402190:	cmp	x0, #0x0
  402194:	b.eq	4021a8 <ferror@plt+0x1d8>  // b.none
  402198:	adrp	x0, 407000 <ferror@plt+0x5030>
  40219c:	add	x1, x0, #0x820
  4021a0:	mov	w0, #0x6                   	// #6
  4021a4:	bl	401fc0 <setlocale@plt>
  4021a8:	bl	403c30 <ferror@plt+0x1c60>
  4021ac:	mov	x2, x0
  4021b0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4021b4:	add	x1, x0, #0x828
  4021b8:	mov	w0, #0x3                   	// #3
  4021bc:	bl	401ab0 <syslog@plt>
  4021c0:	ldr	x0, [sp, #88]
  4021c4:	cmp	x0, #0x0
  4021c8:	b.eq	4021e0 <ferror@plt+0x210>  // b.none
  4021cc:	ldr	x1, [sp, #88]
  4021d0:	mov	w0, #0x6                   	// #6
  4021d4:	bl	401fc0 <setlocale@plt>
  4021d8:	ldr	x0, [sp, #88]
  4021dc:	bl	401dd0 <free@plt>
  4021e0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4021e4:	add	x0, x0, #0x132
  4021e8:	ldrb	w0, [x0]
  4021ec:	cmp	w0, #0x0
  4021f0:	b.eq	4022c0 <ferror@plt+0x2f0>  // b.none
  4021f4:	bl	403618 <ferror@plt+0x1648>
  4021f8:	cmp	w0, #0x0
  4021fc:	b.ne	4022c0 <ferror@plt+0x2f0>  // b.any
  402200:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402204:	add	x0, x0, #0x108
  402208:	ldr	x19, [x0]
  40220c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402210:	add	x0, x0, #0x800
  402214:	bl	401f80 <gettext@plt>
  402218:	mov	x21, x0
  40221c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402220:	add	x0, x0, #0x588
  402224:	ldr	x20, [x0]
  402228:	bl	4034c4 <ferror@plt+0x14f4>
  40222c:	mov	x3, x0
  402230:	mov	x2, x20
  402234:	mov	x1, x21
  402238:	mov	x0, x19
  40223c:	bl	401fa0 <fprintf@plt>
  402240:	mov	x1, #0x0                   	// #0
  402244:	mov	w0, #0x6                   	// #6
  402248:	bl	401fc0 <setlocale@plt>
  40224c:	str	x0, [sp, #64]
  402250:	str	xzr, [sp, #80]
  402254:	ldr	x0, [sp, #64]
  402258:	cmp	x0, #0x0
  40225c:	b.eq	40226c <ferror@plt+0x29c>  // b.none
  402260:	ldr	x0, [sp, #64]
  402264:	bl	401cb0 <strdup@plt>
  402268:	str	x0, [sp, #80]
  40226c:	ldr	x0, [sp, #80]
  402270:	cmp	x0, #0x0
  402274:	b.eq	402288 <ferror@plt+0x2b8>  // b.none
  402278:	adrp	x0, 407000 <ferror@plt+0x5030>
  40227c:	add	x1, x0, #0x820
  402280:	mov	w0, #0x6                   	// #6
  402284:	bl	401fc0 <setlocale@plt>
  402288:	bl	4034c4 <ferror@plt+0x14f4>
  40228c:	mov	x2, x0
  402290:	adrp	x0, 407000 <ferror@plt+0x5030>
  402294:	add	x1, x0, #0x828
  402298:	mov	w0, #0x3                   	// #3
  40229c:	bl	401ab0 <syslog@plt>
  4022a0:	ldr	x0, [sp, #80]
  4022a4:	cmp	x0, #0x0
  4022a8:	b.eq	4022c0 <ferror@plt+0x2f0>  // b.none
  4022ac:	ldr	x1, [sp, #80]
  4022b0:	mov	w0, #0x6                   	// #6
  4022b4:	bl	401fc0 <setlocale@plt>
  4022b8:	ldr	x0, [sp, #80]
  4022bc:	bl	401dd0 <free@plt>
  4022c0:	ldr	w0, [sp, #60]
  4022c4:	bl	401ad0 <exit@plt>
  4022c8:	stp	x29, x30, [sp, #-48]!
  4022cc:	mov	x29, sp
  4022d0:	str	w0, [sp, #28]
  4022d4:	ldr	w0, [sp, #28]
  4022d8:	cmp	w0, #0x0
  4022dc:	b.eq	4022f0 <ferror@plt+0x320>  // b.none
  4022e0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4022e4:	add	x0, x0, #0x108
  4022e8:	ldr	x0, [x0]
  4022ec:	b	4022fc <ferror@plt+0x32c>
  4022f0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4022f4:	add	x0, x0, #0x118
  4022f8:	ldr	x0, [x0]
  4022fc:	str	x0, [sp, #40]
  402300:	adrp	x0, 407000 <ferror@plt+0x5030>
  402304:	add	x0, x0, #0x840
  402308:	bl	401f80 <gettext@plt>
  40230c:	mov	x1, x0
  402310:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402314:	add	x0, x0, #0x588
  402318:	ldr	x0, [x0]
  40231c:	mov	x2, x0
  402320:	ldr	x0, [sp, #40]
  402324:	bl	401fa0 <fprintf@plt>
  402328:	adrp	x0, 407000 <ferror@plt+0x5030>
  40232c:	add	x0, x0, #0x860
  402330:	bl	401f80 <gettext@plt>
  402334:	ldr	x1, [sp, #40]
  402338:	bl	401aa0 <fputs@plt>
  40233c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402340:	add	x0, x0, #0x8a8
  402344:	bl	401f80 <gettext@plt>
  402348:	ldr	x1, [sp, #40]
  40234c:	bl	401aa0 <fputs@plt>
  402350:	ldr	x1, [sp, #40]
  402354:	mov	w0, #0xa                   	// #10
  402358:	bl	401b40 <fputc@plt>
  40235c:	ldr	w0, [sp, #28]
  402360:	bl	401ad0 <exit@plt>
  402364:	stp	x29, x30, [sp, #-48]!
  402368:	mov	x29, sp
  40236c:	str	w0, [sp, #28]
  402370:	str	x1, [sp, #16]
  402374:	b	4023a4 <ferror@plt+0x3d4>
  402378:	ldr	w0, [sp, #44]
  40237c:	cmp	w0, #0x52
  402380:	b.eq	4023a4 <ferror@plt+0x3d4>  // b.none
  402384:	ldr	w0, [sp, #44]
  402388:	cmp	w0, #0x68
  40238c:	b.ne	40239c <ferror@plt+0x3cc>  // b.any
  402390:	mov	w0, #0x0                   	// #0
  402394:	bl	4022c8 <ferror@plt+0x2f8>
  402398:	b	4023a4 <ferror@plt+0x3d4>
  40239c:	mov	w0, #0x2                   	// #2
  4023a0:	bl	4022c8 <ferror@plt+0x2f8>
  4023a4:	mov	x4, #0x0                   	// #0
  4023a8:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4023ac:	add	x3, x0, #0x2c0
  4023b0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4023b4:	add	x2, x0, #0x8e8
  4023b8:	ldr	x1, [sp, #16]
  4023bc:	ldr	w0, [sp, #28]
  4023c0:	bl	401d70 <getopt_long@plt>
  4023c4:	str	w0, [sp, #44]
  4023c8:	ldr	w0, [sp, #44]
  4023cc:	cmn	w0, #0x1
  4023d0:	b.ne	402378 <ferror@plt+0x3a8>  // b.any
  4023d4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4023d8:	add	x0, x0, #0x110
  4023dc:	ldr	w0, [x0]
  4023e0:	ldr	w1, [sp, #28]
  4023e4:	cmp	w1, w0
  4023e8:	b.eq	4023f4 <ferror@plt+0x424>  // b.none
  4023ec:	mov	w0, #0x2                   	// #2
  4023f0:	bl	4022c8 <ferror@plt+0x2f8>
  4023f4:	nop
  4023f8:	ldp	x29, x30, [sp], #48
  4023fc:	ret
  402400:	stp	x29, x30, [sp, #-192]!
  402404:	mov	x29, sp
  402408:	stp	x19, x20, [sp, #16]
  40240c:	str	x21, [sp, #32]
  402410:	str	w0, [sp, #60]
  402414:	str	x1, [sp, #48]
  402418:	ldr	x0, [sp, #48]
  40241c:	ldr	x0, [x0]
  402420:	bl	402a90 <ferror@plt+0xac0>
  402424:	mov	x1, x0
  402428:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40242c:	add	x0, x0, #0x588
  402430:	str	x1, [x0]
  402434:	adrp	x0, 407000 <ferror@plt+0x5030>
  402438:	add	x1, x0, #0x8f0
  40243c:	mov	w0, #0x6                   	// #6
  402440:	bl	401fc0 <setlocale@plt>
  402444:	adrp	x0, 407000 <ferror@plt+0x5030>
  402448:	add	x1, x0, #0x8f8
  40244c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402450:	add	x0, x0, #0x910
  402454:	bl	401c00 <bindtextdomain@plt>
  402458:	adrp	x0, 407000 <ferror@plt+0x5030>
  40245c:	add	x0, x0, #0x910
  402460:	bl	401d60 <textdomain@plt>
  402464:	ldr	x2, [sp, #48]
  402468:	ldr	w1, [sp, #60]
  40246c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402470:	add	x0, x0, #0x918
  402474:	bl	402ad0 <ferror@plt+0xb00>
  402478:	mov	w2, #0x50                  	// #80
  40247c:	mov	w1, #0x1                   	// #1
  402480:	adrp	x0, 407000 <ferror@plt+0x5030>
  402484:	add	x0, x0, #0x920
  402488:	bl	401d30 <openlog@plt>
  40248c:	ldr	x1, [sp, #48]
  402490:	ldr	w0, [sp, #60]
  402494:	bl	402364 <ferror@plt+0x394>
  402498:	bl	403c3c <ferror@plt+0x1c6c>
  40249c:	and	w0, w0, #0xff
  4024a0:	eor	w0, w0, #0x1
  4024a4:	and	w0, w0, #0xff
  4024a8:	cmp	w0, #0x0
  4024ac:	b.eq	4024b8 <ferror@plt+0x4e8>  // b.none
  4024b0:	mov	w0, #0x0                   	// #0
  4024b4:	bl	401ad0 <exit@plt>
  4024b8:	bl	4034d0 <ferror@plt+0x1500>
  4024bc:	cmp	w0, #0x0
  4024c0:	b.ne	40250c <ferror@plt+0x53c>  // b.any
  4024c4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4024c8:	add	x0, x0, #0x108
  4024cc:	ldr	x19, [x0]
  4024d0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4024d4:	add	x0, x0, #0x930
  4024d8:	bl	401f80 <gettext@plt>
  4024dc:	mov	x21, x0
  4024e0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4024e4:	add	x0, x0, #0x588
  4024e8:	ldr	x20, [x0]
  4024ec:	bl	4034c4 <ferror@plt+0x14f4>
  4024f0:	mov	x3, x0
  4024f4:	mov	x2, x20
  4024f8:	mov	x1, x21
  4024fc:	mov	x0, x19
  402500:	bl	401fa0 <fprintf@plt>
  402504:	mov	w0, #0x5                   	// #5
  402508:	bl	4020ec <ferror@plt+0x11c>
  40250c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402510:	add	x0, x0, #0x132
  402514:	mov	w1, #0x1                   	// #1
  402518:	strb	w1, [x0]
  40251c:	mov	w0, #0x42                  	// #66
  402520:	bl	4034ec <ferror@plt+0x151c>
  402524:	cmp	w0, #0x0
  402528:	b.ne	402574 <ferror@plt+0x5a4>  // b.any
  40252c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402530:	add	x0, x0, #0x108
  402534:	ldr	x19, [x0]
  402538:	adrp	x0, 407000 <ferror@plt+0x5030>
  40253c:	add	x0, x0, #0x958
  402540:	bl	401f80 <gettext@plt>
  402544:	mov	x21, x0
  402548:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40254c:	add	x0, x0, #0x588
  402550:	ldr	x20, [x0]
  402554:	bl	4034c4 <ferror@plt+0x14f4>
  402558:	mov	x3, x0
  40255c:	mov	x2, x20
  402560:	mov	x1, x21
  402564:	mov	x0, x19
  402568:	bl	401fa0 <fprintf@plt>
  40256c:	mov	w0, #0x1                   	// #1
  402570:	bl	4020ec <ferror@plt+0x11c>
  402574:	bl	403c7c <ferror@plt+0x1cac>
  402578:	cmp	w0, #0x0
  40257c:	b.ne	4025c8 <ferror@plt+0x5f8>  // b.any
  402580:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402584:	add	x0, x0, #0x108
  402588:	ldr	x19, [x0]
  40258c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402590:	add	x0, x0, #0x930
  402594:	bl	401f80 <gettext@plt>
  402598:	mov	x21, x0
  40259c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4025a0:	add	x0, x0, #0x588
  4025a4:	ldr	x20, [x0]
  4025a8:	bl	403c30 <ferror@plt+0x1c60>
  4025ac:	mov	x3, x0
  4025b0:	mov	x2, x20
  4025b4:	mov	x1, x21
  4025b8:	mov	x0, x19
  4025bc:	bl	401fa0 <fprintf@plt>
  4025c0:	mov	w0, #0x5                   	// #5
  4025c4:	bl	4020ec <ferror@plt+0x11c>
  4025c8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4025cc:	add	x0, x0, #0x131
  4025d0:	mov	w1, #0x1                   	// #1
  4025d4:	strb	w1, [x0]
  4025d8:	mov	w0, #0x0                   	// #0
  4025dc:	bl	403c98 <ferror@plt+0x1cc8>
  4025e0:	cmp	w0, #0x0
  4025e4:	b.ne	402630 <ferror@plt+0x660>  // b.any
  4025e8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4025ec:	add	x0, x0, #0x108
  4025f0:	ldr	x19, [x0]
  4025f4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4025f8:	add	x0, x0, #0x958
  4025fc:	bl	401f80 <gettext@plt>
  402600:	mov	x21, x0
  402604:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402608:	add	x0, x0, #0x588
  40260c:	ldr	x20, [x0]
  402610:	bl	403c30 <ferror@plt+0x1c60>
  402614:	mov	x3, x0
  402618:	mov	x2, x20
  40261c:	mov	x1, x21
  402620:	mov	x0, x19
  402624:	bl	401fa0 <fprintf@plt>
  402628:	mov	w0, #0x1                   	// #1
  40262c:	bl	4020ec <ferror@plt+0x11c>
  402630:	bl	4035c4 <ferror@plt+0x15f4>
  402634:	b	402708 <ferror@plt+0x738>
  402638:	ldr	x0, [sp, #152]
  40263c:	ldr	x0, [x0]
  402640:	bl	403cc8 <ferror@plt+0x1cf8>
  402644:	str	x0, [sp, #112]
  402648:	ldr	x0, [sp, #112]
  40264c:	cmp	x0, #0x0
  402650:	b.ne	402658 <ferror@plt+0x688>  // b.any
  402654:	b	402708 <ferror@plt+0x738>
  402658:	ldr	x1, [sp, #152]
  40265c:	add	x0, sp, #0x40
  402660:	ldp	x2, x3, [x1]
  402664:	stp	x2, x3, [x0]
  402668:	ldp	x2, x3, [x1, #16]
  40266c:	stp	x2, x3, [x0, #16]
  402670:	ldp	x2, x3, [x1, #32]
  402674:	stp	x2, x3, [x0, #32]
  402678:	ldr	x0, [sp, #152]
  40267c:	ldr	x2, [x0, #8]
  402680:	adrp	x0, 407000 <ferror@plt+0x5030>
  402684:	add	x1, x0, #0x970
  402688:	mov	x0, x2
  40268c:	bl	401d80 <strcmp@plt>
  402690:	cmp	w0, #0x0
  402694:	b.ne	4026a4 <ferror@plt+0x6d4>  // b.any
  402698:	ldr	x0, [sp, #112]
  40269c:	ldr	x0, [x0, #8]
  4026a0:	str	x0, [sp, #72]
  4026a4:	add	x0, sp, #0x40
  4026a8:	bl	40357c <ferror@plt+0x15ac>
  4026ac:	cmp	w0, #0x0
  4026b0:	b.ne	402708 <ferror@plt+0x738>  // b.any
  4026b4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4026b8:	add	x0, x0, #0x108
  4026bc:	ldr	x19, [x0]
  4026c0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4026c4:	add	x0, x0, #0x978
  4026c8:	bl	401f80 <gettext@plt>
  4026cc:	mov	x21, x0
  4026d0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4026d4:	add	x0, x0, #0x588
  4026d8:	ldr	x20, [x0]
  4026dc:	bl	4034c4 <ferror@plt+0x14f4>
  4026e0:	mov	x1, x0
  4026e4:	ldr	x0, [sp, #64]
  4026e8:	mov	x4, x0
  4026ec:	mov	x3, x1
  4026f0:	mov	x2, x20
  4026f4:	mov	x1, x21
  4026f8:	mov	x0, x19
  4026fc:	bl	401fa0 <fprintf@plt>
  402700:	mov	w0, #0x3                   	// #3
  402704:	bl	4020ec <ferror@plt+0x11c>
  402708:	bl	4035e0 <ferror@plt+0x1610>
  40270c:	str	x0, [sp, #152]
  402710:	ldr	x0, [sp, #152]
  402714:	cmp	x0, #0x0
  402718:	b.ne	402638 <ferror@plt+0x668>  // b.any
  40271c:	bl	403d6c <ferror@plt+0x1d9c>
  402720:	bl	4035fc <ferror@plt+0x162c>
  402724:	cmp	w0, #0x0
  402728:	b.ne	4027f4 <ferror@plt+0x824>  // b.any
  40272c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402730:	add	x0, x0, #0x108
  402734:	ldr	x19, [x0]
  402738:	adrp	x0, 407000 <ferror@plt+0x5030>
  40273c:	add	x0, x0, #0x9a8
  402740:	bl	401f80 <gettext@plt>
  402744:	mov	x21, x0
  402748:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40274c:	add	x0, x0, #0x588
  402750:	ldr	x20, [x0]
  402754:	bl	4034c4 <ferror@plt+0x14f4>
  402758:	mov	x3, x0
  40275c:	mov	x2, x20
  402760:	mov	x1, x21
  402764:	mov	x0, x19
  402768:	bl	401fa0 <fprintf@plt>
  40276c:	mov	x1, #0x0                   	// #0
  402770:	mov	w0, #0x6                   	// #6
  402774:	bl	401fc0 <setlocale@plt>
  402778:	str	x0, [sp, #144]
  40277c:	str	xzr, [sp, #184]
  402780:	ldr	x0, [sp, #144]
  402784:	cmp	x0, #0x0
  402788:	b.eq	402798 <ferror@plt+0x7c8>  // b.none
  40278c:	ldr	x0, [sp, #144]
  402790:	bl	401cb0 <strdup@plt>
  402794:	str	x0, [sp, #184]
  402798:	ldr	x0, [sp, #184]
  40279c:	cmp	x0, #0x0
  4027a0:	b.eq	4027b4 <ferror@plt+0x7e4>  // b.none
  4027a4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4027a8:	add	x1, x0, #0x820
  4027ac:	mov	w0, #0x6                   	// #6
  4027b0:	bl	401fc0 <setlocale@plt>
  4027b4:	bl	4034c4 <ferror@plt+0x14f4>
  4027b8:	mov	x2, x0
  4027bc:	adrp	x0, 407000 <ferror@plt+0x5030>
  4027c0:	add	x1, x0, #0x9d8
  4027c4:	mov	w0, #0x3                   	// #3
  4027c8:	bl	401ab0 <syslog@plt>
  4027cc:	ldr	x0, [sp, #184]
  4027d0:	cmp	x0, #0x0
  4027d4:	b.eq	4027ec <ferror@plt+0x81c>  // b.none
  4027d8:	ldr	x1, [sp, #184]
  4027dc:	mov	w0, #0x6                   	// #6
  4027e0:	bl	401fc0 <setlocale@plt>
  4027e4:	ldr	x0, [sp, #184]
  4027e8:	bl	401dd0 <free@plt>
  4027ec:	mov	w0, #0x3                   	// #3
  4027f0:	bl	4020ec <ferror@plt+0x11c>
  4027f4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4027f8:	add	x0, x0, #0xa00
  4027fc:	bl	401f70 <unlink@plt>
  402800:	cmp	w0, #0x0
  402804:	b.eq	4028d0 <ferror@plt+0x900>  // b.none
  402808:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40280c:	add	x0, x0, #0x108
  402810:	ldr	x19, [x0]
  402814:	adrp	x0, 407000 <ferror@plt+0x5030>
  402818:	add	x0, x0, #0xa10
  40281c:	bl	401f80 <gettext@plt>
  402820:	mov	x4, x0
  402824:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402828:	add	x0, x0, #0x588
  40282c:	ldr	x1, [x0]
  402830:	adrp	x0, 407000 <ferror@plt+0x5030>
  402834:	add	x3, x0, #0xa00
  402838:	mov	x2, x1
  40283c:	mov	x1, x4
  402840:	mov	x0, x19
  402844:	bl	401fa0 <fprintf@plt>
  402848:	mov	x1, #0x0                   	// #0
  40284c:	mov	w0, #0x6                   	// #6
  402850:	bl	401fc0 <setlocale@plt>
  402854:	str	x0, [sp, #136]
  402858:	str	xzr, [sp, #176]
  40285c:	ldr	x0, [sp, #136]
  402860:	cmp	x0, #0x0
  402864:	b.eq	402874 <ferror@plt+0x8a4>  // b.none
  402868:	ldr	x0, [sp, #136]
  40286c:	bl	401cb0 <strdup@plt>
  402870:	str	x0, [sp, #176]
  402874:	ldr	x0, [sp, #176]
  402878:	cmp	x0, #0x0
  40287c:	b.eq	402890 <ferror@plt+0x8c0>  // b.none
  402880:	adrp	x0, 407000 <ferror@plt+0x5030>
  402884:	add	x1, x0, #0x820
  402888:	mov	w0, #0x6                   	// #6
  40288c:	bl	401fc0 <setlocale@plt>
  402890:	adrp	x0, 407000 <ferror@plt+0x5030>
  402894:	add	x2, x0, #0xa00
  402898:	adrp	x0, 407000 <ferror@plt+0x5030>
  40289c:	add	x1, x0, #0xa28
  4028a0:	mov	w0, #0x3                   	// #3
  4028a4:	bl	401ab0 <syslog@plt>
  4028a8:	ldr	x0, [sp, #176]
  4028ac:	cmp	x0, #0x0
  4028b0:	b.eq	4028c8 <ferror@plt+0x8f8>  // b.none
  4028b4:	ldr	x1, [sp, #176]
  4028b8:	mov	w0, #0x6                   	// #6
  4028bc:	bl	401fc0 <setlocale@plt>
  4028c0:	ldr	x0, [sp, #176]
  4028c4:	bl	401dd0 <free@plt>
  4028c8:	mov	w0, #0x3                   	// #3
  4028cc:	bl	4020ec <ferror@plt+0x11c>
  4028d0:	bl	403d94 <ferror@plt+0x1dc4>
  4028d4:	cmp	w0, #0x0
  4028d8:	b.ne	40299c <ferror@plt+0x9cc>  // b.any
  4028dc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4028e0:	add	x0, x0, #0x108
  4028e4:	ldr	x19, [x0]
  4028e8:	adrp	x0, 407000 <ferror@plt+0x5030>
  4028ec:	add	x0, x0, #0x800
  4028f0:	bl	401f80 <gettext@plt>
  4028f4:	mov	x21, x0
  4028f8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4028fc:	add	x0, x0, #0x588
  402900:	ldr	x20, [x0]
  402904:	bl	403c30 <ferror@plt+0x1c60>
  402908:	mov	x3, x0
  40290c:	mov	x2, x20
  402910:	mov	x1, x21
  402914:	mov	x0, x19
  402918:	bl	401fa0 <fprintf@plt>
  40291c:	mov	x1, #0x0                   	// #0
  402920:	mov	w0, #0x6                   	// #6
  402924:	bl	401fc0 <setlocale@plt>
  402928:	str	x0, [sp, #128]
  40292c:	str	xzr, [sp, #168]
  402930:	ldr	x0, [sp, #128]
  402934:	cmp	x0, #0x0
  402938:	b.eq	402948 <ferror@plt+0x978>  // b.none
  40293c:	ldr	x0, [sp, #128]
  402940:	bl	401cb0 <strdup@plt>
  402944:	str	x0, [sp, #168]
  402948:	ldr	x0, [sp, #168]
  40294c:	cmp	x0, #0x0
  402950:	b.eq	402964 <ferror@plt+0x994>  // b.none
  402954:	adrp	x0, 407000 <ferror@plt+0x5030>
  402958:	add	x1, x0, #0x820
  40295c:	mov	w0, #0x6                   	// #6
  402960:	bl	401fc0 <setlocale@plt>
  402964:	bl	403c30 <ferror@plt+0x1c60>
  402968:	mov	x2, x0
  40296c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402970:	add	x1, x0, #0x828
  402974:	mov	w0, #0x3                   	// #3
  402978:	bl	401ab0 <syslog@plt>
  40297c:	ldr	x0, [sp, #168]
  402980:	cmp	x0, #0x0
  402984:	b.eq	40299c <ferror@plt+0x9cc>  // b.none
  402988:	ldr	x1, [sp, #168]
  40298c:	mov	w0, #0x6                   	// #6
  402990:	bl	401fc0 <setlocale@plt>
  402994:	ldr	x0, [sp, #168]
  402998:	bl	401dd0 <free@plt>
  40299c:	bl	403618 <ferror@plt+0x1648>
  4029a0:	cmp	w0, #0x0
  4029a4:	b.ne	402a68 <ferror@plt+0xa98>  // b.any
  4029a8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4029ac:	add	x0, x0, #0x108
  4029b0:	ldr	x19, [x0]
  4029b4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4029b8:	add	x0, x0, #0x800
  4029bc:	bl	401f80 <gettext@plt>
  4029c0:	mov	x21, x0
  4029c4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4029c8:	add	x0, x0, #0x588
  4029cc:	ldr	x20, [x0]
  4029d0:	bl	4034c4 <ferror@plt+0x14f4>
  4029d4:	mov	x3, x0
  4029d8:	mov	x2, x20
  4029dc:	mov	x1, x21
  4029e0:	mov	x0, x19
  4029e4:	bl	401fa0 <fprintf@plt>
  4029e8:	mov	x1, #0x0                   	// #0
  4029ec:	mov	w0, #0x6                   	// #6
  4029f0:	bl	401fc0 <setlocale@plt>
  4029f4:	str	x0, [sp, #120]
  4029f8:	str	xzr, [sp, #160]
  4029fc:	ldr	x0, [sp, #120]
  402a00:	cmp	x0, #0x0
  402a04:	b.eq	402a14 <ferror@plt+0xa44>  // b.none
  402a08:	ldr	x0, [sp, #120]
  402a0c:	bl	401cb0 <strdup@plt>
  402a10:	str	x0, [sp, #160]
  402a14:	ldr	x0, [sp, #160]
  402a18:	cmp	x0, #0x0
  402a1c:	b.eq	402a30 <ferror@plt+0xa60>  // b.none
  402a20:	adrp	x0, 407000 <ferror@plt+0x5030>
  402a24:	add	x1, x0, #0x820
  402a28:	mov	w0, #0x6                   	// #6
  402a2c:	bl	401fc0 <setlocale@plt>
  402a30:	bl	4034c4 <ferror@plt+0x14f4>
  402a34:	mov	x2, x0
  402a38:	adrp	x0, 407000 <ferror@plt+0x5030>
  402a3c:	add	x1, x0, #0x828
  402a40:	mov	w0, #0x3                   	// #3
  402a44:	bl	401ab0 <syslog@plt>
  402a48:	ldr	x0, [sp, #160]
  402a4c:	cmp	x0, #0x0
  402a50:	b.eq	402a68 <ferror@plt+0xa98>  // b.none
  402a54:	ldr	x1, [sp, #160]
  402a58:	mov	w0, #0x6                   	// #6
  402a5c:	bl	401fc0 <setlocale@plt>
  402a60:	ldr	x0, [sp, #160]
  402a64:	bl	401dd0 <free@plt>
  402a68:	adrp	x0, 407000 <ferror@plt+0x5030>
  402a6c:	add	x0, x0, #0xa40
  402a70:	bl	402e88 <ferror@plt+0xeb8>
  402a74:	mov	w0, #0x1                   	// #1
  402a78:	bl	403064 <ferror@plt+0x1094>
  402a7c:	mov	w0, #0x0                   	// #0
  402a80:	ldp	x19, x20, [sp, #16]
  402a84:	ldr	x21, [sp, #32]
  402a88:	ldp	x29, x30, [sp], #192
  402a8c:	ret
  402a90:	stp	x29, x30, [sp, #-48]!
  402a94:	mov	x29, sp
  402a98:	str	x0, [sp, #24]
  402a9c:	mov	w1, #0x2f                  	// #47
  402aa0:	ldr	x0, [sp, #24]
  402aa4:	bl	401ce0 <strrchr@plt>
  402aa8:	str	x0, [sp, #40]
  402aac:	ldr	x0, [sp, #40]
  402ab0:	cmp	x0, #0x0
  402ab4:	b.eq	402ac4 <ferror@plt+0xaf4>  // b.none
  402ab8:	ldr	x0, [sp, #40]
  402abc:	add	x0, x0, #0x1
  402ac0:	b	402ac8 <ferror@plt+0xaf8>
  402ac4:	ldr	x0, [sp, #24]
  402ac8:	ldp	x29, x30, [sp], #48
  402acc:	ret
  402ad0:	stp	x29, x30, [sp, #-80]!
  402ad4:	mov	x29, sp
  402ad8:	str	x19, [sp, #16]
  402adc:	str	x0, [sp, #56]
  402ae0:	str	w1, [sp, #52]
  402ae4:	str	x2, [sp, #40]
  402ae8:	str	xzr, [sp, #64]
  402aec:	str	wzr, [sp, #76]
  402af0:	b	402c1c <ferror@plt+0xc4c>
  402af4:	ldrsw	x0, [sp, #76]
  402af8:	lsl	x0, x0, #3
  402afc:	ldr	x1, [sp, #40]
  402b00:	add	x0, x1, x0
  402b04:	ldr	x2, [x0]
  402b08:	adrp	x0, 407000 <ferror@plt+0x5030>
  402b0c:	add	x1, x0, #0xa58
  402b10:	mov	x0, x2
  402b14:	bl	401d80 <strcmp@plt>
  402b18:	cmp	w0, #0x0
  402b1c:	b.eq	402b44 <ferror@plt+0xb74>  // b.none
  402b20:	ldrsw	x0, [sp, #76]
  402b24:	lsl	x0, x0, #3
  402b28:	ldr	x1, [sp, #40]
  402b2c:	add	x0, x1, x0
  402b30:	ldr	x0, [x0]
  402b34:	ldr	x1, [sp, #56]
  402b38:	bl	401d80 <strcmp@plt>
  402b3c:	cmp	w0, #0x0
  402b40:	b.ne	402c10 <ferror@plt+0xc40>  // b.any
  402b44:	ldr	x0, [sp, #64]
  402b48:	cmp	x0, #0x0
  402b4c:	b.eq	402b8c <ferror@plt+0xbbc>  // b.none
  402b50:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402b54:	add	x0, x0, #0x108
  402b58:	ldr	x19, [x0]
  402b5c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402b60:	add	x0, x0, #0xa60
  402b64:	bl	401f80 <gettext@plt>
  402b68:	mov	x1, x0
  402b6c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402b70:	add	x0, x0, #0x588
  402b74:	ldr	x0, [x0]
  402b78:	mov	x2, x0
  402b7c:	mov	x0, x19
  402b80:	bl	401fa0 <fprintf@plt>
  402b84:	mov	w0, #0x3                   	// #3
  402b88:	bl	401ad0 <exit@plt>
  402b8c:	ldr	w0, [sp, #76]
  402b90:	add	w0, w0, #0x1
  402b94:	ldr	w1, [sp, #52]
  402b98:	cmp	w1, w0
  402b9c:	b.ne	402bf4 <ferror@plt+0xc24>  // b.any
  402ba0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402ba4:	add	x0, x0, #0x108
  402ba8:	ldr	x19, [x0]
  402bac:	adrp	x0, 407000 <ferror@plt+0x5030>
  402bb0:	add	x0, x0, #0xa80
  402bb4:	bl	401f80 <gettext@plt>
  402bb8:	mov	x4, x0
  402bbc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402bc0:	add	x0, x0, #0x588
  402bc4:	ldr	x2, [x0]
  402bc8:	ldrsw	x0, [sp, #76]
  402bcc:	lsl	x0, x0, #3
  402bd0:	ldr	x1, [sp, #40]
  402bd4:	add	x0, x1, x0
  402bd8:	ldr	x0, [x0]
  402bdc:	mov	x3, x0
  402be0:	mov	x1, x4
  402be4:	mov	x0, x19
  402be8:	bl	401fa0 <fprintf@plt>
  402bec:	mov	w0, #0x3                   	// #3
  402bf0:	bl	401ad0 <exit@plt>
  402bf4:	ldrsw	x0, [sp, #76]
  402bf8:	add	x0, x0, #0x1
  402bfc:	lsl	x0, x0, #3
  402c00:	ldr	x1, [sp, #40]
  402c04:	add	x0, x1, x0
  402c08:	ldr	x0, [x0]
  402c0c:	str	x0, [sp, #64]
  402c10:	ldr	w0, [sp, #76]
  402c14:	add	w0, w0, #0x1
  402c18:	str	w0, [sp, #76]
  402c1c:	ldr	w1, [sp, #76]
  402c20:	ldr	w0, [sp, #52]
  402c24:	cmp	w1, w0
  402c28:	b.lt	402af4 <ferror@plt+0xb24>  // b.tstop
  402c2c:	ldr	x0, [sp, #64]
  402c30:	cmp	x0, #0x0
  402c34:	b.eq	402c40 <ferror@plt+0xc70>  // b.none
  402c38:	ldr	x0, [sp, #64]
  402c3c:	bl	402c50 <ferror@plt+0xc80>
  402c40:	nop
  402c44:	ldr	x19, [sp, #16]
  402c48:	ldp	x29, x30, [sp], #80
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-64]!
  402c54:	mov	x29, sp
  402c58:	stp	x19, x20, [sp, #16]
  402c5c:	str	x21, [sp, #32]
  402c60:	str	x0, [sp, #56]
  402c64:	bl	401de0 <getgid@plt>
  402c68:	mov	w19, w0
  402c6c:	bl	401de0 <getgid@plt>
  402c70:	mov	w1, w0
  402c74:	mov	w0, w19
  402c78:	bl	401df0 <setregid@plt>
  402c7c:	cmp	w0, #0x0
  402c80:	b.ne	402ca4 <ferror@plt+0xcd4>  // b.any
  402c84:	bl	401b20 <getuid@plt>
  402c88:	mov	w19, w0
  402c8c:	bl	401b20 <getuid@plt>
  402c90:	mov	w1, w0
  402c94:	mov	w0, w19
  402c98:	bl	401db0 <setreuid@plt>
  402c9c:	cmp	w0, #0x0
  402ca0:	b.eq	402cf4 <ferror@plt+0xd24>  // b.none
  402ca4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402ca8:	add	x0, x0, #0x108
  402cac:	ldr	x19, [x0]
  402cb0:	adrp	x0, 407000 <ferror@plt+0x5030>
  402cb4:	add	x0, x0, #0xaa8
  402cb8:	bl	401f80 <gettext@plt>
  402cbc:	mov	x21, x0
  402cc0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402cc4:	add	x0, x0, #0x588
  402cc8:	ldr	x20, [x0]
  402ccc:	bl	401f40 <__errno_location@plt>
  402cd0:	ldr	w0, [x0]
  402cd4:	bl	401cc0 <strerror@plt>
  402cd8:	mov	x3, x0
  402cdc:	mov	x2, x20
  402ce0:	mov	x1, x21
  402ce4:	mov	x0, x19
  402ce8:	bl	401fa0 <fprintf@plt>
  402cec:	mov	w0, #0x1                   	// #1
  402cf0:	bl	401ad0 <exit@plt>
  402cf4:	ldr	x0, [sp, #56]
  402cf8:	ldrb	w0, [x0]
  402cfc:	cmp	w0, #0x2f
  402d00:	b.eq	402d44 <ferror@plt+0xd74>  // b.none
  402d04:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402d08:	add	x0, x0, #0x108
  402d0c:	ldr	x19, [x0]
  402d10:	adrp	x0, 407000 <ferror@plt+0x5030>
  402d14:	add	x0, x0, #0xad0
  402d18:	bl	401f80 <gettext@plt>
  402d1c:	mov	x1, x0
  402d20:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402d24:	add	x0, x0, #0x588
  402d28:	ldr	x0, [x0]
  402d2c:	ldr	x3, [sp, #56]
  402d30:	mov	x2, x0
  402d34:	mov	x0, x19
  402d38:	bl	401fa0 <fprintf@plt>
  402d3c:	mov	w0, #0x3                   	// #3
  402d40:	bl	401ad0 <exit@plt>
  402d44:	mov	w1, #0x0                   	// #0
  402d48:	ldr	x0, [sp, #56]
  402d4c:	bl	401d40 <access@plt>
  402d50:	cmp	w0, #0x0
  402d54:	b.eq	402dac <ferror@plt+0xddc>  // b.none
  402d58:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402d5c:	add	x0, x0, #0x108
  402d60:	ldr	x19, [x0]
  402d64:	adrp	x0, 407000 <ferror@plt+0x5030>
  402d68:	add	x0, x0, #0xaf0
  402d6c:	bl	401f80 <gettext@plt>
  402d70:	mov	x21, x0
  402d74:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402d78:	add	x0, x0, #0x588
  402d7c:	ldr	x20, [x0]
  402d80:	bl	401f40 <__errno_location@plt>
  402d84:	ldr	w0, [x0]
  402d88:	bl	401cc0 <strerror@plt>
  402d8c:	mov	x4, x0
  402d90:	ldr	x3, [sp, #56]
  402d94:	mov	x2, x20
  402d98:	mov	x1, x21
  402d9c:	mov	x0, x19
  402da0:	bl	401fa0 <fprintf@plt>
  402da4:	mov	w0, #0x3                   	// #3
  402da8:	bl	401ad0 <exit@plt>
  402dac:	ldr	x0, [sp, #56]
  402db0:	bl	401dc0 <chdir@plt>
  402db4:	cmp	w0, #0x0
  402db8:	b.eq	402e10 <ferror@plt+0xe40>  // b.none
  402dbc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402dc0:	add	x0, x0, #0x108
  402dc4:	ldr	x19, [x0]
  402dc8:	adrp	x0, 407000 <ferror@plt+0x5030>
  402dcc:	add	x0, x0, #0xb20
  402dd0:	bl	401f80 <gettext@plt>
  402dd4:	mov	x21, x0
  402dd8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402ddc:	add	x0, x0, #0x588
  402de0:	ldr	x20, [x0]
  402de4:	bl	401f40 <__errno_location@plt>
  402de8:	ldr	w0, [x0]
  402dec:	bl	401cc0 <strerror@plt>
  402df0:	mov	x4, x0
  402df4:	ldr	x3, [sp, #56]
  402df8:	mov	x2, x20
  402dfc:	mov	x1, x21
  402e00:	mov	x0, x19
  402e04:	bl	401fa0 <fprintf@plt>
  402e08:	mov	w0, #0x3                   	// #3
  402e0c:	bl	401ad0 <exit@plt>
  402e10:	ldr	x0, [sp, #56]
  402e14:	bl	401e90 <chroot@plt>
  402e18:	cmp	w0, #0x0
  402e1c:	b.eq	402e74 <ferror@plt+0xea4>  // b.none
  402e20:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402e24:	add	x0, x0, #0x108
  402e28:	ldr	x19, [x0]
  402e2c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402e30:	add	x0, x0, #0xb50
  402e34:	bl	401f80 <gettext@plt>
  402e38:	mov	x21, x0
  402e3c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402e40:	add	x0, x0, #0x588
  402e44:	ldr	x20, [x0]
  402e48:	bl	401f40 <__errno_location@plt>
  402e4c:	ldr	w0, [x0]
  402e50:	bl	401cc0 <strerror@plt>
  402e54:	mov	x4, x0
  402e58:	ldr	x3, [sp, #56]
  402e5c:	mov	x2, x20
  402e60:	mov	x1, x21
  402e64:	mov	x0, x19
  402e68:	bl	401fa0 <fprintf@plt>
  402e6c:	mov	w0, #0x3                   	// #3
  402e70:	bl	401ad0 <exit@plt>
  402e74:	nop
  402e78:	ldp	x19, x20, [sp, #16]
  402e7c:	ldr	x21, [sp, #32]
  402e80:	ldp	x29, x30, [sp], #64
  402e84:	ret
  402e88:	stp	x29, x30, [sp, #-112]!
  402e8c:	mov	x29, sp
  402e90:	str	x19, [sp, #16]
  402e94:	str	x0, [sp, #40]
  402e98:	adrp	x0, 407000 <ferror@plt+0x5030>
  402e9c:	add	x0, x0, #0xb80
  402ea0:	str	x0, [sp, #104]
  402ea4:	add	x0, sp, #0x40
  402ea8:	adrp	x1, 407000 <ferror@plt+0x5030>
  402eac:	add	x1, x1, #0xb90
  402eb0:	str	x1, [x0]
  402eb4:	add	x0, sp, #0x40
  402eb8:	adrp	x1, 407000 <ferror@plt+0x5030>
  402ebc:	add	x1, x1, #0xb98
  402ec0:	str	x1, [x0, #8]
  402ec4:	add	x0, sp, #0x40
  402ec8:	ldr	x1, [sp, #40]
  402ecc:	str	x1, [x0, #16]
  402ed0:	add	x0, sp, #0x40
  402ed4:	str	xzr, [x0, #24]
  402ed8:	str	xzr, [sp, #56]
  402edc:	add	x2, sp, #0x60
  402ee0:	add	x1, sp, #0x38
  402ee4:	add	x0, sp, #0x40
  402ee8:	mov	x3, x2
  402eec:	mov	x2, x1
  402ef0:	mov	x1, x0
  402ef4:	ldr	x0, [sp, #104]
  402ef8:	bl	403fb4 <ferror@plt+0x1fe4>
  402efc:	cmp	w0, #0x0
  402f00:	b.eq	402f40 <ferror@plt+0xf70>  // b.none
  402f04:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402f08:	add	x0, x0, #0x108
  402f0c:	ldr	x19, [x0]
  402f10:	adrp	x0, 407000 <ferror@plt+0x5030>
  402f14:	add	x0, x0, #0xba0
  402f18:	bl	401f80 <gettext@plt>
  402f1c:	mov	x1, x0
  402f20:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402f24:	add	x0, x0, #0x588
  402f28:	ldr	x0, [x0]
  402f2c:	mov	x2, x0
  402f30:	mov	x0, x19
  402f34:	bl	401fa0 <fprintf@plt>
  402f38:	mov	w0, #0xffffffff            	// #-1
  402f3c:	b	403058 <ferror@plt+0x1088>
  402f40:	ldr	w0, [sp, #96]
  402f44:	asr	w0, w0, #8
  402f48:	and	w0, w0, #0xff
  402f4c:	str	w0, [sp, #100]
  402f50:	ldr	w0, [sp, #96]
  402f54:	and	w0, w0, #0x7f
  402f58:	cmp	w0, #0x0
  402f5c:	b.eq	402fac <ferror@plt+0xfdc>  // b.none
  402f60:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402f64:	add	x0, x0, #0x108
  402f68:	ldr	x19, [x0]
  402f6c:	adrp	x0, 407000 <ferror@plt+0x5030>
  402f70:	add	x0, x0, #0xbc8
  402f74:	bl	401f80 <gettext@plt>
  402f78:	mov	x4, x0
  402f7c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402f80:	add	x0, x0, #0x588
  402f84:	ldr	x1, [x0]
  402f88:	ldr	w0, [sp, #96]
  402f8c:	and	w0, w0, #0x7f
  402f90:	mov	w3, w0
  402f94:	mov	x2, x1
  402f98:	mov	x1, x4
  402f9c:	mov	x0, x19
  402fa0:	bl	401fa0 <fprintf@plt>
  402fa4:	mov	w0, #0xffffffff            	// #-1
  402fa8:	b	403058 <ferror@plt+0x1088>
  402fac:	ldr	w0, [sp, #100]
  402fb0:	cmp	w0, #0x7f
  402fb4:	b.ne	402fc0 <ferror@plt+0xff0>  // b.any
  402fb8:	mov	w0, #0x0                   	// #0
  402fbc:	b	403058 <ferror@plt+0x1088>
  402fc0:	ldr	w0, [sp, #100]
  402fc4:	cmp	w0, #0x1
  402fc8:	b.ne	402fd4 <ferror@plt+0x1004>  // b.any
  402fcc:	mov	w0, #0x0                   	// #0
  402fd0:	b	403058 <ferror@plt+0x1088>
  402fd4:	ldr	w0, [sp, #100]
  402fd8:	cmp	w0, #0x0
  402fdc:	b.eq	403054 <ferror@plt+0x1084>  // b.none
  402fe0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  402fe4:	add	x0, x0, #0x108
  402fe8:	ldr	x19, [x0]
  402fec:	adrp	x0, 407000 <ferror@plt+0x5030>
  402ff0:	add	x0, x0, #0xc00
  402ff4:	bl	401f80 <gettext@plt>
  402ff8:	mov	x1, x0
  402ffc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403000:	add	x0, x0, #0x588
  403004:	ldr	x0, [x0]
  403008:	ldr	w3, [sp, #100]
  40300c:	mov	x2, x0
  403010:	mov	x0, x19
  403014:	bl	401fa0 <fprintf@plt>
  403018:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40301c:	add	x0, x0, #0x108
  403020:	ldr	x19, [x0]
  403024:	adrp	x0, 407000 <ferror@plt+0x5030>
  403028:	add	x0, x0, #0xba0
  40302c:	bl	401f80 <gettext@plt>
  403030:	mov	x1, x0
  403034:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403038:	add	x0, x0, #0x588
  40303c:	ldr	x0, [x0]
  403040:	mov	x2, x0
  403044:	mov	x0, x19
  403048:	bl	401fa0 <fprintf@plt>
  40304c:	mov	w0, #0xffffffff            	// #-1
  403050:	b	403058 <ferror@plt+0x1088>
  403054:	mov	w0, #0x0                   	// #0
  403058:	ldr	x19, [sp, #16]
  40305c:	ldp	x29, x30, [sp], #112
  403060:	ret
  403064:	stp	x29, x30, [sp, #-128]!
  403068:	mov	x29, sp
  40306c:	str	x19, [sp, #16]
  403070:	str	w0, [sp, #44]
  403074:	adrp	x0, 407000 <ferror@plt+0x5030>
  403078:	add	x0, x0, #0xc20
  40307c:	str	x0, [sp, #112]
  403080:	str	xzr, [sp, #104]
  403084:	adrp	x0, 407000 <ferror@plt+0x5030>
  403088:	add	x0, x0, #0xc38
  40308c:	str	x0, [sp, #64]
  403090:	str	xzr, [sp, #72]
  403094:	str	xzr, [sp, #80]
  403098:	str	xzr, [sp, #56]
  40309c:	str	wzr, [sp, #124]
  4030a0:	mov	x0, #0x4                   	// #4
  4030a4:	bl	401be0 <malloc@plt>
  4030a8:	str	x0, [sp, #104]
  4030ac:	ldr	x0, [sp, #104]
  4030b0:	cmp	x0, #0x0
  4030b4:	b.ne	4030c0 <ferror@plt+0x10f0>  // b.any
  4030b8:	mov	w0, #0xffffffff            	// #-1
  4030bc:	b	4032f8 <ferror@plt+0x1328>
  4030c0:	ldr	w0, [sp, #124]
  4030c4:	add	w1, w0, #0x1
  4030c8:	str	w1, [sp, #124]
  4030cc:	sxtw	x0, w0
  4030d0:	ldr	x1, [sp, #104]
  4030d4:	add	x0, x1, x0
  4030d8:	mov	w1, #0x2d                  	// #45
  4030dc:	strb	w1, [x0]
  4030e0:	ldr	w0, [sp, #44]
  4030e4:	and	w0, w0, #0x1
  4030e8:	cmp	w0, #0x0
  4030ec:	b.eq	403110 <ferror@plt+0x1140>  // b.none
  4030f0:	ldr	w0, [sp, #124]
  4030f4:	add	w1, w0, #0x1
  4030f8:	str	w1, [sp, #124]
  4030fc:	sxtw	x0, w0
  403100:	ldr	x1, [sp, #104]
  403104:	add	x0, x1, x0
  403108:	mov	w1, #0x55                  	// #85
  40310c:	strb	w1, [x0]
  403110:	ldr	w0, [sp, #44]
  403114:	and	w0, w0, #0x2
  403118:	cmp	w0, #0x0
  40311c:	b.eq	403140 <ferror@plt+0x1170>  // b.none
  403120:	ldr	w0, [sp, #124]
  403124:	add	w1, w0, #0x1
  403128:	str	w1, [sp, #124]
  40312c:	sxtw	x0, w0
  403130:	ldr	x1, [sp, #104]
  403134:	add	x0, x1, x0
  403138:	mov	w1, #0x47                  	// #71
  40313c:	strb	w1, [x0]
  403140:	ldr	w0, [sp, #124]
  403144:	add	w1, w0, #0x1
  403148:	str	w1, [sp, #124]
  40314c:	sxtw	x0, w0
  403150:	ldr	x1, [sp, #104]
  403154:	add	x0, x1, x0
  403158:	strb	wzr, [x0]
  40315c:	ldr	w0, [sp, #124]
  403160:	cmp	w0, #0x2
  403164:	b.ne	403178 <ferror@plt+0x11a8>  // b.any
  403168:	ldr	x0, [sp, #104]
  40316c:	bl	401dd0 <free@plt>
  403170:	mov	w0, #0x0                   	// #0
  403174:	b	4032f8 <ferror@plt+0x1328>
  403178:	ldr	x0, [sp, #104]
  40317c:	str	x0, [sp, #72]
  403180:	add	x2, sp, #0x5c
  403184:	add	x1, sp, #0x38
  403188:	add	x0, sp, #0x40
  40318c:	mov	x3, x2
  403190:	mov	x2, x1
  403194:	mov	x1, x0
  403198:	ldr	x0, [sp, #112]
  40319c:	bl	403fb4 <ferror@plt+0x1fe4>
  4031a0:	str	w0, [sp, #100]
  4031a4:	ldr	x0, [sp, #104]
  4031a8:	bl	401dd0 <free@plt>
  4031ac:	ldr	w0, [sp, #100]
  4031b0:	cmp	w0, #0x0
  4031b4:	b.eq	4031f4 <ferror@plt+0x1224>  // b.none
  4031b8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4031bc:	add	x0, x0, #0x108
  4031c0:	ldr	x19, [x0]
  4031c4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4031c8:	add	x0, x0, #0xc48
  4031cc:	bl	401f80 <gettext@plt>
  4031d0:	mov	x1, x0
  4031d4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4031d8:	add	x0, x0, #0x588
  4031dc:	ldr	x0, [x0]
  4031e0:	mov	x2, x0
  4031e4:	mov	x0, x19
  4031e8:	bl	401fa0 <fprintf@plt>
  4031ec:	mov	w0, #0xffffffff            	// #-1
  4031f0:	b	4032f8 <ferror@plt+0x1328>
  4031f4:	ldr	w0, [sp, #92]
  4031f8:	asr	w0, w0, #8
  4031fc:	and	w0, w0, #0xff
  403200:	str	w0, [sp, #96]
  403204:	ldr	w0, [sp, #92]
  403208:	and	w0, w0, #0x7f
  40320c:	cmp	w0, #0x0
  403210:	b.eq	403260 <ferror@plt+0x1290>  // b.none
  403214:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403218:	add	x0, x0, #0x108
  40321c:	ldr	x19, [x0]
  403220:	adrp	x0, 407000 <ferror@plt+0x5030>
  403224:	add	x0, x0, #0xc70
  403228:	bl	401f80 <gettext@plt>
  40322c:	mov	x4, x0
  403230:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403234:	add	x0, x0, #0x588
  403238:	ldr	x1, [x0]
  40323c:	ldr	w0, [sp, #92]
  403240:	and	w0, w0, #0x7f
  403244:	mov	w3, w0
  403248:	mov	x2, x1
  40324c:	mov	x1, x4
  403250:	mov	x0, x19
  403254:	bl	401fa0 <fprintf@plt>
  403258:	mov	w0, #0xffffffff            	// #-1
  40325c:	b	4032f8 <ferror@plt+0x1328>
  403260:	ldr	w0, [sp, #96]
  403264:	cmp	w0, #0x7f
  403268:	b.ne	403274 <ferror@plt+0x12a4>  // b.any
  40326c:	mov	w0, #0x0                   	// #0
  403270:	b	4032f8 <ferror@plt+0x1328>
  403274:	ldr	w0, [sp, #96]
  403278:	cmp	w0, #0x0
  40327c:	b.eq	4032f4 <ferror@plt+0x1324>  // b.none
  403280:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403284:	add	x0, x0, #0x108
  403288:	ldr	x19, [x0]
  40328c:	adrp	x0, 407000 <ferror@plt+0x5030>
  403290:	add	x0, x0, #0xca8
  403294:	bl	401f80 <gettext@plt>
  403298:	mov	x1, x0
  40329c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4032a0:	add	x0, x0, #0x588
  4032a4:	ldr	x0, [x0]
  4032a8:	ldr	w3, [sp, #96]
  4032ac:	mov	x2, x0
  4032b0:	mov	x0, x19
  4032b4:	bl	401fa0 <fprintf@plt>
  4032b8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4032bc:	add	x0, x0, #0x108
  4032c0:	ldr	x19, [x0]
  4032c4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4032c8:	add	x0, x0, #0xc48
  4032cc:	bl	401f80 <gettext@plt>
  4032d0:	mov	x1, x0
  4032d4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4032d8:	add	x0, x0, #0x588
  4032dc:	ldr	x0, [x0]
  4032e0:	mov	x2, x0
  4032e4:	mov	x0, x19
  4032e8:	bl	401fa0 <fprintf@plt>
  4032ec:	mov	w0, #0xffffffff            	// #-1
  4032f0:	b	4032f8 <ferror@plt+0x1328>
  4032f4:	mov	w0, #0x0                   	// #0
  4032f8:	ldr	x19, [sp, #16]
  4032fc:	ldp	x29, x30, [sp], #128
  403300:	ret
  403304:	stp	x29, x30, [sp, #-48]!
  403308:	mov	x29, sp
  40330c:	str	x0, [sp, #24]
  403310:	ldr	x0, [sp, #24]
  403314:	str	x0, [sp, #40]
  403318:	ldr	x0, [sp, #40]
  40331c:	bl	403744 <ferror@plt+0x1774>
  403320:	ldp	x29, x30, [sp], #48
  403324:	ret
  403328:	stp	x29, x30, [sp, #-48]!
  40332c:	mov	x29, sp
  403330:	str	x0, [sp, #24]
  403334:	ldr	x0, [sp, #24]
  403338:	str	x0, [sp, #40]
  40333c:	ldr	x0, [sp, #40]
  403340:	bl	4038c4 <ferror@plt+0x18f4>
  403344:	nop
  403348:	ldp	x29, x30, [sp], #48
  40334c:	ret
  403350:	sub	sp, sp, #0x20
  403354:	str	x0, [sp, #8]
  403358:	ldr	x0, [sp, #8]
  40335c:	str	x0, [sp, #24]
  403360:	ldr	x0, [sp, #24]
  403364:	ldr	x0, [x0]
  403368:	add	sp, sp, #0x20
  40336c:	ret
  403370:	stp	x29, x30, [sp, #-32]!
  403374:	mov	x29, sp
  403378:	str	x0, [sp, #24]
  40337c:	ldr	x0, [sp, #24]
  403380:	bl	40395c <ferror@plt+0x198c>
  403384:	ldp	x29, x30, [sp], #32
  403388:	ret
  40338c:	stp	x29, x30, [sp, #-48]!
  403390:	mov	x29, sp
  403394:	str	x0, [sp, #24]
  403398:	str	x1, [sp, #16]
  40339c:	ldr	x0, [sp, #24]
  4033a0:	str	x0, [sp, #40]
  4033a4:	ldr	x0, [sp, #40]
  4033a8:	cmp	x0, #0x0
  4033ac:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  4033b0:	ldr	x0, [sp, #40]
  4033b4:	ldr	x2, [x0]
  4033b8:	adrp	x0, 407000 <ferror@plt+0x5030>
  4033bc:	add	x1, x0, #0xcd0
  4033c0:	mov	x0, x2
  4033c4:	bl	406770 <ferror@plt+0x47a0>
  4033c8:	cmn	w0, #0x1
  4033cc:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  4033d0:	ldr	x0, [sp, #40]
  4033d4:	ldr	x2, [x0, #8]
  4033d8:	adrp	x0, 407000 <ferror@plt+0x5030>
  4033dc:	add	x1, x0, #0xcd0
  4033e0:	mov	x0, x2
  4033e4:	bl	406770 <ferror@plt+0x47a0>
  4033e8:	cmn	w0, #0x1
  4033ec:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  4033f0:	ldr	x0, [sp, #40]
  4033f4:	ldr	w0, [x0, #16]
  4033f8:	cmn	w0, #0x1
  4033fc:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  403400:	ldr	x0, [sp, #40]
  403404:	ldr	w0, [x0, #20]
  403408:	cmn	w0, #0x1
  40340c:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  403410:	ldr	x0, [sp, #40]
  403414:	ldr	x2, [x0, #24]
  403418:	adrp	x0, 407000 <ferror@plt+0x5030>
  40341c:	add	x1, x0, #0xcd0
  403420:	mov	x0, x2
  403424:	bl	406770 <ferror@plt+0x47a0>
  403428:	cmn	w0, #0x1
  40342c:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  403430:	ldr	x0, [sp, #40]
  403434:	ldr	x2, [x0, #32]
  403438:	adrp	x0, 407000 <ferror@plt+0x5030>
  40343c:	add	x1, x0, #0xcd0
  403440:	mov	x0, x2
  403444:	bl	406770 <ferror@plt+0x47a0>
  403448:	cmn	w0, #0x1
  40344c:	b.eq	403470 <ferror@plt+0x14a0>  // b.none
  403450:	ldr	x0, [sp, #40]
  403454:	ldr	x2, [x0, #40]
  403458:	adrp	x0, 407000 <ferror@plt+0x5030>
  40345c:	add	x1, x0, #0xcd0
  403460:	mov	x0, x2
  403464:	bl	406770 <ferror@plt+0x47a0>
  403468:	cmn	w0, #0x1
  40346c:	b.ne	403478 <ferror@plt+0x14a8>  // b.any
  403470:	mov	w0, #0xffffffff            	// #-1
  403474:	b	403498 <ferror@plt+0x14c8>
  403478:	ldr	x1, [sp, #16]
  40347c:	ldr	x0, [sp, #40]
  403480:	bl	401ac0 <putpwent@plt>
  403484:	cmn	w0, #0x1
  403488:	b.ne	403494 <ferror@plt+0x14c4>  // b.any
  40348c:	mov	w0, #0xffffffff            	// #-1
  403490:	b	403498 <ferror@plt+0x14c8>
  403494:	mov	w0, #0x0                   	// #0
  403498:	ldp	x29, x30, [sp], #48
  40349c:	ret
  4034a0:	stp	x29, x30, [sp, #-32]!
  4034a4:	mov	x29, sp
  4034a8:	str	x0, [sp, #24]
  4034ac:	ldr	x1, [sp, #24]
  4034b0:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4034b4:	add	x0, x0, #0x368
  4034b8:	bl	404aa4 <ferror@plt+0x2ad4>
  4034bc:	ldp	x29, x30, [sp], #32
  4034c0:	ret
  4034c4:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4034c8:	add	x0, x0, #0x368
  4034cc:	ret
  4034d0:	stp	x29, x30, [sp, #-16]!
  4034d4:	mov	x29, sp
  4034d8:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4034dc:	add	x0, x0, #0x368
  4034e0:	bl	404c88 <ferror@plt+0x2cb8>
  4034e4:	ldp	x29, x30, [sp], #16
  4034e8:	ret
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	x29, sp
  4034f4:	str	w0, [sp, #28]
  4034f8:	ldr	w1, [sp, #28]
  4034fc:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403500:	add	x0, x0, #0x368
  403504:	bl	405104 <ferror@plt+0x3134>
  403508:	ldp	x29, x30, [sp], #32
  40350c:	ret
  403510:	stp	x29, x30, [sp, #-32]!
  403514:	mov	x29, sp
  403518:	str	x0, [sp, #24]
  40351c:	ldr	x1, [sp, #24]
  403520:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403524:	add	x0, x0, #0x368
  403528:	bl	4065ac <ferror@plt+0x45dc>
  40352c:	ldp	x29, x30, [sp], #32
  403530:	ret
  403534:	stp	x29, x30, [sp, #-48]!
  403538:	mov	x29, sp
  40353c:	str	w0, [sp, #28]
  403540:	bl	4035c4 <ferror@plt+0x15f4>
  403544:	nop
  403548:	bl	4035e0 <ferror@plt+0x1610>
  40354c:	str	x0, [sp, #40]
  403550:	ldr	x0, [sp, #40]
  403554:	cmp	x0, #0x0
  403558:	b.eq	403570 <ferror@plt+0x15a0>  // b.none
  40355c:	ldr	x0, [sp, #40]
  403560:	ldr	w0, [x0, #16]
  403564:	ldr	w1, [sp, #28]
  403568:	cmp	w1, w0
  40356c:	b.ne	403548 <ferror@plt+0x1578>  // b.any
  403570:	ldr	x0, [sp, #40]
  403574:	ldp	x29, x30, [sp], #48
  403578:	ret
  40357c:	stp	x29, x30, [sp, #-32]!
  403580:	mov	x29, sp
  403584:	str	x0, [sp, #24]
  403588:	ldr	x1, [sp, #24]
  40358c:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403590:	add	x0, x0, #0x368
  403594:	bl	40601c <ferror@plt+0x404c>
  403598:	ldp	x29, x30, [sp], #32
  40359c:	ret
  4035a0:	stp	x29, x30, [sp, #-32]!
  4035a4:	mov	x29, sp
  4035a8:	str	x0, [sp, #24]
  4035ac:	ldr	x1, [sp, #24]
  4035b0:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4035b4:	add	x0, x0, #0x368
  4035b8:	bl	40645c <ferror@plt+0x448c>
  4035bc:	ldp	x29, x30, [sp], #32
  4035c0:	ret
  4035c4:	stp	x29, x30, [sp, #-16]!
  4035c8:	mov	x29, sp
  4035cc:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4035d0:	add	x0, x0, #0x368
  4035d4:	bl	406644 <ferror@plt+0x4674>
  4035d8:	ldp	x29, x30, [sp], #16
  4035dc:	ret
  4035e0:	stp	x29, x30, [sp, #-16]!
  4035e4:	mov	x29, sp
  4035e8:	adrp	x0, 41a000 <ferror@plt+0x18030>
  4035ec:	add	x0, x0, #0x368
  4035f0:	bl	40669c <ferror@plt+0x46cc>
  4035f4:	ldp	x29, x30, [sp], #16
  4035f8:	ret
  4035fc:	stp	x29, x30, [sp, #-16]!
  403600:	mov	x29, sp
  403604:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403608:	add	x0, x0, #0x368
  40360c:	bl	405bfc <ferror@plt+0x3c2c>
  403610:	ldp	x29, x30, [sp], #16
  403614:	ret
  403618:	stp	x29, x30, [sp, #-16]!
  40361c:	mov	x29, sp
  403620:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403624:	add	x0, x0, #0x368
  403628:	bl	404e84 <ferror@plt+0x2eb4>
  40362c:	ldp	x29, x30, [sp], #16
  403630:	ret
  403634:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403638:	add	x0, x0, #0x368
  40363c:	ldr	x0, [x0, #1056]
  403640:	ret
  403644:	stp	x29, x30, [sp, #-32]!
  403648:	mov	x29, sp
  40364c:	str	x0, [sp, #24]
  403650:	ldr	x1, [sp, #24]
  403654:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403658:	add	x0, x0, #0x368
  40365c:	bl	4063a0 <ferror@plt+0x43d0>
  403660:	nop
  403664:	ldp	x29, x30, [sp], #32
  403668:	ret
  40366c:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403670:	add	x0, x0, #0x368
  403674:	ret
  403678:	sub	sp, sp, #0x20
  40367c:	str	x0, [sp, #8]
  403680:	str	x1, [sp]
  403684:	ldr	x0, [sp, #8]
  403688:	ldr	x0, [x0]
  40368c:	ldr	x0, [x0, #8]
  403690:	cmp	x0, #0x0
  403694:	b.ne	4036a0 <ferror@plt+0x16d0>  // b.any
  403698:	mov	w0, #0x1                   	// #1
  40369c:	b	403718 <ferror@plt+0x1748>
  4036a0:	ldr	x0, [sp]
  4036a4:	ldr	x0, [x0]
  4036a8:	ldr	x0, [x0, #8]
  4036ac:	cmp	x0, #0x0
  4036b0:	b.ne	4036bc <ferror@plt+0x16ec>  // b.any
  4036b4:	mov	w0, #0xffffffff            	// #-1
  4036b8:	b	403718 <ferror@plt+0x1748>
  4036bc:	ldr	x0, [sp, #8]
  4036c0:	ldr	x0, [x0]
  4036c4:	ldr	x0, [x0, #8]
  4036c8:	ldr	w0, [x0, #16]
  4036cc:	str	w0, [sp, #28]
  4036d0:	ldr	x0, [sp]
  4036d4:	ldr	x0, [x0]
  4036d8:	ldr	x0, [x0, #8]
  4036dc:	ldr	w0, [x0, #16]
  4036e0:	str	w0, [sp, #24]
  4036e4:	ldr	w1, [sp, #28]
  4036e8:	ldr	w0, [sp, #24]
  4036ec:	cmp	w1, w0
  4036f0:	b.cs	4036fc <ferror@plt+0x172c>  // b.hs, b.nlast
  4036f4:	mov	w0, #0xffffffff            	// #-1
  4036f8:	b	403718 <ferror@plt+0x1748>
  4036fc:	ldr	w1, [sp, #28]
  403700:	ldr	w0, [sp, #24]
  403704:	cmp	w1, w0
  403708:	b.ls	403714 <ferror@plt+0x1744>  // b.plast
  40370c:	mov	w0, #0x1                   	// #1
  403710:	b	403718 <ferror@plt+0x1748>
  403714:	mov	w0, #0x0                   	// #0
  403718:	add	sp, sp, #0x20
  40371c:	ret
  403720:	stp	x29, x30, [sp, #-16]!
  403724:	mov	x29, sp
  403728:	adrp	x0, 403000 <ferror@plt+0x1030>
  40372c:	add	x1, x0, #0x678
  403730:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403734:	add	x0, x0, #0x368
  403738:	bl	405670 <ferror@plt+0x36a0>
  40373c:	ldp	x29, x30, [sp], #16
  403740:	ret
  403744:	stp	x29, x30, [sp, #-48]!
  403748:	mov	x29, sp
  40374c:	str	x0, [sp, #24]
  403750:	mov	x0, #0x30                  	// #48
  403754:	bl	401be0 <malloc@plt>
  403758:	str	x0, [sp, #40]
  40375c:	ldr	x0, [sp, #40]
  403760:	cmp	x0, #0x0
  403764:	b.ne	403770 <ferror@plt+0x17a0>  // b.any
  403768:	mov	x0, #0x0                   	// #0
  40376c:	b	4038bc <ferror@plt+0x18ec>
  403770:	mov	x2, #0x30                  	// #48
  403774:	mov	w1, #0x0                   	// #0
  403778:	ldr	x0, [sp, #40]
  40377c:	bl	401c20 <memset@plt>
  403780:	ldr	x0, [sp, #24]
  403784:	ldr	w1, [x0, #16]
  403788:	ldr	x0, [sp, #40]
  40378c:	str	w1, [x0, #16]
  403790:	ldr	x0, [sp, #24]
  403794:	ldr	w1, [x0, #20]
  403798:	ldr	x0, [sp, #40]
  40379c:	str	w1, [x0, #20]
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	ldr	x0, [x0]
  4037a8:	bl	401cb0 <strdup@plt>
  4037ac:	mov	x1, x0
  4037b0:	ldr	x0, [sp, #40]
  4037b4:	str	x1, [x0]
  4037b8:	ldr	x0, [sp, #40]
  4037bc:	ldr	x0, [x0]
  4037c0:	cmp	x0, #0x0
  4037c4:	b.ne	4037d8 <ferror@plt+0x1808>  // b.any
  4037c8:	ldr	x0, [sp, #40]
  4037cc:	bl	4038c4 <ferror@plt+0x18f4>
  4037d0:	mov	x0, #0x0                   	// #0
  4037d4:	b	4038bc <ferror@plt+0x18ec>
  4037d8:	ldr	x0, [sp, #24]
  4037dc:	ldr	x0, [x0, #8]
  4037e0:	bl	401cb0 <strdup@plt>
  4037e4:	mov	x1, x0
  4037e8:	ldr	x0, [sp, #40]
  4037ec:	str	x1, [x0, #8]
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	ldr	x0, [x0, #8]
  4037f8:	cmp	x0, #0x0
  4037fc:	b.ne	403810 <ferror@plt+0x1840>  // b.any
  403800:	ldr	x0, [sp, #40]
  403804:	bl	4038c4 <ferror@plt+0x18f4>
  403808:	mov	x0, #0x0                   	// #0
  40380c:	b	4038bc <ferror@plt+0x18ec>
  403810:	ldr	x0, [sp, #24]
  403814:	ldr	x0, [x0, #24]
  403818:	bl	401cb0 <strdup@plt>
  40381c:	mov	x1, x0
  403820:	ldr	x0, [sp, #40]
  403824:	str	x1, [x0, #24]
  403828:	ldr	x0, [sp, #40]
  40382c:	ldr	x0, [x0, #24]
  403830:	cmp	x0, #0x0
  403834:	b.ne	403848 <ferror@plt+0x1878>  // b.any
  403838:	ldr	x0, [sp, #40]
  40383c:	bl	4038c4 <ferror@plt+0x18f4>
  403840:	mov	x0, #0x0                   	// #0
  403844:	b	4038bc <ferror@plt+0x18ec>
  403848:	ldr	x0, [sp, #24]
  40384c:	ldr	x0, [x0, #32]
  403850:	bl	401cb0 <strdup@plt>
  403854:	mov	x1, x0
  403858:	ldr	x0, [sp, #40]
  40385c:	str	x1, [x0, #32]
  403860:	ldr	x0, [sp, #40]
  403864:	ldr	x0, [x0, #32]
  403868:	cmp	x0, #0x0
  40386c:	b.ne	403880 <ferror@plt+0x18b0>  // b.any
  403870:	ldr	x0, [sp, #40]
  403874:	bl	4038c4 <ferror@plt+0x18f4>
  403878:	mov	x0, #0x0                   	// #0
  40387c:	b	4038bc <ferror@plt+0x18ec>
  403880:	ldr	x0, [sp, #24]
  403884:	ldr	x0, [x0, #40]
  403888:	bl	401cb0 <strdup@plt>
  40388c:	mov	x1, x0
  403890:	ldr	x0, [sp, #40]
  403894:	str	x1, [x0, #40]
  403898:	ldr	x0, [sp, #40]
  40389c:	ldr	x0, [x0, #40]
  4038a0:	cmp	x0, #0x0
  4038a4:	b.ne	4038b8 <ferror@plt+0x18e8>  // b.any
  4038a8:	ldr	x0, [sp, #40]
  4038ac:	bl	4038c4 <ferror@plt+0x18f4>
  4038b0:	mov	x0, #0x0                   	// #0
  4038b4:	b	4038bc <ferror@plt+0x18ec>
  4038b8:	ldr	x0, [sp, #40]
  4038bc:	ldp	x29, x30, [sp], #48
  4038c0:	ret
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	mov	x29, sp
  4038cc:	str	x19, [sp, #16]
  4038d0:	str	x0, [sp, #40]
  4038d4:	ldr	x0, [sp, #40]
  4038d8:	ldr	x0, [x0]
  4038dc:	bl	401dd0 <free@plt>
  4038e0:	ldr	x0, [sp, #40]
  4038e4:	ldr	x0, [x0, #8]
  4038e8:	cmp	x0, #0x0
  4038ec:	b.eq	403920 <ferror@plt+0x1950>  // b.none
  4038f0:	ldr	x0, [sp, #40]
  4038f4:	ldr	x19, [x0, #8]
  4038f8:	ldr	x0, [sp, #40]
  4038fc:	ldr	x0, [x0, #8]
  403900:	bl	401a90 <strlen@plt>
  403904:	mov	x2, x0
  403908:	mov	w1, #0x0                   	// #0
  40390c:	mov	x0, x19
  403910:	bl	401c20 <memset@plt>
  403914:	ldr	x0, [sp, #40]
  403918:	ldr	x0, [x0, #8]
  40391c:	bl	401dd0 <free@plt>
  403920:	ldr	x0, [sp, #40]
  403924:	ldr	x0, [x0, #24]
  403928:	bl	401dd0 <free@plt>
  40392c:	ldr	x0, [sp, #40]
  403930:	ldr	x0, [x0, #32]
  403934:	bl	401dd0 <free@plt>
  403938:	ldr	x0, [sp, #40]
  40393c:	ldr	x0, [x0, #40]
  403940:	bl	401dd0 <free@plt>
  403944:	ldr	x0, [sp, #40]
  403948:	bl	401dd0 <free@plt>
  40394c:	nop
  403950:	ldr	x19, [sp, #16]
  403954:	ldp	x29, x30, [sp], #48
  403958:	ret
  40395c:	stp	x29, x30, [sp, #-112]!
  403960:	mov	x29, sp
  403964:	stp	x19, x20, [sp, #16]
  403968:	str	x0, [sp, #40]
  40396c:	ldr	x0, [sp, #40]
  403970:	bl	401a90 <strlen@plt>
  403974:	cmp	x0, #0x3ff
  403978:	b.ls	403984 <ferror@plt+0x19b4>  // b.plast
  40397c:	mov	x0, #0x0                   	// #0
  403980:	b	403ae4 <ferror@plt+0x1b14>
  403984:	ldr	x1, [sp, #40]
  403988:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40398c:	add	x0, x0, #0x138
  403990:	bl	401e80 <strcpy@plt>
  403994:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403998:	add	x19, x0, #0x138
  40399c:	mov	w20, #0x0                   	// #0
  4039a0:	b	4039f4 <ferror@plt+0x1a24>
  4039a4:	sxtw	x0, w20
  4039a8:	lsl	x0, x0, #3
  4039ac:	add	x1, sp, #0x38
  4039b0:	str	x19, [x1, x0]
  4039b4:	b	4039bc <ferror@plt+0x19ec>
  4039b8:	add	x19, x19, #0x1
  4039bc:	ldrb	w0, [x19]
  4039c0:	cmp	w0, #0x0
  4039c4:	b.eq	4039d4 <ferror@plt+0x1a04>  // b.none
  4039c8:	ldrb	w0, [x19]
  4039cc:	cmp	w0, #0x3a
  4039d0:	b.ne	4039b8 <ferror@plt+0x19e8>  // b.any
  4039d4:	ldrb	w0, [x19]
  4039d8:	cmp	w0, #0x0
  4039dc:	b.eq	4039ec <ferror@plt+0x1a1c>  // b.none
  4039e0:	strb	wzr, [x19]
  4039e4:	add	x19, x19, #0x1
  4039e8:	b	4039f0 <ferror@plt+0x1a20>
  4039ec:	mov	x19, #0x0                   	// #0
  4039f0:	add	w20, w20, #0x1
  4039f4:	cmp	w20, #0x6
  4039f8:	b.gt	403a04 <ferror@plt+0x1a34>
  4039fc:	cmp	x19, #0x0
  403a00:	b.ne	4039a4 <ferror@plt+0x19d4>  // b.any
  403a04:	cmp	x19, #0x0
  403a08:	b.eq	403a14 <ferror@plt+0x1a44>  // b.none
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	b	403ae4 <ferror@plt+0x1b14>
  403a14:	cmp	w20, #0x7
  403a18:	b.ne	403a3c <ferror@plt+0x1a6c>  // b.any
  403a1c:	ldr	x0, [sp, #72]
  403a20:	ldrb	w0, [x0]
  403a24:	cmp	w0, #0x0
  403a28:	b.eq	403a3c <ferror@plt+0x1a6c>  // b.none
  403a2c:	ldr	x0, [sp, #80]
  403a30:	ldrb	w0, [x0]
  403a34:	cmp	w0, #0x0
  403a38:	b.ne	403a44 <ferror@plt+0x1a74>  // b.any
  403a3c:	mov	x0, #0x0                   	// #0
  403a40:	b	403ae4 <ferror@plt+0x1b14>
  403a44:	ldr	x1, [sp, #56]
  403a48:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403a4c:	add	x0, x0, #0x538
  403a50:	str	x1, [x0]
  403a54:	ldr	x1, [sp, #64]
  403a58:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403a5c:	add	x0, x0, #0x538
  403a60:	str	x1, [x0, #8]
  403a64:	ldr	x2, [sp, #72]
  403a68:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403a6c:	add	x1, x0, #0x548
  403a70:	mov	x0, x2
  403a74:	bl	407608 <ferror@plt+0x5638>
  403a78:	cmp	w0, #0x0
  403a7c:	b.ne	403a88 <ferror@plt+0x1ab8>  // b.any
  403a80:	mov	x0, #0x0                   	// #0
  403a84:	b	403ae4 <ferror@plt+0x1b14>
  403a88:	ldr	x2, [sp, #80]
  403a8c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403a90:	add	x1, x0, #0x54c
  403a94:	mov	x0, x2
  403a98:	bl	407458 <ferror@plt+0x5488>
  403a9c:	cmp	w0, #0x0
  403aa0:	b.ne	403aac <ferror@plt+0x1adc>  // b.any
  403aa4:	mov	x0, #0x0                   	// #0
  403aa8:	b	403ae4 <ferror@plt+0x1b14>
  403aac:	ldr	x1, [sp, #88]
  403ab0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403ab4:	add	x0, x0, #0x538
  403ab8:	str	x1, [x0, #24]
  403abc:	ldr	x1, [sp, #96]
  403ac0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403ac4:	add	x0, x0, #0x538
  403ac8:	str	x1, [x0, #32]
  403acc:	ldr	x1, [sp, #104]
  403ad0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403ad4:	add	x0, x0, #0x538
  403ad8:	str	x1, [x0, #40]
  403adc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403ae0:	add	x0, x0, #0x538
  403ae4:	ldp	x19, x20, [sp, #16]
  403ae8:	ldp	x29, x30, [sp], #112
  403aec:	ret
  403af0:	stp	x29, x30, [sp, #-48]!
  403af4:	mov	x29, sp
  403af8:	str	x0, [sp, #24]
  403afc:	ldr	x0, [sp, #24]
  403b00:	str	x0, [sp, #40]
  403b04:	ldr	x0, [sp, #40]
  403b08:	bl	403e0c <ferror@plt+0x1e3c>
  403b0c:	ldp	x29, x30, [sp], #48
  403b10:	ret
  403b14:	stp	x29, x30, [sp, #-48]!
  403b18:	mov	x29, sp
  403b1c:	str	x0, [sp, #24]
  403b20:	ldr	x0, [sp, #24]
  403b24:	str	x0, [sp, #40]
  403b28:	ldr	x0, [sp, #40]
  403b2c:	bl	403f40 <ferror@plt+0x1f70>
  403b30:	nop
  403b34:	ldp	x29, x30, [sp], #48
  403b38:	ret
  403b3c:	sub	sp, sp, #0x20
  403b40:	str	x0, [sp, #8]
  403b44:	ldr	x0, [sp, #8]
  403b48:	str	x0, [sp, #24]
  403b4c:	ldr	x0, [sp, #24]
  403b50:	ldr	x0, [x0]
  403b54:	add	sp, sp, #0x20
  403b58:	ret
  403b5c:	stp	x29, x30, [sp, #-32]!
  403b60:	mov	x29, sp
  403b64:	str	x0, [sp, #24]
  403b68:	ldr	x0, [sp, #24]
  403b6c:	bl	401e50 <sgetspent@plt>
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	stp	x29, x30, [sp, #-48]!
  403b7c:	mov	x29, sp
  403b80:	str	x0, [sp, #24]
  403b84:	str	x1, [sp, #16]
  403b88:	ldr	x0, [sp, #24]
  403b8c:	str	x0, [sp, #40]
  403b90:	ldr	x0, [sp, #40]
  403b94:	cmp	x0, #0x0
  403b98:	b.eq	403bdc <ferror@plt+0x1c0c>  // b.none
  403b9c:	ldr	x0, [sp, #40]
  403ba0:	ldr	x2, [x0]
  403ba4:	adrp	x0, 407000 <ferror@plt+0x5030>
  403ba8:	add	x1, x0, #0xcd8
  403bac:	mov	x0, x2
  403bb0:	bl	406770 <ferror@plt+0x47a0>
  403bb4:	cmn	w0, #0x1
  403bb8:	b.eq	403bdc <ferror@plt+0x1c0c>  // b.none
  403bbc:	ldr	x0, [sp, #40]
  403bc0:	ldr	x2, [x0, #8]
  403bc4:	adrp	x0, 407000 <ferror@plt+0x5030>
  403bc8:	add	x1, x0, #0xcd8
  403bcc:	mov	x0, x2
  403bd0:	bl	406770 <ferror@plt+0x47a0>
  403bd4:	cmn	w0, #0x1
  403bd8:	b.ne	403be4 <ferror@plt+0x1c14>  // b.any
  403bdc:	mov	w0, #0xffffffff            	// #-1
  403be0:	b	403c04 <ferror@plt+0x1c34>
  403be4:	ldr	x1, [sp, #16]
  403be8:	ldr	x0, [sp, #40]
  403bec:	bl	401c80 <putspent@plt>
  403bf0:	cmn	w0, #0x1
  403bf4:	b.ne	403c00 <ferror@plt+0x1c30>  // b.any
  403bf8:	mov	w0, #0xffffffff            	// #-1
  403bfc:	b	403c04 <ferror@plt+0x1c34>
  403c00:	mov	w0, #0x0                   	// #0
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-32]!
  403c10:	mov	x29, sp
  403c14:	str	x0, [sp, #24]
  403c18:	ldr	x1, [sp, #24]
  403c1c:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403c20:	add	x0, x0, #0x7f0
  403c24:	bl	404aa4 <ferror@plt+0x2ad4>
  403c28:	ldp	x29, x30, [sp], #32
  403c2c:	ret
  403c30:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403c34:	add	x0, x0, #0x7f0
  403c38:	ret
  403c3c:	stp	x29, x30, [sp, #-16]!
  403c40:	mov	x29, sp
  403c44:	adrp	x0, 407000 <ferror@plt+0x5030>
  403c48:	add	x0, x0, #0xce0
  403c4c:	bl	406a60 <ferror@plt+0x4a90>
  403c50:	and	w0, w0, #0xff
  403c54:	cmp	w0, #0x0
  403c58:	b.eq	403c64 <ferror@plt+0x1c94>  // b.none
  403c5c:	mov	w0, #0x1                   	// #1
  403c60:	b	403c74 <ferror@plt+0x1ca4>
  403c64:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403c68:	add	x0, x0, #0x7f0
  403c6c:	bl	404aec <ferror@plt+0x2b1c>
  403c70:	and	w0, w0, #0xff
  403c74:	ldp	x29, x30, [sp], #16
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-16]!
  403c80:	mov	x29, sp
  403c84:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403c88:	add	x0, x0, #0x7f0
  403c8c:	bl	404c88 <ferror@plt+0x2cb8>
  403c90:	ldp	x29, x30, [sp], #16
  403c94:	ret
  403c98:	stp	x29, x30, [sp, #-48]!
  403c9c:	mov	x29, sp
  403ca0:	str	w0, [sp, #28]
  403ca4:	str	wzr, [sp, #44]
  403ca8:	ldr	w1, [sp, #28]
  403cac:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403cb0:	add	x0, x0, #0x7f0
  403cb4:	bl	405104 <ferror@plt+0x3134>
  403cb8:	str	w0, [sp, #44]
  403cbc:	ldr	w0, [sp, #44]
  403cc0:	ldp	x29, x30, [sp], #48
  403cc4:	ret
  403cc8:	stp	x29, x30, [sp, #-32]!
  403ccc:	mov	x29, sp
  403cd0:	str	x0, [sp, #24]
  403cd4:	ldr	x1, [sp, #24]
  403cd8:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403cdc:	add	x0, x0, #0x7f0
  403ce0:	bl	4065ac <ferror@plt+0x45dc>
  403ce4:	ldp	x29, x30, [sp], #32
  403ce8:	ret
  403cec:	stp	x29, x30, [sp, #-32]!
  403cf0:	mov	x29, sp
  403cf4:	str	x0, [sp, #24]
  403cf8:	ldr	x1, [sp, #24]
  403cfc:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403d00:	add	x0, x0, #0x7f0
  403d04:	bl	40601c <ferror@plt+0x404c>
  403d08:	ldp	x29, x30, [sp], #32
  403d0c:	ret
  403d10:	stp	x29, x30, [sp, #-32]!
  403d14:	mov	x29, sp
  403d18:	str	x0, [sp, #24]
  403d1c:	ldr	x1, [sp, #24]
  403d20:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403d24:	add	x0, x0, #0x7f0
  403d28:	bl	40645c <ferror@plt+0x448c>
  403d2c:	ldp	x29, x30, [sp], #32
  403d30:	ret
  403d34:	stp	x29, x30, [sp, #-16]!
  403d38:	mov	x29, sp
  403d3c:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403d40:	add	x0, x0, #0x7f0
  403d44:	bl	406644 <ferror@plt+0x4674>
  403d48:	ldp	x29, x30, [sp], #16
  403d4c:	ret
  403d50:	stp	x29, x30, [sp, #-16]!
  403d54:	mov	x29, sp
  403d58:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403d5c:	add	x0, x0, #0x7f0
  403d60:	bl	40669c <ferror@plt+0x46cc>
  403d64:	ldp	x29, x30, [sp], #16
  403d68:	ret
  403d6c:	stp	x29, x30, [sp, #-32]!
  403d70:	mov	x29, sp
  403d74:	str	wzr, [sp, #28]
  403d78:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403d7c:	add	x0, x0, #0x7f0
  403d80:	bl	405bfc <ferror@plt+0x3c2c>
  403d84:	str	w0, [sp, #28]
  403d88:	ldr	w0, [sp, #28]
  403d8c:	ldp	x29, x30, [sp], #32
  403d90:	ret
  403d94:	stp	x29, x30, [sp, #-16]!
  403d98:	mov	x29, sp
  403d9c:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403da0:	add	x0, x0, #0x7f0
  403da4:	bl	404e84 <ferror@plt+0x2eb4>
  403da8:	ldp	x29, x30, [sp], #16
  403dac:	ret
  403db0:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403db4:	add	x0, x0, #0x7f0
  403db8:	ldr	x0, [x0, #1056]
  403dbc:	ret
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	mov	x29, sp
  403dc8:	str	x0, [sp, #24]
  403dcc:	ldr	x1, [sp, #24]
  403dd0:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403dd4:	add	x0, x0, #0x7f0
  403dd8:	bl	4063a0 <ferror@plt+0x43d0>
  403ddc:	nop
  403de0:	ldp	x29, x30, [sp], #32
  403de4:	ret
  403de8:	stp	x29, x30, [sp, #-16]!
  403dec:	mov	x29, sp
  403df0:	bl	40366c <ferror@plt+0x169c>
  403df4:	mov	x1, x0
  403df8:	adrp	x0, 41a000 <ferror@plt+0x18030>
  403dfc:	add	x0, x0, #0x7f0
  403e00:	bl	405904 <ferror@plt+0x3934>
  403e04:	ldp	x29, x30, [sp], #16
  403e08:	ret
  403e0c:	stp	x29, x30, [sp, #-48]!
  403e10:	mov	x29, sp
  403e14:	str	x0, [sp, #24]
  403e18:	mov	x0, #0x48                  	// #72
  403e1c:	bl	401be0 <malloc@plt>
  403e20:	str	x0, [sp, #40]
  403e24:	ldr	x0, [sp, #40]
  403e28:	cmp	x0, #0x0
  403e2c:	b.ne	403e38 <ferror@plt+0x1e68>  // b.any
  403e30:	mov	x0, #0x0                   	// #0
  403e34:	b	403f38 <ferror@plt+0x1f68>
  403e38:	mov	x2, #0x48                  	// #72
  403e3c:	mov	w1, #0x0                   	// #0
  403e40:	ldr	x0, [sp, #40]
  403e44:	bl	401c20 <memset@plt>
  403e48:	ldr	x0, [sp, #24]
  403e4c:	ldr	x1, [x0, #16]
  403e50:	ldr	x0, [sp, #40]
  403e54:	str	x1, [x0, #16]
  403e58:	ldr	x0, [sp, #24]
  403e5c:	ldr	x1, [x0, #24]
  403e60:	ldr	x0, [sp, #40]
  403e64:	str	x1, [x0, #24]
  403e68:	ldr	x0, [sp, #24]
  403e6c:	ldr	x1, [x0, #32]
  403e70:	ldr	x0, [sp, #40]
  403e74:	str	x1, [x0, #32]
  403e78:	ldr	x0, [sp, #24]
  403e7c:	ldr	x1, [x0, #40]
  403e80:	ldr	x0, [sp, #40]
  403e84:	str	x1, [x0, #40]
  403e88:	ldr	x0, [sp, #24]
  403e8c:	ldr	x1, [x0, #48]
  403e90:	ldr	x0, [sp, #40]
  403e94:	str	x1, [x0, #48]
  403e98:	ldr	x0, [sp, #24]
  403e9c:	ldr	x1, [x0, #56]
  403ea0:	ldr	x0, [sp, #40]
  403ea4:	str	x1, [x0, #56]
  403ea8:	ldr	x0, [sp, #24]
  403eac:	ldr	x1, [x0, #64]
  403eb0:	ldr	x0, [sp, #40]
  403eb4:	str	x1, [x0, #64]
  403eb8:	ldr	x0, [sp, #24]
  403ebc:	ldr	x0, [x0]
  403ec0:	bl	401cb0 <strdup@plt>
  403ec4:	mov	x1, x0
  403ec8:	ldr	x0, [sp, #40]
  403ecc:	str	x1, [x0]
  403ed0:	ldr	x0, [sp, #40]
  403ed4:	ldr	x0, [x0]
  403ed8:	cmp	x0, #0x0
  403edc:	b.ne	403ef0 <ferror@plt+0x1f20>  // b.any
  403ee0:	ldr	x0, [sp, #40]
  403ee4:	bl	401dd0 <free@plt>
  403ee8:	mov	x0, #0x0                   	// #0
  403eec:	b	403f38 <ferror@plt+0x1f68>
  403ef0:	ldr	x0, [sp, #24]
  403ef4:	ldr	x0, [x0, #8]
  403ef8:	bl	401cb0 <strdup@plt>
  403efc:	mov	x1, x0
  403f00:	ldr	x0, [sp, #40]
  403f04:	str	x1, [x0, #8]
  403f08:	ldr	x0, [sp, #40]
  403f0c:	ldr	x0, [x0, #8]
  403f10:	cmp	x0, #0x0
  403f14:	b.ne	403f34 <ferror@plt+0x1f64>  // b.any
  403f18:	ldr	x0, [sp, #40]
  403f1c:	ldr	x0, [x0]
  403f20:	bl	401dd0 <free@plt>
  403f24:	ldr	x0, [sp, #40]
  403f28:	bl	401dd0 <free@plt>
  403f2c:	mov	x0, #0x0                   	// #0
  403f30:	b	403f38 <ferror@plt+0x1f68>
  403f34:	ldr	x0, [sp, #40]
  403f38:	ldp	x29, x30, [sp], #48
  403f3c:	ret
  403f40:	stp	x29, x30, [sp, #-48]!
  403f44:	mov	x29, sp
  403f48:	str	x19, [sp, #16]
  403f4c:	str	x0, [sp, #40]
  403f50:	ldr	x0, [sp, #40]
  403f54:	ldr	x0, [x0]
  403f58:	bl	401dd0 <free@plt>
  403f5c:	ldr	x0, [sp, #40]
  403f60:	ldr	x0, [x0, #8]
  403f64:	cmp	x0, #0x0
  403f68:	b.eq	403f9c <ferror@plt+0x1fcc>  // b.none
  403f6c:	ldr	x0, [sp, #40]
  403f70:	ldr	x19, [x0, #8]
  403f74:	ldr	x0, [sp, #40]
  403f78:	ldr	x0, [x0, #8]
  403f7c:	bl	401a90 <strlen@plt>
  403f80:	mov	x2, x0
  403f84:	mov	w1, #0x0                   	// #0
  403f88:	mov	x0, x19
  403f8c:	bl	401c20 <memset@plt>
  403f90:	ldr	x0, [sp, #40]
  403f94:	ldr	x0, [x0, #8]
  403f98:	bl	401dd0 <free@plt>
  403f9c:	ldr	x0, [sp, #40]
  403fa0:	bl	401dd0 <free@plt>
  403fa4:	nop
  403fa8:	ldr	x19, [sp, #16]
  403fac:	ldp	x29, x30, [sp], #48
  403fb0:	ret
  403fb4:	stp	x29, x30, [sp, #-96]!
  403fb8:	mov	x29, sp
  403fbc:	stp	x19, x20, [sp, #16]
  403fc0:	str	x21, [sp, #32]
  403fc4:	str	x0, [sp, #72]
  403fc8:	str	x1, [sp, #64]
  403fcc:	str	x2, [sp, #56]
  403fd0:	str	x3, [sp, #48]
  403fd4:	ldr	x0, [sp, #56]
  403fd8:	cmp	x0, #0x0
  403fdc:	b.ne	403ff0 <ferror@plt+0x2020>  // b.any
  403fe0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403fe4:	add	x0, x0, #0x128
  403fe8:	ldr	x0, [x0]
  403fec:	str	x0, [sp, #56]
  403ff0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  403ff4:	add	x0, x0, #0x118
  403ff8:	ldr	x0, [x0]
  403ffc:	bl	401e70 <fflush@plt>
  404000:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404004:	add	x0, x0, #0x108
  404008:	ldr	x0, [x0]
  40400c:	bl	401e70 <fflush@plt>
  404010:	bl	401b70 <fork@plt>
  404014:	str	w0, [sp, #92]
  404018:	ldr	w0, [sp, #92]
  40401c:	cmp	w0, #0x0
  404020:	b.ne	404094 <ferror@plt+0x20c4>  // b.any
  404024:	ldr	x2, [sp, #56]
  404028:	ldr	x1, [sp, #64]
  40402c:	ldr	x0, [sp, #72]
  404030:	bl	401e20 <execve@plt>
  404034:	bl	401f40 <__errno_location@plt>
  404038:	ldr	w0, [x0]
  40403c:	cmp	w0, #0x2
  404040:	b.ne	40404c <ferror@plt+0x207c>  // b.any
  404044:	mov	w0, #0x7f                  	// #127
  404048:	bl	401ad0 <exit@plt>
  40404c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404050:	add	x0, x0, #0x108
  404054:	ldr	x19, [x0]
  404058:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40405c:	add	x0, x0, #0x588
  404060:	ldr	x20, [x0]
  404064:	bl	401f40 <__errno_location@plt>
  404068:	ldr	w0, [x0]
  40406c:	bl	401cc0 <strerror@plt>
  404070:	mov	x4, x0
  404074:	ldr	x3, [sp, #72]
  404078:	mov	x2, x20
  40407c:	adrp	x0, 407000 <ferror@plt+0x5030>
  404080:	add	x1, x0, #0xcf0
  404084:	mov	x0, x19
  404088:	bl	401fa0 <fprintf@plt>
  40408c:	mov	w0, #0x7e                  	// #126
  404090:	bl	401ad0 <exit@plt>
  404094:	ldr	w0, [sp, #92]
  404098:	cmn	w0, #0x1
  40409c:	b.ne	4040e8 <ferror@plt+0x2118>  // b.any
  4040a0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4040a4:	add	x0, x0, #0x108
  4040a8:	ldr	x19, [x0]
  4040ac:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4040b0:	add	x0, x0, #0x588
  4040b4:	ldr	x20, [x0]
  4040b8:	bl	401f40 <__errno_location@plt>
  4040bc:	ldr	w0, [x0]
  4040c0:	bl	401cc0 <strerror@plt>
  4040c4:	mov	x4, x0
  4040c8:	ldr	x3, [sp, #72]
  4040cc:	mov	x2, x20
  4040d0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4040d4:	add	x1, x0, #0xcf0
  4040d8:	mov	x0, x19
  4040dc:	bl	401fa0 <fprintf@plt>
  4040e0:	mov	w0, #0xffffffff            	// #-1
  4040e4:	b	4041b8 <ferror@plt+0x21e8>
  4040e8:	mov	w2, #0x0                   	// #0
  4040ec:	ldr	x1, [sp, #48]
  4040f0:	ldr	w0, [sp, #92]
  4040f4:	bl	401f60 <waitpid@plt>
  4040f8:	str	w0, [sp, #88]
  4040fc:	ldr	w0, [sp, #88]
  404100:	cmn	w0, #0x1
  404104:	b.ne	404118 <ferror@plt+0x2148>  // b.any
  404108:	bl	401f40 <__errno_location@plt>
  40410c:	ldr	w0, [x0]
  404110:	cmp	w0, #0xa
  404114:	b.eq	404154 <ferror@plt+0x2184>  // b.none
  404118:	ldr	w0, [sp, #88]
  40411c:	cmn	w0, #0x1
  404120:	b.ne	404134 <ferror@plt+0x2164>  // b.any
  404124:	bl	401f40 <__errno_location@plt>
  404128:	ldr	w0, [x0]
  40412c:	cmp	w0, #0x4
  404130:	b.eq	4040e8 <ferror@plt+0x2118>  // b.none
  404134:	ldr	w0, [sp, #88]
  404138:	cmn	w0, #0x1
  40413c:	b.eq	404158 <ferror@plt+0x2188>  // b.none
  404140:	ldr	w1, [sp, #88]
  404144:	ldr	w0, [sp, #92]
  404148:	cmp	w1, w0
  40414c:	b.ne	4040e8 <ferror@plt+0x2118>  // b.any
  404150:	b	404158 <ferror@plt+0x2188>
  404154:	nop
  404158:	ldr	w0, [sp, #88]
  40415c:	cmn	w0, #0x1
  404160:	b.ne	4041b4 <ferror@plt+0x21e4>  // b.any
  404164:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404168:	add	x0, x0, #0x108
  40416c:	ldr	x19, [x0]
  404170:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404174:	add	x0, x0, #0x588
  404178:	ldr	x20, [x0]
  40417c:	ldr	x0, [sp, #48]
  404180:	ldr	w21, [x0]
  404184:	bl	401f40 <__errno_location@plt>
  404188:	ldr	w0, [x0]
  40418c:	bl	401cc0 <strerror@plt>
  404190:	mov	x4, x0
  404194:	mov	w3, w21
  404198:	mov	x2, x20
  40419c:	adrp	x0, 407000 <ferror@plt+0x5030>
  4041a0:	add	x1, x0, #0xd10
  4041a4:	mov	x0, x19
  4041a8:	bl	401fa0 <fprintf@plt>
  4041ac:	mov	w0, #0xffffffff            	// #-1
  4041b0:	b	4041b8 <ferror@plt+0x21e8>
  4041b4:	mov	w0, #0x0                   	// #0
  4041b8:	ldp	x19, x20, [sp, #16]
  4041bc:	ldr	x21, [sp, #32]
  4041c0:	ldp	x29, x30, [sp], #96
  4041c4:	ret
  4041c8:	stp	x29, x30, [sp, #-176]!
  4041cc:	mov	x29, sp
  4041d0:	str	x0, [sp, #24]
  4041d4:	str	x1, [sp, #16]
  4041d8:	str	xzr, [sp, #168]
  4041dc:	add	x0, sp, #0x20
  4041e0:	mov	x1, x0
  4041e4:	ldr	x0, [sp, #16]
  4041e8:	bl	4077c8 <ferror@plt+0x57f8>
  4041ec:	cmp	w0, #0x0
  4041f0:	b.ne	404238 <ferror@plt+0x2268>  // b.any
  4041f4:	ldr	w0, [sp, #48]
  4041f8:	and	w0, w0, #0xf000
  4041fc:	cmp	w0, #0xa, lsl #12
  404200:	b.ne	404238 <ferror@plt+0x2268>  // b.any
  404204:	mov	x1, #0x0                   	// #0
  404208:	ldr	x0, [sp, #16]
  40420c:	bl	401ee0 <realpath@plt>
  404210:	str	x0, [sp, #168]
  404214:	ldr	x0, [sp, #168]
  404218:	cmp	x0, #0x0
  40421c:	b.ne	404230 <ferror@plt+0x2260>  // b.any
  404220:	adrp	x0, 407000 <ferror@plt+0x5030>
  404224:	add	x0, x0, #0xd30
  404228:	bl	401ae0 <perror@plt>
  40422c:	b	404238 <ferror@plt+0x2268>
  404230:	ldr	x0, [sp, #168]
  404234:	str	x0, [sp, #16]
  404238:	ldr	x1, [sp, #16]
  40423c:	ldr	x0, [sp, #24]
  404240:	bl	401e30 <rename@plt>
  404244:	str	w0, [sp, #164]
  404248:	ldr	x0, [sp, #168]
  40424c:	cmp	x0, #0x0
  404250:	b.eq	40425c <ferror@plt+0x228c>  // b.none
  404254:	ldr	x0, [sp, #168]
  404258:	bl	401dd0 <free@plt>
  40425c:	ldr	w0, [sp, #164]
  404260:	ldp	x29, x30, [sp], #176
  404264:	ret
  404268:	stp	x29, x30, [sp, #-160]!
  40426c:	mov	x29, sp
  404270:	str	x0, [sp, #24]
  404274:	add	x0, sp, #0x20
  404278:	mov	x1, x0
  40427c:	ldr	x0, [sp, #24]
  404280:	bl	4077a8 <ferror@plt+0x57d8>
  404284:	cmp	w0, #0x0
  404288:	b.eq	404294 <ferror@plt+0x22c4>  // b.none
  40428c:	mov	w0, #0x0                   	// #0
  404290:	b	4042ac <ferror@plt+0x22dc>
  404294:	ldr	w0, [sp, #52]
  404298:	cmp	w0, #0x2
  40429c:	b.eq	4042a8 <ferror@plt+0x22d8>  // b.none
  4042a0:	mov	w0, #0x0                   	// #0
  4042a4:	b	4042ac <ferror@plt+0x22dc>
  4042a8:	mov	w0, #0x1                   	// #1
  4042ac:	ldp	x29, x30, [sp], #160
  4042b0:	ret
  4042b4:	stp	x29, x30, [sp, #-128]!
  4042b8:	mov	x29, sp
  4042bc:	stp	x19, x20, [sp, #16]
  4042c0:	str	x0, [sp, #56]
  4042c4:	str	x1, [sp, #48]
  4042c8:	strb	w2, [sp, #47]
  4042cc:	mov	w2, #0x180                 	// #384
  4042d0:	mov	w1, #0x241                 	// #577
  4042d4:	ldr	x0, [sp, #56]
  4042d8:	bl	401bf0 <open@plt>
  4042dc:	str	w0, [sp, #120]
  4042e0:	ldr	w0, [sp, #120]
  4042e4:	cmn	w0, #0x1
  4042e8:	b.ne	404340 <ferror@plt+0x2370>  // b.any
  4042ec:	ldrb	w0, [sp, #47]
  4042f0:	cmp	w0, #0x0
  4042f4:	b.eq	404338 <ferror@plt+0x2368>  // b.none
  4042f8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4042fc:	add	x0, x0, #0x108
  404300:	ldr	x19, [x0]
  404304:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404308:	add	x0, x0, #0x588
  40430c:	ldr	x20, [x0]
  404310:	bl	401f40 <__errno_location@plt>
  404314:	ldr	w0, [x0]
  404318:	bl	401cc0 <strerror@plt>
  40431c:	mov	x4, x0
  404320:	ldr	x3, [sp, #56]
  404324:	mov	x2, x20
  404328:	adrp	x0, 407000 <ferror@plt+0x5030>
  40432c:	add	x1, x0, #0xd48
  404330:	mov	x0, x19
  404334:	bl	401fa0 <fprintf@plt>
  404338:	mov	w0, #0x0                   	// #0
  40433c:	b	4047cc <ferror@plt+0x27fc>
  404340:	bl	401bc0 <getpid@plt>
  404344:	str	w0, [sp, #108]
  404348:	ldr	w0, [sp, #108]
  40434c:	sxtw	x0, w0
  404350:	add	x4, sp, #0x48
  404354:	mov	x3, x0
  404358:	adrp	x0, 407000 <ferror@plt+0x5030>
  40435c:	add	x2, x0, #0xd58
  404360:	mov	x1, #0x20                  	// #32
  404364:	mov	x0, x4
  404368:	bl	401b80 <snprintf@plt>
  40436c:	add	x0, sp, #0x48
  404370:	bl	401a90 <strlen@plt>
  404374:	add	x0, x0, #0x1
  404378:	str	x0, [sp, #112]
  40437c:	ldr	x1, [sp, #112]
  404380:	add	x0, sp, #0x48
  404384:	mov	x2, x1
  404388:	mov	x1, x0
  40438c:	ldr	w0, [sp, #120]
  404390:	bl	401d00 <write@plt>
  404394:	mov	x1, x0
  404398:	ldr	x0, [sp, #112]
  40439c:	cmp	x0, x1
  4043a0:	b.eq	404408 <ferror@plt+0x2438>  // b.none
  4043a4:	ldrb	w0, [sp, #47]
  4043a8:	cmp	w0, #0x0
  4043ac:	b.eq	4043f0 <ferror@plt+0x2420>  // b.none
  4043b0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4043b4:	add	x0, x0, #0x108
  4043b8:	ldr	x19, [x0]
  4043bc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4043c0:	add	x0, x0, #0x588
  4043c4:	ldr	x20, [x0]
  4043c8:	bl	401f40 <__errno_location@plt>
  4043cc:	ldr	w0, [x0]
  4043d0:	bl	401cc0 <strerror@plt>
  4043d4:	mov	x4, x0
  4043d8:	ldr	x3, [sp, #56]
  4043dc:	mov	x2, x20
  4043e0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4043e4:	add	x1, x0, #0xd48
  4043e8:	mov	x0, x19
  4043ec:	bl	401fa0 <fprintf@plt>
  4043f0:	ldr	w0, [sp, #120]
  4043f4:	bl	401cd0 <close@plt>
  4043f8:	ldr	x0, [sp, #56]
  4043fc:	bl	401f70 <unlink@plt>
  404400:	mov	w0, #0x0                   	// #0
  404404:	b	4047cc <ferror@plt+0x27fc>
  404408:	ldr	w0, [sp, #120]
  40440c:	bl	401cd0 <close@plt>
  404410:	ldr	x1, [sp, #48]
  404414:	ldr	x0, [sp, #56]
  404418:	bl	401ed0 <link@plt>
  40441c:	cmp	w0, #0x0
  404420:	b.ne	404488 <ferror@plt+0x24b8>  // b.any
  404424:	ldr	x0, [sp, #56]
  404428:	bl	404268 <ferror@plt+0x2298>
  40442c:	str	w0, [sp, #124]
  404430:	ldr	w0, [sp, #124]
  404434:	cmp	w0, #0x0
  404438:	b.ne	404478 <ferror@plt+0x24a8>  // b.any
  40443c:	ldrb	w0, [sp, #47]
  404440:	cmp	w0, #0x0
  404444:	b.eq	404478 <ferror@plt+0x24a8>  // b.none
  404448:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40444c:	add	x0, x0, #0x108
  404450:	ldr	x4, [x0]
  404454:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404458:	add	x0, x0, #0x588
  40445c:	ldr	x0, [x0]
  404460:	ldr	x3, [sp, #56]
  404464:	mov	x2, x0
  404468:	adrp	x0, 407000 <ferror@plt+0x5030>
  40446c:	add	x1, x0, #0xd60
  404470:	mov	x0, x4
  404474:	bl	401fa0 <fprintf@plt>
  404478:	ldr	x0, [sp, #56]
  40447c:	bl	401f70 <unlink@plt>
  404480:	ldr	w0, [sp, #124]
  404484:	b	4047cc <ferror@plt+0x27fc>
  404488:	mov	w1, #0x2                   	// #2
  40448c:	ldr	x0, [sp, #48]
  404490:	bl	401bf0 <open@plt>
  404494:	str	w0, [sp, #120]
  404498:	ldr	w0, [sp, #120]
  40449c:	cmn	w0, #0x1
  4044a0:	b.ne	404510 <ferror@plt+0x2540>  // b.any
  4044a4:	ldrb	w0, [sp, #47]
  4044a8:	cmp	w0, #0x0
  4044ac:	b.eq	4044f0 <ferror@plt+0x2520>  // b.none
  4044b0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4044b4:	add	x0, x0, #0x108
  4044b8:	ldr	x19, [x0]
  4044bc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4044c0:	add	x0, x0, #0x588
  4044c4:	ldr	x20, [x0]
  4044c8:	bl	401f40 <__errno_location@plt>
  4044cc:	ldr	w0, [x0]
  4044d0:	bl	401cc0 <strerror@plt>
  4044d4:	mov	x4, x0
  4044d8:	ldr	x3, [sp, #48]
  4044dc:	mov	x2, x20
  4044e0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4044e4:	add	x1, x0, #0xd48
  4044e8:	mov	x0, x19
  4044ec:	bl	401fa0 <fprintf@plt>
  4044f0:	ldr	x0, [sp, #56]
  4044f4:	bl	401f70 <unlink@plt>
  4044f8:	bl	401f40 <__errno_location@plt>
  4044fc:	mov	x1, x0
  404500:	mov	w0, #0x16                  	// #22
  404504:	str	w0, [x1]
  404508:	mov	w0, #0x0                   	// #0
  40450c:	b	4047cc <ferror@plt+0x27fc>
  404510:	add	x0, sp, #0x48
  404514:	mov	x2, #0x1f                  	// #31
  404518:	mov	x1, x0
  40451c:	ldr	w0, [sp, #120]
  404520:	bl	401eb0 <read@plt>
  404524:	str	x0, [sp, #112]
  404528:	ldr	w0, [sp, #120]
  40452c:	bl	401cd0 <close@plt>
  404530:	ldr	x0, [sp, #112]
  404534:	cmp	x0, #0x0
  404538:	b.gt	404598 <ferror@plt+0x25c8>
  40453c:	ldrb	w0, [sp, #47]
  404540:	cmp	w0, #0x0
  404544:	b.eq	404578 <ferror@plt+0x25a8>  // b.none
  404548:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40454c:	add	x0, x0, #0x108
  404550:	ldr	x4, [x0]
  404554:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404558:	add	x0, x0, #0x588
  40455c:	ldr	x0, [x0]
  404560:	ldr	x3, [sp, #48]
  404564:	mov	x2, x0
  404568:	adrp	x0, 407000 <ferror@plt+0x5030>
  40456c:	add	x1, x0, #0xd80
  404570:	mov	x0, x4
  404574:	bl	401fa0 <fprintf@plt>
  404578:	ldr	x0, [sp, #56]
  40457c:	bl	401f70 <unlink@plt>
  404580:	bl	401f40 <__errno_location@plt>
  404584:	mov	x1, x0
  404588:	mov	w0, #0x16                  	// #22
  40458c:	str	w0, [x1]
  404590:	mov	w0, #0x0                   	// #0
  404594:	b	4047cc <ferror@plt+0x27fc>
  404598:	ldr	x0, [sp, #112]
  40459c:	add	x1, sp, #0x48
  4045a0:	strb	wzr, [x1, x0]
  4045a4:	add	x1, sp, #0x6c
  4045a8:	add	x0, sp, #0x48
  4045ac:	bl	407570 <ferror@plt+0x55a0>
  4045b0:	cmp	w0, #0x0
  4045b4:	b.ne	40461c <ferror@plt+0x264c>  // b.any
  4045b8:	ldrb	w0, [sp, #47]
  4045bc:	cmp	w0, #0x0
  4045c0:	b.eq	4045fc <ferror@plt+0x262c>  // b.none
  4045c4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4045c8:	add	x0, x0, #0x108
  4045cc:	ldr	x5, [x0]
  4045d0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4045d4:	add	x0, x0, #0x588
  4045d8:	ldr	x0, [x0]
  4045dc:	add	x1, sp, #0x48
  4045e0:	mov	x4, x1
  4045e4:	ldr	x3, [sp, #48]
  4045e8:	mov	x2, x0
  4045ec:	adrp	x0, 407000 <ferror@plt+0x5030>
  4045f0:	add	x1, x0, #0xdb0
  4045f4:	mov	x0, x5
  4045f8:	bl	401fa0 <fprintf@plt>
  4045fc:	ldr	x0, [sp, #56]
  404600:	bl	401f70 <unlink@plt>
  404604:	bl	401f40 <__errno_location@plt>
  404608:	mov	x1, x0
  40460c:	mov	w0, #0x16                  	// #22
  404610:	str	w0, [x1]
  404614:	mov	w0, #0x0                   	// #0
  404618:	b	4047cc <ferror@plt+0x27fc>
  40461c:	ldr	w0, [sp, #108]
  404620:	mov	w1, #0x0                   	// #0
  404624:	bl	401b60 <kill@plt>
  404628:	cmp	w0, #0x0
  40462c:	b.ne	404698 <ferror@plt+0x26c8>  // b.any
  404630:	ldrb	w0, [sp, #47]
  404634:	cmp	w0, #0x0
  404638:	b.eq	404678 <ferror@plt+0x26a8>  // b.none
  40463c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404640:	add	x0, x0, #0x108
  404644:	ldr	x5, [x0]
  404648:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40464c:	add	x0, x0, #0x588
  404650:	ldr	x0, [x0]
  404654:	ldr	w1, [sp, #108]
  404658:	sxtw	x1, w1
  40465c:	mov	x4, x1
  404660:	ldr	x3, [sp, #48]
  404664:	mov	x2, x0
  404668:	adrp	x0, 407000 <ferror@plt+0x5030>
  40466c:	add	x1, x0, #0xde8
  404670:	mov	x0, x5
  404674:	bl	401fa0 <fprintf@plt>
  404678:	ldr	x0, [sp, #56]
  40467c:	bl	401f70 <unlink@plt>
  404680:	bl	401f40 <__errno_location@plt>
  404684:	mov	x1, x0
  404688:	mov	w0, #0x11                  	// #17
  40468c:	str	w0, [x1]
  404690:	mov	w0, #0x0                   	// #0
  404694:	b	4047cc <ferror@plt+0x27fc>
  404698:	ldr	x0, [sp, #48]
  40469c:	bl	401f70 <unlink@plt>
  4046a0:	cmp	w0, #0x0
  4046a4:	b.eq	404704 <ferror@plt+0x2734>  // b.none
  4046a8:	ldrb	w0, [sp, #47]
  4046ac:	cmp	w0, #0x0
  4046b0:	b.eq	4046f4 <ferror@plt+0x2724>  // b.none
  4046b4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4046b8:	add	x0, x0, #0x108
  4046bc:	ldr	x19, [x0]
  4046c0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4046c4:	add	x0, x0, #0x588
  4046c8:	ldr	x20, [x0]
  4046cc:	bl	401f40 <__errno_location@plt>
  4046d0:	ldr	w0, [x0]
  4046d4:	bl	401cc0 <strerror@plt>
  4046d8:	mov	x4, x0
  4046dc:	ldr	x3, [sp, #48]
  4046e0:	mov	x2, x20
  4046e4:	adrp	x0, 407000 <ferror@plt+0x5030>
  4046e8:	add	x1, x0, #0xe10
  4046ec:	mov	x0, x19
  4046f0:	bl	401fa0 <fprintf@plt>
  4046f4:	ldr	x0, [sp, #56]
  4046f8:	bl	401f70 <unlink@plt>
  4046fc:	mov	w0, #0x0                   	// #0
  404700:	b	4047cc <ferror@plt+0x27fc>
  404704:	str	wzr, [sp, #124]
  404708:	ldr	x1, [sp, #48]
  40470c:	ldr	x0, [sp, #56]
  404710:	bl	401ed0 <link@plt>
  404714:	cmp	w0, #0x0
  404718:	b.ne	404774 <ferror@plt+0x27a4>  // b.any
  40471c:	ldr	x0, [sp, #56]
  404720:	bl	404268 <ferror@plt+0x2298>
  404724:	str	w0, [sp, #124]
  404728:	ldr	w0, [sp, #124]
  40472c:	cmp	w0, #0x0
  404730:	b.ne	4047c0 <ferror@plt+0x27f0>  // b.any
  404734:	ldrb	w0, [sp, #47]
  404738:	cmp	w0, #0x0
  40473c:	b.eq	4047c0 <ferror@plt+0x27f0>  // b.none
  404740:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404744:	add	x0, x0, #0x108
  404748:	ldr	x4, [x0]
  40474c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404750:	add	x0, x0, #0x588
  404754:	ldr	x0, [x0]
  404758:	ldr	x3, [sp, #56]
  40475c:	mov	x2, x0
  404760:	adrp	x0, 407000 <ferror@plt+0x5030>
  404764:	add	x1, x0, #0xd60
  404768:	mov	x0, x4
  40476c:	bl	401fa0 <fprintf@plt>
  404770:	b	4047c0 <ferror@plt+0x27f0>
  404774:	ldrb	w0, [sp, #47]
  404778:	cmp	w0, #0x0
  40477c:	b.eq	4047c0 <ferror@plt+0x27f0>  // b.none
  404780:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404784:	add	x0, x0, #0x108
  404788:	ldr	x19, [x0]
  40478c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404790:	add	x0, x0, #0x588
  404794:	ldr	x20, [x0]
  404798:	bl	401f40 <__errno_location@plt>
  40479c:	ldr	w0, [x0]
  4047a0:	bl	401cc0 <strerror@plt>
  4047a4:	mov	x4, x0
  4047a8:	ldr	x3, [sp, #48]
  4047ac:	mov	x2, x20
  4047b0:	adrp	x0, 407000 <ferror@plt+0x5030>
  4047b4:	add	x1, x0, #0xe10
  4047b8:	mov	x0, x19
  4047bc:	bl	401fa0 <fprintf@plt>
  4047c0:	ldr	x0, [sp, #56]
  4047c4:	bl	401f70 <unlink@plt>
  4047c8:	ldr	w0, [sp, #124]
  4047cc:	ldp	x19, x20, [sp, #16]
  4047d0:	ldp	x29, x30, [sp], #128
  4047d4:	ret
  4047d8:	stp	x29, x30, [sp, #-64]!
  4047dc:	mov	x29, sp
  4047e0:	str	x0, [sp, #40]
  4047e4:	str	x1, [sp, #32]
  4047e8:	str	x2, [sp, #24]
  4047ec:	mov	w0, #0x1ff                 	// #511
  4047f0:	bl	401f00 <umask@plt>
  4047f4:	str	w0, [sp, #60]
  4047f8:	ldr	x1, [sp, #32]
  4047fc:	ldr	x0, [sp, #40]
  404800:	bl	401bd0 <fopen@plt>
  404804:	str	x0, [sp, #48]
  404808:	ldr	w0, [sp, #60]
  40480c:	bl	401f00 <umask@plt>
  404810:	ldr	x0, [sp, #48]
  404814:	cmp	x0, #0x0
  404818:	b.ne	404824 <ferror@plt+0x2854>  // b.any
  40481c:	mov	x0, #0x0                   	// #0
  404820:	b	4048ac <ferror@plt+0x28dc>
  404824:	ldr	x0, [sp, #48]
  404828:	bl	401b90 <fileno@plt>
  40482c:	mov	w3, w0
  404830:	ldr	x0, [sp, #24]
  404834:	ldr	w1, [x0, #24]
  404838:	ldr	x0, [sp, #24]
  40483c:	ldr	w0, [x0, #28]
  404840:	mov	w2, w0
  404844:	mov	w0, w3
  404848:	bl	401f90 <fchown@plt>
  40484c:	cmp	w0, #0x0
  404850:	b.ne	40488c <ferror@plt+0x28bc>  // b.any
  404854:	ldr	x0, [sp, #48]
  404858:	bl	401b90 <fileno@plt>
  40485c:	mov	w2, w0
  404860:	ldr	x0, [sp, #24]
  404864:	ldr	w1, [x0, #16]
  404868:	mov	w0, #0x1b4                 	// #436
  40486c:	and	w0, w1, w0
  404870:	mov	w1, w0
  404874:	mov	w0, w2
  404878:	bl	401c50 <fchmod@plt>
  40487c:	cmp	w0, #0x0
  404880:	b.ne	404894 <ferror@plt+0x28c4>  // b.any
  404884:	ldr	x0, [sp, #48]
  404888:	b	4048ac <ferror@plt+0x28dc>
  40488c:	nop
  404890:	b	404898 <ferror@plt+0x28c8>
  404894:	nop
  404898:	ldr	x0, [sp, #48]
  40489c:	bl	401ba0 <fclose@plt>
  4048a0:	ldr	x0, [sp, #40]
  4048a4:	bl	401f70 <unlink@plt>
  4048a8:	mov	x0, #0x0                   	// #0
  4048ac:	ldp	x29, x30, [sp], #64
  4048b0:	ret
  4048b4:	stp	x29, x30, [sp, #-192]!
  4048b8:	mov	x29, sp
  4048bc:	str	x0, [sp, #24]
  4048c0:	str	x1, [sp, #16]
  4048c4:	ldr	x0, [sp, #16]
  4048c8:	bl	401b90 <fileno@plt>
  4048cc:	mov	w2, w0
  4048d0:	add	x0, sp, #0x30
  4048d4:	mov	x1, x0
  4048d8:	mov	w0, w2
  4048dc:	bl	4077b8 <ferror@plt+0x57e8>
  4048e0:	cmp	w0, #0x0
  4048e4:	b.eq	4048f0 <ferror@plt+0x2920>  // b.none
  4048e8:	mov	w0, #0xffffffff            	// #-1
  4048ec:	b	404a00 <ferror@plt+0x2a30>
  4048f0:	add	x0, sp, #0x30
  4048f4:	mov	x2, x0
  4048f8:	adrp	x0, 407000 <ferror@plt+0x5030>
  4048fc:	add	x1, x0, #0xe30
  404900:	ldr	x0, [sp, #24]
  404904:	bl	4047d8 <ferror@plt+0x2808>
  404908:	str	x0, [sp, #176]
  40490c:	ldr	x0, [sp, #176]
  404910:	cmp	x0, #0x0
  404914:	b.ne	404920 <ferror@plt+0x2950>  // b.any
  404918:	mov	w0, #0xffffffff            	// #-1
  40491c:	b	404a00 <ferror@plt+0x2a30>
  404920:	str	wzr, [sp, #188]
  404924:	mov	w2, #0x0                   	// #0
  404928:	mov	x1, #0x0                   	// #0
  40492c:	ldr	x0, [sp, #16]
  404930:	bl	401d10 <fseek@plt>
  404934:	cmp	w0, #0x0
  404938:	b.ne	404974 <ferror@plt+0x29a4>  // b.any
  40493c:	b	404954 <ferror@plt+0x2984>
  404940:	ldr	x1, [sp, #176]
  404944:	ldr	w0, [sp, #188]
  404948:	bl	401b30 <putc@plt>
  40494c:	cmn	w0, #0x1
  404950:	b.eq	404970 <ferror@plt+0x29a0>  // b.none
  404954:	ldr	x0, [sp, #16]
  404958:	bl	401c90 <getc@plt>
  40495c:	str	w0, [sp, #188]
  404960:	ldr	w0, [sp, #188]
  404964:	cmn	w0, #0x1
  404968:	b.ne	404940 <ferror@plt+0x2970>  // b.any
  40496c:	b	404974 <ferror@plt+0x29a4>
  404970:	nop
  404974:	ldr	w0, [sp, #188]
  404978:	cmn	w0, #0x1
  40497c:	b.ne	4049a0 <ferror@plt+0x29d0>  // b.any
  404980:	ldr	x0, [sp, #16]
  404984:	bl	401fd0 <ferror@plt>
  404988:	cmp	w0, #0x0
  40498c:	b.ne	4049a0 <ferror@plt+0x29d0>  // b.any
  404990:	ldr	x0, [sp, #176]
  404994:	bl	401e70 <fflush@plt>
  404998:	cmp	w0, #0x0
  40499c:	b.eq	4049b0 <ferror@plt+0x29e0>  // b.none
  4049a0:	ldr	x0, [sp, #176]
  4049a4:	bl	401ba0 <fclose@plt>
  4049a8:	mov	w0, #0xffffffff            	// #-1
  4049ac:	b	404a00 <ferror@plt+0x2a30>
  4049b0:	ldr	x0, [sp, #176]
  4049b4:	bl	401b90 <fileno@plt>
  4049b8:	bl	401bb0 <fsync@plt>
  4049bc:	cmp	w0, #0x0
  4049c0:	b.ne	4049d4 <ferror@plt+0x2a04>  // b.any
  4049c4:	ldr	x0, [sp, #176]
  4049c8:	bl	401ba0 <fclose@plt>
  4049cc:	cmp	w0, #0x0
  4049d0:	b.eq	4049dc <ferror@plt+0x2a0c>  // b.none
  4049d4:	mov	w0, #0xffffffff            	// #-1
  4049d8:	b	404a00 <ferror@plt+0x2a30>
  4049dc:	ldr	x0, [sp, #120]
  4049e0:	str	x0, [sp, #32]
  4049e4:	ldr	x0, [sp, #136]
  4049e8:	str	x0, [sp, #40]
  4049ec:	add	x0, sp, #0x20
  4049f0:	mov	x1, x0
  4049f4:	ldr	x0, [sp, #24]
  4049f8:	bl	401e40 <utime@plt>
  4049fc:	mov	w0, #0x0                   	// #0
  404a00:	ldp	x29, x30, [sp], #192
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-48]!
  404a0c:	mov	x29, sp
  404a10:	str	x0, [sp, #24]
  404a14:	b	404a80 <ferror@plt+0x2ab0>
  404a18:	ldr	x0, [sp, #24]
  404a1c:	ldr	x0, [x0, #1056]
  404a20:	str	x0, [sp, #40]
  404a24:	ldr	x0, [sp, #40]
  404a28:	ldr	x1, [x0, #24]
  404a2c:	ldr	x0, [sp, #24]
  404a30:	str	x1, [x0, #1056]
  404a34:	ldr	x0, [sp, #40]
  404a38:	ldr	x0, [x0]
  404a3c:	cmp	x0, #0x0
  404a40:	b.eq	404a50 <ferror@plt+0x2a80>  // b.none
  404a44:	ldr	x0, [sp, #40]
  404a48:	ldr	x0, [x0]
  404a4c:	bl	401dd0 <free@plt>
  404a50:	ldr	x0, [sp, #40]
  404a54:	ldr	x0, [x0, #8]
  404a58:	cmp	x0, #0x0
  404a5c:	b.eq	404a78 <ferror@plt+0x2aa8>  // b.none
  404a60:	ldr	x0, [sp, #24]
  404a64:	ldr	x0, [x0, #1024]
  404a68:	ldr	x1, [x0, #8]
  404a6c:	ldr	x0, [sp, #40]
  404a70:	ldr	x0, [x0, #8]
  404a74:	blr	x1
  404a78:	ldr	x0, [sp, #40]
  404a7c:	bl	401dd0 <free@plt>
  404a80:	ldr	x0, [sp, #24]
  404a84:	ldr	x0, [x0, #1056]
  404a88:	cmp	x0, #0x0
  404a8c:	b.ne	404a18 <ferror@plt+0x2a48>  // b.any
  404a90:	ldr	x0, [sp, #24]
  404a94:	str	xzr, [x0, #1064]
  404a98:	nop
  404a9c:	ldp	x29, x30, [sp], #48
  404aa0:	ret
  404aa4:	stp	x29, x30, [sp, #-32]!
  404aa8:	mov	x29, sp
  404aac:	str	x0, [sp, #24]
  404ab0:	str	x1, [sp, #16]
  404ab4:	ldr	x4, [sp, #24]
  404ab8:	ldr	x3, [sp, #16]
  404abc:	adrp	x0, 407000 <ferror@plt+0x5030>
  404ac0:	add	x2, x0, #0xe38
  404ac4:	mov	x1, #0x400                 	// #1024
  404ac8:	mov	x0, x4
  404acc:	bl	401b80 <snprintf@plt>
  404ad0:	ldr	x0, [sp, #24]
  404ad4:	ldrb	w1, [x0, #1080]
  404ad8:	orr	w1, w1, #0x10
  404adc:	strb	w1, [x0, #1080]
  404ae0:	mov	w0, #0x1                   	// #1
  404ae4:	ldp	x29, x30, [sp], #32
  404ae8:	ret
  404aec:	stp	x29, x30, [sp, #-32]!
  404af0:	mov	x29, sp
  404af4:	str	x0, [sp, #24]
  404af8:	ldr	x0, [sp, #24]
  404afc:	mov	w1, #0x0                   	// #0
  404b00:	bl	401d40 <access@plt>
  404b04:	cmp	w0, #0x0
  404b08:	cset	w0, eq  // eq = none
  404b0c:	and	w0, w0, #0xff
  404b10:	ldp	x29, x30, [sp], #32
  404b14:	ret
  404b18:	stp	x29, x30, [sp, #-96]!
  404b1c:	mov	x29, sp
  404b20:	str	x19, [sp, #16]
  404b24:	str	x0, [sp, #40]
  404b28:	strb	w1, [sp, #39]
  404b2c:	str	xzr, [sp, #72]
  404b30:	str	xzr, [sp, #88]
  404b34:	str	wzr, [sp, #84]
  404b38:	ldr	x0, [sp, #40]
  404b3c:	ldrb	w0, [x0, #1080]
  404b40:	and	w0, w0, #0x4
  404b44:	and	w0, w0, #0xff
  404b48:	cmp	w0, #0x0
  404b4c:	b.eq	404b58 <ferror@plt+0x2b88>  // b.none
  404b50:	mov	w0, #0x1                   	// #1
  404b54:	b	404c7c <ferror@plt+0x2cac>
  404b58:	ldr	x0, [sp, #40]
  404b5c:	bl	401a90 <strlen@plt>
  404b60:	add	x0, x0, #0xb
  404b64:	str	x0, [sp, #64]
  404b68:	ldr	x0, [sp, #40]
  404b6c:	bl	401a90 <strlen@plt>
  404b70:	add	x0, x0, #0x6
  404b74:	str	x0, [sp, #56]
  404b78:	ldr	x0, [sp, #64]
  404b7c:	bl	401be0 <malloc@plt>
  404b80:	str	x0, [sp, #72]
  404b84:	ldr	x0, [sp, #72]
  404b88:	cmp	x0, #0x0
  404b8c:	b.eq	404c3c <ferror@plt+0x2c6c>  // b.none
  404b90:	ldr	x0, [sp, #56]
  404b94:	bl	401be0 <malloc@plt>
  404b98:	str	x0, [sp, #88]
  404b9c:	ldr	x0, [sp, #88]
  404ba0:	cmp	x0, #0x0
  404ba4:	b.eq	404c44 <ferror@plt+0x2c74>  // b.none
  404ba8:	ldr	x19, [sp, #40]
  404bac:	bl	401bc0 <getpid@plt>
  404bb0:	sxtw	x0, w0
  404bb4:	mov	x4, x0
  404bb8:	mov	x3, x19
  404bbc:	adrp	x0, 407000 <ferror@plt+0x5030>
  404bc0:	add	x2, x0, #0xe40
  404bc4:	ldr	x1, [sp, #64]
  404bc8:	ldr	x0, [sp, #72]
  404bcc:	bl	401b80 <snprintf@plt>
  404bd0:	ldr	x0, [sp, #40]
  404bd4:	mov	x3, x0
  404bd8:	adrp	x0, 407000 <ferror@plt+0x5030>
  404bdc:	add	x2, x0, #0xe48
  404be0:	ldr	x1, [sp, #56]
  404be4:	ldr	x0, [sp, #88]
  404be8:	bl	401b80 <snprintf@plt>
  404bec:	ldrb	w2, [sp, #39]
  404bf0:	ldr	x1, [sp, #88]
  404bf4:	ldr	x0, [sp, #72]
  404bf8:	bl	4042b4 <ferror@plt+0x22e4>
  404bfc:	cmp	w0, #0x0
  404c00:	b.eq	404c4c <ferror@plt+0x2c7c>  // b.none
  404c04:	ldr	x0, [sp, #40]
  404c08:	ldrb	w1, [x0, #1080]
  404c0c:	orr	w1, w1, #0x4
  404c10:	strb	w1, [x0, #1080]
  404c14:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404c18:	add	x0, x0, #0x568
  404c1c:	ldr	w0, [x0]
  404c20:	add	w1, w0, #0x1
  404c24:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404c28:	add	x0, x0, #0x568
  404c2c:	str	w1, [x0]
  404c30:	mov	w0, #0x1                   	// #1
  404c34:	str	w0, [sp, #84]
  404c38:	b	404c50 <ferror@plt+0x2c80>
  404c3c:	nop
  404c40:	b	404c50 <ferror@plt+0x2c80>
  404c44:	nop
  404c48:	b	404c50 <ferror@plt+0x2c80>
  404c4c:	nop
  404c50:	ldr	x0, [sp, #72]
  404c54:	cmp	x0, #0x0
  404c58:	b.eq	404c64 <ferror@plt+0x2c94>  // b.none
  404c5c:	ldr	x0, [sp, #72]
  404c60:	bl	401dd0 <free@plt>
  404c64:	ldr	x0, [sp, #88]
  404c68:	cmp	x0, #0x0
  404c6c:	b.eq	404c78 <ferror@plt+0x2ca8>  // b.none
  404c70:	ldr	x0, [sp, #88]
  404c74:	bl	401dd0 <free@plt>
  404c78:	ldr	w0, [sp, #84]
  404c7c:	ldr	x19, [sp, #16]
  404c80:	ldp	x29, x30, [sp], #96
  404c84:	ret
  404c88:	stp	x29, x30, [sp, #-48]!
  404c8c:	mov	x29, sp
  404c90:	str	x0, [sp, #24]
  404c94:	ldr	x0, [sp, #24]
  404c98:	ldrb	w0, [x0, #1080]
  404c9c:	ubfx	x0, x0, #4, #1
  404ca0:	and	w0, w0, #0xff
  404ca4:	eor	w0, w0, #0x1
  404ca8:	and	w0, w0, #0xff
  404cac:	cmp	w0, #0x0
  404cb0:	b.eq	404d3c <ferror@plt+0x2d6c>  // b.none
  404cb4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404cb8:	add	x0, x0, #0x568
  404cbc:	ldr	w0, [x0]
  404cc0:	cmp	w0, #0x0
  404cc4:	b.ne	404d14 <ferror@plt+0x2d44>  // b.any
  404cc8:	bl	401ca0 <lckpwdf@plt>
  404ccc:	cmn	w0, #0x1
  404cd0:	b.ne	404d14 <ferror@plt+0x2d44>  // b.any
  404cd4:	bl	401b10 <geteuid@plt>
  404cd8:	cmp	w0, #0x0
  404cdc:	b.eq	404d0c <ferror@plt+0x2d3c>  // b.none
  404ce0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404ce4:	add	x0, x0, #0x108
  404ce8:	ldr	x3, [x0]
  404cec:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404cf0:	add	x0, x0, #0x588
  404cf4:	ldr	x0, [x0]
  404cf8:	mov	x2, x0
  404cfc:	adrp	x0, 407000 <ferror@plt+0x5030>
  404d00:	add	x1, x0, #0xe50
  404d04:	mov	x0, x3
  404d08:	bl	401fa0 <fprintf@plt>
  404d0c:	mov	w0, #0x0                   	// #0
  404d10:	b	404de0 <ferror@plt+0x2e10>
  404d14:	mov	w1, #0x1                   	// #1
  404d18:	ldr	x0, [sp, #24]
  404d1c:	bl	404b18 <ferror@plt+0x2b48>
  404d20:	cmp	w0, #0x0
  404d24:	b.eq	404d30 <ferror@plt+0x2d60>  // b.none
  404d28:	mov	w0, #0x1                   	// #1
  404d2c:	b	404de0 <ferror@plt+0x2e10>
  404d30:	bl	401af0 <ulckpwdf@plt>
  404d34:	mov	w0, #0x0                   	// #0
  404d38:	b	404de0 <ferror@plt+0x2e10>
  404d3c:	str	wzr, [sp, #44]
  404d40:	b	404dd0 <ferror@plt+0x2e00>
  404d44:	ldr	w0, [sp, #44]
  404d48:	cmp	w0, #0x0
  404d4c:	b.le	404d58 <ferror@plt+0x2d88>
  404d50:	mov	w0, #0x1                   	// #1
  404d54:	bl	401c40 <sleep@plt>
  404d58:	ldr	w0, [sp, #44]
  404d5c:	cmp	w0, #0xe
  404d60:	cset	w0, eq  // eq = none
  404d64:	and	w0, w0, #0xff
  404d68:	mov	w1, w0
  404d6c:	ldr	x0, [sp, #24]
  404d70:	bl	404b18 <ferror@plt+0x2b48>
  404d74:	cmp	w0, #0x0
  404d78:	b.eq	404d84 <ferror@plt+0x2db4>  // b.none
  404d7c:	mov	w0, #0x1                   	// #1
  404d80:	b	404de0 <ferror@plt+0x2e10>
  404d84:	bl	401b10 <geteuid@plt>
  404d88:	cmp	w0, #0x0
  404d8c:	b.eq	404dc4 <ferror@plt+0x2df4>  // b.none
  404d90:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404d94:	add	x0, x0, #0x108
  404d98:	ldr	x3, [x0]
  404d9c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404da0:	add	x0, x0, #0x588
  404da4:	ldr	x0, [x0]
  404da8:	mov	x2, x0
  404dac:	adrp	x0, 407000 <ferror@plt+0x5030>
  404db0:	add	x1, x0, #0xe50
  404db4:	mov	x0, x3
  404db8:	bl	401fa0 <fprintf@plt>
  404dbc:	mov	w0, #0x0                   	// #0
  404dc0:	b	404de0 <ferror@plt+0x2e10>
  404dc4:	ldr	w0, [sp, #44]
  404dc8:	add	w0, w0, #0x1
  404dcc:	str	w0, [sp, #44]
  404dd0:	ldr	w0, [sp, #44]
  404dd4:	cmp	w0, #0xe
  404dd8:	b.le	404d44 <ferror@plt+0x2d74>
  404ddc:	mov	w0, #0x0                   	// #0
  404de0:	ldp	x29, x30, [sp], #48
  404de4:	ret
  404de8:	stp	x29, x30, [sp, #-16]!
  404dec:	mov	x29, sp
  404df0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404df4:	add	x0, x0, #0x568
  404df8:	ldr	w0, [x0]
  404dfc:	cmp	w0, #0x0
  404e00:	b.le	404e78 <ferror@plt+0x2ea8>
  404e04:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404e08:	add	x0, x0, #0x568
  404e0c:	ldr	w0, [x0]
  404e10:	sub	w1, w0, #0x1
  404e14:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404e18:	add	x0, x0, #0x568
  404e1c:	str	w1, [x0]
  404e20:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404e24:	add	x0, x0, #0x568
  404e28:	ldr	w0, [x0]
  404e2c:	cmp	w0, #0x0
  404e30:	b.ne	404e78 <ferror@plt+0x2ea8>  // b.any
  404e34:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404e38:	add	x0, x0, #0x56c
  404e3c:	ldrb	w0, [x0]
  404e40:	cmp	w0, #0x0
  404e44:	b.eq	404e74 <ferror@plt+0x2ea4>  // b.none
  404e48:	adrp	x0, 407000 <ferror@plt+0x5030>
  404e4c:	add	x0, x0, #0xe68
  404e50:	bl	402e88 <ferror@plt+0xeb8>
  404e54:	adrp	x0, 407000 <ferror@plt+0x5030>
  404e58:	add	x0, x0, #0xe70
  404e5c:	bl	402e88 <ferror@plt+0xeb8>
  404e60:	mov	w0, #0x3                   	// #3
  404e64:	bl	403064 <ferror@plt+0x1094>
  404e68:	adrp	x0, 41b000 <ferror@plt+0x19030>
  404e6c:	add	x0, x0, #0x56c
  404e70:	strb	wzr, [x0]
  404e74:	bl	401af0 <ulckpwdf@plt>
  404e78:	nop
  404e7c:	ldp	x29, x30, [sp], #16
  404e80:	ret
  404e84:	sub	sp, sp, #0x420
  404e88:	stp	x29, x30, [sp]
  404e8c:	mov	x29, sp
  404e90:	str	x0, [sp, #24]
  404e94:	ldr	x0, [sp, #24]
  404e98:	ldrb	w0, [x0, #1080]
  404e9c:	and	w0, w0, #0x2
  404ea0:	and	w0, w0, #0xff
  404ea4:	cmp	w0, #0x0
  404ea8:	b.eq	404ef0 <ferror@plt+0x2f20>  // b.none
  404eac:	ldr	x0, [sp, #24]
  404eb0:	ldrb	w1, [x0, #1080]
  404eb4:	orr	w1, w1, #0x8
  404eb8:	strb	w1, [x0, #1080]
  404ebc:	ldr	x0, [sp, #24]
  404ec0:	bl	405bfc <ferror@plt+0x3c2c>
  404ec4:	cmp	w0, #0x0
  404ec8:	b.ne	404ef0 <ferror@plt+0x2f20>  // b.any
  404ecc:	ldr	x0, [sp, #24]
  404ed0:	ldrb	w0, [x0, #1080]
  404ed4:	and	w0, w0, #0x4
  404ed8:	and	w0, w0, #0xff
  404edc:	cmp	w0, #0x0
  404ee0:	b.eq	404ee8 <ferror@plt+0x2f18>  // b.none
  404ee4:	bl	404de8 <ferror@plt+0x2e18>
  404ee8:	mov	w0, #0x0                   	// #0
  404eec:	b	404f50 <ferror@plt+0x2f80>
  404ef0:	ldr	x0, [sp, #24]
  404ef4:	ldrb	w0, [x0, #1080]
  404ef8:	and	w0, w0, #0x4
  404efc:	and	w0, w0, #0xff
  404f00:	cmp	w0, #0x0
  404f04:	b.eq	404f4c <ferror@plt+0x2f7c>  // b.none
  404f08:	ldr	x0, [sp, #24]
  404f0c:	ldrb	w1, [x0, #1080]
  404f10:	and	w1, w1, #0xfffffffb
  404f14:	strb	w1, [x0, #1080]
  404f18:	ldr	x0, [sp, #24]
  404f1c:	add	x4, sp, #0x20
  404f20:	mov	x3, x0
  404f24:	adrp	x0, 407000 <ferror@plt+0x5030>
  404f28:	add	x2, x0, #0xe48
  404f2c:	mov	x1, #0x400                 	// #1024
  404f30:	mov	x0, x4
  404f34:	bl	401b80 <snprintf@plt>
  404f38:	add	x0, sp, #0x20
  404f3c:	bl	401f70 <unlink@plt>
  404f40:	bl	404de8 <ferror@plt+0x2e18>
  404f44:	mov	w0, #0x1                   	// #1
  404f48:	b	404f50 <ferror@plt+0x2f80>
  404f4c:	mov	w0, #0x0                   	// #0
  404f50:	ldp	x29, x30, [sp]
  404f54:	add	sp, sp, #0x420
  404f58:	ret
  404f5c:	sub	sp, sp, #0x10
  404f60:	str	x0, [sp, #8]
  404f64:	str	x1, [sp]
  404f68:	ldr	x0, [sp]
  404f6c:	str	xzr, [x0, #24]
  404f70:	ldr	x0, [sp, #8]
  404f74:	ldr	x1, [x0, #1064]
  404f78:	ldr	x0, [sp]
  404f7c:	str	x1, [x0, #16]
  404f80:	ldr	x0, [sp, #8]
  404f84:	ldr	x0, [x0, #1056]
  404f88:	cmp	x0, #0x0
  404f8c:	b.ne	404f9c <ferror@plt+0x2fcc>  // b.any
  404f90:	ldr	x0, [sp, #8]
  404f94:	ldr	x1, [sp]
  404f98:	str	x1, [x0, #1056]
  404f9c:	ldr	x0, [sp, #8]
  404fa0:	ldr	x0, [x0, #1064]
  404fa4:	cmp	x0, #0x0
  404fa8:	b.eq	404fbc <ferror@plt+0x2fec>  // b.none
  404fac:	ldr	x0, [sp, #8]
  404fb0:	ldr	x0, [x0, #1064]
  404fb4:	ldr	x1, [sp]
  404fb8:	str	x1, [x0, #24]
  404fbc:	ldr	x0, [sp, #8]
  404fc0:	ldr	x1, [sp]
  404fc4:	str	x1, [x0, #1064]
  404fc8:	nop
  404fcc:	add	sp, sp, #0x10
  404fd0:	ret
  404fd4:	sub	sp, sp, #0x10
  404fd8:	str	x0, [sp, #8]
  404fdc:	ldr	x0, [sp, #8]
  404fe0:	ldrb	w0, [x0]
  404fe4:	cmp	w0, #0x2b
  404fe8:	b.eq	404ffc <ferror@plt+0x302c>  // b.none
  404fec:	ldr	x0, [sp, #8]
  404ff0:	ldrb	w0, [x0]
  404ff4:	cmp	w0, #0x2d
  404ff8:	b.ne	405004 <ferror@plt+0x3034>  // b.any
  404ffc:	mov	w0, #0x1                   	// #1
  405000:	b	405008 <ferror@plt+0x3038>
  405004:	mov	w0, #0x0                   	// #0
  405008:	and	w0, w0, #0x1
  40500c:	and	w0, w0, #0xff
  405010:	add	sp, sp, #0x10
  405014:	ret
  405018:	stp	x29, x30, [sp, #-48]!
  40501c:	mov	x29, sp
  405020:	str	x0, [sp, #24]
  405024:	str	x1, [sp, #16]
  405028:	ldr	x0, [sp, #24]
  40502c:	ldr	x0, [x0, #1056]
  405030:	str	x0, [sp, #40]
  405034:	b	4050e4 <ferror@plt+0x3114>
  405038:	ldr	x0, [sp, #40]
  40503c:	ldr	x0, [x0, #8]
  405040:	cmp	x0, #0x0
  405044:	b.eq	405064 <ferror@plt+0x3094>  // b.none
  405048:	ldr	x0, [sp, #24]
  40504c:	ldr	x0, [x0, #1024]
  405050:	ldr	x1, [x0, #16]
  405054:	ldr	x0, [sp, #40]
  405058:	ldr	x0, [x0, #8]
  40505c:	blr	x1
  405060:	b	40506c <ferror@plt+0x309c>
  405064:	ldr	x0, [sp, #40]
  405068:	ldr	x0, [x0]
  40506c:	bl	404fd4 <ferror@plt+0x3004>
  405070:	and	w0, w0, #0xff
  405074:	cmp	w0, #0x0
  405078:	b.eq	4050d8 <ferror@plt+0x3108>  // b.none
  40507c:	ldr	x0, [sp, #16]
  405080:	ldr	x1, [sp, #40]
  405084:	str	x1, [x0, #24]
  405088:	ldr	x0, [sp, #40]
  40508c:	ldr	x1, [x0, #16]
  405090:	ldr	x0, [sp, #16]
  405094:	str	x1, [x0, #16]
  405098:	ldr	x0, [sp, #40]
  40509c:	ldr	x0, [x0, #16]
  4050a0:	cmp	x0, #0x0
  4050a4:	b.eq	4050bc <ferror@plt+0x30ec>  // b.none
  4050a8:	ldr	x0, [sp, #40]
  4050ac:	ldr	x0, [x0, #16]
  4050b0:	ldr	x1, [sp, #16]
  4050b4:	str	x1, [x0, #24]
  4050b8:	b	4050c8 <ferror@plt+0x30f8>
  4050bc:	ldr	x0, [sp, #24]
  4050c0:	ldr	x1, [sp, #16]
  4050c4:	str	x1, [x0, #1056]
  4050c8:	ldr	x0, [sp, #40]
  4050cc:	ldr	x1, [sp, #16]
  4050d0:	str	x1, [x0, #16]
  4050d4:	b	4050fc <ferror@plt+0x312c>
  4050d8:	ldr	x0, [sp, #40]
  4050dc:	ldr	x0, [x0, #24]
  4050e0:	str	x0, [sp, #40]
  4050e4:	ldr	x0, [sp, #40]
  4050e8:	cmp	x0, #0x0
  4050ec:	b.ne	405038 <ferror@plt+0x3068>  // b.any
  4050f0:	ldr	x1, [sp, #16]
  4050f4:	ldr	x0, [sp, #24]
  4050f8:	bl	404f5c <ferror@plt+0x2f8c>
  4050fc:	ldp	x29, x30, [sp], #48
  405100:	ret
  405104:	stp	x29, x30, [sp, #-112]!
  405108:	mov	x29, sp
  40510c:	str	x0, [sp, #24]
  405110:	str	w1, [sp, #20]
  405114:	str	xzr, [sp, #96]
  405118:	ldr	w0, [sp, #20]
  40511c:	str	w0, [sp, #80]
  405120:	ldr	w0, [sp, #20]
  405124:	and	w0, w0, #0xffffffbf
  405128:	str	w0, [sp, #20]
  40512c:	ldr	x0, [sp, #24]
  405130:	ldrb	w0, [x0, #1080]
  405134:	and	w0, w0, #0x2
  405138:	and	w0, w0, #0xff
  40513c:	cmp	w0, #0x0
  405140:	b.ne	40515c <ferror@plt+0x318c>  // b.any
  405144:	ldr	w0, [sp, #20]
  405148:	cmp	w0, #0x0
  40514c:	b.eq	405174 <ferror@plt+0x31a4>  // b.none
  405150:	ldr	w0, [sp, #20]
  405154:	cmp	w0, #0x2
  405158:	b.eq	405174 <ferror@plt+0x31a4>  // b.none
  40515c:	bl	401f40 <__errno_location@plt>
  405160:	mov	x1, x0
  405164:	mov	w0, #0x16                  	// #22
  405168:	str	w0, [x1]
  40516c:	mov	w0, #0x0                   	// #0
  405170:	b	405668 <ferror@plt+0x3698>
  405174:	ldr	w0, [sp, #20]
  405178:	cmp	w0, #0x0
  40517c:	cset	w0, eq  // eq = none
  405180:	and	w2, w0, #0xff
  405184:	ldr	x1, [sp, #24]
  405188:	ldrb	w0, [x1, #1080]
  40518c:	bfi	w0, w2, #3, #1
  405190:	strb	w0, [x1, #1080]
  405194:	ldr	x0, [sp, #24]
  405198:	ldrb	w0, [x0, #1080]
  40519c:	ubfx	x0, x0, #3, #1
  4051a0:	and	w0, w0, #0xff
  4051a4:	eor	w0, w0, #0x1
  4051a8:	and	w0, w0, #0xff
  4051ac:	cmp	w0, #0x0
  4051b0:	b.eq	4051ec <ferror@plt+0x321c>  // b.none
  4051b4:	ldr	x0, [sp, #24]
  4051b8:	ldrb	w0, [x0, #1080]
  4051bc:	ubfx	x0, x0, #2, #1
  4051c0:	and	w0, w0, #0xff
  4051c4:	eor	w0, w0, #0x1
  4051c8:	and	w0, w0, #0xff
  4051cc:	cmp	w0, #0x0
  4051d0:	b.eq	4051ec <ferror@plt+0x321c>  // b.none
  4051d4:	bl	401f40 <__errno_location@plt>
  4051d8:	mov	x1, x0
  4051dc:	mov	w0, #0xd                   	// #13
  4051e0:	str	w0, [x1]
  4051e4:	mov	w0, #0x0                   	// #0
  4051e8:	b	405668 <ferror@plt+0x3698>
  4051ec:	ldr	x0, [sp, #24]
  4051f0:	str	xzr, [x0, #1056]
  4051f4:	ldr	x0, [sp, #24]
  4051f8:	str	xzr, [x0, #1064]
  4051fc:	ldr	x0, [sp, #24]
  405200:	str	xzr, [x0, #1072]
  405204:	ldr	x0, [sp, #24]
  405208:	ldrb	w1, [x0, #1080]
  40520c:	and	w1, w1, #0xfffffffe
  405210:	strb	w1, [x0, #1080]
  405214:	ldr	x2, [sp, #24]
  405218:	ldr	x0, [sp, #24]
  40521c:	ldrb	w0, [x0, #1080]
  405220:	and	w0, w0, #0x8
  405224:	and	w0, w0, #0xff
  405228:	cmp	w0, #0x0
  40522c:	b.eq	405238 <ferror@plt+0x3268>  // b.none
  405230:	mov	w0, #0x8900                	// #35072
  405234:	b	40523c <ferror@plt+0x326c>
  405238:	mov	w0, #0x8902                	// #35074
  40523c:	mov	w1, w0
  405240:	mov	x0, x2
  405244:	bl	401bf0 <open@plt>
  405248:	str	w0, [sp, #76]
  40524c:	bl	401f40 <__errno_location@plt>
  405250:	ldr	w0, [x0]
  405254:	str	w0, [sp, #84]
  405258:	ldr	x0, [sp, #24]
  40525c:	str	xzr, [x0, #1032]
  405260:	ldr	w0, [sp, #76]
  405264:	cmp	w0, #0x0
  405268:	b.lt	4052d4 <ferror@plt+0x3304>  // b.tstop
  40526c:	ldr	x0, [sp, #24]
  405270:	ldrb	w0, [x0, #1080]
  405274:	and	w0, w0, #0x8
  405278:	and	w0, w0, #0xff
  40527c:	cmp	w0, #0x0
  405280:	b.eq	405290 <ferror@plt+0x32c0>  // b.none
  405284:	adrp	x0, 407000 <ferror@plt+0x5030>
  405288:	add	x0, x0, #0xe78
  40528c:	b	405298 <ferror@plt+0x32c8>
  405290:	adrp	x0, 407000 <ferror@plt+0x5030>
  405294:	add	x0, x0, #0xe80
  405298:	mov	x1, x0
  40529c:	ldr	w0, [sp, #76]
  4052a0:	bl	401c30 <fdopen@plt>
  4052a4:	mov	x1, x0
  4052a8:	ldr	x0, [sp, #24]
  4052ac:	str	x1, [x0, #1032]
  4052b0:	bl	401f40 <__errno_location@plt>
  4052b4:	ldr	w0, [x0]
  4052b8:	str	w0, [sp, #84]
  4052bc:	ldr	x0, [sp, #24]
  4052c0:	ldr	x0, [x0, #1032]
  4052c4:	cmp	x0, #0x0
  4052c8:	b.ne	4052d4 <ferror@plt+0x3304>  // b.any
  4052cc:	ldr	w0, [sp, #76]
  4052d0:	bl	401cd0 <close@plt>
  4052d4:	bl	401f40 <__errno_location@plt>
  4052d8:	mov	x1, x0
  4052dc:	ldr	w0, [sp, #84]
  4052e0:	str	w0, [x1]
  4052e4:	ldr	x0, [sp, #24]
  4052e8:	ldr	x0, [x0, #1032]
  4052ec:	cmp	x0, #0x0
  4052f0:	b.ne	405334 <ferror@plt+0x3364>  // b.any
  4052f4:	ldr	w0, [sp, #80]
  4052f8:	and	w0, w0, #0x40
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	40532c <ferror@plt+0x335c>  // b.none
  405304:	bl	401f40 <__errno_location@plt>
  405308:	ldr	w0, [x0]
  40530c:	cmp	w0, #0x2
  405310:	b.ne	40532c <ferror@plt+0x335c>  // b.any
  405314:	ldr	x0, [sp, #24]
  405318:	ldrb	w1, [x0, #1080]
  40531c:	orr	w1, w1, #0x2
  405320:	strb	w1, [x0, #1080]
  405324:	mov	w0, #0x1                   	// #1
  405328:	b	405668 <ferror@plt+0x3698>
  40532c:	mov	w0, #0x0                   	// #0
  405330:	b	405668 <ferror@plt+0x3698>
  405334:	ldr	x0, [sp, #24]
  405338:	ldr	x0, [x0, #1032]
  40533c:	bl	401b90 <fileno@plt>
  405340:	mov	w2, #0x1                   	// #1
  405344:	mov	w1, #0x2                   	// #2
  405348:	bl	401e60 <fcntl@plt>
  40534c:	mov	x0, #0x1000                	// #4096
  405350:	str	x0, [sp, #88]
  405354:	ldr	x0, [sp, #88]
  405358:	bl	401be0 <malloc@plt>
  40535c:	str	x0, [sp, #104]
  405360:	ldr	x0, [sp, #104]
  405364:	cmp	x0, #0x0
  405368:	b.eq	405608 <ferror@plt+0x3638>  // b.none
  40536c:	b	405510 <ferror@plt+0x3540>
  405370:	ldr	x0, [sp, #88]
  405374:	add	x0, x0, #0x1, lsl #12
  405378:	str	x0, [sp, #88]
  40537c:	ldr	x1, [sp, #88]
  405380:	ldr	x0, [sp, #104]
  405384:	bl	401c70 <realloc@plt>
  405388:	str	x0, [sp, #64]
  40538c:	ldr	x0, [sp, #64]
  405390:	cmp	x0, #0x0
  405394:	b.eq	4055e8 <ferror@plt+0x3618>  // b.none
  405398:	ldr	x0, [sp, #64]
  40539c:	str	x0, [sp, #104]
  4053a0:	ldr	x0, [sp, #104]
  4053a4:	bl	401a90 <strlen@plt>
  4053a8:	str	x0, [sp, #56]
  4053ac:	ldr	x0, [sp, #24]
  4053b0:	ldr	x0, [x0, #1024]
  4053b4:	ldr	x3, [x0, #40]
  4053b8:	ldr	x1, [sp, #104]
  4053bc:	ldr	x0, [sp, #56]
  4053c0:	add	x4, x1, x0
  4053c4:	ldr	x0, [sp, #88]
  4053c8:	mov	w1, w0
  4053cc:	ldr	x0, [sp, #56]
  4053d0:	sub	w0, w1, w0
  4053d4:	mov	w1, w0
  4053d8:	ldr	x0, [sp, #24]
  4053dc:	ldr	x0, [x0, #1032]
  4053e0:	mov	x2, x0
  4053e4:	mov	x0, x4
  4053e8:	blr	x3
  4053ec:	cmp	x0, #0x0
  4053f0:	b.eq	4055f0 <ferror@plt+0x3620>  // b.none
  4053f4:	mov	w1, #0xa                   	// #10
  4053f8:	ldr	x0, [sp, #104]
  4053fc:	bl	401ce0 <strrchr@plt>
  405400:	str	x0, [sp, #64]
  405404:	ldr	x0, [sp, #64]
  405408:	cmp	x0, #0x0
  40540c:	b.ne	405424 <ferror@plt+0x3454>  // b.any
  405410:	ldr	x0, [sp, #24]
  405414:	ldr	x0, [x0, #1032]
  405418:	bl	401d50 <feof@plt>
  40541c:	cmp	w0, #0x0
  405420:	b.eq	405370 <ferror@plt+0x33a0>  // b.none
  405424:	mov	w1, #0xa                   	// #10
  405428:	ldr	x0, [sp, #104]
  40542c:	bl	401ce0 <strrchr@plt>
  405430:	str	x0, [sp, #64]
  405434:	ldr	x0, [sp, #64]
  405438:	cmp	x0, #0x0
  40543c:	b.eq	405448 <ferror@plt+0x3478>  // b.none
  405440:	ldr	x0, [sp, #64]
  405444:	strb	wzr, [x0]
  405448:	ldr	x0, [sp, #104]
  40544c:	bl	401cb0 <strdup@plt>
  405450:	str	x0, [sp, #48]
  405454:	ldr	x0, [sp, #48]
  405458:	cmp	x0, #0x0
  40545c:	b.eq	4055f8 <ferror@plt+0x3628>  // b.none
  405460:	ldr	x0, [sp, #48]
  405464:	bl	404fd4 <ferror@plt+0x3004>
  405468:	and	w0, w0, #0xff
  40546c:	cmp	w0, #0x0
  405470:	b.eq	40547c <ferror@plt+0x34ac>  // b.none
  405474:	str	xzr, [sp, #96]
  405478:	b	4054c4 <ferror@plt+0x34f4>
  40547c:	ldr	x0, [sp, #24]
  405480:	ldr	x0, [x0, #1024]
  405484:	ldr	x1, [x0, #24]
  405488:	ldr	x0, [sp, #48]
  40548c:	blr	x1
  405490:	str	x0, [sp, #96]
  405494:	ldr	x0, [sp, #96]
  405498:	cmp	x0, #0x0
  40549c:	b.eq	4054c4 <ferror@plt+0x34f4>  // b.none
  4054a0:	ldr	x0, [sp, #24]
  4054a4:	ldr	x0, [x0, #1024]
  4054a8:	ldr	x1, [x0]
  4054ac:	ldr	x0, [sp, #96]
  4054b0:	blr	x1
  4054b4:	str	x0, [sp, #96]
  4054b8:	ldr	x0, [sp, #96]
  4054bc:	cmp	x0, #0x0
  4054c0:	b.eq	4055d0 <ferror@plt+0x3600>  // b.none
  4054c4:	mov	x0, #0x28                  	// #40
  4054c8:	bl	401be0 <malloc@plt>
  4054cc:	str	x0, [sp, #40]
  4054d0:	ldr	x0, [sp, #40]
  4054d4:	cmp	x0, #0x0
  4054d8:	b.eq	4055a8 <ferror@plt+0x35d8>  // b.none
  4054dc:	ldr	x0, [sp, #40]
  4054e0:	ldr	x1, [sp, #96]
  4054e4:	str	x1, [x0, #8]
  4054e8:	ldr	x0, [sp, #40]
  4054ec:	ldr	x1, [sp, #48]
  4054f0:	str	x1, [x0]
  4054f4:	ldr	x0, [sp, #40]
  4054f8:	ldrb	w1, [x0, #32]
  4054fc:	and	w1, w1, #0xfffffffe
  405500:	strb	w1, [x0, #32]
  405504:	ldr	x1, [sp, #40]
  405508:	ldr	x0, [sp, #24]
  40550c:	bl	404f5c <ferror@plt+0x2f8c>
  405510:	ldr	x0, [sp, #24]
  405514:	ldr	x0, [x0, #1024]
  405518:	ldr	x3, [x0, #40]
  40551c:	ldr	x0, [sp, #88]
  405520:	mov	w1, w0
  405524:	ldr	x0, [sp, #24]
  405528:	ldr	x0, [x0, #1032]
  40552c:	mov	x2, x0
  405530:	ldr	x0, [sp, #104]
  405534:	blr	x3
  405538:	mov	x1, x0
  40553c:	ldr	x0, [sp, #104]
  405540:	cmp	x0, x1
  405544:	b.eq	4053f4 <ferror@plt+0x3424>  // b.none
  405548:	ldr	x0, [sp, #104]
  40554c:	bl	401dd0 <free@plt>
  405550:	ldr	x0, [sp, #24]
  405554:	ldr	x0, [x0, #1032]
  405558:	bl	401fd0 <ferror@plt>
  40555c:	cmp	w0, #0x0
  405560:	b.ne	405620 <ferror@plt+0x3650>  // b.any
  405564:	ldr	x0, [sp, #24]
  405568:	ldr	x0, [x0, #1024]
  40556c:	ldr	x0, [x0, #56]
  405570:	cmp	x0, #0x0
  405574:	b.eq	405590 <ferror@plt+0x35c0>  // b.none
  405578:	ldr	x0, [sp, #24]
  40557c:	ldr	x0, [x0, #1024]
  405580:	ldr	x0, [x0, #56]
  405584:	blr	x0
  405588:	cmp	w0, #0x0
  40558c:	b.eq	405628 <ferror@plt+0x3658>  // b.none
  405590:	ldr	x0, [sp, #24]
  405594:	ldrb	w1, [x0, #1080]
  405598:	orr	w1, w1, #0x2
  40559c:	strb	w1, [x0, #1080]
  4055a0:	mov	w0, #0x1                   	// #1
  4055a4:	b	405668 <ferror@plt+0x3698>
  4055a8:	nop
  4055ac:	ldr	x0, [sp, #96]
  4055b0:	cmp	x0, #0x0
  4055b4:	b.eq	4055d8 <ferror@plt+0x3608>  // b.none
  4055b8:	ldr	x0, [sp, #24]
  4055bc:	ldr	x0, [x0, #1024]
  4055c0:	ldr	x1, [x0, #8]
  4055c4:	ldr	x0, [sp, #96]
  4055c8:	blr	x1
  4055cc:	b	4055dc <ferror@plt+0x360c>
  4055d0:	nop
  4055d4:	b	4055dc <ferror@plt+0x360c>
  4055d8:	nop
  4055dc:	ldr	x0, [sp, #48]
  4055e0:	bl	401dd0 <free@plt>
  4055e4:	b	4055fc <ferror@plt+0x362c>
  4055e8:	nop
  4055ec:	b	4055fc <ferror@plt+0x362c>
  4055f0:	nop
  4055f4:	b	4055fc <ferror@plt+0x362c>
  4055f8:	nop
  4055fc:	ldr	x0, [sp, #104]
  405600:	bl	401dd0 <free@plt>
  405604:	b	40560c <ferror@plt+0x363c>
  405608:	nop
  40560c:	bl	401f40 <__errno_location@plt>
  405610:	mov	x1, x0
  405614:	mov	w0, #0xc                   	// #12
  405618:	str	w0, [x1]
  40561c:	b	40562c <ferror@plt+0x365c>
  405620:	nop
  405624:	b	40562c <ferror@plt+0x365c>
  405628:	nop
  40562c:	bl	401f40 <__errno_location@plt>
  405630:	ldr	w0, [x0]
  405634:	str	w0, [sp, #84]
  405638:	ldr	x0, [sp, #24]
  40563c:	bl	404a08 <ferror@plt+0x2a38>
  405640:	ldr	x0, [sp, #24]
  405644:	ldr	x0, [x0, #1032]
  405648:	bl	401ba0 <fclose@plt>
  40564c:	ldr	x0, [sp, #24]
  405650:	str	xzr, [x0, #1032]
  405654:	bl	401f40 <__errno_location@plt>
  405658:	mov	x1, x0
  40565c:	ldr	w0, [sp, #84]
  405660:	str	w0, [x1]
  405664:	mov	w0, #0x0                   	// #0
  405668:	ldp	x29, x30, [sp], #112
  40566c:	ret
  405670:	stp	x29, x30, [sp, #-80]!
  405674:	mov	x29, sp
  405678:	str	x0, [sp, #24]
  40567c:	str	x1, [sp, #16]
  405680:	str	xzr, [sp, #64]
  405684:	str	xzr, [sp, #48]
  405688:	ldr	x0, [sp, #24]
  40568c:	ldr	x0, [x0, #1056]
  405690:	str	x0, [sp, #72]
  405694:	b	4056b0 <ferror@plt+0x36e0>
  405698:	ldr	x0, [sp, #64]
  40569c:	add	x0, x0, #0x1
  4056a0:	str	x0, [sp, #64]
  4056a4:	ldr	x0, [sp, #72]
  4056a8:	ldr	x0, [x0, #24]
  4056ac:	str	x0, [sp, #72]
  4056b0:	ldr	x0, [sp, #72]
  4056b4:	cmp	x0, #0x0
  4056b8:	b.eq	4056f4 <ferror@plt+0x3724>  // b.none
  4056bc:	ldr	x0, [sp, #72]
  4056c0:	ldr	x0, [x0]
  4056c4:	cmp	x0, #0x0
  4056c8:	b.eq	405698 <ferror@plt+0x36c8>  // b.none
  4056cc:	ldr	x0, [sp, #72]
  4056d0:	ldr	x0, [x0]
  4056d4:	ldrb	w0, [x0]
  4056d8:	cmp	w0, #0x2b
  4056dc:	b.eq	4056f4 <ferror@plt+0x3724>  // b.none
  4056e0:	ldr	x0, [sp, #72]
  4056e4:	ldr	x0, [x0]
  4056e8:	ldrb	w0, [x0]
  4056ec:	cmp	w0, #0x2d
  4056f0:	b.ne	405698 <ferror@plt+0x36c8>  // b.any
  4056f4:	ldr	x0, [sp, #72]
  4056f8:	cmp	x0, #0x0
  4056fc:	b.eq	405708 <ferror@plt+0x3738>  // b.none
  405700:	ldr	x0, [sp, #72]
  405704:	str	x0, [sp, #48]
  405708:	ldr	x0, [sp, #64]
  40570c:	cmp	x0, #0x1
  405710:	b.hi	40571c <ferror@plt+0x374c>  // b.pmore
  405714:	mov	w0, #0x0                   	// #0
  405718:	b	4058fc <ferror@plt+0x392c>
  40571c:	ldr	x0, [sp, #64]
  405720:	lsl	x0, x0, #3
  405724:	bl	401be0 <malloc@plt>
  405728:	str	x0, [sp, #40]
  40572c:	ldr	x0, [sp, #40]
  405730:	cmp	x0, #0x0
  405734:	b.ne	405740 <ferror@plt+0x3770>  // b.any
  405738:	mov	w0, #0xffffffff            	// #-1
  40573c:	b	4058fc <ferror@plt+0x392c>
  405740:	str	xzr, [sp, #64]
  405744:	ldr	x0, [sp, #24]
  405748:	ldr	x0, [x0, #1056]
  40574c:	str	x0, [sp, #72]
  405750:	b	405784 <ferror@plt+0x37b4>
  405754:	ldr	x0, [sp, #64]
  405758:	lsl	x0, x0, #3
  40575c:	ldr	x1, [sp, #40]
  405760:	add	x0, x1, x0
  405764:	ldr	x1, [sp, #72]
  405768:	str	x1, [x0]
  40576c:	ldr	x0, [sp, #64]
  405770:	add	x0, x0, #0x1
  405774:	str	x0, [sp, #64]
  405778:	ldr	x0, [sp, #72]
  40577c:	ldr	x0, [x0, #24]
  405780:	str	x0, [sp, #72]
  405784:	ldr	x1, [sp, #48]
  405788:	ldr	x0, [sp, #72]
  40578c:	cmp	x1, x0
  405790:	b.ne	405754 <ferror@plt+0x3784>  // b.any
  405794:	ldr	x3, [sp, #16]
  405798:	mov	x2, #0x8                   	// #8
  40579c:	ldr	x1, [sp, #64]
  4057a0:	ldr	x0, [sp, #40]
  4057a4:	bl	401b50 <qsort@plt>
  4057a8:	ldr	x0, [sp, #40]
  4057ac:	ldr	x1, [x0]
  4057b0:	ldr	x0, [sp, #24]
  4057b4:	str	x1, [x0, #1056]
  4057b8:	ldr	x0, [sp, #64]
  4057bc:	sub	x0, x0, #0x1
  4057c0:	str	x0, [sp, #64]
  4057c4:	ldr	x0, [sp, #48]
  4057c8:	cmp	x0, #0x0
  4057cc:	b.ne	4057ec <ferror@plt+0x381c>  // b.any
  4057d0:	ldr	x0, [sp, #64]
  4057d4:	lsl	x0, x0, #3
  4057d8:	ldr	x1, [sp, #40]
  4057dc:	add	x0, x1, x0
  4057e0:	ldr	x1, [x0]
  4057e4:	ldr	x0, [sp, #24]
  4057e8:	str	x1, [x0, #1064]
  4057ec:	ldr	x0, [sp, #24]
  4057f0:	ldr	x0, [x0, #1056]
  4057f4:	str	xzr, [x0, #16]
  4057f8:	ldr	x0, [sp, #24]
  4057fc:	ldr	x0, [x0, #1056]
  405800:	ldr	x1, [sp, #40]
  405804:	ldr	x1, [x1, #8]
  405808:	str	x1, [x0, #24]
  40580c:	ldr	x0, [sp, #64]
  405810:	lsl	x0, x0, #3
  405814:	sub	x0, x0, #0x8
  405818:	ldr	x1, [sp, #40]
  40581c:	add	x1, x1, x0
  405820:	ldr	x0, [sp, #64]
  405824:	lsl	x0, x0, #3
  405828:	ldr	x2, [sp, #40]
  40582c:	add	x0, x2, x0
  405830:	ldr	x0, [x0]
  405834:	ldr	x1, [x1]
  405838:	str	x1, [x0, #16]
  40583c:	ldr	x0, [sp, #64]
  405840:	lsl	x0, x0, #3
  405844:	ldr	x1, [sp, #40]
  405848:	add	x0, x1, x0
  40584c:	ldr	x0, [x0]
  405850:	ldr	x1, [sp, #48]
  405854:	str	x1, [x0, #24]
  405858:	mov	x0, #0x1                   	// #1
  40585c:	str	x0, [sp, #56]
  405860:	b	4058d0 <ferror@plt+0x3900>
  405864:	ldr	x0, [sp, #56]
  405868:	lsl	x0, x0, #3
  40586c:	sub	x0, x0, #0x8
  405870:	ldr	x1, [sp, #40]
  405874:	add	x1, x1, x0
  405878:	ldr	x0, [sp, #56]
  40587c:	lsl	x0, x0, #3
  405880:	ldr	x2, [sp, #40]
  405884:	add	x0, x2, x0
  405888:	ldr	x0, [x0]
  40588c:	ldr	x1, [x1]
  405890:	str	x1, [x0, #16]
  405894:	ldr	x0, [sp, #56]
  405898:	add	x0, x0, #0x1
  40589c:	lsl	x0, x0, #3
  4058a0:	ldr	x1, [sp, #40]
  4058a4:	add	x1, x1, x0
  4058a8:	ldr	x0, [sp, #56]
  4058ac:	lsl	x0, x0, #3
  4058b0:	ldr	x2, [sp, #40]
  4058b4:	add	x0, x2, x0
  4058b8:	ldr	x0, [x0]
  4058bc:	ldr	x1, [x1]
  4058c0:	str	x1, [x0, #24]
  4058c4:	ldr	x0, [sp, #56]
  4058c8:	add	x0, x0, #0x1
  4058cc:	str	x0, [sp, #56]
  4058d0:	ldr	x1, [sp, #56]
  4058d4:	ldr	x0, [sp, #64]
  4058d8:	cmp	x1, x0
  4058dc:	b.cc	405864 <ferror@plt+0x3894>  // b.lo, b.ul, b.last
  4058e0:	ldr	x0, [sp, #40]
  4058e4:	bl	401dd0 <free@plt>
  4058e8:	ldr	x0, [sp, #24]
  4058ec:	ldrb	w1, [x0, #1080]
  4058f0:	orr	w1, w1, #0x1
  4058f4:	strb	w1, [x0, #1080]
  4058f8:	mov	w0, #0x0                   	// #0
  4058fc:	ldp	x29, x30, [sp], #80
  405900:	ret
  405904:	stp	x29, x30, [sp, #-64]!
  405908:	mov	x29, sp
  40590c:	str	x0, [sp, #24]
  405910:	str	x1, [sp, #16]
  405914:	str	xzr, [sp, #56]
  405918:	ldr	x0, [sp, #24]
  40591c:	cmp	x0, #0x0
  405920:	b.eq	405934 <ferror@plt+0x3964>  // b.none
  405924:	ldr	x0, [sp, #24]
  405928:	ldr	x0, [x0, #1056]
  40592c:	cmp	x0, #0x0
  405930:	b.ne	40593c <ferror@plt+0x396c>  // b.any
  405934:	mov	w0, #0x0                   	// #0
  405938:	b	405ac8 <ferror@plt+0x3af8>
  40593c:	ldr	x0, [sp, #16]
  405940:	ldr	x0, [x0, #1056]
  405944:	str	x0, [sp, #48]
  405948:	b	405a34 <ferror@plt+0x3a64>
  40594c:	ldr	x0, [sp, #48]
  405950:	ldr	x0, [x0, #8]
  405954:	cmp	x0, #0x0
  405958:	b.eq	405a1c <ferror@plt+0x3a4c>  // b.none
  40595c:	ldr	x0, [sp, #16]
  405960:	ldr	x0, [x0, #1024]
  405964:	ldr	x1, [x0, #16]
  405968:	ldr	x0, [sp, #48]
  40596c:	ldr	x0, [x0, #8]
  405970:	blr	x1
  405974:	str	x0, [sp, #32]
  405978:	ldr	x0, [sp, #24]
  40597c:	ldr	x0, [x0, #1056]
  405980:	str	x0, [sp, #40]
  405984:	b	4059d8 <ferror@plt+0x3a08>
  405988:	ldr	x0, [sp, #40]
  40598c:	ldr	x0, [x0, #8]
  405990:	cmp	x0, #0x0
  405994:	b.eq	4059c8 <ferror@plt+0x39f8>  // b.none
  405998:	ldr	x0, [sp, #24]
  40599c:	ldr	x0, [x0, #1024]
  4059a0:	ldr	x1, [x0, #16]
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	ldr	x0, [x0, #8]
  4059ac:	blr	x1
  4059b0:	mov	x1, x0
  4059b4:	ldr	x0, [sp, #32]
  4059b8:	bl	401d80 <strcmp@plt>
  4059bc:	cmp	w0, #0x0
  4059c0:	b.eq	4059e8 <ferror@plt+0x3a18>  // b.none
  4059c4:	b	4059cc <ferror@plt+0x39fc>
  4059c8:	nop
  4059cc:	ldr	x0, [sp, #40]
  4059d0:	ldr	x0, [x0, #24]
  4059d4:	str	x0, [sp, #40]
  4059d8:	ldr	x0, [sp, #40]
  4059dc:	cmp	x0, #0x0
  4059e0:	b.ne	405988 <ferror@plt+0x39b8>  // b.any
  4059e4:	b	4059ec <ferror@plt+0x3a1c>
  4059e8:	nop
  4059ec:	ldr	x0, [sp, #40]
  4059f0:	cmp	x0, #0x0
  4059f4:	b.eq	405a24 <ferror@plt+0x3a54>  // b.none
  4059f8:	ldr	x1, [sp, #40]
  4059fc:	ldr	x0, [sp, #24]
  405a00:	bl	4063a0 <ferror@plt+0x43d0>
  405a04:	ldr	x0, [sp, #40]
  405a08:	ldr	x1, [sp, #56]
  405a0c:	str	x1, [x0, #24]
  405a10:	ldr	x0, [sp, #40]
  405a14:	str	x0, [sp, #56]
  405a18:	b	405a28 <ferror@plt+0x3a58>
  405a1c:	nop
  405a20:	b	405a28 <ferror@plt+0x3a58>
  405a24:	nop
  405a28:	ldr	x0, [sp, #48]
  405a2c:	ldr	x0, [x0, #24]
  405a30:	str	x0, [sp, #48]
  405a34:	ldr	x0, [sp, #48]
  405a38:	cmp	x0, #0x0
  405a3c:	b.ne	40594c <ferror@plt+0x397c>  // b.any
  405a40:	ldr	x0, [sp, #56]
  405a44:	str	x0, [sp, #40]
  405a48:	b	405a9c <ferror@plt+0x3acc>
  405a4c:	ldr	x0, [sp, #56]
  405a50:	ldr	x0, [x0, #24]
  405a54:	str	x0, [sp, #56]
  405a58:	ldr	x0, [sp, #24]
  405a5c:	ldr	x0, [x0, #1056]
  405a60:	cmp	x0, #0x0
  405a64:	b.eq	405a78 <ferror@plt+0x3aa8>  // b.none
  405a68:	ldr	x0, [sp, #24]
  405a6c:	ldr	x0, [x0, #1056]
  405a70:	ldr	x1, [sp, #40]
  405a74:	str	x1, [x0, #16]
  405a78:	ldr	x0, [sp, #24]
  405a7c:	ldr	x1, [x0, #1056]
  405a80:	ldr	x0, [sp, #40]
  405a84:	str	x1, [x0, #24]
  405a88:	ldr	x0, [sp, #24]
  405a8c:	ldr	x1, [sp, #40]
  405a90:	str	x1, [x0, #1056]
  405a94:	ldr	x0, [sp, #56]
  405a98:	str	x0, [sp, #40]
  405a9c:	ldr	x0, [sp, #40]
  405aa0:	cmp	x0, #0x0
  405aa4:	b.ne	405a4c <ferror@plt+0x3a7c>  // b.any
  405aa8:	ldr	x0, [sp, #24]
  405aac:	ldr	x0, [x0, #1056]
  405ab0:	str	xzr, [x0, #16]
  405ab4:	ldr	x0, [sp, #24]
  405ab8:	ldrb	w1, [x0, #1080]
  405abc:	orr	w1, w1, #0x1
  405ac0:	strb	w1, [x0, #1080]
  405ac4:	mov	w0, #0x0                   	// #0
  405ac8:	ldp	x29, x30, [sp], #64
  405acc:	ret
  405ad0:	stp	x29, x30, [sp, #-48]!
  405ad4:	mov	x29, sp
  405ad8:	str	x0, [sp, #24]
  405adc:	ldr	x0, [sp, #24]
  405ae0:	ldr	x0, [x0, #1056]
  405ae4:	str	x0, [sp, #40]
  405ae8:	b	405be4 <ferror@plt+0x3c14>
  405aec:	ldr	x0, [sp, #40]
  405af0:	ldrb	w0, [x0, #32]
  405af4:	and	w0, w0, #0x1
  405af8:	and	w0, w0, #0xff
  405afc:	cmp	w0, #0x0
  405b00:	b.eq	405b6c <ferror@plt+0x3b9c>  // b.none
  405b04:	ldr	x0, [sp, #40]
  405b08:	ldr	x0, [x0, #8]
  405b0c:	str	x0, [sp, #32]
  405b10:	ldr	x0, [sp, #32]
  405b14:	cmp	x0, #0x0
  405b18:	b.ne	405b3c <ferror@plt+0x3b6c>  // b.any
  405b1c:	adrp	x0, 407000 <ferror@plt+0x5030>
  405b20:	add	x3, x0, #0xf00
  405b24:	mov	w2, #0x390                 	// #912
  405b28:	adrp	x0, 407000 <ferror@plt+0x5030>
  405b2c:	add	x1, x0, #0xe88
  405b30:	adrp	x0, 407000 <ferror@plt+0x5030>
  405b34:	add	x0, x0, #0xe98
  405b38:	bl	401f30 <__assert_fail@plt>
  405b3c:	ldr	x0, [sp, #24]
  405b40:	ldr	x0, [x0, #1024]
  405b44:	ldr	x2, [x0, #32]
  405b48:	ldr	x0, [sp, #24]
  405b4c:	ldr	x0, [x0, #1032]
  405b50:	mov	x1, x0
  405b54:	ldr	x0, [sp, #32]
  405b58:	blr	x2
  405b5c:	cmp	w0, #0x0
  405b60:	b.eq	405bd8 <ferror@plt+0x3c08>  // b.none
  405b64:	mov	w0, #0xffffffff            	// #-1
  405b68:	b	405bf4 <ferror@plt+0x3c24>
  405b6c:	ldr	x0, [sp, #40]
  405b70:	ldr	x0, [x0]
  405b74:	cmp	x0, #0x0
  405b78:	b.eq	405bd8 <ferror@plt+0x3c08>  // b.none
  405b7c:	ldr	x0, [sp, #24]
  405b80:	ldr	x0, [x0, #1024]
  405b84:	ldr	x2, [x0, #48]
  405b88:	ldr	x0, [sp, #40]
  405b8c:	ldr	x3, [x0]
  405b90:	ldr	x0, [sp, #24]
  405b94:	ldr	x0, [x0, #1032]
  405b98:	mov	x1, x0
  405b9c:	mov	x0, x3
  405ba0:	blr	x2
  405ba4:	cmn	w0, #0x1
  405ba8:	b.ne	405bb4 <ferror@plt+0x3be4>  // b.any
  405bac:	mov	w0, #0xffffffff            	// #-1
  405bb0:	b	405bf4 <ferror@plt+0x3c24>
  405bb4:	ldr	x0, [sp, #24]
  405bb8:	ldr	x0, [x0, #1032]
  405bbc:	mov	x1, x0
  405bc0:	mov	w0, #0xa                   	// #10
  405bc4:	bl	401b30 <putc@plt>
  405bc8:	cmn	w0, #0x1
  405bcc:	b.ne	405bd8 <ferror@plt+0x3c08>  // b.any
  405bd0:	mov	w0, #0xffffffff            	// #-1
  405bd4:	b	405bf4 <ferror@plt+0x3c24>
  405bd8:	ldr	x0, [sp, #40]
  405bdc:	ldr	x0, [x0, #24]
  405be0:	str	x0, [sp, #40]
  405be4:	ldr	x0, [sp, #40]
  405be8:	cmp	x0, #0x0
  405bec:	b.ne	405aec <ferror@plt+0x3b1c>  // b.any
  405bf0:	mov	w0, #0x0                   	// #0
  405bf4:	ldp	x29, x30, [sp], #48
  405bf8:	ret
  405bfc:	sub	sp, sp, #0x4b0
  405c00:	stp	x29, x30, [sp]
  405c04:	mov	x29, sp
  405c08:	str	x0, [sp, #24]
  405c0c:	str	wzr, [sp, #1196]
  405c10:	ldr	x0, [sp, #24]
  405c14:	ldrb	w0, [x0, #1080]
  405c18:	ubfx	x0, x0, #1, #1
  405c1c:	and	w0, w0, #0xff
  405c20:	eor	w0, w0, #0x1
  405c24:	and	w0, w0, #0xff
  405c28:	cmp	w0, #0x0
  405c2c:	b.eq	405c48 <ferror@plt+0x3c78>  // b.none
  405c30:	bl	401f40 <__errno_location@plt>
  405c34:	mov	x1, x0
  405c38:	mov	w0, #0x16                  	// #22
  405c3c:	str	w0, [x1]
  405c40:	mov	w0, #0x0                   	// #0
  405c44:	b	405f44 <ferror@plt+0x3f74>
  405c48:	ldr	x0, [sp, #24]
  405c4c:	ldrb	w1, [x0, #1080]
  405c50:	and	w1, w1, #0xfffffffd
  405c54:	strb	w1, [x0, #1080]
  405c58:	ldr	x0, [sp, #24]
  405c5c:	ldrb	w0, [x0, #1080]
  405c60:	ubfx	x0, x0, #0, #1
  405c64:	and	w0, w0, #0xff
  405c68:	eor	w0, w0, #0x1
  405c6c:	and	w0, w0, #0xff
  405c70:	cmp	w0, #0x0
  405c74:	b.ne	405c90 <ferror@plt+0x3cc0>  // b.any
  405c78:	ldr	x0, [sp, #24]
  405c7c:	ldrb	w0, [x0, #1080]
  405c80:	and	w0, w0, #0x8
  405c84:	and	w0, w0, #0xff
  405c88:	cmp	w0, #0x0
  405c8c:	b.eq	405cb8 <ferror@plt+0x3ce8>  // b.none
  405c90:	ldr	x0, [sp, #24]
  405c94:	ldr	x0, [x0, #1032]
  405c98:	cmp	x0, #0x0
  405c9c:	b.eq	405f28 <ferror@plt+0x3f58>  // b.none
  405ca0:	ldr	x0, [sp, #24]
  405ca4:	ldr	x0, [x0, #1032]
  405ca8:	bl	401ba0 <fclose@plt>
  405cac:	ldr	x0, [sp, #24]
  405cb0:	str	xzr, [x0, #1032]
  405cb4:	b	405f28 <ferror@plt+0x3f58>
  405cb8:	ldr	x0, [sp, #24]
  405cbc:	ldr	x0, [x0, #1024]
  405cc0:	ldr	x0, [x0, #64]
  405cc4:	cmp	x0, #0x0
  405cc8:	b.eq	405ce4 <ferror@plt+0x3d14>  // b.none
  405ccc:	ldr	x0, [sp, #24]
  405cd0:	ldr	x0, [x0, #1024]
  405cd4:	ldr	x0, [x0, #64]
  405cd8:	blr	x0
  405cdc:	cmp	w0, #0x0
  405ce0:	b.eq	405f04 <ferror@plt+0x3f34>  // b.none
  405ce4:	add	x0, sp, #0x28
  405ce8:	mov	x2, #0x80                  	// #128
  405cec:	mov	w1, #0x0                   	// #0
  405cf0:	bl	401c20 <memset@plt>
  405cf4:	ldr	x0, [sp, #24]
  405cf8:	ldr	x0, [x0, #1032]
  405cfc:	cmp	x0, #0x0
  405d00:	b.eq	405dc0 <ferror@plt+0x3df0>  // b.none
  405d04:	ldr	x0, [sp, #24]
  405d08:	ldr	x0, [x0, #1032]
  405d0c:	bl	401b90 <fileno@plt>
  405d10:	mov	w2, w0
  405d14:	add	x0, sp, #0x28
  405d18:	mov	x1, x0
  405d1c:	mov	w0, w2
  405d20:	bl	4077b8 <ferror@plt+0x57e8>
  405d24:	cmp	w0, #0x0
  405d28:	b.eq	405d44 <ferror@plt+0x3d74>  // b.none
  405d2c:	ldr	x0, [sp, #24]
  405d30:	ldr	x0, [x0, #1032]
  405d34:	bl	401ba0 <fclose@plt>
  405d38:	ldr	x0, [sp, #24]
  405d3c:	str	xzr, [x0, #1032]
  405d40:	b	405f18 <ferror@plt+0x3f48>
  405d44:	ldr	x0, [sp, #24]
  405d48:	add	x4, sp, #0xa8
  405d4c:	mov	x3, x0
  405d50:	adrp	x0, 407000 <ferror@plt+0x5030>
  405d54:	add	x2, x0, #0xea8
  405d58:	mov	x1, #0x400                 	// #1024
  405d5c:	mov	x0, x4
  405d60:	bl	401b80 <snprintf@plt>
  405d64:	ldr	x0, [sp, #24]
  405d68:	ldr	x1, [x0, #1032]
  405d6c:	add	x0, sp, #0xa8
  405d70:	bl	4048b4 <ferror@plt+0x28e4>
  405d74:	cmp	w0, #0x0
  405d78:	b.eq	405d88 <ferror@plt+0x3db8>  // b.none
  405d7c:	ldr	w0, [sp, #1196]
  405d80:	add	w0, w0, #0x1
  405d84:	str	w0, [sp, #1196]
  405d88:	ldr	x0, [sp, #24]
  405d8c:	ldr	x0, [x0, #1032]
  405d90:	bl	401ba0 <fclose@plt>
  405d94:	cmp	w0, #0x0
  405d98:	b.eq	405da8 <ferror@plt+0x3dd8>  // b.none
  405d9c:	ldr	w0, [sp, #1196]
  405da0:	add	w0, w0, #0x1
  405da4:	str	w0, [sp, #1196]
  405da8:	ldr	w0, [sp, #1196]
  405dac:	cmp	w0, #0x0
  405db0:	b.eq	405de4 <ferror@plt+0x3e14>  // b.none
  405db4:	ldr	x0, [sp, #24]
  405db8:	str	xzr, [x0, #1032]
  405dbc:	b	405f18 <ferror@plt+0x3f48>
  405dc0:	ldr	x0, [sp, #24]
  405dc4:	ldr	w0, [x0, #1040]
  405dc8:	str	w0, [sp, #56]
  405dcc:	ldr	x0, [sp, #24]
  405dd0:	ldr	w0, [x0, #1044]
  405dd4:	str	w0, [sp, #64]
  405dd8:	ldr	x0, [sp, #24]
  405ddc:	ldr	w0, [x0, #1048]
  405de0:	str	w0, [sp, #68]
  405de4:	ldr	x0, [sp, #24]
  405de8:	add	x4, sp, #0xa8
  405dec:	mov	x3, x0
  405df0:	adrp	x0, 407000 <ferror@plt+0x5030>
  405df4:	add	x2, x0, #0xeb0
  405df8:	mov	x1, #0x400                 	// #1024
  405dfc:	mov	x0, x4
  405e00:	bl	401b80 <snprintf@plt>
  405e04:	add	x0, sp, #0x28
  405e08:	add	x3, sp, #0xa8
  405e0c:	mov	x2, x0
  405e10:	adrp	x0, 407000 <ferror@plt+0x5030>
  405e14:	add	x1, x0, #0xe30
  405e18:	mov	x0, x3
  405e1c:	bl	4047d8 <ferror@plt+0x2808>
  405e20:	mov	x1, x0
  405e24:	ldr	x0, [sp, #24]
  405e28:	str	x1, [x0, #1032]
  405e2c:	ldr	x0, [sp, #24]
  405e30:	ldr	x0, [x0, #1032]
  405e34:	cmp	x0, #0x0
  405e38:	b.eq	405f0c <ferror@plt+0x3f3c>  // b.none
  405e3c:	ldr	x0, [sp, #24]
  405e40:	bl	405ad0 <ferror@plt+0x3b00>
  405e44:	cmp	w0, #0x0
  405e48:	b.eq	405e58 <ferror@plt+0x3e88>  // b.none
  405e4c:	ldr	w0, [sp, #1196]
  405e50:	add	w0, w0, #0x1
  405e54:	str	w0, [sp, #1196]
  405e58:	ldr	x0, [sp, #24]
  405e5c:	ldr	x0, [x0, #1032]
  405e60:	bl	401e70 <fflush@plt>
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405e78 <ferror@plt+0x3ea8>  // b.none
  405e6c:	ldr	w0, [sp, #1196]
  405e70:	add	w0, w0, #0x1
  405e74:	str	w0, [sp, #1196]
  405e78:	ldr	x0, [sp, #24]
  405e7c:	ldr	x0, [x0, #1032]
  405e80:	bl	401b90 <fileno@plt>
  405e84:	bl	401bb0 <fsync@plt>
  405e88:	cmp	w0, #0x0
  405e8c:	b.eq	405e9c <ferror@plt+0x3ecc>  // b.none
  405e90:	ldr	w0, [sp, #1196]
  405e94:	add	w0, w0, #0x1
  405e98:	str	w0, [sp, #1196]
  405e9c:	ldr	x0, [sp, #24]
  405ea0:	ldr	x0, [x0, #1032]
  405ea4:	bl	401ba0 <fclose@plt>
  405ea8:	cmp	w0, #0x0
  405eac:	b.eq	405ebc <ferror@plt+0x3eec>  // b.none
  405eb0:	ldr	w0, [sp, #1196]
  405eb4:	add	w0, w0, #0x1
  405eb8:	str	w0, [sp, #1196]
  405ebc:	ldr	x0, [sp, #24]
  405ec0:	str	xzr, [x0, #1032]
  405ec4:	ldr	w0, [sp, #1196]
  405ec8:	cmp	w0, #0x0
  405ecc:	b.eq	405edc <ferror@plt+0x3f0c>  // b.none
  405ed0:	add	x0, sp, #0xa8
  405ed4:	bl	401f70 <unlink@plt>
  405ed8:	b	405f18 <ferror@plt+0x3f48>
  405edc:	ldr	x1, [sp, #24]
  405ee0:	add	x0, sp, #0xa8
  405ee4:	bl	4041c8 <ferror@plt+0x21f8>
  405ee8:	cmp	w0, #0x0
  405eec:	b.ne	405f14 <ferror@plt+0x3f44>  // b.any
  405ef0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  405ef4:	add	x0, x0, #0x56c
  405ef8:	mov	w1, #0x1                   	// #1
  405efc:	strb	w1, [x0]
  405f00:	b	405f2c <ferror@plt+0x3f5c>
  405f04:	nop
  405f08:	b	405f18 <ferror@plt+0x3f48>
  405f0c:	nop
  405f10:	b	405f18 <ferror@plt+0x3f48>
  405f14:	nop
  405f18:	ldr	w0, [sp, #1196]
  405f1c:	add	w0, w0, #0x1
  405f20:	str	w0, [sp, #1196]
  405f24:	b	405f2c <ferror@plt+0x3f5c>
  405f28:	nop
  405f2c:	ldr	x0, [sp, #24]
  405f30:	bl	404a08 <ferror@plt+0x2a38>
  405f34:	ldr	w0, [sp, #1196]
  405f38:	cmp	w0, #0x0
  405f3c:	cset	w0, eq  // eq = none
  405f40:	and	w0, w0, #0xff
  405f44:	ldp	x29, x30, [sp]
  405f48:	add	sp, sp, #0x4b0
  405f4c:	ret
  405f50:	stp	x29, x30, [sp, #-64]!
  405f54:	mov	x29, sp
  405f58:	str	x0, [sp, #40]
  405f5c:	str	x1, [sp, #32]
  405f60:	str	x2, [sp, #24]
  405f64:	ldr	x0, [sp, #32]
  405f68:	cmp	x0, #0x0
  405f6c:	b.ne	405f78 <ferror@plt+0x3fa8>  // b.any
  405f70:	mov	x0, #0x0                   	// #0
  405f74:	b	405fe4 <ferror@plt+0x4014>
  405f78:	ldr	x0, [sp, #32]
  405f7c:	str	x0, [sp, #56]
  405f80:	b	405fcc <ferror@plt+0x3ffc>
  405f84:	ldr	x0, [sp, #56]
  405f88:	ldr	x0, [x0, #8]
  405f8c:	str	x0, [sp, #48]
  405f90:	ldr	x0, [sp, #48]
  405f94:	cmp	x0, #0x0
  405f98:	b.eq	405fc0 <ferror@plt+0x3ff0>  // b.none
  405f9c:	ldr	x0, [sp, #40]
  405fa0:	ldr	x0, [x0, #1024]
  405fa4:	ldr	x1, [x0, #16]
  405fa8:	ldr	x0, [sp, #48]
  405fac:	blr	x1
  405fb0:	ldr	x1, [sp, #24]
  405fb4:	bl	401d80 <strcmp@plt>
  405fb8:	cmp	w0, #0x0
  405fbc:	b.eq	405fdc <ferror@plt+0x400c>  // b.none
  405fc0:	ldr	x0, [sp, #56]
  405fc4:	ldr	x0, [x0, #24]
  405fc8:	str	x0, [sp, #56]
  405fcc:	ldr	x0, [sp, #56]
  405fd0:	cmp	x0, #0x0
  405fd4:	b.ne	405f84 <ferror@plt+0x3fb4>  // b.any
  405fd8:	b	405fe0 <ferror@plt+0x4010>
  405fdc:	nop
  405fe0:	ldr	x0, [sp, #56]
  405fe4:	ldp	x29, x30, [sp], #64
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-32]!
  405ff0:	mov	x29, sp
  405ff4:	str	x0, [sp, #24]
  405ff8:	str	x1, [sp, #16]
  405ffc:	ldr	x0, [sp, #24]
  406000:	ldr	x0, [x0, #1056]
  406004:	ldr	x2, [sp, #16]
  406008:	mov	x1, x0
  40600c:	ldr	x0, [sp, #24]
  406010:	bl	405f50 <ferror@plt+0x3f80>
  406014:	ldp	x29, x30, [sp], #32
  406018:	ret
  40601c:	stp	x29, x30, [sp, #-64]!
  406020:	mov	x29, sp
  406024:	stp	x19, x20, [sp, #16]
  406028:	str	x0, [sp, #40]
  40602c:	str	x1, [sp, #32]
  406030:	ldr	x0, [sp, #40]
  406034:	ldrb	w0, [x0, #1080]
  406038:	ubfx	x0, x0, #1, #1
  40603c:	and	w0, w0, #0xff
  406040:	eor	w0, w0, #0x1
  406044:	and	w0, w0, #0xff
  406048:	cmp	w0, #0x0
  40604c:	b.ne	406068 <ferror@plt+0x4098>  // b.any
  406050:	ldr	x0, [sp, #40]
  406054:	ldrb	w0, [x0, #1080]
  406058:	and	w0, w0, #0x8
  40605c:	and	w0, w0, #0xff
  406060:	cmp	w0, #0x0
  406064:	b.eq	406080 <ferror@plt+0x40b0>  // b.none
  406068:	bl	401f40 <__errno_location@plt>
  40606c:	mov	x1, x0
  406070:	mov	w0, #0x16                  	// #22
  406074:	str	w0, [x1]
  406078:	mov	w0, #0x0                   	// #0
  40607c:	b	406268 <ferror@plt+0x4298>
  406080:	ldr	x0, [sp, #40]
  406084:	ldr	x0, [x0, #1024]
  406088:	ldr	x1, [x0]
  40608c:	ldr	x0, [sp, #32]
  406090:	blr	x1
  406094:	str	x0, [sp, #56]
  406098:	ldr	x0, [sp, #56]
  40609c:	cmp	x0, #0x0
  4060a0:	b.ne	4060bc <ferror@plt+0x40ec>  // b.any
  4060a4:	bl	401f40 <__errno_location@plt>
  4060a8:	mov	x1, x0
  4060ac:	mov	w0, #0xc                   	// #12
  4060b0:	str	w0, [x1]
  4060b4:	mov	w0, #0x0                   	// #0
  4060b8:	b	406268 <ferror@plt+0x4298>
  4060bc:	ldr	x0, [sp, #40]
  4060c0:	ldr	x0, [x0, #1024]
  4060c4:	ldr	x1, [x0, #16]
  4060c8:	ldr	x0, [sp, #32]
  4060cc:	blr	x1
  4060d0:	mov	x1, x0
  4060d4:	ldr	x0, [sp, #40]
  4060d8:	bl	405fec <ferror@plt+0x401c>
  4060dc:	str	x0, [sp, #48]
  4060e0:	ldr	x0, [sp, #48]
  4060e4:	cmp	x0, #0x0
  4060e8:	b.eq	4061e0 <ferror@plt+0x4210>  // b.none
  4060ec:	ldr	x0, [sp, #48]
  4060f0:	ldr	x19, [x0, #24]
  4060f4:	ldr	x0, [sp, #40]
  4060f8:	ldr	x0, [x0, #1024]
  4060fc:	ldr	x1, [x0, #16]
  406100:	ldr	x0, [sp, #32]
  406104:	blr	x1
  406108:	mov	x2, x0
  40610c:	mov	x1, x19
  406110:	ldr	x0, [sp, #40]
  406114:	bl	405f50 <ferror@plt+0x3f80>
  406118:	cmp	x0, #0x0
  40611c:	b.eq	406188 <ferror@plt+0x41b8>  // b.none
  406120:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406124:	add	x0, x0, #0x108
  406128:	ldr	x19, [x0]
  40612c:	adrp	x0, 407000 <ferror@plt+0x5030>
  406130:	add	x0, x0, #0xeb8
  406134:	bl	401f80 <gettext@plt>
  406138:	mov	x20, x0
  40613c:	ldr	x0, [sp, #40]
  406140:	ldr	x0, [x0, #1024]
  406144:	ldr	x1, [x0, #16]
  406148:	ldr	x0, [sp, #32]
  40614c:	blr	x1
  406150:	mov	x1, x0
  406154:	ldr	x0, [sp, #40]
  406158:	mov	x3, x0
  40615c:	mov	x2, x1
  406160:	mov	x1, x20
  406164:	mov	x0, x19
  406168:	bl	401fa0 <fprintf@plt>
  40616c:	ldr	x0, [sp, #40]
  406170:	ldr	x0, [x0, #1024]
  406174:	ldr	x1, [x0, #8]
  406178:	ldr	x0, [sp, #56]
  40617c:	blr	x1
  406180:	mov	w0, #0x0                   	// #0
  406184:	b	406268 <ferror@plt+0x4298>
  406188:	ldr	x0, [sp, #40]
  40618c:	ldr	x0, [x0, #1024]
  406190:	ldr	x1, [x0, #8]
  406194:	ldr	x0, [sp, #48]
  406198:	ldr	x0, [x0, #8]
  40619c:	blr	x1
  4061a0:	ldr	x0, [sp, #48]
  4061a4:	ldr	x1, [sp, #56]
  4061a8:	str	x1, [x0, #8]
  4061ac:	ldr	x0, [sp, #48]
  4061b0:	ldrb	w1, [x0, #32]
  4061b4:	orr	w1, w1, #0x1
  4061b8:	strb	w1, [x0, #32]
  4061bc:	ldr	x0, [sp, #40]
  4061c0:	ldr	x1, [sp, #48]
  4061c4:	str	x1, [x0, #1072]
  4061c8:	ldr	x0, [sp, #40]
  4061cc:	ldrb	w1, [x0, #1080]
  4061d0:	orr	w1, w1, #0x1
  4061d4:	strb	w1, [x0, #1080]
  4061d8:	mov	w0, #0x1                   	// #1
  4061dc:	b	406268 <ferror@plt+0x4298>
  4061e0:	mov	x0, #0x28                  	// #40
  4061e4:	bl	401be0 <malloc@plt>
  4061e8:	str	x0, [sp, #48]
  4061ec:	ldr	x0, [sp, #48]
  4061f0:	cmp	x0, #0x0
  4061f4:	b.ne	406224 <ferror@plt+0x4254>  // b.any
  4061f8:	ldr	x0, [sp, #40]
  4061fc:	ldr	x0, [x0, #1024]
  406200:	ldr	x1, [x0, #8]
  406204:	ldr	x0, [sp, #56]
  406208:	blr	x1
  40620c:	bl	401f40 <__errno_location@plt>
  406210:	mov	x1, x0
  406214:	mov	w0, #0xc                   	// #12
  406218:	str	w0, [x1]
  40621c:	mov	w0, #0x0                   	// #0
  406220:	b	406268 <ferror@plt+0x4298>
  406224:	ldr	x0, [sp, #48]
  406228:	ldr	x1, [sp, #56]
  40622c:	str	x1, [x0, #8]
  406230:	ldr	x0, [sp, #48]
  406234:	str	xzr, [x0]
  406238:	ldr	x0, [sp, #48]
  40623c:	ldrb	w1, [x0, #32]
  406240:	orr	w1, w1, #0x1
  406244:	strb	w1, [x0, #32]
  406248:	ldr	x1, [sp, #48]
  40624c:	ldr	x0, [sp, #40]
  406250:	bl	405018 <ferror@plt+0x3048>
  406254:	ldr	x0, [sp, #40]
  406258:	ldrb	w1, [x0, #1080]
  40625c:	orr	w1, w1, #0x1
  406260:	strb	w1, [x0, #1080]
  406264:	mov	w0, #0x1                   	// #1
  406268:	ldp	x19, x20, [sp, #16]
  40626c:	ldp	x29, x30, [sp], #64
  406270:	ret
  406274:	stp	x29, x30, [sp, #-48]!
  406278:	mov	x29, sp
  40627c:	str	x0, [sp, #24]
  406280:	str	x1, [sp, #16]
  406284:	ldr	x0, [sp, #24]
  406288:	ldrb	w0, [x0, #1080]
  40628c:	ubfx	x0, x0, #1, #1
  406290:	and	w0, w0, #0xff
  406294:	eor	w0, w0, #0x1
  406298:	and	w0, w0, #0xff
  40629c:	cmp	w0, #0x0
  4062a0:	b.ne	4062bc <ferror@plt+0x42ec>  // b.any
  4062a4:	ldr	x0, [sp, #24]
  4062a8:	ldrb	w0, [x0, #1080]
  4062ac:	and	w0, w0, #0x8
  4062b0:	and	w0, w0, #0xff
  4062b4:	cmp	w0, #0x0
  4062b8:	b.eq	4062d4 <ferror@plt+0x4304>  // b.none
  4062bc:	bl	401f40 <__errno_location@plt>
  4062c0:	mov	x1, x0
  4062c4:	mov	w0, #0x16                  	// #22
  4062c8:	str	w0, [x1]
  4062cc:	mov	w0, #0x0                   	// #0
  4062d0:	b	406398 <ferror@plt+0x43c8>
  4062d4:	ldr	x0, [sp, #24]
  4062d8:	ldr	x0, [x0, #1024]
  4062dc:	ldr	x1, [x0]
  4062e0:	ldr	x0, [sp, #16]
  4062e4:	blr	x1
  4062e8:	str	x0, [sp, #40]
  4062ec:	ldr	x0, [sp, #40]
  4062f0:	cmp	x0, #0x0
  4062f4:	b.ne	406310 <ferror@plt+0x4340>  // b.any
  4062f8:	bl	401f40 <__errno_location@plt>
  4062fc:	mov	x1, x0
  406300:	mov	w0, #0xc                   	// #12
  406304:	str	w0, [x1]
  406308:	mov	w0, #0x0                   	// #0
  40630c:	b	406398 <ferror@plt+0x43c8>
  406310:	mov	x0, #0x28                  	// #40
  406314:	bl	401be0 <malloc@plt>
  406318:	str	x0, [sp, #32]
  40631c:	ldr	x0, [sp, #32]
  406320:	cmp	x0, #0x0
  406324:	b.ne	406354 <ferror@plt+0x4384>  // b.any
  406328:	ldr	x0, [sp, #24]
  40632c:	ldr	x0, [x0, #1024]
  406330:	ldr	x1, [x0, #8]
  406334:	ldr	x0, [sp, #40]
  406338:	blr	x1
  40633c:	bl	401f40 <__errno_location@plt>
  406340:	mov	x1, x0
  406344:	mov	w0, #0xc                   	// #12
  406348:	str	w0, [x1]
  40634c:	mov	w0, #0x0                   	// #0
  406350:	b	406398 <ferror@plt+0x43c8>
  406354:	ldr	x0, [sp, #32]
  406358:	ldr	x1, [sp, #40]
  40635c:	str	x1, [x0, #8]
  406360:	ldr	x0, [sp, #32]
  406364:	str	xzr, [x0]
  406368:	ldr	x0, [sp, #32]
  40636c:	ldrb	w1, [x0, #32]
  406370:	orr	w1, w1, #0x1
  406374:	strb	w1, [x0, #32]
  406378:	ldr	x1, [sp, #32]
  40637c:	ldr	x0, [sp, #24]
  406380:	bl	404f5c <ferror@plt+0x2f8c>
  406384:	ldr	x0, [sp, #24]
  406388:	ldrb	w1, [x0, #1080]
  40638c:	orr	w1, w1, #0x1
  406390:	strb	w1, [x0, #1080]
  406394:	mov	w0, #0x1                   	// #1
  406398:	ldp	x29, x30, [sp], #48
  40639c:	ret
  4063a0:	sub	sp, sp, #0x10
  4063a4:	str	x0, [sp, #8]
  4063a8:	str	x1, [sp]
  4063ac:	ldr	x0, [sp, #8]
  4063b0:	ldr	x0, [x0, #1072]
  4063b4:	ldr	x1, [sp]
  4063b8:	cmp	x1, x0
  4063bc:	b.ne	4063d0 <ferror@plt+0x4400>  // b.any
  4063c0:	ldr	x0, [sp]
  4063c4:	ldr	x1, [x0, #24]
  4063c8:	ldr	x0, [sp, #8]
  4063cc:	str	x1, [x0, #1072]
  4063d0:	ldr	x0, [sp]
  4063d4:	ldr	x0, [x0, #16]
  4063d8:	cmp	x0, #0x0
  4063dc:	b.eq	4063f8 <ferror@plt+0x4428>  // b.none
  4063e0:	ldr	x0, [sp]
  4063e4:	ldr	x0, [x0, #16]
  4063e8:	ldr	x1, [sp]
  4063ec:	ldr	x1, [x1, #24]
  4063f0:	str	x1, [x0, #24]
  4063f4:	b	406408 <ferror@plt+0x4438>
  4063f8:	ldr	x0, [sp]
  4063fc:	ldr	x1, [x0, #24]
  406400:	ldr	x0, [sp, #8]
  406404:	str	x1, [x0, #1056]
  406408:	ldr	x0, [sp]
  40640c:	ldr	x0, [x0, #24]
  406410:	cmp	x0, #0x0
  406414:	b.eq	406430 <ferror@plt+0x4460>  // b.none
  406418:	ldr	x0, [sp]
  40641c:	ldr	x0, [x0, #24]
  406420:	ldr	x1, [sp]
  406424:	ldr	x1, [x1, #16]
  406428:	str	x1, [x0, #16]
  40642c:	b	406440 <ferror@plt+0x4470>
  406430:	ldr	x0, [sp]
  406434:	ldr	x1, [x0, #16]
  406438:	ldr	x0, [sp, #8]
  40643c:	str	x1, [x0, #1064]
  406440:	ldr	x0, [sp, #8]
  406444:	ldrb	w1, [x0, #1080]
  406448:	orr	w1, w1, #0x1
  40644c:	strb	w1, [x0, #1080]
  406450:	nop
  406454:	add	sp, sp, #0x10
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-64]!
  406460:	mov	x29, sp
  406464:	str	x19, [sp, #16]
  406468:	str	x0, [sp, #40]
  40646c:	str	x1, [sp, #32]
  406470:	ldr	x0, [sp, #40]
  406474:	ldrb	w0, [x0, #1080]
  406478:	ubfx	x0, x0, #1, #1
  40647c:	and	w0, w0, #0xff
  406480:	eor	w0, w0, #0x1
  406484:	and	w0, w0, #0xff
  406488:	cmp	w0, #0x0
  40648c:	b.ne	4064a8 <ferror@plt+0x44d8>  // b.any
  406490:	ldr	x0, [sp, #40]
  406494:	ldrb	w0, [x0, #1080]
  406498:	and	w0, w0, #0x8
  40649c:	and	w0, w0, #0xff
  4064a0:	cmp	w0, #0x0
  4064a4:	b.eq	4064c0 <ferror@plt+0x44f0>  // b.none
  4064a8:	bl	401f40 <__errno_location@plt>
  4064ac:	mov	x1, x0
  4064b0:	mov	w0, #0x16                  	// #22
  4064b4:	str	w0, [x1]
  4064b8:	mov	w0, #0x0                   	// #0
  4064bc:	b	4065a0 <ferror@plt+0x45d0>
  4064c0:	ldr	x1, [sp, #32]
  4064c4:	ldr	x0, [sp, #40]
  4064c8:	bl	405fec <ferror@plt+0x401c>
  4064cc:	str	x0, [sp, #56]
  4064d0:	ldr	x0, [sp, #56]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.ne	4064f4 <ferror@plt+0x4524>  // b.any
  4064dc:	bl	401f40 <__errno_location@plt>
  4064e0:	mov	x1, x0
  4064e4:	mov	w0, #0x2                   	// #2
  4064e8:	str	w0, [x1]
  4064ec:	mov	w0, #0x0                   	// #0
  4064f0:	b	4065a0 <ferror@plt+0x45d0>
  4064f4:	ldr	x0, [sp, #56]
  4064f8:	ldr	x0, [x0, #24]
  4064fc:	ldr	x2, [sp, #32]
  406500:	mov	x1, x0
  406504:	ldr	x0, [sp, #40]
  406508:	bl	405f50 <ferror@plt+0x3f80>
  40650c:	cmp	x0, #0x0
  406510:	b.eq	40654c <ferror@plt+0x457c>  // b.none
  406514:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406518:	add	x0, x0, #0x108
  40651c:	ldr	x19, [x0]
  406520:	adrp	x0, 407000 <ferror@plt+0x5030>
  406524:	add	x0, x0, #0xeb8
  406528:	bl	401f80 <gettext@plt>
  40652c:	mov	x1, x0
  406530:	ldr	x0, [sp, #40]
  406534:	mov	x3, x0
  406538:	ldr	x2, [sp, #32]
  40653c:	mov	x0, x19
  406540:	bl	401fa0 <fprintf@plt>
  406544:	mov	w0, #0x0                   	// #0
  406548:	b	4065a0 <ferror@plt+0x45d0>
  40654c:	ldr	x1, [sp, #56]
  406550:	ldr	x0, [sp, #40]
  406554:	bl	4063a0 <ferror@plt+0x43d0>
  406558:	ldr	x0, [sp, #56]
  40655c:	ldr	x0, [x0]
  406560:	cmp	x0, #0x0
  406564:	b.eq	406574 <ferror@plt+0x45a4>  // b.none
  406568:	ldr	x0, [sp, #56]
  40656c:	ldr	x0, [x0]
  406570:	bl	401dd0 <free@plt>
  406574:	ldr	x0, [sp, #56]
  406578:	ldr	x0, [x0, #8]
  40657c:	cmp	x0, #0x0
  406580:	b.eq	40659c <ferror@plt+0x45cc>  // b.none
  406584:	ldr	x0, [sp, #40]
  406588:	ldr	x0, [x0, #1024]
  40658c:	ldr	x1, [x0, #8]
  406590:	ldr	x0, [sp, #56]
  406594:	ldr	x0, [x0, #8]
  406598:	blr	x1
  40659c:	mov	w0, #0x1                   	// #1
  4065a0:	ldr	x19, [sp, #16]
  4065a4:	ldp	x29, x30, [sp], #64
  4065a8:	ret
  4065ac:	stp	x29, x30, [sp, #-48]!
  4065b0:	mov	x29, sp
  4065b4:	str	x0, [sp, #24]
  4065b8:	str	x1, [sp, #16]
  4065bc:	ldr	x0, [sp, #24]
  4065c0:	ldrb	w0, [x0, #1080]
  4065c4:	ubfx	x0, x0, #1, #1
  4065c8:	and	w0, w0, #0xff
  4065cc:	eor	w0, w0, #0x1
  4065d0:	and	w0, w0, #0xff
  4065d4:	cmp	w0, #0x0
  4065d8:	b.eq	4065f4 <ferror@plt+0x4624>  // b.none
  4065dc:	bl	401f40 <__errno_location@plt>
  4065e0:	mov	x1, x0
  4065e4:	mov	w0, #0x16                  	// #22
  4065e8:	str	w0, [x1]
  4065ec:	mov	x0, #0x0                   	// #0
  4065f0:	b	40663c <ferror@plt+0x466c>
  4065f4:	ldr	x1, [sp, #16]
  4065f8:	ldr	x0, [sp, #24]
  4065fc:	bl	405fec <ferror@plt+0x401c>
  406600:	str	x0, [sp, #40]
  406604:	ldr	x0, [sp, #40]
  406608:	cmp	x0, #0x0
  40660c:	b.ne	406628 <ferror@plt+0x4658>  // b.any
  406610:	bl	401f40 <__errno_location@plt>
  406614:	mov	x1, x0
  406618:	mov	w0, #0x2                   	// #2
  40661c:	str	w0, [x1]
  406620:	mov	x0, #0x0                   	// #0
  406624:	b	40663c <ferror@plt+0x466c>
  406628:	ldr	x0, [sp, #24]
  40662c:	ldr	x1, [sp, #40]
  406630:	str	x1, [x0, #1072]
  406634:	ldr	x0, [sp, #40]
  406638:	ldr	x0, [x0, #8]
  40663c:	ldp	x29, x30, [sp], #48
  406640:	ret
  406644:	stp	x29, x30, [sp, #-32]!
  406648:	mov	x29, sp
  40664c:	str	x0, [sp, #24]
  406650:	ldr	x0, [sp, #24]
  406654:	ldrb	w0, [x0, #1080]
  406658:	ubfx	x0, x0, #1, #1
  40665c:	and	w0, w0, #0xff
  406660:	eor	w0, w0, #0x1
  406664:	and	w0, w0, #0xff
  406668:	cmp	w0, #0x0
  40666c:	b.eq	406688 <ferror@plt+0x46b8>  // b.none
  406670:	bl	401f40 <__errno_location@plt>
  406674:	mov	x1, x0
  406678:	mov	w0, #0x16                  	// #22
  40667c:	str	w0, [x1]
  406680:	mov	w0, #0x0                   	// #0
  406684:	b	406694 <ferror@plt+0x46c4>
  406688:	ldr	x0, [sp, #24]
  40668c:	str	xzr, [x0, #1072]
  406690:	mov	w0, #0x1                   	// #1
  406694:	ldp	x29, x30, [sp], #32
  406698:	ret
  40669c:	stp	x29, x30, [sp, #-48]!
  4066a0:	mov	x29, sp
  4066a4:	str	x0, [sp, #24]
  4066a8:	ldr	x0, [sp, #24]
  4066ac:	ldrb	w0, [x0, #1080]
  4066b0:	ubfx	x0, x0, #1, #1
  4066b4:	and	w0, w0, #0xff
  4066b8:	eor	w0, w0, #0x1
  4066bc:	and	w0, w0, #0xff
  4066c0:	cmp	w0, #0x0
  4066c4:	b.eq	4066e0 <ferror@plt+0x4710>  // b.none
  4066c8:	bl	401f40 <__errno_location@plt>
  4066cc:	mov	x1, x0
  4066d0:	mov	w0, #0x16                  	// #22
  4066d4:	str	w0, [x1]
  4066d8:	mov	x0, #0x0                   	// #0
  4066dc:	b	406768 <ferror@plt+0x4798>
  4066e0:	ldr	x0, [sp, #24]
  4066e4:	ldr	x0, [x0, #1072]
  4066e8:	cmp	x0, #0x0
  4066ec:	b.ne	406704 <ferror@plt+0x4734>  // b.any
  4066f0:	ldr	x0, [sp, #24]
  4066f4:	ldr	x1, [x0, #1056]
  4066f8:	ldr	x0, [sp, #24]
  4066fc:	str	x1, [x0, #1072]
  406700:	b	406754 <ferror@plt+0x4784>
  406704:	ldr	x0, [sp, #24]
  406708:	ldr	x0, [x0, #1072]
  40670c:	ldr	x1, [x0, #24]
  406710:	ldr	x0, [sp, #24]
  406714:	str	x1, [x0, #1072]
  406718:	b	406754 <ferror@plt+0x4784>
  40671c:	ldr	x0, [sp, #24]
  406720:	ldr	x0, [x0, #1072]
  406724:	ldr	x0, [x0, #8]
  406728:	str	x0, [sp, #40]
  40672c:	ldr	x0, [sp, #40]
  406730:	cmp	x0, #0x0
  406734:	b.eq	406740 <ferror@plt+0x4770>  // b.none
  406738:	ldr	x0, [sp, #40]
  40673c:	b	406768 <ferror@plt+0x4798>
  406740:	ldr	x0, [sp, #24]
  406744:	ldr	x0, [x0, #1072]
  406748:	ldr	x1, [x0, #24]
  40674c:	ldr	x0, [sp, #24]
  406750:	str	x1, [x0, #1072]
  406754:	ldr	x0, [sp, #24]
  406758:	ldr	x0, [x0, #1072]
  40675c:	cmp	x0, #0x0
  406760:	b.ne	40671c <ferror@plt+0x474c>  // b.any
  406764:	mov	x0, #0x0                   	// #0
  406768:	ldp	x29, x30, [sp], #48
  40676c:	ret
  406770:	stp	x29, x30, [sp, #-48]!
  406774:	mov	x29, sp
  406778:	str	x0, [sp, #24]
  40677c:	str	x1, [sp, #16]
  406780:	str	wzr, [sp, #36]
  406784:	ldr	x0, [sp, #24]
  406788:	cmp	x0, #0x0
  40678c:	b.ne	406798 <ferror@plt+0x47c8>  // b.any
  406790:	mov	w0, #0xffffffff            	// #-1
  406794:	b	406858 <ferror@plt+0x4888>
  406798:	ldr	x0, [sp, #24]
  40679c:	str	x0, [sp, #40]
  4067a0:	b	4067d8 <ferror@plt+0x4808>
  4067a4:	ldr	x0, [sp, #40]
  4067a8:	ldrb	w0, [x0]
  4067ac:	mov	w1, w0
  4067b0:	ldr	x0, [sp, #16]
  4067b4:	bl	401e10 <strchr@plt>
  4067b8:	cmp	x0, #0x0
  4067bc:	b.eq	4067cc <ferror@plt+0x47fc>  // b.none
  4067c0:	mov	w0, #0xffffffff            	// #-1
  4067c4:	str	w0, [sp, #36]
  4067c8:	b	4067e8 <ferror@plt+0x4818>
  4067cc:	ldr	x0, [sp, #40]
  4067d0:	add	x0, x0, #0x1
  4067d4:	str	x0, [sp, #40]
  4067d8:	ldr	x0, [sp, #40]
  4067dc:	ldrb	w0, [x0]
  4067e0:	cmp	w0, #0x0
  4067e4:	b.ne	4067a4 <ferror@plt+0x47d4>  // b.any
  4067e8:	ldr	w0, [sp, #36]
  4067ec:	cmp	w0, #0x0
  4067f0:	b.ne	406854 <ferror@plt+0x4884>  // b.any
  4067f4:	ldr	x0, [sp, #24]
  4067f8:	str	x0, [sp, #40]
  4067fc:	b	406844 <ferror@plt+0x4874>
  406800:	bl	401d90 <__ctype_b_loc@plt>
  406804:	ldr	x1, [x0]
  406808:	ldr	x0, [sp, #40]
  40680c:	ldrb	w0, [x0]
  406810:	and	x0, x0, #0xff
  406814:	lsl	x0, x0, #1
  406818:	add	x0, x1, x0
  40681c:	ldrh	w0, [x0]
  406820:	and	w0, w0, #0x4000
  406824:	cmp	w0, #0x0
  406828:	b.ne	406838 <ferror@plt+0x4868>  // b.any
  40682c:	mov	w0, #0x1                   	// #1
  406830:	str	w0, [sp, #36]
  406834:	b	406854 <ferror@plt+0x4884>
  406838:	ldr	x0, [sp, #40]
  40683c:	add	x0, x0, #0x1
  406840:	str	x0, [sp, #40]
  406844:	ldr	x0, [sp, #40]
  406848:	ldrb	w0, [x0]
  40684c:	cmp	w0, #0x0
  406850:	b.ne	406800 <ferror@plt+0x4830>  // b.any
  406854:	ldr	w0, [sp, #36]
  406858:	ldp	x29, x30, [sp], #48
  40685c:	ret
  406860:	stp	x29, x30, [sp, #-256]!
  406864:	mov	x29, sp
  406868:	str	x0, [sp, #40]
  40686c:	str	x1, [sp, #32]
  406870:	str	x2, [sp, #24]
  406874:	ldr	x0, [sp, #32]
  406878:	cmp	x0, #0xc8
  40687c:	b.ls	406888 <ferror@plt+0x48b8>  // b.plast
  406880:	mov	x0, #0xc8                  	// #200
  406884:	str	x0, [sp, #32]
  406888:	ldr	x2, [sp, #40]
  40688c:	ldr	x1, [sp, #24]
  406890:	adrp	x0, 407000 <ferror@plt+0x5030>
  406894:	add	x0, x0, #0xf10
  406898:	bl	401f20 <printf@plt>
  40689c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4068a0:	add	x0, x0, #0x118
  4068a4:	ldr	x0, [x0]
  4068a8:	bl	401e70 <fflush@plt>
  4068ac:	ldr	x0, [sp, #32]
  4068b0:	mov	w3, w0
  4068b4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4068b8:	add	x0, x0, #0x120
  4068bc:	ldr	x1, [x0]
  4068c0:	add	x0, sp, #0x30
  4068c4:	mov	x2, x1
  4068c8:	mov	w1, w3
  4068cc:	bl	401fb0 <fgets@plt>
  4068d0:	mov	x1, x0
  4068d4:	add	x0, sp, #0x30
  4068d8:	cmp	x1, x0
  4068dc:	b.ne	4069f0 <ferror@plt+0x4a20>  // b.any
  4068e0:	add	x0, sp, #0x30
  4068e4:	mov	w1, #0xa                   	// #10
  4068e8:	bl	401e10 <strchr@plt>
  4068ec:	str	x0, [sp, #248]
  4068f0:	ldr	x0, [sp, #248]
  4068f4:	cmp	x0, #0x0
  4068f8:	b.eq	4069f8 <ferror@plt+0x4a28>  // b.none
  4068fc:	ldr	x0, [sp, #248]
  406900:	strb	wzr, [x0]
  406904:	ldrb	w0, [sp, #48]
  406908:	cmp	w0, #0x0
  40690c:	b.eq	4069fc <ferror@plt+0x4a2c>  // b.none
  406910:	ldr	x0, [sp, #248]
  406914:	sub	x0, x0, #0x1
  406918:	str	x0, [sp, #248]
  40691c:	add	x0, sp, #0x30
  406920:	ldr	x1, [sp, #248]
  406924:	cmp	x1, x0
  406928:	b.cc	406958 <ferror@plt+0x4988>  // b.lo, b.ul, b.last
  40692c:	bl	401d90 <__ctype_b_loc@plt>
  406930:	ldr	x1, [x0]
  406934:	ldr	x0, [sp, #248]
  406938:	ldrb	w0, [x0]
  40693c:	and	x0, x0, #0xff
  406940:	lsl	x0, x0, #1
  406944:	add	x0, x1, x0
  406948:	ldrh	w0, [x0]
  40694c:	and	w0, w0, #0x2000
  406950:	cmp	w0, #0x0
  406954:	b.ne	406910 <ferror@plt+0x4940>  // b.any
  406958:	ldr	x0, [sp, #248]
  40695c:	add	x0, x0, #0x1
  406960:	str	x0, [sp, #248]
  406964:	ldr	x0, [sp, #248]
  406968:	strb	wzr, [x0]
  40696c:	add	x0, sp, #0x30
  406970:	str	x0, [sp, #248]
  406974:	b	406984 <ferror@plt+0x49b4>
  406978:	ldr	x0, [sp, #248]
  40697c:	add	x0, x0, #0x1
  406980:	str	x0, [sp, #248]
  406984:	ldr	x0, [sp, #248]
  406988:	ldrb	w0, [x0]
  40698c:	cmp	w0, #0x0
  406990:	b.eq	4069c0 <ferror@plt+0x49f0>  // b.none
  406994:	bl	401d90 <__ctype_b_loc@plt>
  406998:	ldr	x1, [x0]
  40699c:	ldr	x0, [sp, #248]
  4069a0:	ldrb	w0, [x0]
  4069a4:	and	x0, x0, #0xff
  4069a8:	lsl	x0, x0, #1
  4069ac:	add	x0, x1, x0
  4069b0:	ldrh	w0, [x0]
  4069b4:	and	w0, w0, #0x2000
  4069b8:	cmp	w0, #0x0
  4069bc:	b.ne	406978 <ferror@plt+0x49a8>  // b.any
  4069c0:	ldr	x0, [sp, #32]
  4069c4:	sub	x0, x0, #0x1
  4069c8:	mov	x2, x0
  4069cc:	ldr	x1, [sp, #248]
  4069d0:	ldr	x0, [sp, #40]
  4069d4:	bl	401ef0 <strncpy@plt>
  4069d8:	ldr	x0, [sp, #32]
  4069dc:	sub	x0, x0, #0x1
  4069e0:	ldr	x1, [sp, #40]
  4069e4:	add	x0, x1, x0
  4069e8:	strb	wzr, [x0]
  4069ec:	b	4069fc <ferror@plt+0x4a2c>
  4069f0:	nop
  4069f4:	b	4069fc <ferror@plt+0x4a2c>
  4069f8:	nop
  4069fc:	ldp	x29, x30, [sp], #256
  406a00:	ret
  406a04:	stp	x29, x30, [sp, #-48]!
  406a08:	mov	x29, sp
  406a0c:	str	x0, [sp, #24]
  406a10:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406a14:	add	x0, x0, #0x580
  406a18:	ldrb	w0, [x0]
  406a1c:	eor	w0, w0, #0x1
  406a20:	and	w0, w0, #0xff
  406a24:	cmp	w0, #0x0
  406a28:	b.eq	406a30 <ferror@plt+0x4a60>  // b.none
  406a2c:	bl	407110 <ferror@plt+0x5140>
  406a30:	ldr	x0, [sp, #24]
  406a34:	bl	406f88 <ferror@plt+0x4fb8>
  406a38:	str	x0, [sp, #40]
  406a3c:	ldr	x0, [sp, #40]
  406a40:	cmp	x0, #0x0
  406a44:	b.eq	406a54 <ferror@plt+0x4a84>  // b.none
  406a48:	ldr	x0, [sp, #40]
  406a4c:	ldr	x0, [x0, #8]
  406a50:	b	406a58 <ferror@plt+0x4a88>
  406a54:	mov	x0, #0x0                   	// #0
  406a58:	ldp	x29, x30, [sp], #48
  406a5c:	ret
  406a60:	stp	x29, x30, [sp, #-48]!
  406a64:	mov	x29, sp
  406a68:	str	x0, [sp, #24]
  406a6c:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406a70:	add	x0, x0, #0x580
  406a74:	ldrb	w0, [x0]
  406a78:	eor	w0, w0, #0x1
  406a7c:	and	w0, w0, #0xff
  406a80:	cmp	w0, #0x0
  406a84:	b.eq	406a8c <ferror@plt+0x4abc>  // b.none
  406a88:	bl	407110 <ferror@plt+0x5140>
  406a8c:	ldr	x0, [sp, #24]
  406a90:	bl	406f88 <ferror@plt+0x4fb8>
  406a94:	str	x0, [sp, #40]
  406a98:	ldr	x0, [sp, #40]
  406a9c:	cmp	x0, #0x0
  406aa0:	b.eq	406ab4 <ferror@plt+0x4ae4>  // b.none
  406aa4:	ldr	x0, [sp, #40]
  406aa8:	ldr	x0, [x0, #8]
  406aac:	cmp	x0, #0x0
  406ab0:	b.ne	406abc <ferror@plt+0x4aec>  // b.any
  406ab4:	mov	w0, #0x0                   	// #0
  406ab8:	b	406ae0 <ferror@plt+0x4b10>
  406abc:	ldr	x0, [sp, #40]
  406ac0:	ldr	x2, [x0, #8]
  406ac4:	adrp	x0, 408000 <ferror@plt+0x6030>
  406ac8:	add	x1, x0, #0x3e0
  406acc:	mov	x0, x2
  406ad0:	bl	401c60 <strcasecmp@plt>
  406ad4:	cmp	w0, #0x0
  406ad8:	cset	w0, eq  // eq = none
  406adc:	and	w0, w0, #0xff
  406ae0:	ldp	x29, x30, [sp], #48
  406ae4:	ret
  406ae8:	stp	x29, x30, [sp, #-64]!
  406aec:	mov	x29, sp
  406af0:	str	x19, [sp, #16]
  406af4:	str	x0, [sp, #40]
  406af8:	str	w1, [sp, #36]
  406afc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406b00:	add	x0, x0, #0x580
  406b04:	ldrb	w0, [x0]
  406b08:	eor	w0, w0, #0x1
  406b0c:	and	w0, w0, #0xff
  406b10:	cmp	w0, #0x0
  406b14:	b.eq	406b1c <ferror@plt+0x4b4c>  // b.none
  406b18:	bl	407110 <ferror@plt+0x5140>
  406b1c:	ldr	x0, [sp, #40]
  406b20:	bl	406f88 <ferror@plt+0x4fb8>
  406b24:	str	x0, [sp, #56]
  406b28:	ldr	x0, [sp, #56]
  406b2c:	cmp	x0, #0x0
  406b30:	b.eq	406b44 <ferror@plt+0x4b74>  // b.none
  406b34:	ldr	x0, [sp, #56]
  406b38:	ldr	x0, [x0, #8]
  406b3c:	cmp	x0, #0x0
  406b40:	b.ne	406b4c <ferror@plt+0x4b7c>  // b.any
  406b44:	ldr	w0, [sp, #36]
  406b48:	b	406bc4 <ferror@plt+0x4bf4>
  406b4c:	ldr	x0, [sp, #56]
  406b50:	ldr	x0, [x0, #8]
  406b54:	add	x1, sp, #0x30
  406b58:	bl	4074f0 <ferror@plt+0x5520>
  406b5c:	cmp	w0, #0x0
  406b60:	b.eq	406b84 <ferror@plt+0x4bb4>  // b.none
  406b64:	ldr	x1, [sp, #48]
  406b68:	mov	x0, #0x7fffffff            	// #2147483647
  406b6c:	cmp	x1, x0
  406b70:	b.gt	406b84 <ferror@plt+0x4bb4>
  406b74:	ldr	x1, [sp, #48]
  406b78:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406b7c:	cmp	x1, x0
  406b80:	b.ge	406bc0 <ferror@plt+0x4bf0>  // b.tcont
  406b84:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406b88:	add	x0, x0, #0x108
  406b8c:	ldr	x19, [x0]
  406b90:	adrp	x0, 408000 <ferror@plt+0x6030>
  406b94:	add	x0, x0, #0x3e8
  406b98:	bl	401f80 <gettext@plt>
  406b9c:	mov	x1, x0
  406ba0:	ldr	x0, [sp, #56]
  406ba4:	ldr	x0, [x0, #8]
  406ba8:	mov	x3, x0
  406bac:	ldr	x2, [sp, #40]
  406bb0:	mov	x0, x19
  406bb4:	bl	401fa0 <fprintf@plt>
  406bb8:	ldr	w0, [sp, #36]
  406bbc:	b	406bc4 <ferror@plt+0x4bf4>
  406bc0:	ldr	x0, [sp, #48]
  406bc4:	ldr	x19, [sp, #16]
  406bc8:	ldp	x29, x30, [sp], #64
  406bcc:	ret
  406bd0:	stp	x29, x30, [sp, #-64]!
  406bd4:	mov	x29, sp
  406bd8:	str	x19, [sp, #16]
  406bdc:	str	x0, [sp, #40]
  406be0:	str	w1, [sp, #36]
  406be4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406be8:	add	x0, x0, #0x580
  406bec:	ldrb	w0, [x0]
  406bf0:	eor	w0, w0, #0x1
  406bf4:	and	w0, w0, #0xff
  406bf8:	cmp	w0, #0x0
  406bfc:	b.eq	406c04 <ferror@plt+0x4c34>  // b.none
  406c00:	bl	407110 <ferror@plt+0x5140>
  406c04:	ldr	x0, [sp, #40]
  406c08:	bl	406f88 <ferror@plt+0x4fb8>
  406c0c:	str	x0, [sp, #56]
  406c10:	ldr	x0, [sp, #56]
  406c14:	cmp	x0, #0x0
  406c18:	b.eq	406c2c <ferror@plt+0x4c5c>  // b.none
  406c1c:	ldr	x0, [sp, #56]
  406c20:	ldr	x0, [x0, #8]
  406c24:	cmp	x0, #0x0
  406c28:	b.ne	406c34 <ferror@plt+0x4c64>  // b.any
  406c2c:	ldr	w0, [sp, #36]
  406c30:	b	406ca8 <ferror@plt+0x4cd8>
  406c34:	ldr	x0, [sp, #56]
  406c38:	ldr	x0, [x0, #8]
  406c3c:	add	x1, sp, #0x30
  406c40:	bl	4074f0 <ferror@plt+0x5520>
  406c44:	cmp	w0, #0x0
  406c48:	b.eq	406c68 <ferror@plt+0x4c98>  // b.none
  406c4c:	ldr	x0, [sp, #48]
  406c50:	cmp	x0, #0x0
  406c54:	b.lt	406c68 <ferror@plt+0x4c98>  // b.tstop
  406c58:	ldr	x1, [sp, #48]
  406c5c:	mov	x0, #0x7fffffff            	// #2147483647
  406c60:	cmp	x1, x0
  406c64:	b.le	406ca4 <ferror@plt+0x4cd4>
  406c68:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406c6c:	add	x0, x0, #0x108
  406c70:	ldr	x19, [x0]
  406c74:	adrp	x0, 408000 <ferror@plt+0x6030>
  406c78:	add	x0, x0, #0x3e8
  406c7c:	bl	401f80 <gettext@plt>
  406c80:	mov	x1, x0
  406c84:	ldr	x0, [sp, #56]
  406c88:	ldr	x0, [x0, #8]
  406c8c:	mov	x3, x0
  406c90:	ldr	x2, [sp, #40]
  406c94:	mov	x0, x19
  406c98:	bl	401fa0 <fprintf@plt>
  406c9c:	ldr	w0, [sp, #36]
  406ca0:	b	406ca8 <ferror@plt+0x4cd8>
  406ca4:	ldr	x0, [sp, #48]
  406ca8:	ldr	x19, [sp, #16]
  406cac:	ldp	x29, x30, [sp], #64
  406cb0:	ret
  406cb4:	stp	x29, x30, [sp, #-64]!
  406cb8:	mov	x29, sp
  406cbc:	str	x19, [sp, #16]
  406cc0:	str	x0, [sp, #40]
  406cc4:	str	x1, [sp, #32]
  406cc8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406ccc:	add	x0, x0, #0x580
  406cd0:	ldrb	w0, [x0]
  406cd4:	eor	w0, w0, #0x1
  406cd8:	and	w0, w0, #0xff
  406cdc:	cmp	w0, #0x0
  406ce0:	b.eq	406ce8 <ferror@plt+0x4d18>  // b.none
  406ce4:	bl	407110 <ferror@plt+0x5140>
  406ce8:	ldr	x0, [sp, #40]
  406cec:	bl	406f88 <ferror@plt+0x4fb8>
  406cf0:	str	x0, [sp, #56]
  406cf4:	ldr	x0, [sp, #56]
  406cf8:	cmp	x0, #0x0
  406cfc:	b.eq	406d10 <ferror@plt+0x4d40>  // b.none
  406d00:	ldr	x0, [sp, #56]
  406d04:	ldr	x0, [x0, #8]
  406d08:	cmp	x0, #0x0
  406d0c:	b.ne	406d18 <ferror@plt+0x4d48>  // b.any
  406d10:	ldr	x0, [sp, #32]
  406d14:	b	406d70 <ferror@plt+0x4da0>
  406d18:	ldr	x0, [sp, #56]
  406d1c:	ldr	x0, [x0, #8]
  406d20:	add	x1, sp, #0x30
  406d24:	bl	4074f0 <ferror@plt+0x5520>
  406d28:	cmp	w0, #0x0
  406d2c:	b.ne	406d6c <ferror@plt+0x4d9c>  // b.any
  406d30:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406d34:	add	x0, x0, #0x108
  406d38:	ldr	x19, [x0]
  406d3c:	adrp	x0, 408000 <ferror@plt+0x6030>
  406d40:	add	x0, x0, #0x3e8
  406d44:	bl	401f80 <gettext@plt>
  406d48:	mov	x1, x0
  406d4c:	ldr	x0, [sp, #56]
  406d50:	ldr	x0, [x0, #8]
  406d54:	mov	x3, x0
  406d58:	ldr	x2, [sp, #40]
  406d5c:	mov	x0, x19
  406d60:	bl	401fa0 <fprintf@plt>
  406d64:	ldr	x0, [sp, #32]
  406d68:	b	406d70 <ferror@plt+0x4da0>
  406d6c:	ldr	x0, [sp, #48]
  406d70:	ldr	x19, [sp, #16]
  406d74:	ldp	x29, x30, [sp], #64
  406d78:	ret
  406d7c:	stp	x29, x30, [sp, #-64]!
  406d80:	mov	x29, sp
  406d84:	str	x19, [sp, #16]
  406d88:	str	x0, [sp, #40]
  406d8c:	str	x1, [sp, #32]
  406d90:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406d94:	add	x0, x0, #0x580
  406d98:	ldrb	w0, [x0]
  406d9c:	eor	w0, w0, #0x1
  406da0:	and	w0, w0, #0xff
  406da4:	cmp	w0, #0x0
  406da8:	b.eq	406db0 <ferror@plt+0x4de0>  // b.none
  406dac:	bl	407110 <ferror@plt+0x5140>
  406db0:	ldr	x0, [sp, #40]
  406db4:	bl	406f88 <ferror@plt+0x4fb8>
  406db8:	str	x0, [sp, #56]
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	cmp	x0, #0x0
  406dc4:	b.eq	406dd8 <ferror@plt+0x4e08>  // b.none
  406dc8:	ldr	x0, [sp, #56]
  406dcc:	ldr	x0, [x0, #8]
  406dd0:	cmp	x0, #0x0
  406dd4:	b.ne	406de0 <ferror@plt+0x4e10>  // b.any
  406dd8:	ldr	x0, [sp, #32]
  406ddc:	b	406e38 <ferror@plt+0x4e68>
  406de0:	ldr	x0, [sp, #56]
  406de4:	ldr	x0, [x0, #8]
  406de8:	add	x1, sp, #0x30
  406dec:	bl	4076a0 <ferror@plt+0x56d0>
  406df0:	cmp	w0, #0x0
  406df4:	b.ne	406e34 <ferror@plt+0x4e64>  // b.any
  406df8:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406dfc:	add	x0, x0, #0x108
  406e00:	ldr	x19, [x0]
  406e04:	adrp	x0, 408000 <ferror@plt+0x6030>
  406e08:	add	x0, x0, #0x3e8
  406e0c:	bl	401f80 <gettext@plt>
  406e10:	mov	x1, x0
  406e14:	ldr	x0, [sp, #56]
  406e18:	ldr	x0, [x0, #8]
  406e1c:	mov	x3, x0
  406e20:	ldr	x2, [sp, #40]
  406e24:	mov	x0, x19
  406e28:	bl	401fa0 <fprintf@plt>
  406e2c:	ldr	x0, [sp, #32]
  406e30:	b	406e38 <ferror@plt+0x4e68>
  406e34:	ldr	x0, [sp, #48]
  406e38:	ldr	x19, [sp, #16]
  406e3c:	ldp	x29, x30, [sp], #64
  406e40:	ret
  406e44:	stp	x29, x30, [sp, #-64]!
  406e48:	mov	x29, sp
  406e4c:	str	x0, [sp, #24]
  406e50:	str	x1, [sp, #16]
  406e54:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406e58:	add	x0, x0, #0x580
  406e5c:	ldrb	w0, [x0]
  406e60:	eor	w0, w0, #0x1
  406e64:	and	w0, w0, #0xff
  406e68:	cmp	w0, #0x0
  406e6c:	b.eq	406e74 <ferror@plt+0x4ea4>  // b.none
  406e70:	bl	407110 <ferror@plt+0x5140>
  406e74:	ldr	x0, [sp, #24]
  406e78:	bl	406f88 <ferror@plt+0x4fb8>
  406e7c:	str	x0, [sp, #48]
  406e80:	ldr	x0, [sp, #48]
  406e84:	cmp	x0, #0x0
  406e88:	b.ne	406e94 <ferror@plt+0x4ec4>  // b.any
  406e8c:	mov	w0, #0xffffffff            	// #-1
  406e90:	b	406f80 <ferror@plt+0x4fb0>
  406e94:	ldr	x0, [sp, #16]
  406e98:	bl	401cb0 <strdup@plt>
  406e9c:	str	x0, [sp, #40]
  406ea0:	ldr	x0, [sp, #40]
  406ea4:	cmp	x0, #0x0
  406ea8:	b.ne	406f54 <ferror@plt+0x4f84>  // b.any
  406eac:	adrp	x0, 408000 <ferror@plt+0x6030>
  406eb0:	add	x0, x0, #0x420
  406eb4:	bl	401f80 <gettext@plt>
  406eb8:	mov	x2, x0
  406ebc:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406ec0:	add	x0, x0, #0x108
  406ec4:	ldr	x0, [x0]
  406ec8:	mov	x1, x0
  406ecc:	mov	x0, x2
  406ed0:	bl	401aa0 <fputs@plt>
  406ed4:	mov	x1, #0x0                   	// #0
  406ed8:	mov	w0, #0x6                   	// #6
  406edc:	bl	401fc0 <setlocale@plt>
  406ee0:	str	x0, [sp, #32]
  406ee4:	str	xzr, [sp, #56]
  406ee8:	ldr	x0, [sp, #32]
  406eec:	cmp	x0, #0x0
  406ef0:	b.eq	406f00 <ferror@plt+0x4f30>  // b.none
  406ef4:	ldr	x0, [sp, #32]
  406ef8:	bl	401cb0 <strdup@plt>
  406efc:	str	x0, [sp, #56]
  406f00:	ldr	x0, [sp, #56]
  406f04:	cmp	x0, #0x0
  406f08:	b.eq	406f1c <ferror@plt+0x4f4c>  // b.none
  406f0c:	adrp	x0, 408000 <ferror@plt+0x6030>
  406f10:	add	x1, x0, #0x450
  406f14:	mov	w0, #0x6                   	// #6
  406f18:	bl	401fc0 <setlocale@plt>
  406f1c:	adrp	x0, 408000 <ferror@plt+0x6030>
  406f20:	add	x1, x0, #0x458
  406f24:	mov	w0, #0x3                   	// #3
  406f28:	bl	401ab0 <syslog@plt>
  406f2c:	ldr	x0, [sp, #56]
  406f30:	cmp	x0, #0x0
  406f34:	b.eq	406f4c <ferror@plt+0x4f7c>  // b.none
  406f38:	ldr	x1, [sp, #56]
  406f3c:	mov	w0, #0x6                   	// #6
  406f40:	bl	401fc0 <setlocale@plt>
  406f44:	ldr	x0, [sp, #56]
  406f48:	bl	401dd0 <free@plt>
  406f4c:	mov	w0, #0xffffffff            	// #-1
  406f50:	b	406f80 <ferror@plt+0x4fb0>
  406f54:	ldr	x0, [sp, #48]
  406f58:	ldr	x0, [x0, #8]
  406f5c:	cmp	x0, #0x0
  406f60:	b.eq	406f70 <ferror@plt+0x4fa0>  // b.none
  406f64:	ldr	x0, [sp, #48]
  406f68:	ldr	x0, [x0, #8]
  406f6c:	bl	401dd0 <free@plt>
  406f70:	ldr	x0, [sp, #48]
  406f74:	ldr	x1, [sp, #40]
  406f78:	str	x1, [x0, #8]
  406f7c:	mov	w0, #0x0                   	// #0
  406f80:	ldp	x29, x30, [sp], #64
  406f84:	ret
  406f88:	stp	x29, x30, [sp, #-80]!
  406f8c:	mov	x29, sp
  406f90:	str	x19, [sp, #16]
  406f94:	str	x0, [sp, #40]
  406f98:	adrp	x0, 41a000 <ferror@plt+0x18030>
  406f9c:	add	x0, x0, #0xc30
  406fa0:	str	x0, [sp, #72]
  406fa4:	b	406fd4 <ferror@plt+0x5004>
  406fa8:	ldr	x0, [sp, #72]
  406fac:	ldr	x0, [x0]
  406fb0:	ldr	x1, [sp, #40]
  406fb4:	bl	401d80 <strcmp@plt>
  406fb8:	cmp	w0, #0x0
  406fbc:	b.ne	406fc8 <ferror@plt+0x4ff8>  // b.any
  406fc0:	ldr	x0, [sp, #72]
  406fc4:	b	4070e0 <ferror@plt+0x5110>
  406fc8:	ldr	x0, [sp, #72]
  406fcc:	add	x0, x0, #0x10
  406fd0:	str	x0, [sp, #72]
  406fd4:	ldr	x0, [sp, #72]
  406fd8:	ldr	x0, [x0]
  406fdc:	cmp	x0, #0x0
  406fe0:	b.ne	406fa8 <ferror@plt+0x4fd8>  // b.any
  406fe4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  406fe8:	add	x0, x0, #0x570
  406fec:	str	x0, [sp, #72]
  406ff0:	b	407018 <ferror@plt+0x5048>
  406ff4:	ldr	x0, [sp, #72]
  406ff8:	ldr	x0, [x0]
  406ffc:	ldr	x1, [sp, #40]
  407000:	bl	401d80 <strcmp@plt>
  407004:	cmp	w0, #0x0
  407008:	b.eq	4070d0 <ferror@plt+0x5100>  // b.none
  40700c:	ldr	x0, [sp, #72]
  407010:	add	x0, x0, #0x10
  407014:	str	x0, [sp, #72]
  407018:	ldr	x0, [sp, #72]
  40701c:	ldr	x0, [x0]
  407020:	cmp	x0, #0x0
  407024:	b.ne	406ff4 <ferror@plt+0x5024>  // b.any
  407028:	adrp	x0, 41b000 <ferror@plt+0x19030>
  40702c:	add	x0, x0, #0x108
  407030:	ldr	x19, [x0]
  407034:	adrp	x0, 408000 <ferror@plt+0x6030>
  407038:	add	x0, x0, #0x488
  40703c:	bl	401f80 <gettext@plt>
  407040:	ldr	x2, [sp, #40]
  407044:	mov	x1, x0
  407048:	mov	x0, x19
  40704c:	bl	401fa0 <fprintf@plt>
  407050:	mov	x1, #0x0                   	// #0
  407054:	mov	w0, #0x6                   	// #6
  407058:	bl	401fc0 <setlocale@plt>
  40705c:	str	x0, [sp, #56]
  407060:	str	xzr, [sp, #64]
  407064:	ldr	x0, [sp, #56]
  407068:	cmp	x0, #0x0
  40706c:	b.eq	40707c <ferror@plt+0x50ac>  // b.none
  407070:	ldr	x0, [sp, #56]
  407074:	bl	401cb0 <strdup@plt>
  407078:	str	x0, [sp, #64]
  40707c:	ldr	x0, [sp, #64]
  407080:	cmp	x0, #0x0
  407084:	b.eq	407098 <ferror@plt+0x50c8>  // b.none
  407088:	adrp	x0, 408000 <ferror@plt+0x6030>
  40708c:	add	x1, x0, #0x450
  407090:	mov	w0, #0x6                   	// #6
  407094:	bl	401fc0 <setlocale@plt>
  407098:	ldr	x2, [sp, #40]
  40709c:	adrp	x0, 408000 <ferror@plt+0x6030>
  4070a0:	add	x1, x0, #0x4c8
  4070a4:	mov	w0, #0x2                   	// #2
  4070a8:	bl	401ab0 <syslog@plt>
  4070ac:	ldr	x0, [sp, #64]
  4070b0:	cmp	x0, #0x0
  4070b4:	b.eq	4070d8 <ferror@plt+0x5108>  // b.none
  4070b8:	ldr	x1, [sp, #64]
  4070bc:	mov	w0, #0x6                   	// #6
  4070c0:	bl	401fc0 <setlocale@plt>
  4070c4:	ldr	x0, [sp, #64]
  4070c8:	bl	401dd0 <free@plt>
  4070cc:	b	4070dc <ferror@plt+0x510c>
  4070d0:	nop
  4070d4:	b	4070dc <ferror@plt+0x510c>
  4070d8:	nop
  4070dc:	mov	x0, #0x0                   	// #0
  4070e0:	ldr	x19, [sp, #16]
  4070e4:	ldp	x29, x30, [sp], #80
  4070e8:	ret
  4070ec:	sub	sp, sp, #0x10
  4070f0:	str	x0, [sp, #8]
  4070f4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4070f8:	add	x0, x0, #0x100
  4070fc:	ldr	x1, [sp, #8]
  407100:	str	x1, [x0]
  407104:	nop
  407108:	add	sp, sp, #0x10
  40710c:	ret
  407110:	sub	sp, sp, #0x480
  407114:	stp	x29, x30, [sp]
  407118:	mov	x29, sp
  40711c:	str	x19, [sp, #16]
  407120:	adrp	x0, 41b000 <ferror@plt+0x19030>
  407124:	add	x0, x0, #0x580
  407128:	mov	w1, #0x1                   	// #1
  40712c:	strb	w1, [x0]
  407130:	adrp	x0, 41b000 <ferror@plt+0x19030>
  407134:	add	x0, x0, #0x100
  407138:	ldr	x2, [x0]
  40713c:	adrp	x0, 408000 <ferror@plt+0x6030>
  407140:	add	x1, x0, #0x4e8
  407144:	mov	x0, x2
  407148:	bl	401bd0 <fopen@plt>
  40714c:	str	x0, [sp, #1120]
  407150:	ldr	x0, [sp, #1120]
  407154:	cmp	x0, #0x0
  407158:	b.ne	407368 <ferror@plt+0x5398>  // b.any
  40715c:	bl	401f40 <__errno_location@plt>
  407160:	ldr	w0, [x0]
  407164:	cmp	w0, #0x2
  407168:	b.eq	407444 <ferror@plt+0x5474>  // b.none
  40716c:	bl	401f40 <__errno_location@plt>
  407170:	ldr	w0, [x0]
  407174:	str	w0, [sp, #1076]
  407178:	mov	x1, #0x0                   	// #0
  40717c:	mov	w0, #0x6                   	// #6
  407180:	bl	401fc0 <setlocale@plt>
  407184:	str	x0, [sp, #1064]
  407188:	str	xzr, [sp, #1136]
  40718c:	ldr	x0, [sp, #1064]
  407190:	cmp	x0, #0x0
  407194:	b.eq	4071a4 <ferror@plt+0x51d4>  // b.none
  407198:	ldr	x0, [sp, #1064]
  40719c:	bl	401cb0 <strdup@plt>
  4071a0:	str	x0, [sp, #1136]
  4071a4:	ldr	x0, [sp, #1136]
  4071a8:	cmp	x0, #0x0
  4071ac:	b.eq	4071c0 <ferror@plt+0x51f0>  // b.none
  4071b0:	adrp	x0, 408000 <ferror@plt+0x6030>
  4071b4:	add	x1, x0, #0x450
  4071b8:	mov	w0, #0x6                   	// #6
  4071bc:	bl	401fc0 <setlocale@plt>
  4071c0:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4071c4:	add	x0, x0, #0x100
  4071c8:	ldr	x19, [x0]
  4071cc:	ldr	w0, [sp, #1076]
  4071d0:	bl	401cc0 <strerror@plt>
  4071d4:	mov	x3, x0
  4071d8:	mov	x2, x19
  4071dc:	adrp	x0, 408000 <ferror@plt+0x6030>
  4071e0:	add	x1, x0, #0x4f0
  4071e4:	mov	w0, #0x2                   	// #2
  4071e8:	bl	401ab0 <syslog@plt>
  4071ec:	ldr	x0, [sp, #1136]
  4071f0:	cmp	x0, #0x0
  4071f4:	b.eq	40720c <ferror@plt+0x523c>  // b.none
  4071f8:	ldr	x1, [sp, #1136]
  4071fc:	mov	w0, #0x6                   	// #6
  407200:	bl	401fc0 <setlocale@plt>
  407204:	ldr	x0, [sp, #1136]
  407208:	bl	401dd0 <free@plt>
  40720c:	mov	w0, #0x1                   	// #1
  407210:	bl	401ad0 <exit@plt>
  407214:	add	x0, sp, #0x28
  407218:	bl	401a90 <strlen@plt>
  40721c:	sub	w0, w0, #0x1
  407220:	str	w0, [sp, #1148]
  407224:	b	407264 <ferror@plt+0x5294>
  407228:	bl	401d90 <__ctype_b_loc@plt>
  40722c:	ldr	x1, [x0]
  407230:	ldrsw	x0, [sp, #1148]
  407234:	add	x2, sp, #0x28
  407238:	ldrb	w0, [x2, x0]
  40723c:	and	x0, x0, #0xff
  407240:	lsl	x0, x0, #1
  407244:	add	x0, x1, x0
  407248:	ldrh	w0, [x0]
  40724c:	and	w0, w0, #0x2000
  407250:	cmp	w0, #0x0
  407254:	b.eq	407274 <ferror@plt+0x52a4>  // b.none
  407258:	ldr	w0, [sp, #1148]
  40725c:	sub	w0, w0, #0x1
  407260:	str	w0, [sp, #1148]
  407264:	ldr	w0, [sp, #1148]
  407268:	cmp	w0, #0x0
  40726c:	b.ge	407228 <ferror@plt+0x5258>  // b.tcont
  407270:	b	407278 <ferror@plt+0x52a8>
  407274:	nop
  407278:	ldr	w0, [sp, #1148]
  40727c:	add	w0, w0, #0x1
  407280:	str	w0, [sp, #1148]
  407284:	ldrsw	x0, [sp, #1148]
  407288:	add	x1, sp, #0x28
  40728c:	strb	wzr, [x1, x0]
  407290:	add	x2, sp, #0x28
  407294:	adrp	x0, 408000 <ferror@plt+0x6030>
  407298:	add	x1, x0, #0x518
  40729c:	mov	x0, x2
  4072a0:	bl	401e00 <strspn@plt>
  4072a4:	mov	x1, x0
  4072a8:	add	x0, sp, #0x28
  4072ac:	add	x0, x0, x1
  4072b0:	str	x0, [sp, #1096]
  4072b4:	ldr	x0, [sp, #1096]
  4072b8:	ldrb	w0, [x0]
  4072bc:	cmp	w0, #0x0
  4072c0:	b.eq	407368 <ferror@plt+0x5398>  // b.none
  4072c4:	ldr	x0, [sp, #1096]
  4072c8:	ldrb	w0, [x0]
  4072cc:	cmp	w0, #0x23
  4072d0:	b.ne	4072d8 <ferror@plt+0x5308>  // b.any
  4072d4:	b	407368 <ferror@plt+0x5398>
  4072d8:	adrp	x0, 408000 <ferror@plt+0x6030>
  4072dc:	add	x1, x0, #0x518
  4072e0:	ldr	x0, [sp, #1096]
  4072e4:	bl	401f10 <strcspn@plt>
  4072e8:	mov	x1, x0
  4072ec:	ldr	x0, [sp, #1096]
  4072f0:	add	x0, x0, x1
  4072f4:	str	x0, [sp, #1088]
  4072f8:	ldr	x0, [sp, #1088]
  4072fc:	ldrb	w0, [x0]
  407300:	cmp	w0, #0x0
  407304:	b.ne	40730c <ferror@plt+0x533c>  // b.any
  407308:	b	407368 <ferror@plt+0x5398>
  40730c:	ldr	x0, [sp, #1088]
  407310:	add	x1, x0, #0x1
  407314:	str	x1, [sp, #1088]
  407318:	strb	wzr, [x0]
  40731c:	adrp	x0, 408000 <ferror@plt+0x6030>
  407320:	add	x1, x0, #0x520
  407324:	ldr	x0, [sp, #1088]
  407328:	bl	401e00 <strspn@plt>
  40732c:	mov	x1, x0
  407330:	ldr	x0, [sp, #1088]
  407334:	add	x0, x0, x1
  407338:	str	x0, [sp, #1080]
  40733c:	adrp	x0, 408000 <ferror@plt+0x6030>
  407340:	add	x1, x0, #0x528
  407344:	ldr	x0, [sp, #1080]
  407348:	bl	401f10 <strcspn@plt>
  40734c:	mov	x1, x0
  407350:	ldr	x0, [sp, #1080]
  407354:	add	x0, x0, x1
  407358:	strb	wzr, [x0]
  40735c:	ldr	x1, [sp, #1080]
  407360:	ldr	x0, [sp, #1096]
  407364:	bl	406e44 <ferror@plt+0x4e74>
  407368:	add	x0, sp, #0x28
  40736c:	ldr	x2, [sp, #1120]
  407370:	mov	w1, #0x400                 	// #1024
  407374:	bl	401fb0 <fgets@plt>
  407378:	cmp	x0, #0x0
  40737c:	b.ne	407214 <ferror@plt+0x5244>  // b.any
  407380:	ldr	x0, [sp, #1120]
  407384:	bl	401fd0 <ferror@plt>
  407388:	cmp	w0, #0x0
  40738c:	b.eq	407438 <ferror@plt+0x5468>  // b.none
  407390:	bl	401f40 <__errno_location@plt>
  407394:	ldr	w0, [x0]
  407398:	str	w0, [sp, #1116]
  40739c:	mov	x1, #0x0                   	// #0
  4073a0:	mov	w0, #0x6                   	// #6
  4073a4:	bl	401fc0 <setlocale@plt>
  4073a8:	str	x0, [sp, #1104]
  4073ac:	str	xzr, [sp, #1128]
  4073b0:	ldr	x0, [sp, #1104]
  4073b4:	cmp	x0, #0x0
  4073b8:	b.eq	4073c8 <ferror@plt+0x53f8>  // b.none
  4073bc:	ldr	x0, [sp, #1104]
  4073c0:	bl	401cb0 <strdup@plt>
  4073c4:	str	x0, [sp, #1128]
  4073c8:	ldr	x0, [sp, #1128]
  4073cc:	cmp	x0, #0x0
  4073d0:	b.eq	4073e4 <ferror@plt+0x5414>  // b.none
  4073d4:	adrp	x0, 408000 <ferror@plt+0x6030>
  4073d8:	add	x1, x0, #0x450
  4073dc:	mov	w0, #0x6                   	// #6
  4073e0:	bl	401fc0 <setlocale@plt>
  4073e4:	adrp	x0, 41b000 <ferror@plt+0x19030>
  4073e8:	add	x0, x0, #0x100
  4073ec:	ldr	x19, [x0]
  4073f0:	ldr	w0, [sp, #1116]
  4073f4:	bl	401cc0 <strerror@plt>
  4073f8:	mov	x3, x0
  4073fc:	mov	x2, x19
  407400:	adrp	x0, 408000 <ferror@plt+0x6030>
  407404:	add	x1, x0, #0x530
  407408:	mov	w0, #0x2                   	// #2
  40740c:	bl	401ab0 <syslog@plt>
  407410:	ldr	x0, [sp, #1128]
  407414:	cmp	x0, #0x0
  407418:	b.eq	407430 <ferror@plt+0x5460>  // b.none
  40741c:	ldr	x1, [sp, #1128]
  407420:	mov	w0, #0x6                   	// #6
  407424:	bl	401fc0 <setlocale@plt>
  407428:	ldr	x0, [sp, #1128]
  40742c:	bl	401dd0 <free@plt>
  407430:	mov	w0, #0x1                   	// #1
  407434:	bl	401ad0 <exit@plt>
  407438:	ldr	x0, [sp, #1120]
  40743c:	bl	401ba0 <fclose@plt>
  407440:	b	407448 <ferror@plt+0x5478>
  407444:	nop
  407448:	ldr	x19, [sp, #16]
  40744c:	ldp	x29, x30, [sp]
  407450:	add	sp, sp, #0x480
  407454:	ret
  407458:	stp	x29, x30, [sp, #-48]!
  40745c:	mov	x29, sp
  407460:	str	x0, [sp, #24]
  407464:	str	x1, [sp, #16]
  407468:	bl	401f40 <__errno_location@plt>
  40746c:	str	wzr, [x0]
  407470:	add	x0, sp, #0x20
  407474:	mov	w2, #0xa                   	// #10
  407478:	mov	x1, x0
  40747c:	ldr	x0, [sp, #24]
  407480:	bl	401b00 <strtoll@plt>
  407484:	str	x0, [sp, #40]
  407488:	ldr	x0, [sp, #24]
  40748c:	ldrb	w0, [x0]
  407490:	cmp	w0, #0x0
  407494:	b.eq	4074cc <ferror@plt+0x54fc>  // b.none
  407498:	ldr	x0, [sp, #32]
  40749c:	ldrb	w0, [x0]
  4074a0:	cmp	w0, #0x0
  4074a4:	b.ne	4074cc <ferror@plt+0x54fc>  // b.any
  4074a8:	bl	401f40 <__errno_location@plt>
  4074ac:	ldr	w0, [x0]
  4074b0:	cmp	w0, #0x22
  4074b4:	b.eq	4074cc <ferror@plt+0x54fc>  // b.none
  4074b8:	ldr	x0, [sp, #40]
  4074bc:	mov	w0, w0
  4074c0:	ldr	x1, [sp, #40]
  4074c4:	cmp	x1, x0
  4074c8:	b.eq	4074d4 <ferror@plt+0x5504>  // b.none
  4074cc:	mov	w0, #0x0                   	// #0
  4074d0:	b	4074e8 <ferror@plt+0x5518>
  4074d4:	ldr	x0, [sp, #40]
  4074d8:	mov	w1, w0
  4074dc:	ldr	x0, [sp, #16]
  4074e0:	str	w1, [x0]
  4074e4:	mov	w0, #0x1                   	// #1
  4074e8:	ldp	x29, x30, [sp], #48
  4074ec:	ret
  4074f0:	stp	x29, x30, [sp, #-48]!
  4074f4:	mov	x29, sp
  4074f8:	str	x0, [sp, #24]
  4074fc:	str	x1, [sp, #16]
  407500:	bl	401f40 <__errno_location@plt>
  407504:	str	wzr, [x0]
  407508:	add	x0, sp, #0x20
  40750c:	mov	w2, #0x0                   	// #0
  407510:	mov	x1, x0
  407514:	ldr	x0, [sp, #24]
  407518:	bl	401da0 <strtol@plt>
  40751c:	str	x0, [sp, #40]
  407520:	ldr	x0, [sp, #24]
  407524:	ldrb	w0, [x0]
  407528:	cmp	w0, #0x0
  40752c:	b.eq	407550 <ferror@plt+0x5580>  // b.none
  407530:	ldr	x0, [sp, #32]
  407534:	ldrb	w0, [x0]
  407538:	cmp	w0, #0x0
  40753c:	b.ne	407550 <ferror@plt+0x5580>  // b.any
  407540:	bl	401f40 <__errno_location@plt>
  407544:	ldr	w0, [x0]
  407548:	cmp	w0, #0x22
  40754c:	b.ne	407558 <ferror@plt+0x5588>  // b.any
  407550:	mov	w0, #0x0                   	// #0
  407554:	b	407568 <ferror@plt+0x5598>
  407558:	ldr	x0, [sp, #16]
  40755c:	ldr	x1, [sp, #40]
  407560:	str	x1, [x0]
  407564:	mov	w0, #0x1                   	// #1
  407568:	ldp	x29, x30, [sp], #48
  40756c:	ret
  407570:	stp	x29, x30, [sp, #-48]!
  407574:	mov	x29, sp
  407578:	str	x0, [sp, #24]
  40757c:	str	x1, [sp, #16]
  407580:	bl	401f40 <__errno_location@plt>
  407584:	str	wzr, [x0]
  407588:	add	x0, sp, #0x20
  40758c:	mov	w2, #0xa                   	// #10
  407590:	mov	x1, x0
  407594:	ldr	x0, [sp, #24]
  407598:	bl	401b00 <strtoll@plt>
  40759c:	str	x0, [sp, #40]
  4075a0:	ldr	x0, [sp, #24]
  4075a4:	ldrb	w0, [x0]
  4075a8:	cmp	w0, #0x0
  4075ac:	b.eq	4075e4 <ferror@plt+0x5614>  // b.none
  4075b0:	ldr	x0, [sp, #32]
  4075b4:	ldrb	w0, [x0]
  4075b8:	cmp	w0, #0x0
  4075bc:	b.ne	4075e4 <ferror@plt+0x5614>  // b.any
  4075c0:	bl	401f40 <__errno_location@plt>
  4075c4:	ldr	w0, [x0]
  4075c8:	cmp	w0, #0x22
  4075cc:	b.eq	4075e4 <ferror@plt+0x5614>  // b.none
  4075d0:	ldr	x0, [sp, #40]
  4075d4:	sxtw	x0, w0
  4075d8:	ldr	x1, [sp, #40]
  4075dc:	cmp	x1, x0
  4075e0:	b.eq	4075ec <ferror@plt+0x561c>  // b.none
  4075e4:	mov	w0, #0x0                   	// #0
  4075e8:	b	407600 <ferror@plt+0x5630>
  4075ec:	ldr	x0, [sp, #40]
  4075f0:	mov	w1, w0
  4075f4:	ldr	x0, [sp, #16]
  4075f8:	str	w1, [x0]
  4075fc:	mov	w0, #0x1                   	// #1
  407600:	ldp	x29, x30, [sp], #48
  407604:	ret
  407608:	stp	x29, x30, [sp, #-48]!
  40760c:	mov	x29, sp
  407610:	str	x0, [sp, #24]
  407614:	str	x1, [sp, #16]
  407618:	bl	401f40 <__errno_location@plt>
  40761c:	str	wzr, [x0]
  407620:	add	x0, sp, #0x20
  407624:	mov	w2, #0xa                   	// #10
  407628:	mov	x1, x0
  40762c:	ldr	x0, [sp, #24]
  407630:	bl	401b00 <strtoll@plt>
  407634:	str	x0, [sp, #40]
  407638:	ldr	x0, [sp, #24]
  40763c:	ldrb	w0, [x0]
  407640:	cmp	w0, #0x0
  407644:	b.eq	40767c <ferror@plt+0x56ac>  // b.none
  407648:	ldr	x0, [sp, #32]
  40764c:	ldrb	w0, [x0]
  407650:	cmp	w0, #0x0
  407654:	b.ne	40767c <ferror@plt+0x56ac>  // b.any
  407658:	bl	401f40 <__errno_location@plt>
  40765c:	ldr	w0, [x0]
  407660:	cmp	w0, #0x22
  407664:	b.eq	40767c <ferror@plt+0x56ac>  // b.none
  407668:	ldr	x0, [sp, #40]
  40766c:	mov	w0, w0
  407670:	ldr	x1, [sp, #40]
  407674:	cmp	x1, x0
  407678:	b.eq	407684 <ferror@plt+0x56b4>  // b.none
  40767c:	mov	w0, #0x0                   	// #0
  407680:	b	407698 <ferror@plt+0x56c8>
  407684:	ldr	x0, [sp, #40]
  407688:	mov	w1, w0
  40768c:	ldr	x0, [sp, #16]
  407690:	str	w1, [x0]
  407694:	mov	w0, #0x1                   	// #1
  407698:	ldp	x29, x30, [sp], #48
  40769c:	ret
  4076a0:	stp	x29, x30, [sp, #-48]!
  4076a4:	mov	x29, sp
  4076a8:	str	x0, [sp, #24]
  4076ac:	str	x1, [sp, #16]
  4076b0:	bl	401f40 <__errno_location@plt>
  4076b4:	str	wzr, [x0]
  4076b8:	add	x0, sp, #0x20
  4076bc:	mov	w2, #0x0                   	// #0
  4076c0:	mov	x1, x0
  4076c4:	ldr	x0, [sp, #24]
  4076c8:	bl	401a80 <strtoul@plt>
  4076cc:	str	x0, [sp, #40]
  4076d0:	ldr	x0, [sp, #24]
  4076d4:	ldrb	w0, [x0]
  4076d8:	cmp	w0, #0x0
  4076dc:	b.eq	407700 <ferror@plt+0x5730>  // b.none
  4076e0:	ldr	x0, [sp, #32]
  4076e4:	ldrb	w0, [x0]
  4076e8:	cmp	w0, #0x0
  4076ec:	b.ne	407700 <ferror@plt+0x5730>  // b.any
  4076f0:	bl	401f40 <__errno_location@plt>
  4076f4:	ldr	w0, [x0]
  4076f8:	cmp	w0, #0x22
  4076fc:	b.ne	407708 <ferror@plt+0x5738>  // b.any
  407700:	mov	w0, #0x0                   	// #0
  407704:	b	407718 <ferror@plt+0x5748>
  407708:	ldr	x0, [sp, #16]
  40770c:	ldr	x1, [sp, #40]
  407710:	str	x1, [x0]
  407714:	mov	w0, #0x1                   	// #1
  407718:	ldp	x29, x30, [sp], #48
  40771c:	ret
  407720:	stp	x29, x30, [sp, #-64]!
  407724:	mov	x29, sp
  407728:	stp	x19, x20, [sp, #16]
  40772c:	adrp	x20, 419000 <ferror@plt+0x17030>
  407730:	add	x20, x20, #0xdf0
  407734:	stp	x21, x22, [sp, #32]
  407738:	adrp	x21, 419000 <ferror@plt+0x17030>
  40773c:	add	x21, x21, #0xde8
  407740:	sub	x20, x20, x21
  407744:	mov	w22, w0
  407748:	stp	x23, x24, [sp, #48]
  40774c:	mov	x23, x1
  407750:	mov	x24, x2
  407754:	bl	401a48 <strtoul@plt-0x38>
  407758:	cmp	xzr, x20, asr #3
  40775c:	b.eq	407788 <ferror@plt+0x57b8>  // b.none
  407760:	asr	x20, x20, #3
  407764:	mov	x19, #0x0                   	// #0
  407768:	ldr	x3, [x21, x19, lsl #3]
  40776c:	mov	x2, x24
  407770:	add	x19, x19, #0x1
  407774:	mov	x1, x23
  407778:	mov	w0, w22
  40777c:	blr	x3
  407780:	cmp	x20, x19
  407784:	b.ne	407768 <ferror@plt+0x5798>  // b.any
  407788:	ldp	x19, x20, [sp, #16]
  40778c:	ldp	x21, x22, [sp, #32]
  407790:	ldp	x23, x24, [sp, #48]
  407794:	ldp	x29, x30, [sp], #64
  407798:	ret
  40779c:	nop
  4077a0:	ret
  4077a4:	nop
  4077a8:	mov	x2, x1
  4077ac:	mov	x1, x0
  4077b0:	mov	w0, #0x0                   	// #0
  4077b4:	b	401f50 <__xstat@plt>
  4077b8:	mov	x2, x1
  4077bc:	mov	w1, w0
  4077c0:	mov	w0, #0x0                   	// #0
  4077c4:	b	401ec0 <__fxstat@plt>
  4077c8:	mov	x2, x1
  4077cc:	mov	x1, x0
  4077d0:	mov	w0, #0x0                   	// #0
  4077d4:	b	401ea0 <__lxstat@plt>

Disassembly of section .fini:

00000000004077d8 <.fini>:
  4077d8:	stp	x29, x30, [sp, #-16]!
  4077dc:	mov	x29, sp
  4077e0:	ldp	x29, x30, [sp], #16
  4077e4:	ret
