<stg><name>dense_resource.1.0</name>


<trans_list>

<trans id="334" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:0  %data_7_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:1  %data_6_V_read_3 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:2  %data_5_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:3  %data_4_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:4  %data_3_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:5  %data_2_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:6  %data_1_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:7  %data_0_V_read_4 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:30  %trunc_ln708_65 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_3_V_read_4, i32 1, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_65"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:32  %sext_ln1118_63 = sext i14 %data_4_V_read_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
.preheader53.preheader:33  %shl_ln1118_30 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_4_V_read_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="18">
<![CDATA[
.preheader53.preheader:34  %sext_ln1118_64 = sext i18 %shl_ln1118_30 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:35  %shl_ln1118_31 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_4_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="16">
<![CDATA[
.preheader53.preheader:36  %sext_ln1118_65 = sext i16 %shl_ln1118_31 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="19" op_0_bw="16">
<![CDATA[
.preheader53.preheader:37  %sext_ln1118_66 = sext i16 %shl_ln1118_31 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:38  %sub_ln1118_29 = sub i19 %sext_ln1118_64, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="sub_ln1118_29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:39  %trunc_ln708_66 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_29, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_66"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:41  %sext_ln1118_67 = sext i14 %data_5_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="14">
<![CDATA[
.preheader53.preheader:42  %sext_ln1118_69 = sext i14 %data_5_V_read_4 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:43  %shl_ln1118_32 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_32"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:44  %sext_ln1118_70 = sext i20 %shl_ln1118_32 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:45  %shl_ln1118_33 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_33"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="16">
<![CDATA[
.preheader53.preheader:46  %sext_ln1118_71 = sext i16 %shl_ln1118_33 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="21" op_0_bw="16">
<![CDATA[
.preheader53.preheader:47  %sext_ln1118_72 = sext i16 %shl_ln1118_33 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:48  %sub_ln1118_30 = sub i21 %sext_ln1118_72, %sext_ln1118_70

]]></Node>
<StgValue><ssdm name="sub_ln1118_30"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:49  %trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_30, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:50  %sext_ln1118_73 = sext i14 %data_6_V_read_3 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:51  %sext_ln1118_74 = sext i14 %data_6_V_read_3 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="14">
<![CDATA[
.preheader53.preheader:52  %sext_ln1118_75 = sext i14 %data_6_V_read_3 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:53  %shl_ln1118_34 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_6_V_read_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_34"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="17">
<![CDATA[
.preheader53.preheader:54  %sext_ln1118_76 = sext i17 %shl_ln1118_34 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader53.preheader:55  %shl_ln1118_35 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_6_V_read_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="15">
<![CDATA[
.preheader53.preheader:56  %sext_ln1118_77 = sext i15 %shl_ln1118_35 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:57  %add_ln1118 = add i18 %sext_ln1118_77, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:58  %trunc_ln708_67 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_67"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:59  %sext_ln708_46 = sext i11 %trunc_ln708_67 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_46"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:60  %sext_ln1118_78 = sext i14 %data_7_V_read_3 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="14">
<![CDATA[
.preheader53.preheader:61  %sext_ln1118_79 = sext i14 %data_7_V_read_3 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:62  %sext_ln1118_80 = sext i14 %data_7_V_read_3 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:63  %mul_ln1118_7 = mul i20 -26, %sext_ln1118_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:64  %trunc_ln708_68 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_7, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_68"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:65  %sext_ln708_47 = sext i13 %trunc_ln708_68 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_47"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:70  %add_ln703_67 = add i14 -50, %sext_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln703_67"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:71  %add_ln703_68 = add i14 %add_ln703_67, %sext_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_68"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:87  %shl_ln1118_36 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_4_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_36"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:88  %sext_ln1118_81 = sext i19 %shl_ln1118_36 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:89  %add_ln1118_6 = add i20 %sext_ln1118_65, %sext_ln1118_81

]]></Node>
<StgValue><ssdm name="add_ln1118_6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:90  %trunc_ln708_72 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_6, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_72"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:92  %trunc_ln708_73 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %data_5_V_read_4, i32 3, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_73"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:94  %mul_ln1118_14 = mul i21 -38, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:95  %trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_14, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:96  %mul_ln1118_15 = mul i21 -69, %sext_ln1118_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:97  %trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_15, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:102  %add_ln703_75 = add i14 -34, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="add_ln703_75"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:103  %add_ln703_76 = add i14 %add_ln703_75, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_76"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:126  %mul_ln1118_20 = mul i21 -38, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:127  %trunc_ln708_20 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_20, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:128  %mul_ln1118_21 = mul i20 25, %sext_ln1118_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:129  %trunc_ln708_78 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_21, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_78"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:130  %sext_ln708_57 = sext i13 %trunc_ln708_78 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_57"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:131  %mul_ln1118_22 = mul i20 23, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:132  %trunc_ln708_79 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_22, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:133  %sext_ln708_58 = sext i13 %trunc_ln708_79 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_58"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:134  %mul_ln1118_23 = mul i19 -11, %sext_ln1118_79

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:135  %tmp_20 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_23, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:136  %sext_ln703 = sext i12 %tmp_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:141  %add_ln703_82 = add i14 %trunc_ln708_20, %sext_ln708_57

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:142  %add_ln703_83 = add i13 -62, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:143  %sext_ln703_18 = sext i13 %add_ln703_83 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:144  %add_ln703_84 = add i14 %sext_ln703_18, %sext_ln708_58

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:145  %add_ln703_85 = add i14 %add_ln703_84, %add_ln703_82

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader53.preheader:158  %shl_ln1118_42 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_4_V_read_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_42"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="18" op_0_bw="15">
<![CDATA[
.preheader53.preheader:159  %sext_ln1118_88 = sext i15 %shl_ln1118_42 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="15">
<![CDATA[
.preheader53.preheader:160  %sext_ln1118_89 = sext i15 %shl_ln1118_42 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:161  %sub_ln1118_36 = sub i19 %sext_ln1118_89, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="sub_ln1118_36"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:162  %tmp_21 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_36, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:163  %sext_ln708_74 = sext i12 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="sext_ln708_74"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:164  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_5_V_read_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="8">
<![CDATA[
.preheader53.preheader:165  %sext_ln1118_118 = sext i8 %tmp_22 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader53.preheader:166  %sub_ln1118_37 = sub i15 0, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="sub_ln1118_37"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:167  %trunc_ln708_84 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %sub_ln1118_37, i32 7, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="8">
<![CDATA[
.preheader53.preheader:168  %sext_ln708_63 = sext i8 %trunc_ln708_84 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_63"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:169  %mul_ln1118_29 = mul i20 -19, %sext_ln1118_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_29"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:170  %trunc_ln708_85 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_29, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_85"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:171  %sext_ln708_64 = sext i13 %trunc_ln708_85 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_64"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:175  %add_ln703_90 = add i13 %sext_ln708_74, %sext_ln1118_118

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:176  %sext_ln703_19 = sext i13 %add_ln703_90 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:177  %add_ln703_91 = add i14 -18, %sext_ln708_64

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:178  %add_ln703_92 = add i14 %add_ln703_91, %sext_ln708_63

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:179  %add_ln703_93 = add i14 %add_ln703_92, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:191  %trunc_ln708_88 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_2_V_read_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:196  %sub_ln1118_38 = sub i19 0, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="sub_ln1118_38"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:197  %sub_ln1118_39 = sub i19 %sub_ln1118_38, %sext_ln1118_66

]]></Node>
<StgValue><ssdm name="sub_ln1118_39"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:198  %tmp_25 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_39, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:199  %sext_ln1118_120 = sext i12 %tmp_25 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:200  %shl_ln1118_45 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_5_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_45"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="17">
<![CDATA[
.preheader53.preheader:201  %sext_ln1118_92 = sext i17 %shl_ln1118_45 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:202  %sub_ln1118_40 = sub i18 0, %sext_ln1118_92

]]></Node>
<StgValue><ssdm name="sub_ln1118_40"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:203  %tmp_26 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_40, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="11">
<![CDATA[
.preheader53.preheader:204  %sext_ln1118_121 = sext i11 %tmp_26 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:205  %mul_ln1118_31 = mul i20 -26, %sext_ln1118_74

]]></Node>
<StgValue><ssdm name="mul_ln1118_31"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:206  %trunc_ln708_92 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_31, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:207  %sext_ln708_71 = sext i13 %trunc_ln708_92 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_71"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:212  %add_ln703_98 = add i13 %sext_ln1118_120, %sext_ln1118_121

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:213  %sext_ln703_21 = sext i13 %add_ln703_98 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:214  %add_ln703_99 = add i14 -41, %sext_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:215  %add_ln703_100 = add i14 %add_ln703_99, %sext_ln708_71

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:216  %add_ln703_101 = add i14 %add_ln703_100, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:232  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_4_V_read_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="8">
<![CDATA[
.preheader53.preheader:233  %sext_ln1118_122 = sext i8 %tmp_27 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
.preheader53.preheader:234  %shl_ln1118_48 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_48"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="18">
<![CDATA[
.preheader53.preheader:235  %sext_ln1118_95 = sext i18 %shl_ln1118_48 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:236  %sub_ln1118_42 = sub i19 %sext_ln1118_95, %sext_ln1118_71

]]></Node>
<StgValue><ssdm name="sub_ln1118_42"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:237  %tmp_28 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_42, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:238  %sext_ln1118_123 = sext i12 %tmp_28 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:239  %mul_ln1118_34 = mul i21 -49, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_34"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:240  %trunc_ln708_46 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_34, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:241  %mul_ln1118_35 = mul i21 90, %sext_ln1118_78

]]></Node>
<StgValue><ssdm name="mul_ln1118_35"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:242  %trunc_ln708_47 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_35, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:246  %add_ln703_106 = add i13 %sext_ln1118_122, %sext_ln1118_123

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:247  %sext_ln703_22 = sext i13 %add_ln703_106 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:248  %add_ln703_107 = add i14 -34, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:249  %add_ln703_108 = add i14 %add_ln703_107, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:250  %add_ln703_109 = add i14 %add_ln703_108, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:266  %shl_ln1118_51 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_51"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="17">
<![CDATA[
.preheader53.preheader:267  %sext_ln1118_98 = sext i17 %shl_ln1118_51 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:268  %sub_ln1118_45 = sub i18 %sext_ln1118_88, %sext_ln1118_98

]]></Node>
<StgValue><ssdm name="sub_ln1118_45"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:269  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_45, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="11">
<![CDATA[
.preheader53.preheader:270  %sext_ln1118_124 = sext i11 %tmp_29 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:271  %add_ln1118_10 = add i18 %sext_ln1118_92, %sext_ln1118_69

]]></Node>
<StgValue><ssdm name="add_ln1118_10"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:272  %tmp_30 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %add_ln1118_10, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="11">
<![CDATA[
.preheader53.preheader:273  %sext_ln1118_125 = sext i11 %tmp_30 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:274  %mul_ln1118_38 = mul i21 67, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_38"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:275  %trunc_ln708_54 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_38, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="14">
<![CDATA[
.preheader53.preheader:276  %trunc_ln1118 = trunc i14 %data_7_V_read_3 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="21" op_1_bw="13" op_2_bw="8">
<![CDATA[
.preheader53.preheader:277  %shl_ln1118_52 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %trunc_ln1118, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_52"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:278  %shl_ln1118_s = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_7_V_read_3, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:279  %sext_ln1118_99 = sext i20 %shl_ln1118_s to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:280  %sub_ln1118_46 = sub i21 %sext_ln1118_99, %shl_ln1118_52

]]></Node>
<StgValue><ssdm name="sub_ln1118_46"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:281  %trunc_ln708_55 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_46, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader53.preheader:285  %add_ln703_114 = add i12 %sext_ln1118_124, %sext_ln1118_125

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="14" op_0_bw="12">
<![CDATA[
.preheader53.preheader:286  %sext_ln703_23 = sext i12 %add_ln703_114 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:287  %add_ln703_115 = add i14 39, %trunc_ln708_55

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:288  %add_ln703_116 = add i14 %add_ln703_115, %trunc_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:289  %add_ln703_117 = add i14 %add_ln703_116, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:291  %trunc_ln708_101 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %data_0_V_read_4, i32 5, i32 13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_101"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:305  %mul_ln1118_40 = mul i20 21, %sext_ln1118_67

]]></Node>
<StgValue><ssdm name="mul_ln1118_40"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:306  %trunc_ln708_104 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_40, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_104"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:307  %sext_ln708_81 = sext i13 %trunc_ln708_104 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_81"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:308  %mul_ln1118_41 = mul i21 99, %sext_ln1118_73

]]></Node>
<StgValue><ssdm name="mul_ln1118_41"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:309  %trunc_ln708_62 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_41, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_62"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:310  %mul_ln1118_42 = mul i20 -22, %sext_ln1118_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_42"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:311  %trunc_ln708_105 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_42, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_105"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:312  %sext_ln708_82 = sext i13 %trunc_ln708_105 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_82"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:316  %add_ln703_122 = add i14 %sext_ln708_81, %trunc_ln708_62

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:317  %add_ln703_123 = add i14 82, %sext_ln708_82

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:318  %add_ln703_124 = add i14 %add_ln703_123, %add_ln703_122

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:8  %sext_ln1118 = sext i14 %data_0_V_read_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="14">
<![CDATA[
.preheader53.preheader:9  %sext_ln1118_54 = sext i14 %data_0_V_read_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:10  %sext_ln1118_55 = sext i14 %data_0_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:11  %mul_ln1118 = mul i21 42, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:12  %trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:13  %sext_ln1118_56 = sext i14 %data_1_V_read_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="19" op_0_bw="14">
<![CDATA[
.preheader53.preheader:14  %sext_ln1118_57 = sext i14 %data_1_V_read_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="14">
<![CDATA[
.preheader53.preheader:15  %sext_ln1118_58 = sext i14 %data_1_V_read_4 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:16  %shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="17">
<![CDATA[
.preheader53.preheader:17  %sext_ln1118_59 = sext i17 %shl_ln to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:18  %sub_ln1118 = sub i18 %sext_ln1118_59, %sext_ln1118_58

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:19  %trunc_ln708_63 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_63"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:20  %sext_ln708 = sext i11 %trunc_ln708_63 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:21  %sext_ln1118_60 = sext i14 %data_2_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="14">
<![CDATA[
.preheader53.preheader:22  %sext_ln1118_61 = sext i14 %data_2_V_read_4 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:23  %mul_ln1118_2 = mul i20 -25, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:24  %trunc_ln708_64 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_2, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_64"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:25  %sext_ln708_40 = sext i13 %trunc_ln708_64 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_40"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="14">
<![CDATA[
.preheader53.preheader:26  %sext_ln1118_62 = sext i14 %data_3_V_read_4 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="14">
<![CDATA[
.preheader53.preheader:27  %sext_ln708_41 = sext i14 %data_3_V_read_4 to i19

]]></Node>
<StgValue><ssdm name="sext_ln708_41"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="14">
<![CDATA[
.preheader53.preheader:28  %sext_ln708_42 = sext i14 %data_3_V_read_4 to i17

]]></Node>
<StgValue><ssdm name="sext_ln708_42"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="14">
<![CDATA[
.preheader53.preheader:29  %sext_ln708_43 = sext i14 %data_3_V_read_4 to i20

]]></Node>
<StgValue><ssdm name="sext_ln708_43"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:31  %sext_ln708_44 = sext i13 %trunc_ln708_65 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_44"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="12">
<![CDATA[
.preheader53.preheader:40  %sext_ln708_45 = sext i12 %trunc_ln708_66 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_45"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:66  %add_ln703 = add i14 %trunc_ln, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:67  %add_ln703_64 = add i14 %sext_ln708_40, %sext_ln708_44

]]></Node>
<StgValue><ssdm name="add_ln703_64"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:68  %add_ln703_65 = add i14 %add_ln703_64, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_65"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:69  %add_ln703_66 = add i14 %sext_ln708_45, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703_66"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:72  %add_ln703_69 = add i14 %add_ln703_68, %add_ln703_66

]]></Node>
<StgValue><ssdm name="add_ln703_69"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:73  %add_ln703_143 = add i14 %add_ln703_69, %add_ln703_65

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:74  %mul_ln1118_8 = mul i20 19, %sext_ln1118_55

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:75  %trunc_ln708_69 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_8, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_69"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:76  %sext_ln708_48 = sext i13 %trunc_ln708_69 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_48"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:77  %mul_ln1118_9 = mul i21 -44, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:78  %trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_9, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:79  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="16">
<![CDATA[
.preheader53.preheader:80  %sext_ln1118_111 = sext i16 %tmp to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:81  %sub_ln1118_53 = sub i17 %sext_ln1118_61, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="sub_ln1118_53"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:82  %trunc_ln708_70 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_53, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_70"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="10">
<![CDATA[
.preheader53.preheader:83  %sext_ln708_49 = sext i10 %trunc_ln708_70 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_49"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:84  %mul_ln1118_11 = mul i20 27, %sext_ln708_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:85  %trunc_ln708_71 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_11, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_71"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:86  %sext_ln708_50 = sext i13 %trunc_ln708_71 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_50"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:91  %sext_ln708_51 = sext i13 %trunc_ln708_72 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_51"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:93  %sext_ln708_52 = sext i11 %trunc_ln708_73 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_52"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:98  %add_ln703_71 = add i14 %sext_ln708_48, %trunc_ln708_9

]]></Node>
<StgValue><ssdm name="add_ln703_71"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:99  %add_ln703_72 = add i14 %sext_ln708_49, %sext_ln708_50

]]></Node>
<StgValue><ssdm name="add_ln703_72"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:100  %add_ln703_73 = add i14 %add_ln703_72, %add_ln703_71

]]></Node>
<StgValue><ssdm name="add_ln703_73"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:101  %add_ln703_74 = add i14 %sext_ln708_51, %sext_ln708_52

]]></Node>
<StgValue><ssdm name="add_ln703_74"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:104  %add_ln703_77 = add i14 %add_ln703_76, %add_ln703_74

]]></Node>
<StgValue><ssdm name="add_ln703_77"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:105  %add_ln703_144 = add i14 %add_ln703_77, %add_ln703_73

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:106  %shl_ln1118_37 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_0_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_37"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:107  %sext_ln1118_82 = sext i19 %shl_ln1118_37 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:108  %sub_ln1118_31 = sub i20 0, %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="sub_ln1118_31"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:109  %shl_ln1118_38 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_0_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_38"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="17">
<![CDATA[
.preheader53.preheader:110  %sext_ln1118_83 = sext i17 %shl_ln1118_38 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:111  %sub_ln1118_32 = sub i20 %sub_ln1118_31, %sext_ln1118_83

]]></Node>
<StgValue><ssdm name="sub_ln1118_32"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:112  %trunc_ln708_74 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_32, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_74"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:113  %sext_ln708_53 = sext i13 %trunc_ln708_74 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_53"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
.preheader53.preheader:114  %shl_ln1118_39 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_1_V_read_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_39"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="15">
<![CDATA[
.preheader53.preheader:115  %sext_ln1118_84 = sext i15 %shl_ln1118_39 to i18

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader53.preheader:116  %sub_ln1118_33 = sub i18 %sext_ln1118_84, %sext_ln1118_59

]]></Node>
<StgValue><ssdm name="sub_ln1118_33"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:117  %trunc_ln708_75 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_33, i32 7, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_75"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="11">
<![CDATA[
.preheader53.preheader:118  %sext_ln708_54 = sext i11 %trunc_ln708_75 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_54"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="16">
<![CDATA[
.preheader53.preheader:119  %sext_ln1118_85 = sext i16 %tmp to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:120  %sub_ln1118_34 = sub i17 0, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="sub_ln1118_34"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:121  %tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_34, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="10">
<![CDATA[
.preheader53.preheader:122  %sext_ln1118_116 = sext i10 %tmp_18 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:123  %mul_ln1118_19 = mul i19 -13, %sext_ln708_41

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:124  %tmp_19 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_19, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:125  %sext_ln1118_117 = sext i12 %tmp_19 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:137  %add_ln703_79 = add i14 %sext_ln708_53, %sext_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln703_79"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:138  %add_ln703_80 = add i13 %sext_ln1118_116, %sext_ln1118_117

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:139  %sext_ln703_17 = sext i13 %add_ln703_80 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:140  %add_ln703_81 = add i14 %sext_ln703_17, %add_ln703_79

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:146  %add_ln703_145 = add i14 %add_ln703_85, %add_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:147  %mul_ln1118_24 = mul i21 -45, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:148  %trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_24, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:149  %shl_ln1118_41 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_1_V_read_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_41"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:150  %sext_ln1118_87 = sext i20 %shl_ln1118_41 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:151  %sub_ln1118_35 = sub i21 0, %sext_ln1118_87

]]></Node>
<StgValue><ssdm name="sub_ln1118_35"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:152  %trunc_ln708_25 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_35, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:153  %mul_ln1118_26 = mul i20 -23, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:154  %trunc_ln708_81 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_26, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:155  %sext_ln708_60 = sext i13 %trunc_ln708_81 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_60"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:156  %mul_ln1118_27 = mul i21 35, %sext_ln1118_62

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:157  %trunc_ln708_27 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_27, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:172  %add_ln703_87 = add i14 %trunc_ln708_24, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_87"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:173  %add_ln703_88 = add i14 %sext_ln708_60, %trunc_ln708_27

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:174  %add_ln703_89 = add i14 %add_ln703_88, %add_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:180  %add_ln703_146 = add i14 %add_ln703_93, %add_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
.preheader53.preheader:181  %shl_ln1118_43 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_0_V_read_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_43"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="19" op_0_bw="18">
<![CDATA[
.preheader53.preheader:182  %sext_ln1118_90 = sext i18 %shl_ln1118_43 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:183  %add_ln1118_7 = add i19 %sext_ln1118_90, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="add_ln1118_7"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:184  %tmp_23 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_7, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:185  %sext_ln1118_119 = sext i12 %tmp_23 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
.preheader53.preheader:186  %shl_ln1118_44 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_44"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="19" op_0_bw="18">
<![CDATA[
.preheader53.preheader:187  %sext_ln1118_91 = sext i18 %shl_ln1118_44 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader53.preheader:188  %add_ln1118_8 = add i19 %sext_ln1118_91, %sext_ln1118_57

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:189  %tmp_24 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_8, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="12">
<![CDATA[
.preheader53.preheader:190  %sext_ln708_75 = sext i12 %tmp_24 to i13

]]></Node>
<StgValue><ssdm name="sext_ln708_75"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="8">
<![CDATA[
.preheader53.preheader:192  %sext_ln708_67 = sext i8 %trunc_ln708_88 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_67"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:193  %mul_ln1118_30 = mul i20 -26, %sext_ln708_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_30"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:194  %trunc_ln708_89 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_30, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:195  %sext_ln708_68 = sext i13 %trunc_ln708_89 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_68"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader53.preheader:208  %add_ln703_95 = add i13 %sext_ln1118_119, %sext_ln708_75

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:209  %sext_ln703_20 = sext i13 %add_ln703_95 to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:210  %add_ln703_96 = add i14 %sext_ln708_67, %sext_ln708_68

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:211  %add_ln703_97 = add i14 %add_ln703_96, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:217  %add_ln703_147 = add i14 %add_ln703_101, %add_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:218  %shl_ln1118_46 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_0_V_read_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_46"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:219  %sext_ln1118_93 = sext i20 %shl_ln1118_46 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:220  %add_ln1118_9 = add i21 %sext_ln1118_93, %sext_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118_9"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:221  %trunc_ln708_40 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %add_ln1118_9, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_40"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:222  %mul_ln1118_32 = mul i21 -42, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_32"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:223  %trunc_ln708_41 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_32, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_41"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
.preheader53.preheader:224  %shl_ln1118_47 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_2_V_read_4, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_47"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="20" op_0_bw="19">
<![CDATA[
.preheader53.preheader:225  %sext_ln1118_94 = sext i19 %shl_ln1118_47 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:226  %sub_ln1118_41 = sub i20 %sext_ln1118_94, %sext_ln1118_85

]]></Node>
<StgValue><ssdm name="sub_ln1118_41"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:227  %trunc_ln708_93 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_41, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:228  %sext_ln708_72 = sext i13 %trunc_ln708_93 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_72"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:229  %mul_ln1118_33 = mul i20 29, %sext_ln708_43

]]></Node>
<StgValue><ssdm name="mul_ln1118_33"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:230  %trunc_ln708_94 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_33, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:231  %sext_ln708_73 = sext i13 %trunc_ln708_94 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_73"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:243  %add_ln703_103 = add i14 %trunc_ln708_40, %trunc_ln708_41

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:244  %add_ln703_104 = add i14 %sext_ln708_72, %sext_ln708_73

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:245  %add_ln703_105 = add i14 %add_ln703_104, %add_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:251  %add_ln703_148 = add i14 %add_ln703_109, %add_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:252  %sub_ln1118_43 = sub i20 %sext_ln1118_82, %sext_ln1118_83

]]></Node>
<StgValue><ssdm name="sub_ln1118_43"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:253  %trunc_ln708_97 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_43, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:254  %sext_ln708_76 = sext i13 %trunc_ln708_97 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_76"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:255  %mul_ln1118_36 = mul i21 67, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_36"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:256  %trunc_ln708_49 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_36, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:257  %mul_ln1118_37 = mul i20 -21, %sext_ln1118_60

]]></Node>
<StgValue><ssdm name="mul_ln1118_37"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:258  %trunc_ln708_98 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_37, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:259  %sext_ln708_77 = sext i13 %trunc_ln708_98 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_77"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
.preheader53.preheader:260  %shl_ln1118_49 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_3_V_read_4, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_49"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="21" op_0_bw="20">
<![CDATA[
.preheader53.preheader:261  %sext_ln1118_96 = sext i20 %shl_ln1118_49 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:262  %shl_ln1118_50 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_3_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_50"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="21" op_0_bw="17">
<![CDATA[
.preheader53.preheader:263  %sext_ln1118_97 = sext i17 %shl_ln1118_50 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:264  %sub_ln1118_44 = sub i21 %sext_ln1118_96, %sext_ln1118_97

]]></Node>
<StgValue><ssdm name="sub_ln1118_44"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:265  %trunc_ln708_51 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_44, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:282  %add_ln703_111 = add i14 %sext_ln708_76, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:283  %add_ln703_112 = add i14 %sext_ln708_77, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:284  %add_ln703_113 = add i14 %add_ln703_112, %add_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:290  %add_ln703_149 = add i14 %add_ln703_117, %add_ln703_113

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="9">
<![CDATA[
.preheader53.preheader:292  %sext_ln708_78 = sext i9 %trunc_ln708_101 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_78"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader53.preheader:293  %mul_ln1118_39 = mul i21 93, %sext_ln1118_56

]]></Node>
<StgValue><ssdm name="mul_ln1118_39"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:294  %trunc_ln708_57 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_39, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_57"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="17" op_1_bw="14" op_2_bw="3">
<![CDATA[
.preheader53.preheader:295  %shl_ln1118_53 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_53"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="20" op_0_bw="17">
<![CDATA[
.preheader53.preheader:296  %sext_ln1118_100 = sext i17 %shl_ln1118_53 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader53.preheader:297  %add_ln1118_11 = add i20 %sext_ln1118_100, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="add_ln1118_11"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:298  %trunc_ln708_102 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %add_ln1118_11, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_102"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="13">
<![CDATA[
.preheader53.preheader:299  %sext_ln708_79 = sext i13 %trunc_ln708_102 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_79"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader53.preheader:300  %shl_ln1118_54 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_3_V_read_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_54"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="17" op_0_bw="16">
<![CDATA[
.preheader53.preheader:301  %sext_ln1118_101 = sext i16 %shl_ln1118_54 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader53.preheader:302  %add_ln1118_12 = add i17 %sext_ln1118_101, %sext_ln708_42

]]></Node>
<StgValue><ssdm name="add_ln1118_12"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader53.preheader:303  %trunc_ln708_103 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %add_ln1118_12, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_103"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="10">
<![CDATA[
.preheader53.preheader:304  %sext_ln708_80 = sext i10 %trunc_ln708_103 to i14

]]></Node>
<StgValue><ssdm name="sext_ln708_80"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:313  %add_ln703_119 = add i14 %sext_ln708_78, %trunc_ln708_57

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:314  %add_ln703_120 = add i14 %sext_ln708_79, %sext_ln708_80

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:315  %add_ln703_121 = add i14 %add_ln703_120, %add_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader53.preheader:319  %add_ln703_150 = add i14 %add_ln703_124, %add_ln703_121

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:320  %mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_143, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:321  %mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_144, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:322  %mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_145, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:323  %mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_146, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:324  %mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_147, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:325  %mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_148, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:326  %mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_149, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="112" op_0_bw="112" op_1_bw="14">
<![CDATA[
.preheader53.preheader:327  %mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_150, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="112">
<![CDATA[
.preheader53.preheader:328  ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln287"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
