11:53:47 INFO  : Registering command handlers for SDK TCF services
11:53:50 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
11:53:59 INFO  : XSCT server has started successfully.
11:53:59 INFO  : Successfully done setting XSCT server connection channel  
11:54:27 INFO  : Successfully done setting SDK workspace  
11:54:27 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
13:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:59:52 INFO  : 'jtag frequency' command is executed.
13:59:52 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:53 INFO  : Context for 'APU' is selected.
13:59:53 INFO  : System reset is completed.
13:59:56 INFO  : 'after 3000' command is executed.
13:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:59:58 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
13:59:58 INFO  : Context for 'APU' is selected.
13:59:59 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
13:59:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:59 INFO  : Context for 'APU' is selected.
13:59:59 INFO  : 'ps7_init' command is executed.
14:00:00 INFO  : 'ps7_post_config' command is executed.
14:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:00 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:00 INFO  : 'con' command is executed.
14:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:00:00 INFO  : Disconnected from the channel tcfchan#1.
14:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:54 INFO  : 'jtag frequency' command is executed.
14:01:55 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:55 INFO  : Context for 'APU' is selected.
14:01:55 INFO  : System reset is completed.
14:01:58 INFO  : 'after 3000' command is executed.
14:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:02:00 INFO  : Context for 'APU' is selected.
14:02:04 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:04 INFO  : Context for 'APU' is selected.
14:02:05 INFO  : 'ps7_init' command is executed.
14:02:05 INFO  : 'ps7_post_config' command is executed.
14:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:05 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:05 INFO  : 'con' command is executed.
14:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:05 INFO  : Disconnected from the channel tcfchan#2.
14:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:22 INFO  : 'jtag frequency' command is executed.
14:03:22 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:22 INFO  : Context for 'APU' is selected.
14:03:22 INFO  : System reset is completed.
14:03:25 INFO  : 'after 3000' command is executed.
14:03:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:03:28 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:03:28 INFO  : Context for 'APU' is selected.
14:03:33 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:33 INFO  : Context for 'APU' is selected.
14:03:34 INFO  : 'ps7_init' command is executed.
14:03:34 INFO  : 'ps7_post_config' command is executed.
14:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:34 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:34 INFO  : 'con' command is executed.
14:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:03:34 INFO  : Disconnected from the channel tcfchan#3.
14:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:54 INFO  : 'jtag frequency' command is executed.
14:03:54 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:54 INFO  : Context for 'APU' is selected.
14:03:55 INFO  : System reset is completed.
14:03:58 INFO  : 'after 3000' command is executed.
14:03:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:00 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:04:00 INFO  : Context for 'APU' is selected.
14:04:04 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:04:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:04 INFO  : Context for 'APU' is selected.
14:04:05 INFO  : 'ps7_init' command is executed.
14:04:05 INFO  : 'ps7_post_config' command is executed.
14:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:05 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:05 INFO  : 'con' command is executed.
14:04:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:05 INFO  : Disconnected from the channel tcfchan#4.
14:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:02 INFO  : 'jtag frequency' command is executed.
14:08:02 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:02 INFO  : Context for 'APU' is selected.
14:08:02 INFO  : System reset is completed.
14:08:05 INFO  : 'after 3000' command is executed.
14:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:07 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:08:08 INFO  : Context for 'APU' is selected.
14:08:12 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:08:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:12 INFO  : Context for 'APU' is selected.
14:08:13 INFO  : 'ps7_init' command is executed.
14:08:13 INFO  : 'ps7_post_config' command is executed.
14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:13 INFO  : 'con' command is executed.
14:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:08:13 INFO  : Disconnected from the channel tcfchan#5.
14:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:51 INFO  : 'jtag frequency' command is executed.
14:09:51 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:51 INFO  : Context for 'APU' is selected.
14:09:51 INFO  : System reset is completed.
14:09:54 INFO  : 'after 3000' command is executed.
14:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:09:56 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:09:56 INFO  : Context for 'APU' is selected.
14:10:00 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:10:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:01 INFO  : Context for 'APU' is selected.
14:10:01 INFO  : 'ps7_init' command is executed.
14:10:01 INFO  : 'ps7_post_config' command is executed.
14:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:02 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:02 INFO  : 'con' command is executed.
14:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:10:02 INFO  : Disconnected from the channel tcfchan#6.
14:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:09 INFO  : 'jtag frequency' command is executed.
14:15:09 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:09 INFO  : Context for 'APU' is selected.
14:15:09 INFO  : System reset is completed.
14:15:12 INFO  : 'after 3000' command is executed.
14:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:14 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:15:15 INFO  : Context for 'APU' is selected.
14:15:18 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:18 INFO  : Context for 'APU' is selected.
14:15:19 INFO  : 'ps7_init' command is executed.
14:15:19 INFO  : 'ps7_post_config' command is executed.
14:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:19 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:19 INFO  : 'con' command is executed.
14:15:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:15:19 INFO  : Disconnected from the channel tcfchan#7.
14:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:36 INFO  : 'jtag frequency' command is executed.
14:15:36 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:36 INFO  : Context for 'APU' is selected.
14:15:36 INFO  : System reset is completed.
14:15:39 INFO  : 'after 3000' command is executed.
14:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:42 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:15:42 INFO  : Context for 'APU' is selected.
14:15:45 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:45 INFO  : Context for 'APU' is selected.
14:15:46 INFO  : 'ps7_init' command is executed.
14:15:46 INFO  : 'ps7_post_config' command is executed.
14:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:46 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:47 INFO  : 'con' command is executed.
14:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:15:47 INFO  : Disconnected from the channel tcfchan#8.
14:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:06 INFO  : 'jtag frequency' command is executed.
14:17:06 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:07 INFO  : System reset is completed.
14:17:10 INFO  : 'after 3000' command is executed.
14:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:17:12 INFO  : Context for 'APU' is selected.
14:17:17 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:17 INFO  : Context for 'APU' is selected.
14:17:18 INFO  : 'ps7_init' command is executed.
14:17:18 INFO  : 'ps7_post_config' command is executed.
14:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:18 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:18 INFO  : 'con' command is executed.
14:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:18 INFO  : Disconnected from the channel tcfchan#9.
14:18:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:18:15 INFO  : 'jtag frequency' command is executed.
14:18:15 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:18:15 INFO  : Context for 'APU' is selected.
14:18:16 INFO  : System reset is completed.
14:18:19 INFO  : 'after 3000' command is executed.
14:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:18:21 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:18:21 INFO  : Context for 'APU' is selected.
14:18:26 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:18:26 INFO  : Context for 'APU' is selected.
14:18:27 INFO  : 'ps7_init' command is executed.
14:18:27 INFO  : 'ps7_post_config' command is executed.
14:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:27 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:18:27 INFO  : 'con' command is executed.
14:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:18:27 INFO  : Disconnected from the channel tcfchan#10.
14:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:06 INFO  : 'jtag frequency' command is executed.
14:20:06 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:06 INFO  : Context for 'APU' is selected.
14:20:06 INFO  : System reset is completed.
14:20:09 INFO  : 'after 3000' command is executed.
14:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:12 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:20:12 INFO  : Context for 'APU' is selected.
14:20:15 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:15 INFO  : Context for 'APU' is selected.
14:20:16 INFO  : 'ps7_init' command is executed.
14:20:16 INFO  : 'ps7_post_config' command is executed.
14:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:16 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:16 INFO  : 'con' command is executed.
14:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:20:16 INFO  : Disconnected from the channel tcfchan#11.
14:21:21 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
14:21:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:21:21 INFO  : Issued abort command to xsdb.
14:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:29 INFO  : 'jtag frequency' command is executed.
14:21:29 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:29 INFO  : Context for 'APU' is selected.
14:21:29 INFO  : System reset is completed.
14:21:32 INFO  : 'after 3000' command is executed.
14:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:34 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:21:35 INFO  : Context for 'APU' is selected.
14:21:37 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:21:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:38 INFO  : Context for 'APU' is selected.
14:21:38 INFO  : 'ps7_init' command is executed.
14:21:38 INFO  : 'ps7_post_config' command is executed.
14:21:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:39 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:39 INFO  : 'con' command is executed.
14:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:39 INFO  : Disconnected from the channel tcfchan#12.
14:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:45 INFO  : 'jtag frequency' command is executed.
14:29:45 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:45 INFO  : Context for 'APU' is selected.
14:29:45 INFO  : System reset is completed.
14:29:48 INFO  : 'after 3000' command is executed.
14:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:51 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:29:51 INFO  : Context for 'APU' is selected.
14:29:55 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:55 INFO  : Context for 'APU' is selected.
14:29:56 INFO  : 'ps7_init' command is executed.
14:29:56 INFO  : 'ps7_post_config' command is executed.
14:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:56 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:57 INFO  : 'con' command is executed.
14:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:57 INFO  : Disconnected from the channel tcfchan#13.
14:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:49 INFO  : 'jtag frequency' command is executed.
14:31:49 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:49 INFO  : Context for 'APU' is selected.
14:31:49 INFO  : System reset is completed.
14:31:52 INFO  : 'after 3000' command is executed.
14:31:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:55 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:31:55 INFO  : Context for 'APU' is selected.
14:31:58 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:31:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:58 INFO  : Context for 'APU' is selected.
14:31:59 INFO  : 'ps7_init' command is executed.
14:31:59 INFO  : 'ps7_post_config' command is executed.
14:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:00 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:00 INFO  : 'con' command is executed.
14:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:32:00 INFO  : Disconnected from the channel tcfchan#14.
14:36:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:40 INFO  : 'jtag frequency' command is executed.
14:36:40 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:40 INFO  : Context for 'APU' is selected.
14:36:41 INFO  : System reset is completed.
14:36:44 INFO  : 'after 3000' command is executed.
14:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:36:46 INFO  : Context for 'APU' is selected.
14:36:51 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:51 INFO  : Context for 'APU' is selected.
14:36:52 INFO  : 'ps7_init' command is executed.
14:36:52 INFO  : 'ps7_post_config' command is executed.
14:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:52 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:52 INFO  : 'con' command is executed.
14:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:52 INFO  : Disconnected from the channel tcfchan#15.
14:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:01 INFO  : 'jtag frequency' command is executed.
14:48:01 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:01 INFO  : Context for 'APU' is selected.
14:48:01 INFO  : System reset is completed.
14:48:04 INFO  : 'after 3000' command is executed.
14:48:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
14:48:07 INFO  : Context for 'APU' is selected.
14:48:10 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
14:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:11 INFO  : 'ps7_init' command is executed.
14:48:11 INFO  : 'ps7_post_config' command is executed.
14:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:11 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v2/Debug/total_v2.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:11 INFO  : 'con' command is executed.
14:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:11 INFO  : Disconnected from the channel tcfchan#16.
22:30:38 INFO  : Registering command handlers for SDK TCF services
22:30:40 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
22:30:46 INFO  : XSCT server has started successfully.
22:30:46 INFO  : Successfully done setting XSCT server connection channel  
22:30:46 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
22:30:46 INFO  : Successfully done setting SDK workspace  
22:30:46 INFO  : Checking for hwspec changes in the project total_1_wrapper_hw_platform_0.
22:30:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574519299444,  Project:1574480746975
22:30:52 INFO  : The hardware specification for project 'total_1_wrapper_hw_platform_0' is different from D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
22:30:52 INFO  : Copied contents of D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf into \total_1_wrapper_hw_platform_0\system.hdf.
22:30:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:31:01 INFO  : 
22:31:02 INFO  : Updating hardware inferred compiler options for total_v2.
22:31:02 INFO  : Clearing existing target manager status.
22:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:18 INFO  : 'jtag frequency' command is executed.
22:36:18 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:18 INFO  : Context for 'APU' is selected.
22:36:19 INFO  : System reset is completed.
22:36:22 INFO  : 'after 3000' command is executed.
22:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:24 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
22:36:24 INFO  : Context for 'APU' is selected.
22:36:24 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
22:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:24 INFO  : Context for 'APU' is selected.
22:36:25 INFO  : 'ps7_init' command is executed.
22:36:25 INFO  : 'ps7_post_config' command is executed.
22:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:26 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:26 INFO  : 'con' command is executed.
22:36:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:26 INFO  : Disconnected from the channel tcfchan#1.
22:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:40 INFO  : 'jtag frequency' command is executed.
22:39:40 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:40 INFO  : Context for 'APU' is selected.
22:39:40 INFO  : System reset is completed.
22:39:43 INFO  : 'after 3000' command is executed.
22:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
22:39:46 INFO  : Context for 'APU' is selected.
22:39:46 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
22:39:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:46 INFO  : Context for 'APU' is selected.
22:39:47 INFO  : 'ps7_init' command is executed.
22:39:47 INFO  : 'ps7_post_config' command is executed.
22:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:47 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:48 INFO  : 'con' command is executed.
22:39:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:48 INFO  : Disconnected from the channel tcfchan#2.
22:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:09 INFO  : 'jtag frequency' command is executed.
22:41:09 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:09 INFO  : Context for 'APU' is selected.
22:41:09 INFO  : System reset is completed.
22:41:13 INFO  : 'after 3000' command is executed.
22:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:15 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
22:41:15 INFO  : Context for 'APU' is selected.
22:41:15 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
22:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:15 INFO  : Context for 'APU' is selected.
22:41:16 INFO  : 'ps7_init' command is executed.
22:41:16 INFO  : 'ps7_post_config' command is executed.
22:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:17 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:17 INFO  : 'con' command is executed.
22:41:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:17 INFO  : Disconnected from the channel tcfchan#3.
22:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:35 INFO  : 'jtag frequency' command is executed.
22:42:35 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:35 INFO  : Context for 'APU' is selected.
22:42:35 INFO  : System reset is completed.
22:42:38 INFO  : 'after 3000' command is executed.
22:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
22:42:41 INFO  : Context for 'APU' is selected.
22:42:41 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
22:42:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:41 INFO  : Context for 'APU' is selected.
22:42:42 INFO  : 'ps7_init' command is executed.
22:42:42 INFO  : 'ps7_post_config' command is executed.
22:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:42 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:42 INFO  : 'con' command is executed.
22:42:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:42 INFO  : Disconnected from the channel tcfchan#4.
22:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:47:03 INFO  : 'jtag frequency' command is executed.
22:47:03 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:47:03 INFO  : Context for 'APU' is selected.
22:47:03 INFO  : System reset is completed.
22:47:06 INFO  : 'after 3000' command is executed.
22:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:47:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
22:47:09 INFO  : Context for 'APU' is selected.
22:47:09 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
22:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:09 INFO  : Context for 'APU' is selected.
22:47:10 INFO  : 'ps7_init' command is executed.
22:47:10 INFO  : 'ps7_post_config' command is executed.
22:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:10 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v3/Debug/total_v3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:10 INFO  : 'con' command is executed.
22:47:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:47:10 INFO  : Disconnected from the channel tcfchan#5.
23:00:43 INFO  : Registering command handlers for SDK TCF services
23:00:46 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
23:00:55 INFO  : XSCT server has started successfully.
23:00:55 INFO  : Successfully done setting XSCT server connection channel  
23:00:55 INFO  : Successfully done setting SDK workspace  
23:00:56 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
23:00:56 INFO  : Checking for hwspec changes in the project total_1_wrapper_hw_platform_0.
23:01:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574521105854,  Project:1574519299444
23:01:07 INFO  : The hardware specification for project 'total_1_wrapper_hw_platform_0' is different from D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
23:01:07 INFO  : Copied contents of D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf into \total_1_wrapper_hw_platform_0\system.hdf.
23:01:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:01:28 INFO  : 
23:01:29 INFO  : Updating hardware inferred compiler options for total_v3.
23:01:29 INFO  : Clearing existing target manager status.
23:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:35 INFO  : 'jtag frequency' command is executed.
23:08:35 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:35 INFO  : Context for 'APU' is selected.
23:08:35 INFO  : System reset is completed.
23:08:38 INFO  : 'after 3000' command is executed.
23:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:41 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
23:08:41 INFO  : Context for 'APU' is selected.
23:08:41 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
23:08:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:41 INFO  : Context for 'APU' is selected.
23:08:42 INFO  : 'ps7_init' command is executed.
23:08:42 INFO  : 'ps7_post_config' command is executed.
23:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:43 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:43 INFO  : 'con' command is executed.
23:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:43 INFO  : Disconnected from the channel tcfchan#1.
23:41:05 INFO  : Registering command handlers for SDK TCF services
23:41:06 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
23:41:11 INFO  : XSCT server has started successfully.
23:41:11 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
23:41:11 INFO  : Successfully done setting XSCT server connection channel  
23:41:11 INFO  : Successfully done setting SDK workspace  
23:41:12 INFO  : Checking for hwspec changes in the project total_1_wrapper_hw_platform_0.
23:59:24 INFO  : Registering command handlers for SDK TCF services
23:59:25 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
23:59:30 INFO  : XSCT server has started successfully.
23:59:30 INFO  : Successfully done setting XSCT server connection channel  
23:59:31 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
23:59:39 INFO  : Successfully done setting SDK workspace  
23:59:41 INFO  : Checking for hwspec changes in the project total_1_wrapper_hw_platform_0.
12:11:33 INFO  : Registering command handlers for SDK TCF services
12:11:35 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\lab5_total\lab5_total.sdk\temp_xsdb_launch_script.tcl
12:11:47 INFO  : XSCT server has started successfully.
12:11:47 INFO  : Successfully done setting XSCT server connection channel  
12:11:52 INFO  : Successfully done setting SDK workspace  
12:11:52 INFO  : Processing command line option -hwspec D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper.hdf.
12:11:52 INFO  : Checking for hwspec changes in the project total_1_wrapper_hw_platform_0.
12:14:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:14 INFO  : 'jtag frequency' command is executed.
12:14:14 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:14 INFO  : Context for 'APU' is selected.
12:14:15 INFO  : System reset is completed.
12:14:18 INFO  : 'after 3000' command is executed.
12:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
12:14:20 INFO  : Context for 'APU' is selected.
12:14:21 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
12:14:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:21 INFO  : Context for 'APU' is selected.
12:14:21 INFO  : 'ps7_init' command is executed.
12:14:21 INFO  : 'ps7_post_config' command is executed.
12:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:22 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:22 INFO  : 'con' command is executed.
12:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:14:22 INFO  : Disconnected from the channel tcfchan#1.
12:14:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:54 INFO  : 'jtag frequency' command is executed.
12:14:54 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:54 INFO  : Context for 'APU' is selected.
12:14:54 INFO  : System reset is completed.
12:14:57 INFO  : 'after 3000' command is executed.
12:14:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:59 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
12:14:59 INFO  : Context for 'APU' is selected.
12:15:03 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
12:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:03 INFO  : Context for 'APU' is selected.
12:15:03 INFO  : 'ps7_init' command is executed.
12:15:03 INFO  : 'ps7_post_config' command is executed.
12:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:04 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:04 INFO  : 'con' command is executed.
12:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:15:04 INFO  : Disconnected from the channel tcfchan#2.
12:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:28 INFO  : 'jtag frequency' command is executed.
12:18:28 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:29 INFO  : Context for 'APU' is selected.
12:18:29 INFO  : System reset is completed.
12:18:32 INFO  : 'after 3000' command is executed.
12:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:35 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
12:18:35 INFO  : Context for 'APU' is selected.
12:18:39 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
12:18:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:39 INFO  : Context for 'APU' is selected.
12:18:39 INFO  : 'ps7_init' command is executed.
12:18:39 INFO  : 'ps7_post_config' command is executed.
12:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:40 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:40 INFO  : 'con' command is executed.
12:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:40 INFO  : Disconnected from the channel tcfchan#3.
12:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:56 INFO  : 'jtag frequency' command is executed.
12:18:56 INFO  : Sourcing of 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:56 INFO  : Context for 'APU' is selected.
12:18:56 INFO  : System reset is completed.
12:18:59 INFO  : 'after 3000' command is executed.
12:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:02 INFO  : FPGA configured successfully with bitstream "D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit"
12:19:02 INFO  : Context for 'APU' is selected.
12:19:05 INFO  : Hardware design information is loaded from 'D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf'.
12:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:05 INFO  : Context for 'APU' is selected.
12:19:06 INFO  : 'ps7_init' command is executed.
12:19:06 INFO  : 'ps7_post_config' command is executed.
12:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:06 INFO  : The application 'D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/total_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/lab5_total/lab5_total.sdk/total_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/lab5_total/lab5_total.sdk/total_v4/Debug/total_v4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:06 INFO  : 'con' command is executed.
12:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:06 INFO  : Disconnected from the channel tcfchan#4.
