Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado_install/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e89f2f99fb2144cfb4ab31f7ab610e79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_WRAPPER_tb_behav xil_defaultlib.AES_WRAPPER_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/AES_WRAPPER.v" Line 1. Module AES_WRAPPER doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/AES.v" Line 3. Module AES doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/SHIFT_ROWS.v" Line 3. Module SHIFT_ROWS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/MIX_COLUMNS.v" Line 1. Module MIX_COLUMNS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/S_BOX.v" Line 3. Module S_BOX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/S_BOX.v" Line 3. Module S_BOX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/S_BOX.v" Line 3. Module S_BOX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/S_BOX.v" Line 3. Module S_BOX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/ADD_ROUND_KEY.v" Line 1. Module ADD_ROUND_KEY doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/KEY_EXPANSION.v" Line 3. Module KEY_EXPANSION doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/digital/AES/FPGA/AES/AES.srcs/sources_1/new/S_BOX.v" Line 3. Module S_BOX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SHIFT_ROWS
Compiling module xil_defaultlib.MIX_COLUMNS
Compiling module xil_defaultlib.S_BOX
Compiling module xil_defaultlib.ADD_ROUND_KEY
Compiling module xil_defaultlib.KEY_EXPANSION
Compiling module xil_defaultlib.AES
Compiling module xil_defaultlib.AES_WRAPPER
Compiling module xil_defaultlib.AES_WRAPPER_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_WRAPPER_tb_behav
