Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul  8 11:00:28 2019
| Host         : DESKTOP-3OCE3Q5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.408        0.000                      0                 1272        0.055        0.000                      0                 1272        4.020        0.000                       0                   626  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.408        0.000                      0                 1090        0.055        0.000                      0                 1090        4.020        0.000                       0                   626  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.423        0.000                      0                  182        0.517        0.000                      0                  182  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 2.885ns (44.536%)  route 3.593ns (55.464%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.695     2.989    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     3.507 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/Q
                         net (fo=16, routed)          1.450     4.957    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]
    SLICE_X33Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22/O
                         net (fo=2, routed)           0.625     5.705    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.225 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.225    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.548 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11/O[1]
                         net (fo=2, routed)           0.739     7.288    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11_n_6
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.335     7.623 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.779     8.402    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.327     8.729 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.729    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.130 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.130    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.244    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.467 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.467    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[15]
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.524    12.703    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.062    12.875    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 2.882ns (44.511%)  route 3.593ns (55.489%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.695     2.989    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     3.507 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/Q
                         net (fo=16, routed)          1.450     4.957    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]
    SLICE_X33Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22/O
                         net (fo=2, routed)           0.625     5.705    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.225 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.225    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.548 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11/O[1]
                         net (fo=2, routed)           0.739     7.288    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11_n_6
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.335     7.623 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.779     8.402    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.327     8.729 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.729    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.130 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.130    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.464 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.464    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[12]
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.524    12.703    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDCE (Setup_fdce_C_D)        0.062    12.875    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 2.861ns (44.330%)  route 3.593ns (55.670%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.695     2.989    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     3.507 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/Q
                         net (fo=16, routed)          1.450     4.957    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]
    SLICE_X33Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22/O
                         net (fo=2, routed)           0.625     5.705    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.225 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.225    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.548 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11/O[1]
                         net (fo=2, routed)           0.739     7.288    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11_n_6
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.335     7.623 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.779     8.402    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.327     8.729 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.729    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.130 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.130    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.443 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.443    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[14]
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.524    12.703    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDCE (Setup_fdce_C_D)        0.062    12.875    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 2.640ns (40.801%)  route 3.830ns (59.199%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.725     5.187    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][2]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28/O
                         net (fo=1, routed)           0.521     5.831    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.216 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.216    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.455 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.906     7.361    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.331     7.692 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.371    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.702 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.702    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.078 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.195 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.195    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.414 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.414    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[15]
    SLICE_X32Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y97         FDCE (Setup_fdce_C_D)        0.109    12.877    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.627ns (40.682%)  route 3.830ns (59.318%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.725     5.187    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][2]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28/O
                         net (fo=1, routed)           0.521     5.831    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.216 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.216    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.455 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.906     7.361    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.331     7.692 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.371    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.702 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.702    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.078 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.401 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.401    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[12]
    SLICE_X32Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X32Y96         FDCE (Setup_fdce_C_D)        0.109    12.876    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.619ns (40.608%)  route 3.830ns (59.392%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][2]/Q
                         net (fo=17, routed)          1.725     5.187    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg_n_0_[1][2]
    SLICE_X30Y94         LUT6 (Prop_lut6_I1_O)        0.124     5.311 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28/O
                         net (fo=1, routed)           0.521     5.831    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_28_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.216 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.216    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_12_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.455 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10/O[2]
                         net (fo=2, routed)           0.906     7.361    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_10_n_5
    SLICE_X32Y95         LUT3 (Prop_lut3_I1_O)        0.331     7.692 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2/O
                         net (fo=2, routed)           0.679     8.371    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_2_n_0
    SLICE_X32Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.702 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6/O
                         net (fo=1, routed)           0.000     8.702    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[1][10]_i_6_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.078 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.078    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][10]_i_1_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.393 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.393    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1]0[14]
    SLICE_X32Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X32Y96         FDCE (Setup_fdce_C_D)        0.109    12.876    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.980ns (46.471%)  route 3.433ns (53.529%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.652     2.946    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/Q
                         net (fo=16, routed)          1.395     4.859    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23/O
                         net (fo=2, routed)           0.615     5.598    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27/O
                         net (fo=1, routed)           0.000     5.722    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11/O[1]
                         net (fo=2, routed)           0.743     7.301    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11_n_6
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.335     7.636 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2/O
                         net (fo=2, routed)           0.679     8.316    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2_n_0
    SLICE_X38Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.647 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6/O
                         net (fo=1, routed)           0.000     8.647    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.023 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.023    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.140 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.140    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.359 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.359    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2]0[15]
    SLICE_X38Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.109    12.843    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][15]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 2.967ns (46.363%)  route 3.433ns (53.637%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.652     2.946    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/Q
                         net (fo=16, routed)          1.395     4.859    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23/O
                         net (fo=2, routed)           0.615     5.598    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27/O
                         net (fo=1, routed)           0.000     5.722    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11/O[1]
                         net (fo=2, routed)           0.743     7.301    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11_n_6
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.335     7.636 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2/O
                         net (fo=2, routed)           0.679     8.316    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2_n_0
    SLICE_X38Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.647 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6/O
                         net (fo=1, routed)           0.000     8.647    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.023 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.023    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.346 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.346    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2]0[12]
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][12]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][12]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.959ns (46.296%)  route 3.433ns (53.704%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.652     2.946    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X34Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDCE (Prop_fdce_C_Q)         0.518     3.464 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]/Q
                         net (fo=16, routed)          1.395     4.859    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[2][2]
    SLICE_X37Y92         LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23/O
                         net (fo=2, routed)           0.615     5.598    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_23_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     5.722 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27/O
                         net (fo=1, routed)           0.000     5.722    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_27_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.235 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.235    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_11_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.558 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11/O[1]
                         net (fo=2, routed)           0.743     7.301    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_11_n_6
    SLICE_X38Y95         LUT3 (Prop_lut3_I2_O)        0.335     7.636 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2/O
                         net (fo=2, routed)           0.679     8.316    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_2_n_0
    SLICE_X38Y95         LUT4 (Prop_lut4_I0_O)        0.331     8.647 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6/O
                         net (fo=1, routed)           0.000     8.647    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[2][10]_i_6_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.023 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.023    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][10]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.338 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.338    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2]0[14]
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][14]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.506ns  (required time - arrival time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.787ns (43.684%)  route 3.593ns (56.316%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.695     2.989    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X30Y87         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.518     3.507 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]/Q
                         net (fo=16, routed)          1.450     4.957    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][2]
    SLICE_X33Y89         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22/O
                         net (fo=2, routed)           0.625     5.705    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_22_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.225 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.225    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_11_n_0
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.548 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11/O[1]
                         net (fo=2, routed)           0.739     7.288    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_11_n_6
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.335     7.623 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2/O
                         net (fo=2, routed)           0.779     8.402    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_2_n_0
    SLICE_X31Y90         LUT4 (Prop_lut4_I0_O)        0.327     8.729 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6/O
                         net (fo=1, routed)           0.000     8.729    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult[0][10]_i_6_n_0
    SLICE_X31Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.130 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.130    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]_i_1_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.369 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][14]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.369    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0]0[13]
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.524    12.703    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X31Y91         FDCE (Setup_fdce_C_D)        0.062    12.875    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  3.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.116     1.249    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.268     1.029    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.576     0.912    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.110     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.820     1.186    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X33Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.890    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.075     0.965    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.183     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y95         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.031    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218     1.354    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X29Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.057     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X28Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.155 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[9]_i_1__2/O
                         net (fo=1, routed)           0.000     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[9]_i_1__2_n_0
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.285     0.925    
    SLICE_X28Y93         FDRE (Hold_fdre_C_D)         0.092     1.017    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.354    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[50]/Q
                         net (fo=1, routed)           0.087     1.133    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[50]
    SLICE_X26Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.838     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.286     0.918    
    SLICE_X26Y85         FDRE (Hold_fdre_C_D)         0.120     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y94    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y94    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y95    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y96    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y95    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y96    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/o_data_reg[8]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.642ns (12.939%)  route 4.320ns (87.061%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.985     7.906    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X40Y97         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.480    12.659    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X40Y97         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][6]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.329    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][6]
  -------------------------------------------------------------------
                         required time                         12.329    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][12]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][12]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][13]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][13]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][14]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X39Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X39Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][15]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X39Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.328    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_add_st0_reg[1][15]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][2]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][3]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][4]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][4]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.361    12.372    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[3][5]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.642ns (13.333%)  route 4.173ns (86.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.650     2.944    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.335     3.797    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.124     3.921 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         3.838     7.759    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X38Y96         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         1.479    12.658    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X38Y96         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][11]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.319    12.414    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[2][11]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  4.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.249%)  route 0.274ns (56.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.141     1.375    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y88         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.249%)  route 0.274ns (56.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.141     1.375    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y88         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.249%)  route 0.274ns (56.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.141     1.375    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y88         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.249%)  route 0.274ns (56.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.141     1.375    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X32Y88         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.823     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X32Y88         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.092%)  route 0.562ns (72.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.429     1.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y92         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/p_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.092%)  route 0.562ns (72.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.429     1.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y92         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][6]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.092%)  route 0.562ns (72.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.429     1.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y92         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][7]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_coeff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.209ns (27.092%)  route 0.562ns (72.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.429     1.663    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y92         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.057%)  route 0.563ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.430     1.664    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y90         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.057%)  route 0.563ns (72.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.556     0.892    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y89         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.134     1.189    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aresetn
    SLICE_X33Y88         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/axi_awready_i_1/O
                         net (fo=240, routed)         0.430     1.664    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/SR[0]
    SLICE_X31Y90         FDCE                                         f  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=626, routed)         0.843     1.209    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/s00_axi_aclk
    SLICE_X31Y90         FDCE                                         r  design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][7]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/FirAxi_0/U0/FirAxi_v5_0_S00_AXI_inst/FiltroFirAxi_inst/r_mult_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.811    





