<stg><name>scheduler_hls</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:57 %stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done

]]></Node>
<StgValue><ssdm name="stream_done_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:58 %stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready

]]></Node>
<StgValue><ssdm name="stream_ready_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:59 %compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done

]]></Node>
<StgValue><ssdm name="compute_done_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:60 %compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready

]]></Node>
<StgValue><ssdm name="compute_ready_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:61 %dma_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dma_done

]]></Node>
<StgValue><ssdm name="dma_done_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:62 %wl_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wl_ready

]]></Node>
<StgValue><ssdm name="wl_ready_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:63 %axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last

]]></Node>
<StgValue><ssdm name="axis_in_last_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:64 %axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid

]]></Node>
<StgValue><ssdm name="axis_in_valid_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:65 %cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n

]]></Node>
<StgValue><ssdm name="cntrl_reset_n_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:66 %cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start

]]></Node>
<StgValue><ssdm name="cntrl_start_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:67 %specreset_ln74 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln74"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:68 %specreset_ln76 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln76"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:69 %specreset_ln80 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln80"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:70 %specreset_ln87 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln87"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:71 %specreset_ln89 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln89"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:72 %specreset_ln91 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln91"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:73 %specreset_ln93 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln93"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:74 %specreset_ln96 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln96"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:75 %specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln98"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:76 %specreset_ln100 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln100"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:77 %specreset_ln102 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln102"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:78 %specreset_ln104 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln104"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:79 %specreset_ln106 = specreset void @_ssdm_op_SpecReset, i32 %wo_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln106"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:80 %specreset_ln108 = specreset void @_ssdm_op_SpecReset, i1 %wo_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln108"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:81 %specreset_ln110 = specreset void @_ssdm_op_SpecReset, i1 %wo_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln110"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:82 %specreset_ln112 = specreset void @_ssdm_op_SpecReset, i32 %w1_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln112"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:83 %specreset_ln114 = specreset void @_ssdm_op_SpecReset, i1 %w1_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln114"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:84 %specreset_ln116 = specreset void @_ssdm_op_SpecReset, i1 %w1_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln116"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:85 %specreset_ln118 = specreset void @_ssdm_op_SpecReset, i32 %w2_tile, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln118"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:86 %specreset_ln120 = specreset void @_ssdm_op_SpecReset, i1 %w2_dma_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln120"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:87 %specreset_ln122 = specreset void @_ssdm_op_SpecReset, i1 %w2_comp_busy, i64 1, void @empty_0

]]></Node>
<StgValue><ssdm name="specreset_ln122"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:88 %write_ln161 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0

]]></Node>
<StgValue><ssdm name="write_ln161"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89 %write_ln162 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0

]]></Node>
<StgValue><ssdm name="write_ln162"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1">
<![CDATA[
entry:90 %ffn_started_load = load i1 %ffn_started

]]></Node>
<StgValue><ssdm name="ffn_started_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:91 %br_ln125 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.thread:0 %store_ln126 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:1 %store_ln127 = store i32 0, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:2 %store_ln128 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:3 %store_ln131 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:4 %store_ln132 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:5 %store_ln133 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:6 %store_ln134 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end.thread:7 %store_ln135 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end.thread:8 %store_ln136 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:9 %store_ln137 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:10 %store_ln138 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:11 %store_ln139 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:12 %store_ln140 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:13 %store_ln141 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:14 %store_ln142 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:15 %store_ln143 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:16 %store_ln144 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:17 %store_ln145 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.thread:18 %store_ln146 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:19 %store_ln147 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.thread:20 %store_ln148 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
if.end.thread:21 %br_ln169 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
if.end3:0 %layer_idx_load = load i32 %layer_idx

]]></Node>
<StgValue><ssdm name="layer_idx_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4">
<![CDATA[
if.end3:1 %st_load = load i4 %st

]]></Node>
<StgValue><ssdm name="st_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0">
<![CDATA[
if.end3:2 %switch_ln174 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb143, i4 1, void %sw.bb6, i4 2, void %sw.bb9, i4 3, void %sw.bb10, i4 4, void %sw.bb17, i4 5, void %sw.bb25, i4 6, void %sw.bb48, i4 7, void %sw.bb56, i4 8, void %sw.bb64, i4 9, void %sw.bb121, i4 10, void %sw.bb129, i4 11, void %sw.bb137

]]></Node>
<StgValue><ssdm name="switch_ln174"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb137:0 %add_ln400 = add i32 %layer_idx_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln400"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb137:1 %tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln400, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
sw.bb137:2 %icmp_ln400 = icmp_slt  i31 %tmp_1, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb137:3 %br_ln400 = br i1 %icmp_ln400, void %if.else141, void %if.then139

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.else141:0 %store_ln404 = store i4 12, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else141:1 %store_ln405 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
if.else141:2 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then139:0 %store_ln401 = store i32 %add_ln400, i32 %layer_idx

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then139:1 %store_ln402 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-5"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
if.then139:2 %br_ln403 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1">
<![CDATA[
sw.bb129:0 %ln1_started_load = load i1 %ln1_started

]]></Node>
<StgValue><ssdm name="ln1_started_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb129:1 %xor_ln389 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln389"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb129:2 %or_ln389 = or i1 %ln1_started_load, i1 %xor_ln389

]]></Node>
<StgValue><ssdm name="or_ln389"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb129:3 %br_ln389 = br i1 %or_ln389, void %if.then131, void %if.else132

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then131:0 %store_ln392 = store i1 1, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
if.then131:1 %br_ln393 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else132:0 %and_ln393 = and i1 %ln1_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else132:1 %br_ln393 = br i1 %and_ln393, void %cleanup, void %if.then134

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="1"/>
<literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then134:0 %store_ln394 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="1"/>
<literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then134:1 %store_ln395 = store i4 11, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-6"/>
<literal name="or_ln389" val="1"/>
<literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
if.then134:2 %br_ln396 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1">
<![CDATA[
sw.bb121:0 %resid1_started_load = load i1 %resid1_started

]]></Node>
<StgValue><ssdm name="resid1_started_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb121:1 %xor_ln378 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln378"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb121:2 %or_ln378 = or i1 %resid1_started_load, i1 %xor_ln378

]]></Node>
<StgValue><ssdm name="or_ln378"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb121:3 %br_ln378 = br i1 %or_ln378, void %if.then123, void %if.else124

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then123:0 %store_ln381 = store i1 1, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
if.then123:1 %br_ln382 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else124:0 %and_ln382 = and i1 %resid1_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln382"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else124:1 %br_ln382 = br i1 %and_ln382, void %cleanup, void %if.then126

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="1"/>
<literal name="and_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then126:0 %store_ln383 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="1"/>
<literal name="and_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then126:1 %store_ln384 = store i4 10, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-7"/>
<literal name="or_ln378" val="1"/>
<literal name="and_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
if.then126:2 %br_ln385 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2">
<![CDATA[
sw.bb64:0 %ffn_stage_load = load i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="ffn_stage_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
sw.bb64:1 %switch_ln310 = switch i2 %ffn_stage_load, void %sw.bb65, i2 2, void %sw.bb97, i2 1, void %sw.bb89

]]></Node>
<StgValue><ssdm name="switch_ln310"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb89:0 %xor_ln338 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln338"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb89:1 %or_ln338 = or i1 %ffn_started_load, i1 %xor_ln338

]]></Node>
<StgValue><ssdm name="or_ln338"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb89:2 %br_ln338 = br i1 %or_ln338, void %if.then91, void %if.else92

]]></Node>
<StgValue><ssdm name="br_ln338"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then91:0 %store_ln341 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln341"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
if.then91:1 %br_ln342 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else92:0 %and_ln342 = and i1 %ffn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln342"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else92:1 %br_ln342 = br i1 %and_ln342, void %if.end95, void %if.then94

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
<literal name="and_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then94:0 %store_ln343 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
<literal name="and_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then94:1 %store_ln344 = store i2 2, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
<literal name="and_ln342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
if.then94:2 %br_ln345 = br void %if.end95

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="1"/>
<literal name="or_ln338" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
if.end95:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
sw.bb97:0 %w2_tile_load = load i32 %w2_tile

]]></Node>
<StgValue><ssdm name="w2_tile_load"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb97:1 %tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w2_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb97:2 %icmp_ln348 = icmp_sgt  i30 %tmp_3, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb97:3 %br_ln348 = br i1 %icmp_ln348, void %if.end100, void %if.then99

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end100:0 %xor_ln355 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln355"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end100:1 %or_ln355 = or i1 %ffn_started_load, i1 %xor_ln355

]]></Node>
<StgValue><ssdm name="or_ln355"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end100:2 %br_ln355 = br i1 %or_ln355, void %if.then102, void %if.else103

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then102:0 %store_ln360 = store i1 1, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln360"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then102:1 %store_ln361 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
if.then102:2 %br_ln362 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else103:0 %br_ln362 = br i1 %ffn_started_load, void %if.end117, void %land.lhs.true104

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true104:0 %w2_dma_busy_load = load i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="w2_dma_busy_load"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true104:1 %and_ln362 = and i1 %w2_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln362"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true104:2 %br_ln362 = br i1 %and_ln362, void %land.lhs.true108, void %if.then106

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true108:0 %w2_comp_busy_load = load i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="w2_comp_busy_load"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true108:1 %and_ln365 = and i1 %w2_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln365"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true108:2 %br_ln365 = br i1 %and_ln365, void %land.lhs.true112, void %if.then110

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true112:0 %xor_ln369 = xor i1 %compute_done_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln369"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true112:1 %or_ln369 = or i1 %w2_comp_busy_load, i1 %xor_ln369

]]></Node>
<StgValue><ssdm name="or_ln369"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true112:2 %or_ln369_1 = or i1 %or_ln369, i1 %w2_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln369_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true112:3 %br_ln369 = br i1 %or_ln369_1, void %if.then115, void %if.end117

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
<literal name="or_ln369_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then115:0 %store_ln370 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
<literal name="or_ln369_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then115:1 %add_ln371 = add i32 %w2_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
<literal name="or_ln369_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then115:2 %store_ln371 = store i32 %add_ln371, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
<literal name="or_ln369_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
if.then115:3 %br_ln372 = br void %if.end117

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="0"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
if.end117:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then110:0 %store_ln368 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="0"/>
<literal name="and_ln365" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
if.then110:1 %br_ln369 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then106:0 %store_ln363 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then106:1 %store_ln364 = store i1 1, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln348" val="0"/>
<literal name="or_ln355" val="1"/>
<literal name="and_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
if.then106:2 %br_ln365 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln365"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then99:0 %store_ln349 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then99:1 %store_ln350 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then99:2 %store_ln351 = store i4 9, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="-2"/>
<literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
if.then99:3 %br_ln352 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
sw.bb65:0 %w1_tile_load = load i32 %w1_tile

]]></Node>
<StgValue><ssdm name="w1_tile_load"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb65:1 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w1_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb65:2 %icmp_ln312 = icmp_sgt  i30 %tmp_2, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb65:3 %br_ln312 = br i1 %icmp_ln312, void %if.end68, void %if.then67

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end68:0 %xor_ln318 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end68:1 %or_ln318 = or i1 %ffn_started_load, i1 %xor_ln318

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end68:2 %br_ln318 = br i1 %or_ln318, void %if.then70, void %if.else71

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then70:0 %store_ln323 = store i1 1, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln323"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then70:1 %store_ln324 = store i1 1, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.then70:2 %br_ln325 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else71:0 %br_ln325 = br i1 %ffn_started_load, void %if.end85, void %land.lhs.true72

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true72:0 %w1_dma_busy_load = load i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="w1_dma_busy_load"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true72:1 %and_ln325 = and i1 %w1_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln325"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true72:2 %br_ln325 = br i1 %and_ln325, void %land.lhs.true76, void %if.then74

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true76:0 %w1_comp_busy_load = load i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="w1_comp_busy_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true76:1 %and_ln328 = and i1 %w1_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln328"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true76:2 %br_ln328 = br i1 %and_ln328, void %land.lhs.true80, void %if.then78

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true80:0 %xor_ln332 = xor i1 %compute_done_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln332"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true80:1 %or_ln332 = or i1 %w1_comp_busy_load, i1 %xor_ln332

]]></Node>
<StgValue><ssdm name="or_ln332"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true80:2 %or_ln332_1 = or i1 %or_ln332, i1 %w1_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln332_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true80:3 %br_ln332 = br i1 %or_ln332_1, void %if.then83, void %if.end85

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
<literal name="or_ln332_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then83:0 %store_ln333 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
<literal name="or_ln332_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then83:1 %add_ln334 = add i32 %w1_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln334"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
<literal name="or_ln332_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then83:2 %store_ln334 = store i32 %add_ln334, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
<literal name="or_ln332_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
if.then83:3 %br_ln335 = br void %if.end85

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="0"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
if.end85:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then78:0 %store_ln331 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="0"/>
<literal name="and_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
if.then78:1 %br_ln332 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then74:0 %store_ln326 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then74:1 %store_ln327 = store i1 1, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln327"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="ffn_started_load" val="1"/>
<literal name="icmp_ln312" val="0"/>
<literal name="or_ln318" val="1"/>
<literal name="and_ln325" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
if.then74:2 %br_ln328 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then67:0 %store_ln313 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then67:1 %store_ln314 = store i2 1, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-8"/>
<literal name="ffn_stage_load" val="!2"/>
<literal name="ffn_stage_load" val="!1"/>
<literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
if.then67:2 %br_ln315 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln315"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1">
<![CDATA[
sw.bb56:0 %ln0_started_load = load i1 %ln0_started

]]></Node>
<StgValue><ssdm name="ln0_started_load"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb56:1 %xor_ln298 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln298"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb56:2 %or_ln298 = or i1 %ln0_started_load, i1 %xor_ln298

]]></Node>
<StgValue><ssdm name="or_ln298"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb56:3 %br_ln298 = br i1 %or_ln298, void %if.then58, void %if.else59

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then58:0 %store_ln301 = store i1 1, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
if.then58:1 %br_ln302 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else59:0 %and_ln302 = and i1 %ln0_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else59:1 %br_ln302 = br i1 %and_ln302, void %cleanup, void %if.then61

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="1"/>
<literal name="and_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then61:0 %store_ln303 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="1"/>
<literal name="and_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then61:1 %store_ln304 = store i4 8, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="7"/>
<literal name="or_ln298" val="1"/>
<literal name="and_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
if.then61:2 %br_ln305 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1">
<![CDATA[
sw.bb48:0 %resid0_started_load = load i1 %resid0_started

]]></Node>
<StgValue><ssdm name="resid0_started_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb48:1 %xor_ln287 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln287"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb48:2 %or_ln287 = or i1 %resid0_started_load, i1 %xor_ln287

]]></Node>
<StgValue><ssdm name="or_ln287"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb48:3 %br_ln287 = br i1 %or_ln287, void %if.then50, void %if.else51

]]></Node>
<StgValue><ssdm name="br_ln287"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then50:0 %store_ln290 = store i1 1, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
if.then50:1 %br_ln291 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else51:0 %and_ln291 = and i1 %resid0_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln291"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else51:1 %br_ln291 = br i1 %and_ln291, void %cleanup, void %if.then53

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="1"/>
<literal name="and_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then53:0 %store_ln292 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="1"/>
<literal name="and_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then53:1 %store_ln293 = store i4 7, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="6"/>
<literal name="or_ln287" val="1"/>
<literal name="and_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
if.then53:2 %br_ln294 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
sw.bb25:0 %wo_tile_load = load i32 %wo_tile

]]></Node>
<StgValue><ssdm name="wo_tile_load"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb25:1 %tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wo_tile_load, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb25:2 %icmp_ln259 = icmp_sgt  i30 %tmp, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb25:3 %br_ln259 = br i1 %icmp_ln259, void %if.end28, void %if.then27

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1">
<![CDATA[
if.end28:0 %outproj_started_load = load i1 %outproj_started

]]></Node>
<StgValue><ssdm name="outproj_started_load"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end28:1 %xor_ln265 = xor i1 %wl_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln265"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end28:2 %or_ln265 = or i1 %outproj_started_load, i1 %xor_ln265

]]></Node>
<StgValue><ssdm name="or_ln265"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end28:3 %br_ln265 = br i1 %or_ln265, void %if.then30, void %if.else31

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then30:0 %store_ln270 = store i1 1, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then30:1 %store_ln271 = store i1 1, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
if.then30:2 %br_ln272 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else31:0 %br_ln272 = br i1 %outproj_started_load, void %if.end44, void %land.lhs.true32

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true32:0 %wo_dma_busy_load = load i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="wo_dma_busy_load"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true32:1 %and_ln272 = and i1 %wo_dma_busy_load, i1 %dma_done_read

]]></Node>
<StgValue><ssdm name="and_ln272"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true32:2 %br_ln272 = br i1 %and_ln272, void %land.lhs.true36, void %if.then34

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1">
<![CDATA[
land.lhs.true36:0 %wo_comp_busy_load = load i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="wo_comp_busy_load"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true36:1 %and_ln275 = and i1 %wo_comp_busy_load, i1 %compute_ready_read

]]></Node>
<StgValue><ssdm name="and_ln275"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true36:2 %br_ln275 = br i1 %and_ln275, void %land.lhs.true40, void %if.then38

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40:0 %xor_ln279 = xor i1 %compute_done_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln279"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40:1 %or_ln279 = or i1 %wo_comp_busy_load, i1 %xor_ln279

]]></Node>
<StgValue><ssdm name="or_ln279"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40:2 %or_ln279_1 = or i1 %or_ln279, i1 %wo_dma_busy_load

]]></Node>
<StgValue><ssdm name="or_ln279_1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true40:3 %br_ln279 = br i1 %or_ln279_1, void %if.then43, void %if.end44

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
<literal name="or_ln279_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then43:0 %store_ln281 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
<literal name="or_ln279_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then43:1 %add_ln282 = add i32 %wo_tile_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln282"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
<literal name="or_ln279_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then43:2 %store_ln282 = store i32 %add_ln282, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
<literal name="or_ln279_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
if.then43:3 %br_ln283 = br void %if.end44

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="0"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
if.end44:0 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then38:0 %store_ln278 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="0"/>
<literal name="and_ln275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
if.then38:1 %br_ln279 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then34:0 %store_ln273 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then34:1 %store_ln274 = store i1 1, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="0"/>
<literal name="or_ln265" val="1"/>
<literal name="outproj_started_load" val="1"/>
<literal name="and_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
if.then34:2 %br_ln275 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then27:0 %store_ln260 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln260"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then27:1 %store_ln261 = store i4 6, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="5"/>
<literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
if.then27:2 %br_ln262 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1">
<![CDATA[
sw.bb17:0 %concat_started_load = load i1 %concat_started

]]></Node>
<StgValue><ssdm name="concat_started_load"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb17:1 %xor_ln248 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln248"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb17:2 %or_ln248 = or i1 %concat_started_load, i1 %xor_ln248

]]></Node>
<StgValue><ssdm name="or_ln248"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb17:3 %br_ln248 = br i1 %or_ln248, void %if.then19, void %if.else20

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then19:0 %store_ln251 = store i1 1, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
if.then19:1 %br_ln252 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else20:0 %and_ln252 = and i1 %concat_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln252"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else20:1 %br_ln252 = br i1 %and_ln252, void %cleanup, void %if.then22

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then22:0 %store_ln253 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then22:1 %store_ln254 = store i4 5, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="4"/>
<literal name="or_ln248" val="1"/>
<literal name="and_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
if.then22:2 %br_ln255 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln255"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1">
<![CDATA[
sw.bb10:0 %attn_started_load = load i1 %attn_started

]]></Node>
<StgValue><ssdm name="attn_started_load"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb10:1 %xor_ln237 = xor i1 %compute_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln237"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb10:2 %or_ln237 = or i1 %attn_started_load, i1 %xor_ln237

]]></Node>
<StgValue><ssdm name="or_ln237"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb10:3 %br_ln237 = br i1 %or_ln237, void %if.then12, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then12:0 %store_ln240 = store i1 1, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
if.then12:1 %br_ln241 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else:0 %and_ln241 = and i1 %attn_started_load, i1 %compute_done_read

]]></Node>
<StgValue><ssdm name="and_ln241"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln241 = br i1 %and_ln241, void %cleanup, void %if.then14

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="1"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then14:0 %store_ln242 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="1"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then14:1 %store_ln243 = store i4 4, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="3"/>
<literal name="or_ln237" val="1"/>
<literal name="and_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
if.then14:2 %br_ln244 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:0 %store_ln211 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:1 %store_ln214 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:2 %store_ln215 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:3 %store_ln216 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:4 %store_ln217 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
sw.bb9:5 %store_ln218 = store i2 0, i2 %ffn_stage

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
sw.bb9:6 %store_ln219 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:7 %store_ln220 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:8 %store_ln221 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln221"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9:9 %store_ln222 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:10 %store_ln223 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:11 %store_ln224 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9:12 %store_ln225 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:13 %store_ln226 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln226"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:14 %store_ln227 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb9:15 %store_ln228 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:16 %store_ln229 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb9:17 %store_ln230 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
sw.bb9:18 %store_ln231 = store i4 3, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
sw.bb9:19 %br_ln233 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb6:0 %and_ln204 = and i1 %axis_in_valid_read, i1 %axis_in_last_read

]]></Node>
<StgValue><ssdm name="and_ln204"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb6:1 %br_ln204 = br i1 %and_ln204, void %cleanup, void %if.then7

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
<literal name="and_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then7:0 %store_ln205 = store i4 2, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="1"/>
<literal name="and_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
if.then7:1 %br_ln206 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1">
<![CDATA[
sw.bb143:0 %stream_started_load = load i1 %stream_started

]]></Node>
<StgValue><ssdm name="stream_started_load"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb143:1 %xor_ln410 = xor i1 %stream_ready_read, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb143:2 %or_ln410 = or i1 %stream_started_load, i1 %xor_ln410

]]></Node>
<StgValue><ssdm name="or_ln410"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb143:3 %br_ln410 = br i1 %or_ln410, void %if.then145, void %if.else146

]]></Node>
<StgValue><ssdm name="br_ln410"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then145:0 %store_ln412 = store i1 1, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
if.then145:1 %br_ln413 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else146:0 %and_ln413 = and i1 %stream_started_load, i1 %stream_done_read

]]></Node>
<StgValue><ssdm name="and_ln413"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else146:1 %br_ln413 = br i1 %and_ln413, void %cleanup, void %if.then148

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="1"/>
<literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then148:0 %store_ln414 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="1"/>
<literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then148:1 %store_ln416 = store i4 0, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-4"/>
<literal name="or_ln410" val="1"/>
<literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
if.then148:2 %br_ln417 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:0 %br_ln176 = br i1 %cntrl_start_read, void %cleanup, void %if.then4

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then4:0 %store_ln177 = store i4 1, i4 %st

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:1 %store_ln178 = store i1 0, i1 %attn_started

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:2 %store_ln181 = store i1 0, i1 %concat_started

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:3 %store_ln182 = store i1 0, i1 %outproj_started

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:4 %store_ln183 = store i1 0, i1 %resid0_started

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:5 %store_ln184 = store i1 0, i1 %ln0_started

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then4:6 %store_ln185 = store i1 0, i1 %ffn_started

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:7 %store_ln186 = store i1 0, i1 %resid1_started

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:8 %store_ln187 = store i1 0, i1 %ln1_started

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:9 %store_ln188 = store i1 0, i1 %stream_started

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4:10 %store_ln189 = store i32 0, i32 %wo_tile

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:11 %store_ln190 = store i1 0, i1 %wo_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:12 %store_ln191 = store i1 0, i1 %wo_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4:13 %store_ln192 = store i32 0, i32 %w1_tile

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:14 %store_ln193 = store i1 0, i1 %w1_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:15 %store_ln194 = store i1 0, i1 %w1_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then4:16 %store_ln195 = store i32 0, i32 %w2_tile

]]></Node>
<StgValue><ssdm name="store_ln195"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:17 %store_ln196 = store i1 0, i1 %w2_dma_busy

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then4:18 %store_ln197 = store i1 0, i1 %w2_comp_busy

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-1"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-2"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="-3"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp><and_exp><literal name="cntrl_reset_n_read" val="1"/>
<literal name="st_load" val="0"/>
<literal name="cntrl_start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
if.then4:19 %br_ln198 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:0 %axis_in_ready_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102

]]></Node>
<StgValue><ssdm name="axis_in_ready_new_0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:1 %wl_start_new_3 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 1, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 1, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 1, void %if.then102

]]></Node>
<StgValue><ssdm name="wl_start_new_3"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0">
<![CDATA[
cleanup:2 %wl_addr_sel_new_3 = phi i4 0, void %if.then4, i4 0, void %sw.bb, i4 0, void %if.then139, i4 0, void %if.else141, i4 0, void %if.then134, i4 0, void %if.else132, i4 0, void %if.then131, i4 0, void %if.then126, i4 0, void %if.else124, i4 0, void %if.then123, i4 0, void %if.then67, i4 0, void %if.then99, i4 0, void %if.then61, i4 0, void %if.else59, i4 0, void %if.then58, i4 0, void %if.then53, i4 0, void %if.else51, i4 0, void %if.then50, i4 0, void %if.then27, i4 0, void %if.then22, i4 0, void %if.else20, i4 0, void %if.then19, i4 0, void %if.then14, i4 0, void %if.else, i4 0, void %if.then12, i4 0, void %sw.bb9, i4 0, void %if.then7, i4 0, void %sw.bb6, i4 0, void %if.then148, i4 0, void %if.else146, i4 0, void %if.then145, i4 0, void %if.end.thread, i4 0, void %if.then34, i4 0, void %if.end44, i4 0, void %if.then38, i4 8, void %if.then30, i4 0, void %if.then74, i4 0, void %if.end85, i4 0, void %if.then78, i4 9, void %if.then70, i4 0, void %if.end95, i4 0, void %if.then91, i4 0, void %if.then106, i4 0, void %if.end117, i4 0, void %if.then110, i4 10, void %if.then102

]]></Node>
<StgValue><ssdm name="wl_addr_sel_new_3"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0">
<![CDATA[
cleanup:3 %wl_tile_new_3 = phi i32 0, void %if.then4, i32 0, void %sw.bb, i32 0, void %if.then139, i32 0, void %if.else141, i32 0, void %if.then134, i32 0, void %if.else132, i32 0, void %if.then131, i32 0, void %if.then126, i32 0, void %if.else124, i32 0, void %if.then123, i32 0, void %if.then67, i32 0, void %if.then99, i32 0, void %if.then61, i32 0, void %if.else59, i32 0, void %if.then58, i32 0, void %if.then53, i32 0, void %if.else51, i32 0, void %if.then50, i32 0, void %if.then27, i32 0, void %if.then22, i32 0, void %if.else20, i32 0, void %if.then19, i32 0, void %if.then14, i32 0, void %if.else, i32 0, void %if.then12, i32 0, void %sw.bb9, i32 0, void %if.then7, i32 0, void %sw.bb6, i32 0, void %if.then148, i32 0, void %if.else146, i32 0, void %if.then145, i32 0, void %if.end.thread, i32 0, void %if.then34, i32 0, void %if.end44, i32 0, void %if.then38, i32 %wo_tile_load, void %if.then30, i32 0, void %if.then74, i32 0, void %if.end85, i32 0, void %if.then78, i32 %w1_tile_load, void %if.then70, i32 0, void %if.end95, i32 0, void %if.then91, i32 0, void %if.then106, i32 0, void %if.end117, i32 0, void %if.then110, i32 %w2_tile_load, void %if.then102

]]></Node>
<StgValue><ssdm name="wl_tile_new_3"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:4 %compute_start_new_10 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 1, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 1, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 1, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 1, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 1, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 1, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 1, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 1, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 1, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 1, void %if.then110, i1 0, void %if.then102

]]></Node>
<StgValue><ssdm name="compute_start_new_10"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0" op_64_bw="5" op_65_bw="0" op_66_bw="5" op_67_bw="0" op_68_bw="5" op_69_bw="0" op_70_bw="5" op_71_bw="0" op_72_bw="5" op_73_bw="0" op_74_bw="5" op_75_bw="0" op_76_bw="5" op_77_bw="0" op_78_bw="5" op_79_bw="0" op_80_bw="5" op_81_bw="0" op_82_bw="5" op_83_bw="0" op_84_bw="5" op_85_bw="0" op_86_bw="5" op_87_bw="0" op_88_bw="5" op_89_bw="0" op_90_bw="5" op_91_bw="0">
<![CDATA[
cleanup:5 %compute_op_new_10 = phi i5 0, void %if.then4, i5 0, void %sw.bb, i5 0, void %if.then139, i5 0, void %if.else141, i5 0, void %if.then134, i5 0, void %if.else132, i5 17, void %if.then131, i5 0, void %if.then126, i5 0, void %if.else124, i5 16, void %if.then123, i5 0, void %if.then67, i5 0, void %if.then99, i5 0, void %if.then61, i5 0, void %if.else59, i5 12, void %if.then58, i5 0, void %if.then53, i5 0, void %if.else51, i5 11, void %if.then50, i5 0, void %if.then27, i5 0, void %if.then22, i5 0, void %if.else20, i5 9, void %if.then19, i5 0, void %if.then14, i5 0, void %if.else, i5 4, void %if.then12, i5 0, void %sw.bb9, i5 0, void %if.then7, i5 0, void %sw.bb6, i5 0, void %if.then148, i5 0, void %if.else146, i5 0, void %if.then145, i5 0, void %if.end.thread, i5 0, void %if.then34, i5 0, void %if.end44, i5 10, void %if.then38, i5 0, void %if.then30, i5 0, void %if.then74, i5 0, void %if.end85, i5 13, void %if.then78, i5 0, void %if.then70, i5 0, void %if.end95, i5 14, void %if.then91, i5 0, void %if.then106, i5 0, void %if.end117, i5 15, void %if.then110, i5 0, void %if.then102

]]></Node>
<StgValue><ssdm name="compute_op_new_10"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:6 %stream_start_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 1, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102

]]></Node>
<StgValue><ssdm name="stream_start_new_0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:7 %done_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 1, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102

]]></Node>
<StgValue><ssdm name="done_new_0"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0" op_32_bw="4" op_33_bw="0" op_34_bw="4" op_35_bw="0" op_36_bw="4" op_37_bw="0" op_38_bw="4" op_39_bw="0" op_40_bw="4" op_41_bw="0" op_42_bw="4" op_43_bw="0" op_44_bw="4" op_45_bw="0" op_46_bw="4" op_47_bw="0" op_48_bw="4" op_49_bw="0" op_50_bw="4" op_51_bw="0" op_52_bw="4" op_53_bw="0" op_54_bw="4" op_55_bw="0" op_56_bw="4" op_57_bw="0" op_58_bw="4" op_59_bw="0" op_60_bw="4" op_61_bw="0" op_62_bw="4" op_63_bw="0" op_64_bw="4" op_65_bw="0" op_66_bw="4" op_67_bw="0" op_68_bw="4" op_69_bw="0" op_70_bw="4" op_71_bw="0" op_72_bw="4" op_73_bw="0" op_74_bw="4" op_75_bw="0" op_76_bw="4" op_77_bw="0" op_78_bw="4" op_79_bw="0" op_80_bw="4" op_81_bw="0" op_82_bw="4" op_83_bw="0" op_84_bw="4" op_85_bw="0" op_86_bw="4" op_87_bw="0" op_88_bw="4" op_89_bw="0" op_90_bw="4" op_91_bw="0">
<![CDATA[
cleanup:8 %storemerge67 = phi i4 1, void %if.then4, i4 0, void %sw.bb, i4 2, void %if.then139, i4 12, void %if.else141, i4 11, void %if.then134, i4 10, void %if.else132, i4 10, void %if.then131, i4 10, void %if.then126, i4 9, void %if.else124, i4 9, void %if.then123, i4 8, void %if.then67, i4 9, void %if.then99, i4 8, void %if.then61, i4 7, void %if.else59, i4 7, void %if.then58, i4 7, void %if.then53, i4 6, void %if.else51, i4 6, void %if.then50, i4 6, void %if.then27, i4 5, void %if.then22, i4 4, void %if.else20, i4 4, void %if.then19, i4 4, void %if.then14, i4 3, void %if.else, i4 3, void %if.then12, i4 3, void %sw.bb9, i4 2, void %if.then7, i4 1, void %sw.bb6, i4 0, void %if.then148, i4 12, void %if.else146, i4 12, void %if.then145, i4 0, void %if.end.thread, i4 5, void %if.then34, i4 5, void %if.end44, i4 5, void %if.then38, i4 5, void %if.then30, i4 8, void %if.then74, i4 8, void %if.end85, i4 8, void %if.then78, i4 8, void %if.then70, i4 8, void %if.end95, i4 8, void %if.then91, i4 8, void %if.then106, i4 8, void %if.end117, i4 8, void %if.then110, i4 8, void %if.then102

]]></Node>
<StgValue><ssdm name="storemerge67"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0">
<![CDATA[
cleanup:9 %empty = phi i32 %layer_idx_load, void %if.then4, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then139, i32 %layer_idx_load, void %if.else141, i32 %layer_idx_load, void %if.then134, i32 %layer_idx_load, void %if.else132, i32 %layer_idx_load, void %if.then131, i32 %layer_idx_load, void %if.then126, i32 %layer_idx_load, void %if.else124, i32 %layer_idx_load, void %if.then123, i32 %layer_idx_load, void %if.then67, i32 %layer_idx_load, void %if.then99, i32 %layer_idx_load, void %if.then61, i32 %layer_idx_load, void %if.else59, i32 %layer_idx_load, void %if.then58, i32 %layer_idx_load, void %if.then53, i32 %layer_idx_load, void %if.else51, i32 %layer_idx_load, void %if.then50, i32 %layer_idx_load, void %if.then27, i32 %layer_idx_load, void %if.then22, i32 %layer_idx_load, void %if.else20, i32 %layer_idx_load, void %if.then19, i32 %layer_idx_load, void %if.then14, i32 %layer_idx_load, void %if.else, i32 %layer_idx_load, void %if.then12, i32 %layer_idx_load, void %sw.bb9, i32 %layer_idx_load, void %if.then7, i32 %layer_idx_load, void %sw.bb6, i32 %layer_idx_load, void %if.then148, i32 %layer_idx_load, void %if.else146, i32 %layer_idx_load, void %if.then145, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.then34, i32 %layer_idx_load, void %if.end44, i32 %layer_idx_load, void %if.then38, i32 %layer_idx_load, void %if.then30, i32 %layer_idx_load, void %if.then74, i32 %layer_idx_load, void %if.end85, i32 %layer_idx_load, void %if.then78, i32 %layer_idx_load, void %if.then70, i32 %layer_idx_load, void %if.end95, i32 %layer_idx_load, void %if.then91, i32 %layer_idx_load, void %if.then106, i32 %layer_idx_load, void %if.end117, i32 %layer_idx_load, void %if.then110, i32 %layer_idx_load, void %if.then102

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:10 %phi_ln165 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 1, void %if.then139, i1 1, void %if.else141, i1 1, void %if.then134, i1 1, void %if.else132, i1 1, void %if.then131, i1 1, void %if.then126, i1 1, void %if.else124, i1 1, void %if.then123, i1 1, void %if.then67, i1 1, void %if.then99, i1 1, void %if.then61, i1 1, void %if.else59, i1 1, void %if.then58, i1 1, void %if.then53, i1 1, void %if.else51, i1 1, void %if.then50, i1 1, void %if.then27, i1 1, void %if.then22, i1 1, void %if.else20, i1 1, void %if.then19, i1 1, void %if.then14, i1 1, void %if.else, i1 1, void %if.then12, i1 1, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 1, void %if.then148, i1 1, void %if.else146, i1 1, void %if.then145, i1 0, void %if.end.thread, i1 1, void %if.then34, i1 1, void %if.end44, i1 1, void %if.then38, i1 1, void %if.then30, i1 1, void %if.then74, i1 1, void %if.end85, i1 1, void %if.then78, i1 1, void %if.then70, i1 1, void %if.end95, i1 1, void %if.then91, i1 1, void %if.then106, i1 1, void %if.end117, i1 1, void %if.then110, i1 1, void %if.then102

]]></Node>
<StgValue><ssdm name="phi_ln165"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0" op_36_bw="1" op_37_bw="0" op_38_bw="1" op_39_bw="0" op_40_bw="1" op_41_bw="0" op_42_bw="1" op_43_bw="0" op_44_bw="1" op_45_bw="0" op_46_bw="1" op_47_bw="0" op_48_bw="1" op_49_bw="0" op_50_bw="1" op_51_bw="0" op_52_bw="1" op_53_bw="0" op_54_bw="1" op_55_bw="0" op_56_bw="1" op_57_bw="0" op_58_bw="1" op_59_bw="0" op_60_bw="1" op_61_bw="0" op_62_bw="1" op_63_bw="0" op_64_bw="1" op_65_bw="0" op_66_bw="1" op_67_bw="0" op_68_bw="1" op_69_bw="0" op_70_bw="1" op_71_bw="0" op_72_bw="1" op_73_bw="0" op_74_bw="1" op_75_bw="0" op_76_bw="1" op_77_bw="0" op_78_bw="1" op_79_bw="0" op_80_bw="1" op_81_bw="0" op_82_bw="1" op_83_bw="0" op_84_bw="1" op_85_bw="0" op_86_bw="1" op_87_bw="0" op_88_bw="1" op_89_bw="0" op_90_bw="1" op_91_bw="0">
<![CDATA[
cleanup:11 %empty_6 = phi i1 1, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then139, i1 0, void %if.else141, i1 0, void %if.then134, i1 0, void %if.else132, i1 0, void %if.then131, i1 0, void %if.then126, i1 0, void %if.else124, i1 0, void %if.then123, i1 0, void %if.then67, i1 0, void %if.then99, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then148, i1 0, void %if.else146, i1 0, void %if.then145, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.then74, i1 0, void %if.end85, i1 0, void %if.then78, i1 0, void %if.then70, i1 0, void %if.end95, i1 0, void %if.then91, i1 0, void %if.then106, i1 0, void %if.end117, i1 0, void %if.then110, i1 0, void %if.then102

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="4">
<![CDATA[
cleanup:12 %zext_ln152 = zext i4 %storemerge67

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
cleanup:13 %zext_ln152_1 = zext i5 %compute_op_new_10

]]></Node>
<StgValue><ssdm name="zext_ln152_1"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:14 %select_ln152 = select i1 %wl_start_new_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="4">
<![CDATA[
cleanup:15 %zext_ln152_2 = zext i4 %wl_addr_sel_new_3

]]></Node>
<StgValue><ssdm name="zext_ln152_2"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:16 %write_ln152 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:17 %write_ln156 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:18 %write_ln165 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln165

]]></Node>
<StgValue><ssdm name="write_ln165"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:19 %write_ln167 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:20 %write_ln152 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln152

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:21 %write_ln164 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0

]]></Node>
<StgValue><ssdm name="write_ln164"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:22 %write_ln163 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0

]]></Node>
<StgValue><ssdm name="write_ln163"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:23 %write_ln160 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln152_1

]]></Node>
<StgValue><ssdm name="write_ln160"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:24 %write_ln159 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_10

]]></Node>
<StgValue><ssdm name="write_ln159"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:25 %write_ln158 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 %wl_tile_new_3

]]></Node>
<StgValue><ssdm name="write_ln158"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:26 %write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %select_ln152

]]></Node>
<StgValue><ssdm name="write_ln157"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup:27 %write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 %zext_ln152_2

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:28 %write_ln154 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 %wl_start_new_3

]]></Node>
<StgValue><ssdm name="write_ln154"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
cleanup:29 %write_ln153 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0

]]></Node>
<StgValue><ssdm name="write_ln153"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0">
<![CDATA[
cleanup:30 %ret_ln422 = ret

]]></Node>
<StgValue><ssdm name="ret_ln422"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
