
*** Running vivado
    with args -log zed_block_mmult_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zed_block_mmult_1_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_block_mmult_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 454.121 ; gain = 204.520
Command: synth_design -top zed_block_mmult_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 498.523 ; gain = 44.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zed_block_mmult_1_0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_block_mmult_1_0/synth/zed_block_mmult_1_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000100 
	Parameter ap_ST_fsm_state13 bound to: 6'b001000 
	Parameter ap_ST_fsm_state14 bound to: 6'b010000 
	Parameter ap_ST_fsm_state15 bound to: 6'b100000 
	Parameter C_M_AXI_A_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_A_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_A_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_A_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_B_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_B_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_B_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_C_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_B_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_C_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:355]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_throttl' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_throttl' (1#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_write' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_fifo' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_fifo' (2#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_reg_slice' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_reg_slice' (3#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized0' (3#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_buffer' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_buffer' (4#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized1' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized1' (4#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized2' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_fifo__parameterized2' (4#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_write' (5#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_read' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_buffer__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_buffer__parameterized0' (5#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_A_m_axi_reg_slice__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_reg_slice__parameterized0' (5#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi_read' (6#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_A_m_axi' (7#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_throttl' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_throttl' (8#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_write' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_fifo' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_fifo' (9#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_reg_slice' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_reg_slice' (10#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized0' (10#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_buffer' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_buffer' (11#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized1' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized1' (11#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized2' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_fifo__parameterized2' (11#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_write' (12#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_read' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_buffer__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_buffer__parameterized0' (12#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_B_m_axi_reg_slice__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_reg_slice__parameterized0' (12#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi_read' (13#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_B_m_axi' (14#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_throttl' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:709]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_throttl' (15#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:709]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_write' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:1702]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_fifo' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_fifo' (16#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_reg_slice' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:315]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_reg_slice' (17#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:315]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized0' (17#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_buffer' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_buffer' (18#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized1' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized1' (18#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized2' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_fifo__parameterized2' (18#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:419]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_write' (19#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:1702]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_read' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:905]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_buffer__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:528]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_buffer__parameterized0' (19#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:528]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_C_m_axi_reg_slice__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:315]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_reg_slice__parameterized0' (19#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:315]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi_read' (20#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:905]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_C_m_axi' (21#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_b_0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_b_0.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_b_0_ram' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_b_0.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_b_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_b_0_ram' (22#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_b_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_b_0' (23#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_b_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'a0_matxvec' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:10]
	Parameter ap_ST_fsm_state1 bound to: 28'b0000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 28'b0000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 28'b0000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 28'b0000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 28'b0000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 28'b0000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 28'b0000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 28'b0000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 28'b0000000000000000000100000000 
	Parameter ap_ST_fsm_state12 bound to: 28'b0000000000000000001000000000 
	Parameter ap_ST_fsm_state13 bound to: 28'b0000000000000000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 28'b0000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 28'b0000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 28'b0000000000000010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 28'b0000000000000100000000000000 
	Parameter ap_ST_fsm_state18 bound to: 28'b0000000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 28'b0000000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 28'b0000000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 28'b0000000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 28'b0000000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 28'b0000000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 28'b0000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 28'b0000010000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 28'b0000100000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 28'b0001000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 28'b0010000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 28'b0100000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 28'b1000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:508]
INFO: [Synth 8-6157] synthesizing module 'a0_matxvec_a' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec_a.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'a0_matxvec_a_ram' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec_a.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec_a.v:22]
INFO: [Synth 8-6155] done synthesizing module 'a0_matxvec_a_ram' (24#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec_a.v:9]
INFO: [Synth 8-6155] done synthesizing module 'a0_matxvec_a' (25#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec_a.v:43]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_fadd_bkb' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_block_mmult_ap_fadd_3_full_dsp_32' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_block_mmult_ap_fadd_3_full_dsp_32' (43#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_fadd_bkb' (44#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_fmul_cud' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'a0_block_mmult_ap_fmul_2_max_dsp_32' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_7' declared at 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/c63e/hdl/floating_point_v7_1_vh_rfs.vhd:91615' bound to instance 'U0' of component 'floating_point_v7_1_7' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'a0_block_mmult_ap_fmul_2_max_dsp_32' (52#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/ip/a0_block_mmult_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_fmul_cud' (53#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'a0_block_mmult_mux_6dEe' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_mux_6dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult_mux_6dEe' (54#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_mux_6dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'a0_matxvec' (55#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:2680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:2712]
INFO: [Synth 8-6155] done synthesizing module 'a0_block_mmult' (56#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:12]
INFO: [Synth 8-6155] done synthesizing module 'zed_block_mmult_1_0' (57#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_block_mmult_1_0/synth/zed_block_mmult_1_0.v:60]
WARNING: [Synth 8-3331] design a0_block_mmult_mux_6dEe has unconnected port din64[6]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized58 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 677.305 ; gain = 223.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 677.305 ; gain = 223.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 677.305 ; gain = 223.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3520 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_block_mmult_1_0/constraints/a0_block_mmult_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_block_mmult_1_0/constraints/a0_block_mmult_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_block_mmult_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_block_mmult_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1253.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  FDE => FDRE: 96 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1265.820 ; gain = 0.082
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1267.180 ; gain = 13.492
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_block_mmult_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_A_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_A_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_A_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_B_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_B_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_B_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_C_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:611]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:507]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_C_m_axi.v:611]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'a0_block_mmult_C_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'B_1_addr_2_reg_2374_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2823]
INFO: [Synth 8-4471] merging register 'B_1_addr_3_reg_2379_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2824]
INFO: [Synth 8-4471] merging register 'B_2_addr_2_reg_2394_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2825]
INFO: [Synth 8-4471] merging register 'B_2_addr_3_reg_2399_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2826]
INFO: [Synth 8-4471] merging register 'B_3_addr_2_reg_2414_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2827]
INFO: [Synth 8-4471] merging register 'B_3_addr_3_reg_2419_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2828]
INFO: [Synth 8-4471] merging register 'B_4_addr_2_reg_2434_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2829]
INFO: [Synth 8-4471] merging register 'B_4_addr_3_reg_2439_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2830]
INFO: [Synth 8-4471] merging register 'B_5_addr_2_reg_2454_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2831]
INFO: [Synth 8-4471] merging register 'B_5_addr_3_reg_2459_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2832]
INFO: [Synth 8-4471] merging register 'B_6_addr_2_reg_2474_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2833]
INFO: [Synth 8-4471] merging register 'B_6_addr_3_reg_2479_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2834]
INFO: [Synth 8-4471] merging register 'B_7_addr_2_reg_2494_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2835]
INFO: [Synth 8-4471] merging register 'B_7_addr_3_reg_2499_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2836]
INFO: [Synth 8-4471] merging register 'B_8_addr_2_reg_2514_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2837]
INFO: [Synth 8-4471] merging register 'B_8_addr_3_reg_2519_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2838]
INFO: [Synth 8-4471] merging register 'B_9_addr_2_reg_2534_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2839]
INFO: [Synth 8-4471] merging register 'B_9_addr_3_reg_2539_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2840]
INFO: [Synth 8-4471] merging register 'B_10_addr_2_reg_2554_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2811]
INFO: [Synth 8-4471] merging register 'B_10_addr_3_reg_2559_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2812]
INFO: [Synth 8-4471] merging register 'B_11_addr_2_reg_2574_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2813]
INFO: [Synth 8-4471] merging register 'B_11_addr_3_reg_2579_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2814]
INFO: [Synth 8-4471] merging register 'B_12_addr_2_reg_2594_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2815]
INFO: [Synth 8-4471] merging register 'B_12_addr_3_reg_2599_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2816]
INFO: [Synth 8-4471] merging register 'B_13_addr_2_reg_2614_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2817]
INFO: [Synth 8-4471] merging register 'B_13_addr_3_reg_2619_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2818]
INFO: [Synth 8-4471] merging register 'B_14_addr_2_reg_2634_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2819]
INFO: [Synth 8-4471] merging register 'B_14_addr_3_reg_2639_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2820]
INFO: [Synth 8-4471] merging register 'B_15_addr_2_reg_2654_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2821]
INFO: [Synth 8-4471] merging register 'B_15_addr_3_reg_2659_reg[11:2]' into 'B_0_addr_3_reg_2359_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2822]
INFO: [Synth 8-4471] merging register 'B_1_addr_2_reg_2374_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5177]
INFO: [Synth 8-4471] merging register 'B_1_addr_3_reg_2379_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5178]
INFO: [Synth 8-4471] merging register 'B_2_addr_2_reg_2394_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5179]
INFO: [Synth 8-4471] merging register 'B_2_addr_3_reg_2399_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5180]
INFO: [Synth 8-4471] merging register 'B_3_addr_2_reg_2414_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5181]
INFO: [Synth 8-4471] merging register 'B_3_addr_3_reg_2419_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5182]
INFO: [Synth 8-4471] merging register 'B_4_addr_2_reg_2434_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5183]
INFO: [Synth 8-4471] merging register 'B_4_addr_3_reg_2439_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5184]
INFO: [Synth 8-4471] merging register 'B_5_addr_2_reg_2454_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5185]
INFO: [Synth 8-4471] merging register 'B_5_addr_3_reg_2459_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5186]
INFO: [Synth 8-4471] merging register 'B_6_addr_2_reg_2474_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5187]
INFO: [Synth 8-4471] merging register 'B_6_addr_3_reg_2479_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5188]
INFO: [Synth 8-4471] merging register 'B_7_addr_2_reg_2494_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5189]
INFO: [Synth 8-4471] merging register 'B_7_addr_3_reg_2499_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5190]
INFO: [Synth 8-4471] merging register 'B_8_addr_2_reg_2514_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5191]
INFO: [Synth 8-4471] merging register 'B_8_addr_3_reg_2519_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5192]
INFO: [Synth 8-4471] merging register 'B_9_addr_2_reg_2534_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5193]
INFO: [Synth 8-4471] merging register 'B_9_addr_3_reg_2539_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5194]
INFO: [Synth 8-4471] merging register 'B_10_addr_2_reg_2554_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5195]
INFO: [Synth 8-4471] merging register 'B_10_addr_3_reg_2559_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5196]
INFO: [Synth 8-4471] merging register 'B_11_addr_2_reg_2574_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5197]
INFO: [Synth 8-4471] merging register 'B_11_addr_3_reg_2579_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5198]
INFO: [Synth 8-4471] merging register 'B_12_addr_2_reg_2594_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5199]
INFO: [Synth 8-4471] merging register 'B_12_addr_3_reg_2599_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5200]
INFO: [Synth 8-4471] merging register 'B_13_addr_2_reg_2614_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5201]
INFO: [Synth 8-4471] merging register 'B_13_addr_3_reg_2619_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5202]
INFO: [Synth 8-4471] merging register 'B_14_addr_2_reg_2634_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5203]
INFO: [Synth 8-4471] merging register 'B_14_addr_3_reg_2639_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5204]
INFO: [Synth 8-4471] merging register 'B_15_addr_2_reg_2654_reg[1:0]' into 'B_0_addr_2_reg_2354_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5205]
INFO: [Synth 8-4471] merging register 'B_15_addr_3_reg_2659_reg[1:0]' into 'B_0_addr_3_reg_2359_reg[1:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:5206]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvar_reg_837_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2967]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_2147_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_2159_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter8_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1799]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter7_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1798]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter6_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1797]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter5_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1796]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1795]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1794]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1793]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_cast6_mid2_v_reg_791_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult.v:1814]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_543_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_716_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_572_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_590_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_654_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_A_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_A_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_B_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_B_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_C_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'a0_block_mmult_C_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'a0_block_mmult_fadd_bkb:/a0_block_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'a0_block_mmult_fmul_cud:/a0_block_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_block_mmult_fmul_cud:/a0_block_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'a0_block_mmult_fmul_cud:/a0_block_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'a0_block_mmult_fmul_cud:/a0_block_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |a0_matxvec__GB0     |           1|     32108|
|2     |a0_matxvec__GB1     |           1|     10609|
|3     |a0_matxvec__GB2     |           1|     11154|
|4     |a0_matxvec__GB3     |           1|     14266|
|5     |a0_block_mmult__GC0 |           1|     14885|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 1 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'B_0_addr_3_reg_2359_reg[11:2]' into 'B_0_addr_2_reg_2354_reg[11:2]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_matxvec.v:2810]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U48/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U47/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U46/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U37/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U36/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U35/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U34/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U33/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U39/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U40/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U41/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U43/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U45/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U16/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U15/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U5/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U3/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U1/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U8/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U9/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fmul_cud_U51/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U10/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U11/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_fadd_bkb_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\B_0_addr_3_reg_2359_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\B_0_addr_3_reg_2359_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B_0_addr_2_reg_2354_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\B_0_addr_2_reg_2354_reg[1] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__15.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U50/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U50/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U52/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U49/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U49/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U52/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U21/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U20/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U19/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U18/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U17/ce_r_reg' into 'block_mmult_fmul_cud_U52/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__20.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U56/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U56/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U57/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U55/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U55/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U57/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U54/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U54/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U57/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U53/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U53/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U57/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U38/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U38/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U57/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U25/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U24/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U23/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U22/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U6/ce_r_reg' into 'block_mmult_fmul_cud_U57/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__25.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U63/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U63/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U62/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U62/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U61/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U61/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U60/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U60/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U59/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U59/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U58/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fmul_cud_U58/din0_buf1_reg[31:0]' into 'block_mmult_fmul_cud_U64/din0_buf1_reg[31:0]' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fmul_cud.v:55]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U32/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U31/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Synth 8-4471] merging register 'block_mmult_fadd_bkb_U30/ce_r_reg' into 'block_mmult_fmul_cud_U64/ce_r_reg' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/aee0/hdl/verilog/a0_block_mmult_fadd_bkb.v:53]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__26.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__27.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__28.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__29.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__30.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv__31.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_7_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_7_viv.
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_C_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (block_mmult_B_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]' (FDE) to 'block_mmult_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_B_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_mmult_B_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'block_mmult_C_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'block_mmult_C_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_C_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'block_mmult_C_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'block_mmult_B_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_A_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'block_mmult_A_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_A_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'block_mmult_A_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[15]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[18]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[19]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[20]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[21]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[22]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[23]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[24]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[25]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[26]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'block_mmult_B_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[27]' (FD) to 'block_mmult_B_m_axi_U/i_2_2/bus_write/buff_wdata/q_buf_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module a0_block_mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module a0_block_mmult_A_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module a0_block_mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module a0_block_mmult_B_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module a0_block_mmult_C_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module a0_block_mmult_C_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:03:46 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/block_mmult_A_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/block_mmult_B_m_axi_U/i_2_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/block_mmult_C_m_axi_U/i_2_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_0/b_0_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_1/b_1_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_3/b_2_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_4/b_3_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_5/b_4_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_6/b_5_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_7/b_6_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_8/b_7_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_9/b_8_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_10/b_9_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_11/b_10_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_13/b_11_U/a0_block_mmult_b_0_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_2_0/i_2_14/b_12_U/a0_block_mmult_b_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |a0_matxvec__GB0     |           1|     28673|
|2     |a0_matxvec__GB1     |           1|      9714|
|3     |a0_matxvec__GB2     |           1|      9878|
|4     |a0_matxvec__GB3     |           1|     12521|
|5     |a0_block_mmult__GC0 |           1|      5776|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:55 ; elapsed = 00:04:21 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:04:53 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |a0_matxvec__GB0     |           1|     28653|
|2     |a0_matxvec__GB1     |           1|      9714|
|3     |a0_matxvec__GB2     |           1|      9878|
|4     |a0_matxvec__GB3     |           1|     12521|
|5     |a0_block_mmult__GC0 |           1|      5145|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:17 ; elapsed = 00:06:54 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |a0_matxvec__GB0     |           1|     16305|
|2     |a0_matxvec__GB1     |           1|      5381|
|3     |a0_matxvec__GB2     |           1|      5727|
|4     |a0_matxvec__GB3     |           1|      7225|
|5     |a0_block_mmult__GC0 |           1|      3702|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_matxvec_fu_481_B_15_address0[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_address0[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_ce1 is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net b_0_ce0 is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_matxvec_fu_481/ap_CS_fsm_state14  is driving 65 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:42 ; elapsed = 00:07:21 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:42 ; elapsed = 00:07:22 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:03 ; elapsed = 00:07:43 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:07:44 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:06 ; elapsed = 00:07:46 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:06 ; elapsed = 00:07:47 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   224|
|2     |DSP48E1    |    32|
|3     |DSP48E1_1  |    32|
|4     |DSP48E1_2  |    32|
|5     |DSP48E1_3  |    32|
|6     |DSP48E1_4  |    32|
|7     |LUT1       |   214|
|8     |LUT2       |  1429|
|9     |LUT3       |  6539|
|10    |LUT4       |  2445|
|11    |LUT5       |  2498|
|12    |LUT6       |  3301|
|13    |MUXCY      |  2368|
|14    |MUXF7      |   256|
|15    |MUXF8      |   128|
|16    |RAMB18E1   |     3|
|17    |RAMB36E1_1 |    64|
|18    |RAMB36E1_2 |     1|
|19    |SRL16E     |   178|
|20    |XORCY      |   800|
|21    |FDE        |    96|
|22    |FDRE       | 17506|
|23    |FDSE       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:06 ; elapsed = 00:07:47 . Memory (MB): peak = 1267.180 ; gain = 813.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 123 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:21 ; elapsed = 00:07:21 . Memory (MB): peak = 1267.180 ; gain = 223.184
Synthesis Optimization Complete : Time (s): cpu = 00:05:07 ; elapsed = 00:07:49 . Memory (MB): peak = 1267.180 ; gain = 813.059
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1328.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 736 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 640 instances
  FDE => FDRE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
803 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:44 ; elapsed = 00:08:29 . Memory (MB): peak = 1328.047 ; gain = 873.926
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1328.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_block_mmult_1_0_synth_1/zed_block_mmult_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.047 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.047 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1328.047 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zed_block_mmult_1_0, cache-ID = 827cbb57dd687cf7
INFO: [Coretcl 2-1174] Renamed 3294 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1328.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_block_mmult_1_0_synth_1/zed_block_mmult_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1328.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zed_block_mmult_1_0_utilization_synth.rpt -pb zed_block_mmult_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1328.047 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1328.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 11:44:14 2019...
