.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_bSAR_SEQ */
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB05_MSK
.set ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB05_ST

/* ADC_FinalBuf */
.set ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_FinalBuf__DRQ_NUMBER, 0
.set ADC_FinalBuf__NUMBEROF_TDS, 0
.set ADC_FinalBuf__PRIORITY, 2
.set ADC_FinalBuf__TERMIN_EN, 0
.set ADC_FinalBuf__TERMIN_SEL, 0
.set ADC_FinalBuf__TERMOUT0_EN, 1
.set ADC_FinalBuf__TERMOUT0_SEL, 0
.set ADC_FinalBuf__TERMOUT1_EN, 0
.set ADC_FinalBuf__TERMOUT1_SEL, 0

/* ADC_IntClock */
.set ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_IntClock__INDEX, 0x00
.set ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_IntClock__PM_ACT_MSK, 0x01
.set ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_IntClock__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x01
.set ADC_IRQ__INTC_NUMBER, 0
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_TempBuf */
.set ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_TempBuf__DRQ_NUMBER, 1
.set ADC_TempBuf__NUMBEROF_TDS, 0
.set ADC_TempBuf__PRIORITY, 2
.set ADC_TempBuf__TERMIN_EN, 0
.set ADC_TempBuf__TERMIN_SEL, 0
.set ADC_TempBuf__TERMOUT0_EN, 1
.set ADC_TempBuf__TERMOUT0_SEL, 1
.set ADC_TempBuf__TERMOUT1_EN, 0
.set ADC_TempBuf__TERMOUT1_SEL, 0

/* IN_C */
.set IN_C__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set IN_C__0__MASK, 0x04
.set IN_C__0__PC, CYREG_PRT4_PC2
.set IN_C__0__PORT, 4
.set IN_C__0__SHIFT, 2
.set IN_C__AG, CYREG_PRT4_AG
.set IN_C__AMUX, CYREG_PRT4_AMUX
.set IN_C__BIE, CYREG_PRT4_BIE
.set IN_C__BIT_MASK, CYREG_PRT4_BIT_MASK
.set IN_C__BYP, CYREG_PRT4_BYP
.set IN_C__CTL, CYREG_PRT4_CTL
.set IN_C__DM0, CYREG_PRT4_DM0
.set IN_C__DM1, CYREG_PRT4_DM1
.set IN_C__DM2, CYREG_PRT4_DM2
.set IN_C__DR, CYREG_PRT4_DR
.set IN_C__INP_DIS, CYREG_PRT4_INP_DIS
.set IN_C__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set IN_C__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set IN_C__LCD_EN, CYREG_PRT4_LCD_EN
.set IN_C__MASK, 0x04
.set IN_C__PORT, 4
.set IN_C__PRT, CYREG_PRT4_PRT
.set IN_C__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set IN_C__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set IN_C__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set IN_C__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set IN_C__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set IN_C__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set IN_C__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set IN_C__PS, CYREG_PRT4_PS
.set IN_C__SHIFT, 2
.set IN_C__SLW, CYREG_PRT4_SLW

/* IN_D */
.set IN_D__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set IN_D__0__MASK, 0x04
.set IN_D__0__PC, CYREG_PRT0_PC2
.set IN_D__0__PORT, 0
.set IN_D__0__SHIFT, 2
.set IN_D__AG, CYREG_PRT0_AG
.set IN_D__AMUX, CYREG_PRT0_AMUX
.set IN_D__BIE, CYREG_PRT0_BIE
.set IN_D__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_D__BYP, CYREG_PRT0_BYP
.set IN_D__CTL, CYREG_PRT0_CTL
.set IN_D__DM0, CYREG_PRT0_DM0
.set IN_D__DM1, CYREG_PRT0_DM1
.set IN_D__DM2, CYREG_PRT0_DM2
.set IN_D__DR, CYREG_PRT0_DR
.set IN_D__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_D__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_D__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_D__MASK, 0x04
.set IN_D__PORT, 0
.set IN_D__PRT, CYREG_PRT0_PRT
.set IN_D__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_D__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_D__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_D__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_D__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_D__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_D__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_D__PS, CYREG_PRT0_PS
.set IN_D__SHIFT, 2
.set IN_D__SLW, CYREG_PRT0_SLW

/* IN_P */
.set IN_P__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set IN_P__0__MASK, 0x40
.set IN_P__0__PC, CYREG_PRT0_PC6
.set IN_P__0__PORT, 0
.set IN_P__0__SHIFT, 6
.set IN_P__AG, CYREG_PRT0_AG
.set IN_P__AMUX, CYREG_PRT0_AMUX
.set IN_P__BIE, CYREG_PRT0_BIE
.set IN_P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set IN_P__BYP, CYREG_PRT0_BYP
.set IN_P__CTL, CYREG_PRT0_CTL
.set IN_P__DM0, CYREG_PRT0_DM0
.set IN_P__DM1, CYREG_PRT0_DM1
.set IN_P__DM2, CYREG_PRT0_DM2
.set IN_P__DR, CYREG_PRT0_DR
.set IN_P__INP_DIS, CYREG_PRT0_INP_DIS
.set IN_P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set IN_P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set IN_P__LCD_EN, CYREG_PRT0_LCD_EN
.set IN_P__MASK, 0x40
.set IN_P__PORT, 0
.set IN_P__PRT, CYREG_PRT0_PRT
.set IN_P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set IN_P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set IN_P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set IN_P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set IN_P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set IN_P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set IN_P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set IN_P__PS, CYREG_PRT0_PS
.set IN_P__SHIFT, 6
.set IN_P__SLW, CYREG_PRT0_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set LED1__0__MASK, 0x40
.set LED1__0__PC, CYREG_PRT1_PC6
.set LED1__0__PORT, 1
.set LED1__0__SHIFT, 6
.set LED1__AG, CYREG_PRT1_AG
.set LED1__AMUX, CYREG_PRT1_AMUX
.set LED1__BIE, CYREG_PRT1_BIE
.set LED1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED1__BYP, CYREG_PRT1_BYP
.set LED1__CTL, CYREG_PRT1_CTL
.set LED1__DM0, CYREG_PRT1_DM0
.set LED1__DM1, CYREG_PRT1_DM1
.set LED1__DM2, CYREG_PRT1_DM2
.set LED1__DR, CYREG_PRT1_DR
.set LED1__INP_DIS, CYREG_PRT1_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT1_LCD_EN
.set LED1__MASK, 0x40
.set LED1__PORT, 1
.set LED1__PRT, CYREG_PRT1_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED1__PS, CYREG_PRT1_PS
.set LED1__SHIFT, 6
.set LED1__SLW, CYREG_PRT1_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LED2__0__MASK, 0x80
.set LED2__0__PC, CYREG_PRT1_PC7
.set LED2__0__PORT, 1
.set LED2__0__SHIFT, 7
.set LED2__AG, CYREG_PRT1_AG
.set LED2__AMUX, CYREG_PRT1_AMUX
.set LED2__BIE, CYREG_PRT1_BIE
.set LED2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED2__BYP, CYREG_PRT1_BYP
.set LED2__CTL, CYREG_PRT1_CTL
.set LED2__DM0, CYREG_PRT1_DM0
.set LED2__DM1, CYREG_PRT1_DM1
.set LED2__DM2, CYREG_PRT1_DM2
.set LED2__DR, CYREG_PRT1_DR
.set LED2__INP_DIS, CYREG_PRT1_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT1_LCD_EN
.set LED2__MASK, 0x80
.set LED2__PORT, 1
.set LED2__PRT, CYREG_PRT1_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED2__PS, CYREG_PRT1_PS
.set LED2__SHIFT, 7
.set LED2__SLW, CYREG_PRT1_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set LED3__0__MASK, 0x40
.set LED3__0__PC, CYREG_PRT12_PC6
.set LED3__0__PORT, 12
.set LED3__0__SHIFT, 6
.set LED3__AG, CYREG_PRT12_AG
.set LED3__BIE, CYREG_PRT12_BIE
.set LED3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED3__BYP, CYREG_PRT12_BYP
.set LED3__DM0, CYREG_PRT12_DM0
.set LED3__DM1, CYREG_PRT12_DM1
.set LED3__DM2, CYREG_PRT12_DM2
.set LED3__DR, CYREG_PRT12_DR
.set LED3__INP_DIS, CYREG_PRT12_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED3__MASK, 0x40
.set LED3__PORT, 12
.set LED3__PRT, CYREG_PRT12_PRT
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED3__PS, CYREG_PRT12_PS
.set LED3__SHIFT, 6
.set LED3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED3__SLW, CYREG_PRT12_SLW

/* LED4 */
.set LED4__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set LED4__0__MASK, 0x80
.set LED4__0__PC, CYREG_PRT12_PC7
.set LED4__0__PORT, 12
.set LED4__0__SHIFT, 7
.set LED4__AG, CYREG_PRT12_AG
.set LED4__BIE, CYREG_PRT12_BIE
.set LED4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LED4__BYP, CYREG_PRT12_BYP
.set LED4__DM0, CYREG_PRT12_DM0
.set LED4__DM1, CYREG_PRT12_DM1
.set LED4__DM2, CYREG_PRT12_DM2
.set LED4__DR, CYREG_PRT12_DR
.set LED4__INP_DIS, CYREG_PRT12_INP_DIS
.set LED4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LED4__MASK, 0x80
.set LED4__PORT, 12
.set LED4__PRT, CYREG_PRT12_PRT
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LED4__PS, CYREG_PRT12_PS
.set LED4__SHIFT, 7
.set LED4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LED4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LED4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LED4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LED4__SLW, CYREG_PRT12_SLW

/* LED5 */
.set LED5__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set LED5__0__MASK, 0x10
.set LED5__0__PC, CYREG_PRT5_PC4
.set LED5__0__PORT, 5
.set LED5__0__SHIFT, 4
.set LED5__AG, CYREG_PRT5_AG
.set LED5__AMUX, CYREG_PRT5_AMUX
.set LED5__BIE, CYREG_PRT5_BIE
.set LED5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED5__BYP, CYREG_PRT5_BYP
.set LED5__CTL, CYREG_PRT5_CTL
.set LED5__DM0, CYREG_PRT5_DM0
.set LED5__DM1, CYREG_PRT5_DM1
.set LED5__DM2, CYREG_PRT5_DM2
.set LED5__DR, CYREG_PRT5_DR
.set LED5__INP_DIS, CYREG_PRT5_INP_DIS
.set LED5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED5__LCD_EN, CYREG_PRT5_LCD_EN
.set LED5__MASK, 0x10
.set LED5__PORT, 5
.set LED5__PRT, CYREG_PRT5_PRT
.set LED5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED5__PS, CYREG_PRT5_PS
.set LED5__SHIFT, 4
.set LED5__SLW, CYREG_PRT5_SLW

/* LED6 */
.set LED6__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set LED6__0__MASK, 0x20
.set LED6__0__PC, CYREG_PRT5_PC5
.set LED6__0__PORT, 5
.set LED6__0__SHIFT, 5
.set LED6__AG, CYREG_PRT5_AG
.set LED6__AMUX, CYREG_PRT5_AMUX
.set LED6__BIE, CYREG_PRT5_BIE
.set LED6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED6__BYP, CYREG_PRT5_BYP
.set LED6__CTL, CYREG_PRT5_CTL
.set LED6__DM0, CYREG_PRT5_DM0
.set LED6__DM1, CYREG_PRT5_DM1
.set LED6__DM2, CYREG_PRT5_DM2
.set LED6__DR, CYREG_PRT5_DR
.set LED6__INP_DIS, CYREG_PRT5_INP_DIS
.set LED6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED6__LCD_EN, CYREG_PRT5_LCD_EN
.set LED6__MASK, 0x20
.set LED6__PORT, 5
.set LED6__PRT, CYREG_PRT5_PRT
.set LED6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED6__PS, CYREG_PRT5_PS
.set LED6__SHIFT, 5
.set LED6__SLW, CYREG_PRT5_SLW

/* LED7 */
.set LED7__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set LED7__0__MASK, 0x40
.set LED7__0__PC, CYREG_PRT5_PC6
.set LED7__0__PORT, 5
.set LED7__0__SHIFT, 6
.set LED7__AG, CYREG_PRT5_AG
.set LED7__AMUX, CYREG_PRT5_AMUX
.set LED7__BIE, CYREG_PRT5_BIE
.set LED7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED7__BYP, CYREG_PRT5_BYP
.set LED7__CTL, CYREG_PRT5_CTL
.set LED7__DM0, CYREG_PRT5_DM0
.set LED7__DM1, CYREG_PRT5_DM1
.set LED7__DM2, CYREG_PRT5_DM2
.set LED7__DR, CYREG_PRT5_DR
.set LED7__INP_DIS, CYREG_PRT5_INP_DIS
.set LED7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED7__LCD_EN, CYREG_PRT5_LCD_EN
.set LED7__MASK, 0x40
.set LED7__PORT, 5
.set LED7__PRT, CYREG_PRT5_PRT
.set LED7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED7__PS, CYREG_PRT5_PS
.set LED7__SHIFT, 6
.set LED7__SLW, CYREG_PRT5_SLW

/* LED8 */
.set LED8__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set LED8__0__MASK, 0x80
.set LED8__0__PC, CYREG_PRT5_PC7
.set LED8__0__PORT, 5
.set LED8__0__SHIFT, 7
.set LED8__AG, CYREG_PRT5_AG
.set LED8__AMUX, CYREG_PRT5_AMUX
.set LED8__BIE, CYREG_PRT5_BIE
.set LED8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED8__BYP, CYREG_PRT5_BYP
.set LED8__CTL, CYREG_PRT5_CTL
.set LED8__DM0, CYREG_PRT5_DM0
.set LED8__DM1, CYREG_PRT5_DM1
.set LED8__DM2, CYREG_PRT5_DM2
.set LED8__DR, CYREG_PRT5_DR
.set LED8__INP_DIS, CYREG_PRT5_INP_DIS
.set LED8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set LED8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED8__LCD_EN, CYREG_PRT5_LCD_EN
.set LED8__MASK, 0x80
.set LED8__PORT, 5
.set LED8__PRT, CYREG_PRT5_PRT
.set LED8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED8__PS, CYREG_PRT5_PS
.set LED8__SHIFT, 7
.set LED8__SLW, CYREG_PRT5_SLW

/* Rx_JY */
.set Rx_JY__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set Rx_JY__0__MASK, 0x10
.set Rx_JY__0__PC, CYREG_PRT4_PC4
.set Rx_JY__0__PORT, 4
.set Rx_JY__0__SHIFT, 4
.set Rx_JY__AG, CYREG_PRT4_AG
.set Rx_JY__AMUX, CYREG_PRT4_AMUX
.set Rx_JY__BIE, CYREG_PRT4_BIE
.set Rx_JY__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Rx_JY__BYP, CYREG_PRT4_BYP
.set Rx_JY__CTL, CYREG_PRT4_CTL
.set Rx_JY__DM0, CYREG_PRT4_DM0
.set Rx_JY__DM1, CYREG_PRT4_DM1
.set Rx_JY__DM2, CYREG_PRT4_DM2
.set Rx_JY__DR, CYREG_PRT4_DR
.set Rx_JY__INP_DIS, CYREG_PRT4_INP_DIS
.set Rx_JY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Rx_JY__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Rx_JY__LCD_EN, CYREG_PRT4_LCD_EN
.set Rx_JY__MASK, 0x10
.set Rx_JY__PORT, 4
.set Rx_JY__PRT, CYREG_PRT4_PRT
.set Rx_JY__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Rx_JY__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Rx_JY__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Rx_JY__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Rx_JY__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Rx_JY__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Rx_JY__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Rx_JY__PS, CYREG_PRT4_PS
.set Rx_JY__SHIFT, 4
.set Rx_JY__SLW, CYREG_PRT4_SLW

/* Tx_JY */
.set Tx_JY__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Tx_JY__0__MASK, 0x08
.set Tx_JY__0__PC, CYREG_PRT4_PC3
.set Tx_JY__0__PORT, 4
.set Tx_JY__0__SHIFT, 3
.set Tx_JY__AG, CYREG_PRT4_AG
.set Tx_JY__AMUX, CYREG_PRT4_AMUX
.set Tx_JY__BIE, CYREG_PRT4_BIE
.set Tx_JY__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Tx_JY__BYP, CYREG_PRT4_BYP
.set Tx_JY__CTL, CYREG_PRT4_CTL
.set Tx_JY__DM0, CYREG_PRT4_DM0
.set Tx_JY__DM1, CYREG_PRT4_DM1
.set Tx_JY__DM2, CYREG_PRT4_DM2
.set Tx_JY__DR, CYREG_PRT4_DR
.set Tx_JY__INP_DIS, CYREG_PRT4_INP_DIS
.set Tx_JY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Tx_JY__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Tx_JY__LCD_EN, CYREG_PRT4_LCD_EN
.set Tx_JY__MASK, 0x08
.set Tx_JY__PORT, 4
.set Tx_JY__PRT, CYREG_PRT4_PRT
.set Tx_JY__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Tx_JY__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Tx_JY__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Tx_JY__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Tx_JY__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Tx_JY__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Tx_JY__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Tx_JY__PS, CYREG_PRT4_PS
.set Tx_JY__SHIFT, 3
.set Tx_JY__SLW, CYREG_PRT4_SLW

/* L_IN_1 */
.set L_IN_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set L_IN_1__0__MASK, 0x01
.set L_IN_1__0__PC, CYREG_PRT12_PC0
.set L_IN_1__0__PORT, 12
.set L_IN_1__0__SHIFT, 0
.set L_IN_1__AG, CYREG_PRT12_AG
.set L_IN_1__BIE, CYREG_PRT12_BIE
.set L_IN_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set L_IN_1__BYP, CYREG_PRT12_BYP
.set L_IN_1__DM0, CYREG_PRT12_DM0
.set L_IN_1__DM1, CYREG_PRT12_DM1
.set L_IN_1__DM2, CYREG_PRT12_DM2
.set L_IN_1__DR, CYREG_PRT12_DR
.set L_IN_1__INP_DIS, CYREG_PRT12_INP_DIS
.set L_IN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set L_IN_1__MASK, 0x01
.set L_IN_1__PORT, 12
.set L_IN_1__PRT, CYREG_PRT12_PRT
.set L_IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set L_IN_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set L_IN_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set L_IN_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set L_IN_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set L_IN_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set L_IN_1__PS, CYREG_PRT12_PS
.set L_IN_1__SHIFT, 0
.set L_IN_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set L_IN_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set L_IN_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set L_IN_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set L_IN_1__SLW, CYREG_PRT12_SLW

/* L_IN_2 */
.set L_IN_2__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set L_IN_2__0__MASK, 0x40
.set L_IN_2__0__PC, CYREG_PRT3_PC6
.set L_IN_2__0__PORT, 3
.set L_IN_2__0__SHIFT, 6
.set L_IN_2__AG, CYREG_PRT3_AG
.set L_IN_2__AMUX, CYREG_PRT3_AMUX
.set L_IN_2__BIE, CYREG_PRT3_BIE
.set L_IN_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set L_IN_2__BYP, CYREG_PRT3_BYP
.set L_IN_2__CTL, CYREG_PRT3_CTL
.set L_IN_2__DM0, CYREG_PRT3_DM0
.set L_IN_2__DM1, CYREG_PRT3_DM1
.set L_IN_2__DM2, CYREG_PRT3_DM2
.set L_IN_2__DR, CYREG_PRT3_DR
.set L_IN_2__INP_DIS, CYREG_PRT3_INP_DIS
.set L_IN_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set L_IN_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set L_IN_2__LCD_EN, CYREG_PRT3_LCD_EN
.set L_IN_2__MASK, 0x40
.set L_IN_2__PORT, 3
.set L_IN_2__PRT, CYREG_PRT3_PRT
.set L_IN_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set L_IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set L_IN_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set L_IN_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set L_IN_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set L_IN_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set L_IN_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set L_IN_2__PS, CYREG_PRT3_PS
.set L_IN_2__SHIFT, 6
.set L_IN_2__SLW, CYREG_PRT3_SLW

/* R_IN_1 */
.set R_IN_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set R_IN_1__0__MASK, 0x02
.set R_IN_1__0__PC, CYREG_PRT12_PC1
.set R_IN_1__0__PORT, 12
.set R_IN_1__0__SHIFT, 1
.set R_IN_1__AG, CYREG_PRT12_AG
.set R_IN_1__BIE, CYREG_PRT12_BIE
.set R_IN_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set R_IN_1__BYP, CYREG_PRT12_BYP
.set R_IN_1__DM0, CYREG_PRT12_DM0
.set R_IN_1__DM1, CYREG_PRT12_DM1
.set R_IN_1__DM2, CYREG_PRT12_DM2
.set R_IN_1__DR, CYREG_PRT12_DR
.set R_IN_1__INP_DIS, CYREG_PRT12_INP_DIS
.set R_IN_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set R_IN_1__MASK, 0x02
.set R_IN_1__PORT, 12
.set R_IN_1__PRT, CYREG_PRT12_PRT
.set R_IN_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set R_IN_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set R_IN_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set R_IN_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set R_IN_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set R_IN_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set R_IN_1__PS, CYREG_PRT12_PS
.set R_IN_1__SHIFT, 1
.set R_IN_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set R_IN_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set R_IN_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set R_IN_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set R_IN_1__SLW, CYREG_PRT12_SLW

/* R_IN_2 */
.set R_IN_2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set R_IN_2__0__MASK, 0x80
.set R_IN_2__0__PC, CYREG_PRT3_PC7
.set R_IN_2__0__PORT, 3
.set R_IN_2__0__SHIFT, 7
.set R_IN_2__AG, CYREG_PRT3_AG
.set R_IN_2__AMUX, CYREG_PRT3_AMUX
.set R_IN_2__BIE, CYREG_PRT3_BIE
.set R_IN_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set R_IN_2__BYP, CYREG_PRT3_BYP
.set R_IN_2__CTL, CYREG_PRT3_CTL
.set R_IN_2__DM0, CYREG_PRT3_DM0
.set R_IN_2__DM1, CYREG_PRT3_DM1
.set R_IN_2__DM2, CYREG_PRT3_DM2
.set R_IN_2__DR, CYREG_PRT3_DR
.set R_IN_2__INP_DIS, CYREG_PRT3_INP_DIS
.set R_IN_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set R_IN_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set R_IN_2__LCD_EN, CYREG_PRT3_LCD_EN
.set R_IN_2__MASK, 0x80
.set R_IN_2__PORT, 3
.set R_IN_2__PRT, CYREG_PRT3_PRT
.set R_IN_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set R_IN_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set R_IN_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set R_IN_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set R_IN_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set R_IN_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set R_IN_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set R_IN_2__PS, CYREG_PRT3_PS
.set R_IN_2__SHIFT, 7
.set R_IN_2__SLW, CYREG_PRT3_SLW

/* Rx_net */
.set Rx_net__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Rx_net__0__MASK, 0x40
.set Rx_net__0__PC, CYREG_PRT6_PC6
.set Rx_net__0__PORT, 6
.set Rx_net__0__SHIFT, 6
.set Rx_net__AG, CYREG_PRT6_AG
.set Rx_net__AMUX, CYREG_PRT6_AMUX
.set Rx_net__BIE, CYREG_PRT6_BIE
.set Rx_net__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_net__BYP, CYREG_PRT6_BYP
.set Rx_net__CTL, CYREG_PRT6_CTL
.set Rx_net__DM0, CYREG_PRT6_DM0
.set Rx_net__DM1, CYREG_PRT6_DM1
.set Rx_net__DM2, CYREG_PRT6_DM2
.set Rx_net__DR, CYREG_PRT6_DR
.set Rx_net__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_net__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_net__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_net__MASK, 0x40
.set Rx_net__PORT, 6
.set Rx_net__PRT, CYREG_PRT6_PRT
.set Rx_net__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_net__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_net__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_net__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_net__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_net__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_net__PS, CYREG_PRT6_PS
.set Rx_net__SHIFT, 6
.set Rx_net__SLW, CYREG_PRT6_SLW

/* Tx_net */
.set Tx_net__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Tx_net__0__MASK, 0x80
.set Tx_net__0__PC, CYREG_PRT6_PC7
.set Tx_net__0__PORT, 6
.set Tx_net__0__SHIFT, 7
.set Tx_net__AG, CYREG_PRT6_AG
.set Tx_net__AMUX, CYREG_PRT6_AMUX
.set Tx_net__BIE, CYREG_PRT6_BIE
.set Tx_net__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_net__BYP, CYREG_PRT6_BYP
.set Tx_net__CTL, CYREG_PRT6_CTL
.set Tx_net__DM0, CYREG_PRT6_DM0
.set Tx_net__DM1, CYREG_PRT6_DM1
.set Tx_net__DM2, CYREG_PRT6_DM2
.set Tx_net__DR, CYREG_PRT6_DR
.set Tx_net__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_net__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_net__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_net__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_net__MASK, 0x80
.set Tx_net__PORT, 6
.set Tx_net__PRT, CYREG_PRT6_PRT
.set Tx_net__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_net__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_net__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_net__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_net__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_net__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_net__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_net__PS, CYREG_PRT6_PS
.set Tx_net__SHIFT, 7
.set Tx_net__SLW, CYREG_PRT6_SLW

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x01
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x02
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x02

/* L_PWM_1 */
.set L_PWM_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set L_PWM_1__0__MASK, 0x04
.set L_PWM_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set L_PWM_1__0__PORT, 15
.set L_PWM_1__0__SHIFT, 2
.set L_PWM_1__AG, CYREG_PRT15_AG
.set L_PWM_1__AMUX, CYREG_PRT15_AMUX
.set L_PWM_1__BIE, CYREG_PRT15_BIE
.set L_PWM_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set L_PWM_1__BYP, CYREG_PRT15_BYP
.set L_PWM_1__CTL, CYREG_PRT15_CTL
.set L_PWM_1__DM0, CYREG_PRT15_DM0
.set L_PWM_1__DM1, CYREG_PRT15_DM1
.set L_PWM_1__DM2, CYREG_PRT15_DM2
.set L_PWM_1__DR, CYREG_PRT15_DR
.set L_PWM_1__INP_DIS, CYREG_PRT15_INP_DIS
.set L_PWM_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set L_PWM_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set L_PWM_1__LCD_EN, CYREG_PRT15_LCD_EN
.set L_PWM_1__MASK, 0x04
.set L_PWM_1__PORT, 15
.set L_PWM_1__PRT, CYREG_PRT15_PRT
.set L_PWM_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set L_PWM_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set L_PWM_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set L_PWM_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set L_PWM_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set L_PWM_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set L_PWM_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set L_PWM_1__PS, CYREG_PRT15_PS
.set L_PWM_1__SHIFT, 2
.set L_PWM_1__SLW, CYREG_PRT15_SLW

/* PWM_LED_1_PWMUDB */
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_LED_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_LED_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_LED_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_LED_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_LED_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_LED_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_LED_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_LED_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_LED_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_LED_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_LED_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_LED_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_LED_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_LED_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_LED_PWMUDB */
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set PWM_LED_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set PWM_LED_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_LED_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_LED_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set PWM_LED_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_LED_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_LED_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_LED_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set PWM_LED_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_LED_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_LED_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_LED_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_LED_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set PWM_LED_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set PWM_LED_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB11_F1

/* R_PWM_1 */
.set R_PWM_1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set R_PWM_1__0__MASK, 0x08
.set R_PWM_1__0__PC, CYREG_IO_PC_PRT15_PC3
.set R_PWM_1__0__PORT, 15
.set R_PWM_1__0__SHIFT, 3
.set R_PWM_1__AG, CYREG_PRT15_AG
.set R_PWM_1__AMUX, CYREG_PRT15_AMUX
.set R_PWM_1__BIE, CYREG_PRT15_BIE
.set R_PWM_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set R_PWM_1__BYP, CYREG_PRT15_BYP
.set R_PWM_1__CTL, CYREG_PRT15_CTL
.set R_PWM_1__DM0, CYREG_PRT15_DM0
.set R_PWM_1__DM1, CYREG_PRT15_DM1
.set R_PWM_1__DM2, CYREG_PRT15_DM2
.set R_PWM_1__DR, CYREG_PRT15_DR
.set R_PWM_1__INP_DIS, CYREG_PRT15_INP_DIS
.set R_PWM_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set R_PWM_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set R_PWM_1__LCD_EN, CYREG_PRT15_LCD_EN
.set R_PWM_1__MASK, 0x08
.set R_PWM_1__PORT, 15
.set R_PWM_1__PRT, CYREG_PRT15_PRT
.set R_PWM_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set R_PWM_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set R_PWM_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set R_PWM_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set R_PWM_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set R_PWM_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set R_PWM_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set R_PWM_1__PS, CYREG_PRT15_PS
.set R_PWM_1__SHIFT, 3
.set R_PWM_1__SLW, CYREG_PRT15_SLW

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* UART_JY_BUART */
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set UART_JY_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_JY_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set UART_JY_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set UART_JY_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set UART_JY_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set UART_JY_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_JY_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_JY_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_JY_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_JY_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_JY_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_JY_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_JY_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_JY_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_JY_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_JY_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_JY_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_JY_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_JY_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_JY_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_JY_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_JY_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_JY_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_JY_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_JY_BUART_sRX_RxSts__3__POS, 3
.set UART_JY_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_JY_BUART_sRX_RxSts__4__POS, 4
.set UART_JY_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_JY_BUART_sRX_RxSts__5__POS, 5
.set UART_JY_BUART_sRX_RxSts__MASK, 0x38
.set UART_JY_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_JY_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_JY_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_JY_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_JY_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_JY_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_JY_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_JY_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_JY_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_JY_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_JY_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_JY_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_JY_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_JY_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_JY_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_JY_BUART_sTX_TxSts__0__POS, 0
.set UART_JY_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_JY_BUART_sTX_TxSts__1__POS, 1
.set UART_JY_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_JY_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_JY_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_JY_BUART_sTX_TxSts__2__POS, 2
.set UART_JY_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_JY_BUART_sTX_TxSts__3__POS, 3
.set UART_JY_BUART_sTX_TxSts__MASK, 0x0F
.set UART_JY_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_JY_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_JY_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* UART_JY_IntClock */
.set UART_JY_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_JY_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_JY_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_JY_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_JY_IntClock__INDEX, 0x02
.set UART_JY_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_JY_IntClock__PM_ACT_MSK, 0x04
.set UART_JY_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_JY_IntClock__PM_STBY_MSK, 0x04

/* UART_net_BUART */
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_net_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set UART_net_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_net_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set UART_net_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_net_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set UART_net_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set UART_net_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_net_BUART_sRX_RxSts__3__POS, 3
.set UART_net_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_net_BUART_sRX_RxSts__4__POS, 4
.set UART_net_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_net_BUART_sRX_RxSts__5__POS, 5
.set UART_net_BUART_sRX_RxSts__MASK, 0x38
.set UART_net_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_net_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB08_A0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB08_A1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB08_D0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB08_D1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB08_F0
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB08_F1
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_net_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_net_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_net_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_net_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_net_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_net_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_net_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_net_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_net_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_net_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_net_BUART_sTX_TxSts__0__POS, 0
.set UART_net_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_net_BUART_sTX_TxSts__1__POS, 1
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_net_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_net_BUART_sTX_TxSts__2__POS, 2
.set UART_net_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_net_BUART_sTX_TxSts__3__POS, 3
.set UART_net_BUART_sTX_TxSts__MASK, 0x0F
.set UART_net_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_net_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_net_IntClock */
.set UART_net_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_net_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_net_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_net_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_net_IntClock__INDEX, 0x03
.set UART_net_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_net_IntClock__PM_ACT_MSK, 0x08
.set UART_net_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_net_IntClock__PM_STBY_MSK, 0x08

/* PTZ_UP_EN */
.set PTZ_UP_EN__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set PTZ_UP_EN__0__MASK, 0x20
.set PTZ_UP_EN__0__PC, CYREG_PRT3_PC5
.set PTZ_UP_EN__0__PORT, 3
.set PTZ_UP_EN__0__SHIFT, 5
.set PTZ_UP_EN__AG, CYREG_PRT3_AG
.set PTZ_UP_EN__AMUX, CYREG_PRT3_AMUX
.set PTZ_UP_EN__BIE, CYREG_PRT3_BIE
.set PTZ_UP_EN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_UP_EN__BYP, CYREG_PRT3_BYP
.set PTZ_UP_EN__CTL, CYREG_PRT3_CTL
.set PTZ_UP_EN__DM0, CYREG_PRT3_DM0
.set PTZ_UP_EN__DM1, CYREG_PRT3_DM1
.set PTZ_UP_EN__DM2, CYREG_PRT3_DM2
.set PTZ_UP_EN__DR, CYREG_PRT3_DR
.set PTZ_UP_EN__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_UP_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_UP_EN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_UP_EN__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_UP_EN__MASK, 0x20
.set PTZ_UP_EN__PORT, 3
.set PTZ_UP_EN__PRT, CYREG_PRT3_PRT
.set PTZ_UP_EN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_UP_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_UP_EN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_UP_EN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_UP_EN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_UP_EN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_UP_EN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_UP_EN__PS, CYREG_PRT3_PS
.set PTZ_UP_EN__SHIFT, 5
.set PTZ_UP_EN__SLW, CYREG_PRT3_SLW

/* PWM_LIDAR_PWMUDB */
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PWM_LIDAR_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_LIDAR_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_LIDAR_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* PWM_MOTOR_PWMUDB */
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB06_A0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB06_A1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB06_D0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB06_D1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB06_F0
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB06_F1
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* SRF_TRG_1 */
.set SRF_TRG_1__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set SRF_TRG_1__0__MASK, 0x08
.set SRF_TRG_1__0__PC, CYREG_PRT2_PC3
.set SRF_TRG_1__0__PORT, 2
.set SRF_TRG_1__0__SHIFT, 3
.set SRF_TRG_1__AG, CYREG_PRT2_AG
.set SRF_TRG_1__AMUX, CYREG_PRT2_AMUX
.set SRF_TRG_1__BIE, CYREG_PRT2_BIE
.set SRF_TRG_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRF_TRG_1__BYP, CYREG_PRT2_BYP
.set SRF_TRG_1__CTL, CYREG_PRT2_CTL
.set SRF_TRG_1__DM0, CYREG_PRT2_DM0
.set SRF_TRG_1__DM1, CYREG_PRT2_DM1
.set SRF_TRG_1__DM2, CYREG_PRT2_DM2
.set SRF_TRG_1__DR, CYREG_PRT2_DR
.set SRF_TRG_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SRF_TRG_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRF_TRG_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRF_TRG_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SRF_TRG_1__MASK, 0x08
.set SRF_TRG_1__PORT, 2
.set SRF_TRG_1__PRT, CYREG_PRT2_PRT
.set SRF_TRG_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRF_TRG_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRF_TRG_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRF_TRG_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRF_TRG_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRF_TRG_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRF_TRG_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRF_TRG_1__PS, CYREG_PRT2_PS
.set SRF_TRG_1__SHIFT, 3
.set SRF_TRG_1__SLW, CYREG_PRT2_SLW

/* SRF_TRG_2 */
.set SRF_TRG_2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set SRF_TRG_2__0__MASK, 0x02
.set SRF_TRG_2__0__PC, CYREG_PRT2_PC1
.set SRF_TRG_2__0__PORT, 2
.set SRF_TRG_2__0__SHIFT, 1
.set SRF_TRG_2__AG, CYREG_PRT2_AG
.set SRF_TRG_2__AMUX, CYREG_PRT2_AMUX
.set SRF_TRG_2__BIE, CYREG_PRT2_BIE
.set SRF_TRG_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRF_TRG_2__BYP, CYREG_PRT2_BYP
.set SRF_TRG_2__CTL, CYREG_PRT2_CTL
.set SRF_TRG_2__DM0, CYREG_PRT2_DM0
.set SRF_TRG_2__DM1, CYREG_PRT2_DM1
.set SRF_TRG_2__DM2, CYREG_PRT2_DM2
.set SRF_TRG_2__DR, CYREG_PRT2_DR
.set SRF_TRG_2__INP_DIS, CYREG_PRT2_INP_DIS
.set SRF_TRG_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRF_TRG_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRF_TRG_2__LCD_EN, CYREG_PRT2_LCD_EN
.set SRF_TRG_2__MASK, 0x02
.set SRF_TRG_2__PORT, 2
.set SRF_TRG_2__PRT, CYREG_PRT2_PRT
.set SRF_TRG_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRF_TRG_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRF_TRG_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRF_TRG_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRF_TRG_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRF_TRG_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRF_TRG_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRF_TRG_2__PS, CYREG_PRT2_PS
.set SRF_TRG_2__SHIFT, 1
.set SRF_TRG_2__SLW, CYREG_PRT2_SLW

/* isr_rx_jy */
.set isr_rx_jy__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx_jy__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx_jy__INTC_MASK, 0x02
.set isr_rx_jy__INTC_NUMBER, 1
.set isr_rx_jy__INTC_PRIOR_NUM, 7
.set isr_rx_jy__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_rx_jy__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx_jy__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_timer */
.set isr_timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_timer__INTC_MASK, 0x20
.set isr_timer__INTC_NUMBER, 5
.set isr_timer__INTC_PRIOR_NUM, 7
.set isr_timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CHANGE_PWR */
.set CHANGE_PWR__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set CHANGE_PWR__0__MASK, 0x02
.set CHANGE_PWR__0__PC, CYREG_IO_PC_PRT15_PC1
.set CHANGE_PWR__0__PORT, 15
.set CHANGE_PWR__0__SHIFT, 1
.set CHANGE_PWR__AG, CYREG_PRT15_AG
.set CHANGE_PWR__AMUX, CYREG_PRT15_AMUX
.set CHANGE_PWR__BIE, CYREG_PRT15_BIE
.set CHANGE_PWR__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CHANGE_PWR__BYP, CYREG_PRT15_BYP
.set CHANGE_PWR__CTL, CYREG_PRT15_CTL
.set CHANGE_PWR__DM0, CYREG_PRT15_DM0
.set CHANGE_PWR__DM1, CYREG_PRT15_DM1
.set CHANGE_PWR__DM2, CYREG_PRT15_DM2
.set CHANGE_PWR__DR, CYREG_PRT15_DR
.set CHANGE_PWR__INP_DIS, CYREG_PRT15_INP_DIS
.set CHANGE_PWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CHANGE_PWR__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CHANGE_PWR__LCD_EN, CYREG_PRT15_LCD_EN
.set CHANGE_PWR__MASK, 0x02
.set CHANGE_PWR__PORT, 15
.set CHANGE_PWR__PRT, CYREG_PRT15_PRT
.set CHANGE_PWR__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CHANGE_PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CHANGE_PWR__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CHANGE_PWR__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CHANGE_PWR__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CHANGE_PWR__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CHANGE_PWR__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CHANGE_PWR__PS, CYREG_PRT15_PS
.set CHANGE_PWR__SHIFT, 1
.set CHANGE_PWR__SLW, CYREG_PRT15_SLW

/* PTZ_UP_DIR */
.set PTZ_UP_DIR__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set PTZ_UP_DIR__0__MASK, 0x08
.set PTZ_UP_DIR__0__PC, CYREG_PRT3_PC3
.set PTZ_UP_DIR__0__PORT, 3
.set PTZ_UP_DIR__0__SHIFT, 3
.set PTZ_UP_DIR__AG, CYREG_PRT3_AG
.set PTZ_UP_DIR__AMUX, CYREG_PRT3_AMUX
.set PTZ_UP_DIR__BIE, CYREG_PRT3_BIE
.set PTZ_UP_DIR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_UP_DIR__BYP, CYREG_PRT3_BYP
.set PTZ_UP_DIR__CTL, CYREG_PRT3_CTL
.set PTZ_UP_DIR__DM0, CYREG_PRT3_DM0
.set PTZ_UP_DIR__DM1, CYREG_PRT3_DM1
.set PTZ_UP_DIR__DM2, CYREG_PRT3_DM2
.set PTZ_UP_DIR__DR, CYREG_PRT3_DR
.set PTZ_UP_DIR__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_UP_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_UP_DIR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_UP_DIR__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_UP_DIR__MASK, 0x08
.set PTZ_UP_DIR__PORT, 3
.set PTZ_UP_DIR__PRT, CYREG_PRT3_PRT
.set PTZ_UP_DIR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_UP_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_UP_DIR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_UP_DIR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_UP_DIR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_UP_DIR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_UP_DIR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_UP_DIR__PS, CYREG_PRT3_PS
.set PTZ_UP_DIR__SHIFT, 3
.set PTZ_UP_DIR__SLW, CYREG_PRT3_SLW

/* SRF_ECHO_1 */
.set SRF_ECHO_1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SRF_ECHO_1__0__MASK, 0x10
.set SRF_ECHO_1__0__PC, CYREG_PRT2_PC4
.set SRF_ECHO_1__0__PORT, 2
.set SRF_ECHO_1__0__SHIFT, 4
.set SRF_ECHO_1__AG, CYREG_PRT2_AG
.set SRF_ECHO_1__AMUX, CYREG_PRT2_AMUX
.set SRF_ECHO_1__BIE, CYREG_PRT2_BIE
.set SRF_ECHO_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRF_ECHO_1__BYP, CYREG_PRT2_BYP
.set SRF_ECHO_1__CTL, CYREG_PRT2_CTL
.set SRF_ECHO_1__DM0, CYREG_PRT2_DM0
.set SRF_ECHO_1__DM1, CYREG_PRT2_DM1
.set SRF_ECHO_1__DM2, CYREG_PRT2_DM2
.set SRF_ECHO_1__DR, CYREG_PRT2_DR
.set SRF_ECHO_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SRF_ECHO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRF_ECHO_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRF_ECHO_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SRF_ECHO_1__MASK, 0x10
.set SRF_ECHO_1__PORT, 2
.set SRF_ECHO_1__PRT, CYREG_PRT2_PRT
.set SRF_ECHO_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRF_ECHO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRF_ECHO_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRF_ECHO_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRF_ECHO_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRF_ECHO_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRF_ECHO_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRF_ECHO_1__PS, CYREG_PRT2_PS
.set SRF_ECHO_1__SHIFT, 4
.set SRF_ECHO_1__SLW, CYREG_PRT2_SLW

/* SRF_ECHO_2 */
.set SRF_ECHO_2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SRF_ECHO_2__0__MASK, 0x04
.set SRF_ECHO_2__0__PC, CYREG_PRT2_PC2
.set SRF_ECHO_2__0__PORT, 2
.set SRF_ECHO_2__0__SHIFT, 2
.set SRF_ECHO_2__AG, CYREG_PRT2_AG
.set SRF_ECHO_2__AMUX, CYREG_PRT2_AMUX
.set SRF_ECHO_2__BIE, CYREG_PRT2_BIE
.set SRF_ECHO_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRF_ECHO_2__BYP, CYREG_PRT2_BYP
.set SRF_ECHO_2__CTL, CYREG_PRT2_CTL
.set SRF_ECHO_2__DM0, CYREG_PRT2_DM0
.set SRF_ECHO_2__DM1, CYREG_PRT2_DM1
.set SRF_ECHO_2__DM2, CYREG_PRT2_DM2
.set SRF_ECHO_2__DR, CYREG_PRT2_DR
.set SRF_ECHO_2__INP_DIS, CYREG_PRT2_INP_DIS
.set SRF_ECHO_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRF_ECHO_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRF_ECHO_2__LCD_EN, CYREG_PRT2_LCD_EN
.set SRF_ECHO_2__MASK, 0x04
.set SRF_ECHO_2__PORT, 2
.set SRF_ECHO_2__PRT, CYREG_PRT2_PRT
.set SRF_ECHO_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRF_ECHO_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRF_ECHO_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRF_ECHO_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRF_ECHO_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRF_ECHO_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRF_ECHO_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRF_ECHO_2__PS, CYREG_PRT2_PS
.set SRF_ECHO_2__SHIFT, 2
.set SRF_ECHO_2__SLW, CYREG_PRT2_SLW

/* debug_time */
.set debug_time__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set debug_time__0__MASK, 0x01
.set debug_time__0__PC, CYREG_PRT0_PC0
.set debug_time__0__PORT, 0
.set debug_time__0__SHIFT, 0
.set debug_time__AG, CYREG_PRT0_AG
.set debug_time__AMUX, CYREG_PRT0_AMUX
.set debug_time__BIE, CYREG_PRT0_BIE
.set debug_time__BIT_MASK, CYREG_PRT0_BIT_MASK
.set debug_time__BYP, CYREG_PRT0_BYP
.set debug_time__CTL, CYREG_PRT0_CTL
.set debug_time__DM0, CYREG_PRT0_DM0
.set debug_time__DM1, CYREG_PRT0_DM1
.set debug_time__DM2, CYREG_PRT0_DM2
.set debug_time__DR, CYREG_PRT0_DR
.set debug_time__INP_DIS, CYREG_PRT0_INP_DIS
.set debug_time__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set debug_time__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set debug_time__LCD_EN, CYREG_PRT0_LCD_EN
.set debug_time__MASK, 0x01
.set debug_time__PORT, 0
.set debug_time__PRT, CYREG_PRT0_PRT
.set debug_time__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set debug_time__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set debug_time__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set debug_time__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set debug_time__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set debug_time__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set debug_time__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set debug_time__PS, CYREG_PRT0_PS
.set debug_time__SHIFT, 0
.set debug_time__SLW, CYREG_PRT0_SLW

/* isr_rx_net */
.set isr_rx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_rx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_rx_net__INTC_MASK, 0x04
.set isr_rx_net__INTC_NUMBER, 2
.set isr_rx_net__INTC_PRIOR_NUM, 7
.set isr_rx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_rx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_rx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_tx_net */
.set isr_tx_net__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_tx_net__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_tx_net__INTC_MASK, 0x40
.set isr_tx_net__INTC_NUMBER, 6
.set isr_tx_net__INTC_PRIOR_NUM, 7
.set isr_tx_net__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_tx_net__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_tx_net__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PTZ_DOWN_EN */
.set PTZ_DOWN_EN__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set PTZ_DOWN_EN__0__MASK, 0x04
.set PTZ_DOWN_EN__0__PC, CYREG_PRT3_PC2
.set PTZ_DOWN_EN__0__PORT, 3
.set PTZ_DOWN_EN__0__SHIFT, 2
.set PTZ_DOWN_EN__AG, CYREG_PRT3_AG
.set PTZ_DOWN_EN__AMUX, CYREG_PRT3_AMUX
.set PTZ_DOWN_EN__BIE, CYREG_PRT3_BIE
.set PTZ_DOWN_EN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_DOWN_EN__BYP, CYREG_PRT3_BYP
.set PTZ_DOWN_EN__CTL, CYREG_PRT3_CTL
.set PTZ_DOWN_EN__DM0, CYREG_PRT3_DM0
.set PTZ_DOWN_EN__DM1, CYREG_PRT3_DM1
.set PTZ_DOWN_EN__DM2, CYREG_PRT3_DM2
.set PTZ_DOWN_EN__DR, CYREG_PRT3_DR
.set PTZ_DOWN_EN__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_DOWN_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_DOWN_EN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_DOWN_EN__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_DOWN_EN__MASK, 0x04
.set PTZ_DOWN_EN__PORT, 3
.set PTZ_DOWN_EN__PRT, CYREG_PRT3_PRT
.set PTZ_DOWN_EN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_DOWN_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_DOWN_EN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_DOWN_EN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_DOWN_EN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_DOWN_EN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_DOWN_EN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_DOWN_EN__PS, CYREG_PRT3_PS
.set PTZ_DOWN_EN__SHIFT, 2
.set PTZ_DOWN_EN__SLW, CYREG_PRT3_SLW

/* PTZ_UP_STEP */
.set PTZ_UP_STEP__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set PTZ_UP_STEP__0__MASK, 0x10
.set PTZ_UP_STEP__0__PC, CYREG_PRT3_PC4
.set PTZ_UP_STEP__0__PORT, 3
.set PTZ_UP_STEP__0__SHIFT, 4
.set PTZ_UP_STEP__AG, CYREG_PRT3_AG
.set PTZ_UP_STEP__AMUX, CYREG_PRT3_AMUX
.set PTZ_UP_STEP__BIE, CYREG_PRT3_BIE
.set PTZ_UP_STEP__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_UP_STEP__BYP, CYREG_PRT3_BYP
.set PTZ_UP_STEP__CTL, CYREG_PRT3_CTL
.set PTZ_UP_STEP__DM0, CYREG_PRT3_DM0
.set PTZ_UP_STEP__DM1, CYREG_PRT3_DM1
.set PTZ_UP_STEP__DM2, CYREG_PRT3_DM2
.set PTZ_UP_STEP__DR, CYREG_PRT3_DR
.set PTZ_UP_STEP__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_UP_STEP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_UP_STEP__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_UP_STEP__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_UP_STEP__MASK, 0x10
.set PTZ_UP_STEP__PORT, 3
.set PTZ_UP_STEP__PRT, CYREG_PRT3_PRT
.set PTZ_UP_STEP__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_UP_STEP__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_UP_STEP__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_UP_STEP__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_UP_STEP__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_UP_STEP__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_UP_STEP__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_UP_STEP__PS, CYREG_PRT3_PS
.set PTZ_UP_STEP__SHIFT, 4
.set PTZ_UP_STEP__SLW, CYREG_PRT3_SLW

/* PTZ_DOWN_DIR */
.set PTZ_DOWN_DIR__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set PTZ_DOWN_DIR__0__MASK, 0x01
.set PTZ_DOWN_DIR__0__PC, CYREG_PRT3_PC0
.set PTZ_DOWN_DIR__0__PORT, 3
.set PTZ_DOWN_DIR__0__SHIFT, 0
.set PTZ_DOWN_DIR__AG, CYREG_PRT3_AG
.set PTZ_DOWN_DIR__AMUX, CYREG_PRT3_AMUX
.set PTZ_DOWN_DIR__BIE, CYREG_PRT3_BIE
.set PTZ_DOWN_DIR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_DOWN_DIR__BYP, CYREG_PRT3_BYP
.set PTZ_DOWN_DIR__CTL, CYREG_PRT3_CTL
.set PTZ_DOWN_DIR__DM0, CYREG_PRT3_DM0
.set PTZ_DOWN_DIR__DM1, CYREG_PRT3_DM1
.set PTZ_DOWN_DIR__DM2, CYREG_PRT3_DM2
.set PTZ_DOWN_DIR__DR, CYREG_PRT3_DR
.set PTZ_DOWN_DIR__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_DOWN_DIR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_DOWN_DIR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_DOWN_DIR__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_DOWN_DIR__MASK, 0x01
.set PTZ_DOWN_DIR__PORT, 3
.set PTZ_DOWN_DIR__PRT, CYREG_PRT3_PRT
.set PTZ_DOWN_DIR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_DOWN_DIR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_DOWN_DIR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_DOWN_DIR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_DOWN_DIR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_DOWN_DIR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_DOWN_DIR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_DOWN_DIR__PS, CYREG_PRT3_PS
.set PTZ_DOWN_DIR__SHIFT, 0
.set PTZ_DOWN_DIR__SLW, CYREG_PRT3_SLW

/* SRF_05_Timer_1_TimerUDB */
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__POS, 1
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* SRF_05_Timer_TimerUDB */
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* isr_srf_back */
.set isr_srf_back__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_srf_back__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_srf_back__INTC_MASK, 0x08
.set isr_srf_back__INTC_NUMBER, 3
.set isr_srf_back__INTC_PRIOR_NUM, 7
.set isr_srf_back__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_srf_back__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_srf_back__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CONTRAL_LIDAR */
.set CONTRAL_LIDAR__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set CONTRAL_LIDAR__0__MASK, 0x80
.set CONTRAL_LIDAR__0__PC, CYREG_PRT2_PC7
.set CONTRAL_LIDAR__0__PORT, 2
.set CONTRAL_LIDAR__0__SHIFT, 7
.set CONTRAL_LIDAR__AG, CYREG_PRT2_AG
.set CONTRAL_LIDAR__AMUX, CYREG_PRT2_AMUX
.set CONTRAL_LIDAR__BIE, CYREG_PRT2_BIE
.set CONTRAL_LIDAR__BIT_MASK, CYREG_PRT2_BIT_MASK
.set CONTRAL_LIDAR__BYP, CYREG_PRT2_BYP
.set CONTRAL_LIDAR__CTL, CYREG_PRT2_CTL
.set CONTRAL_LIDAR__DM0, CYREG_PRT2_DM0
.set CONTRAL_LIDAR__DM1, CYREG_PRT2_DM1
.set CONTRAL_LIDAR__DM2, CYREG_PRT2_DM2
.set CONTRAL_LIDAR__DR, CYREG_PRT2_DR
.set CONTRAL_LIDAR__INP_DIS, CYREG_PRT2_INP_DIS
.set CONTRAL_LIDAR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set CONTRAL_LIDAR__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set CONTRAL_LIDAR__LCD_EN, CYREG_PRT2_LCD_EN
.set CONTRAL_LIDAR__MASK, 0x80
.set CONTRAL_LIDAR__PORT, 2
.set CONTRAL_LIDAR__PRT, CYREG_PRT2_PRT
.set CONTRAL_LIDAR__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set CONTRAL_LIDAR__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set CONTRAL_LIDAR__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set CONTRAL_LIDAR__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set CONTRAL_LIDAR__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set CONTRAL_LIDAR__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set CONTRAL_LIDAR__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set CONTRAL_LIDAR__PS, CYREG_PRT2_PS
.set CONTRAL_LIDAR__SHIFT, 7
.set CONTRAL_LIDAR__SLW, CYREG_PRT2_SLW

/* PTZ_DOWN_STEP */
.set PTZ_DOWN_STEP__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set PTZ_DOWN_STEP__0__MASK, 0x02
.set PTZ_DOWN_STEP__0__PC, CYREG_PRT3_PC1
.set PTZ_DOWN_STEP__0__PORT, 3
.set PTZ_DOWN_STEP__0__SHIFT, 1
.set PTZ_DOWN_STEP__AG, CYREG_PRT3_AG
.set PTZ_DOWN_STEP__AMUX, CYREG_PRT3_AMUX
.set PTZ_DOWN_STEP__BIE, CYREG_PRT3_BIE
.set PTZ_DOWN_STEP__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PTZ_DOWN_STEP__BYP, CYREG_PRT3_BYP
.set PTZ_DOWN_STEP__CTL, CYREG_PRT3_CTL
.set PTZ_DOWN_STEP__DM0, CYREG_PRT3_DM0
.set PTZ_DOWN_STEP__DM1, CYREG_PRT3_DM1
.set PTZ_DOWN_STEP__DM2, CYREG_PRT3_DM2
.set PTZ_DOWN_STEP__DR, CYREG_PRT3_DR
.set PTZ_DOWN_STEP__INP_DIS, CYREG_PRT3_INP_DIS
.set PTZ_DOWN_STEP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PTZ_DOWN_STEP__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PTZ_DOWN_STEP__LCD_EN, CYREG_PRT3_LCD_EN
.set PTZ_DOWN_STEP__MASK, 0x02
.set PTZ_DOWN_STEP__PORT, 3
.set PTZ_DOWN_STEP__PRT, CYREG_PRT3_PRT
.set PTZ_DOWN_STEP__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PTZ_DOWN_STEP__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PTZ_DOWN_STEP__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PTZ_DOWN_STEP__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PTZ_DOWN_STEP__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PTZ_DOWN_STEP__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PTZ_DOWN_STEP__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PTZ_DOWN_STEP__PS, CYREG_PRT3_PS
.set PTZ_DOWN_STEP__SHIFT, 1
.set PTZ_DOWN_STEP__SLW, CYREG_PRT3_SLW

/* isr_srf_front */
.set isr_srf_front__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_srf_front__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_srf_front__INTC_MASK, 0x10
.set isr_srf_front__INTC_NUMBER, 4
.set isr_srf_front__INTC_PRIOR_NUM, 7
.set isr_srf_front__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_srf_front__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_srf_front__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000007F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
