$date
	Sun Dec 28 23:44:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module led_fsm_tb $end
$var wire 4 ! leds [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset_n $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset_n $end
$var parameter 2 $ S0 $end
$var parameter 2 % S1 $end
$var parameter 2 & S2 $end
$var parameter 2 ' S3 $end
$var reg 4 ( leds [3:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
b0 )
b1 (
0#
0"
b1 !
$end
#10000
1"
#20000
0"
#30000
1"
#40000
0"
1#
#50000
b10 !
b10 (
b1 )
1"
#60000
0"
#70000
b100 !
b100 (
b10 )
1"
#80000
0"
#90000
b1000 !
b1000 (
b11 )
1"
#100000
0"
#110000
b1 !
b1 (
b0 )
1"
#120000
0"
#130000
b10 !
b10 (
b1 )
1"
#140000
0"
#150000
b100 !
b100 (
b10 )
1"
#160000
0"
#170000
b1000 !
b1000 (
b11 )
1"
#180000
0"
#190000
b1 !
b1 (
b0 )
1"
#200000
0"
#210000
b10 !
b10 (
b1 )
1"
#220000
0"
#230000
b100 !
b100 (
b10 )
1"
