# //  ModelSim SE-64 6.6d Nov  1 2010 Linux 2.6.32-754.31.1.el6.x86_64
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project loarca32xor
# reading /var/autofs/misc/cad/mentor/modelsim-6.6d/modeltech/linux_x86_64/../modelsim.ini
# Loading project loacla32xor
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb
# vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb 
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_tb
# Loading simulation.lower_part_or_carry_lookahead_adder16_tb
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
# Loading simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
add wave sim:/lower_part_or_carry_lookahead_adder16_tb/*
run
#                    0 add1_i= 0000, add2_i = 0000, keyinput= 1430ba8e, result_o = 00000 
#                   10 add1_i= 29af, add2_i = 7a1b, keyinput= 1430ba8e, result_o = 0a3cf 
#                   20 add1_i= 1100, add2_i = 1111, keyinput= 1430ba8e, result_o = 02211 
#                   30 add1_i= 8116, add2_i = 1cce, keyinput= 1430ba8e, result_o = 09dde 
#                   35 add1_i= 4482, add2_i = 3bcd, keyinput= 1430ba8e, result_o = 0804f 
#                   40 add1_i= 8943, add2_i = ffff, keyinput= 1430ba8e, result_o = 1893f 
#                   50 add1_i= abcd, add2_i = 0000, keyinput= 1430ba8e, result_o = 0abcd 
#                   60 add1_i= 0000, add2_i = 1234, keyinput= 1430ba8e, result_o = 01234 
#                   70 add1_i= 1111, add2_i = eeaa, keyinput= 1430ba8e, result_o = 0ffbb 
#                   80 add1_i= 5555, add2_i = aaaa, keyinput= 1430ba8e, result_o = 0ffff 
#                   90 add1_i= 8051, add2_i = 8086, keyinput= 1430ba8e, result_o = 100d7 
#                   95 add1_i= fadc, add2_i = 00dc, keyinput= 1430ba8e, result_o = 0fbbc 
#                  100 add1_i= 4096, add2_i = 2048, keyinput= 1430ba8e, result_o = 060de 
#                  110 add1_i= 1024, add2_i = 8192, keyinput= 1430ba8e, result_o = 091b6 
#                  210 add1_i= 0000, add2_i = 0001, keyinput= 1430ba8e, result_o = 00001 
# ** Note: $finish    : /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v(83)
#    Time: 310 ns  Iteration: 0  Instance: /lower_part_or_carry_lookahead_adder16_tb
# 1
# Break in Module lower_part_or_carry_lookahead_adder16_tb at /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v line 83
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb
# vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb 
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_tb
# Loading simulation.lower_part_or_carry_lookahead_adder16_tb
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
# Loading simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
add wave sim:/lower_part_or_carry_lookahead_adder16_tb/*
run
#                    0 add1_i= 0000, add2_i = 0000, keyinput= 1430b8ae, result_o = 00000 
#                   10 add1_i= 29af, add2_i = 7a1b, keyinput= 1430b8ae, result_o = 0a3cf 
#                   20 add1_i= 1100, add2_i = 1111, keyinput= 1430b8ae, result_o = 02211 
#                   30 add1_i= 8116, add2_i = 1cce, keyinput= 1430b8ae, result_o = 09dde 
#                   35 add1_i= 4482, add2_i = 3bcd, keyinput= 1430b8ae, result_o = 0804f 
#                   40 add1_i= 8943, add2_i = ffff, keyinput= 1430b8ae, result_o = 1893f 
#                   50 add1_i= abcd, add2_i = 0000, keyinput= 1430b8ae, result_o = 0abcd 
#                   60 add1_i= 0000, add2_i = 1234, keyinput= 1430b8ae, result_o = 01234 
#                   70 add1_i= 1111, add2_i = eeaa, keyinput= 1430b8ae, result_o = 0ffbb 
#                   80 add1_i= 5555, add2_i = aaaa, keyinput= 1430b8ae, result_o = 0ffff 
#                   90 add1_i= 8051, add2_i = 8086, keyinput= 1430b8ae, result_o = 100d7 
#                   95 add1_i= fadc, add2_i = 00dc, keyinput= 1430b8ae, result_o = 0fbbc 
#                  100 add1_i= 4096, add2_i = 2048, keyinput= 1430b8ae, result_o = 060de 
#                  110 add1_i= 1024, add2_i = 8192, keyinput= 1430b8ae, result_o = 091b6 
#                  210 add1_i= 0000, add2_i = 0001, keyinput= 1430b8ae, result_o = 00001 
# ** Note: $finish    : /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v(83)
#    Time: 310 ns  Iteration: 0  Instance: /lower_part_or_carry_lookahead_adder16_tb
# 1
# Break in Module lower_part_or_carry_lookahead_adder16_tb at /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v line 83
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb
# vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb 
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_tb
# Loading simulation.lower_part_or_carry_lookahead_adder16_tb
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
# Loading simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
add wave sim:/lower_part_or_carry_lookahead_adder16_tb/*
run
#                    0 add1_i= 0000, add2_i = 0000, keyinput= fb30b8ae, result_o = 10500 
#                   10 add1_i= 29af, add2_i = 7a1b, keyinput= fb30b8ae, result_o = 194cf 
#                   20 add1_i= 1100, add2_i = 1111, keyinput= fb30b8ae, result_o = 10711 
#                   30 add1_i= 8116, add2_i = 1cce, keyinput= fb30b8ae, result_o = 192de 
#                   35 add1_i= 4482, add2_i = 3bcd, keyinput= fb30b8ae, result_o = 1b34f 
#                   40 add1_i= 8943, add2_i = ffff, keyinput= fb30b8ae, result_o = 0a83f 
#                   50 add1_i= abcd, add2_i = 0000, keyinput= fb30b8ae, result_o = 1e8cd 
#                   60 add1_i= 0000, add2_i = 1234, keyinput= fb30b8ae, result_o = 11734 
#                   70 add1_i= 1111, add2_i = eeaa, keyinput= fb30b8ae, result_o = 030bb 
#                   80 add1_i= 5555, add2_i = aaaa, keyinput= fb30b8ae, result_o = 030ff 
#                   90 add1_i= 8051, add2_i = 8086, keyinput= fb30b8ae, result_o = 005d7 
#                   95 add1_i= fadc, add2_i = 00dc, keyinput= fb30b8ae, result_o = 03fbc 
#                  100 add1_i= 4096, add2_i = 2048, keyinput= fb30b8ae, result_o = 1a5de 
#                  110 add1_i= 1024, add2_i = 8192, keyinput= fb30b8ae, result_o = 196b6 
#                  210 add1_i= 0000, add2_i = 0001, keyinput= fb30b8ae, result_o = 10501 
# ** Note: $finish    : /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v(83)
#    Time: 310 ns  Iteration: 0  Instance: /lower_part_or_carry_lookahead_adder16_tb
# 1
# Break in Module lower_part_or_carry_lookahead_adder16_tb at /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v line 83
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb
# vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb 
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_tb
# Loading simulation.lower_part_or_carry_lookahead_adder16_tb
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
# Loading simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
add wave sim:/lower_part_or_carry_lookahead_adder16_tb/*
run
#                    0 add1_i= 0000, add2_i = 0000, keyinput= 143f2a8e, result_o = 048a0 
#                   10 add1_i= 29af, add2_i = 7a1b, keyinput= 143f2a8e, result_o = 0684f 
#                   20 add1_i= 1100, add2_i = 1111, keyinput= 143f2a8e, result_o = 06ab1 
#                   30 add1_i= 8116, add2_i = 1cce, keyinput= 143f2a8e, result_o = 0d67e 
#                   35 add1_i= 4482, add2_i = 3bcd, keyinput= 143f2a8e, result_o = 034ef 
#                   40 add1_i= 8943, add2_i = ffff, keyinput= 143f2a8e, result_o = 14d5f 
#                   50 add1_i= abcd, add2_i = 0000, keyinput= 143f2a8e, result_o = 0e46d 
#                   60 add1_i= 0000, add2_i = 1234, keyinput= 143f2a8e, result_o = 05ed4 
#                   70 add1_i= 1111, add2_i = eeaa, keyinput= 143f2a8e, result_o = 1345b 
#                   80 add1_i= 5555, add2_i = aaaa, keyinput= 143f2a8e, result_o = 0b41f 
#                   90 add1_i= 8051, add2_i = 8086, keyinput= 143f2a8e, result_o = 14977 
#                   95 add1_i= fadc, add2_i = 00dc, keyinput= 143f2a8e, result_o = 0b33c 
#                  100 add1_i= 4096, add2_i = 2048, keyinput= 143f2a8e, result_o = 0297e 
#                  110 add1_i= 1024, add2_i = 8192, keyinput= 143f2a8e, result_o = 0da56 
#                  210 add1_i= 0000, add2_i = 0001, keyinput= 143f2a8e, result_o = 048a1 
# ** Note: $finish    : /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v(83)
#    Time: 310 ns  Iteration: 0  Instance: /lower_part_or_carry_lookahead_adder16_tb
# 1
# Break in Module lower_part_or_carry_lookahead_adder16_tb at /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v line 83
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
# Load canceled
# Compile of lower_part_or_carry_lookahead_adder16_tb.v was successful.
# Compile of lower_part_or_carry_lookahead_adder16_xor_enc32.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb
# vsim -novopt simulation.lower_part_or_carry_lookahead_adder16_tb 
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_tb
# Loading simulation.lower_part_or_carry_lookahead_adder16_tb
# Refreshing /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
# Loading simulation.lower_part_or_carry_lookahead_adder16_xor_enc32
add wave sim:/lower_part_or_carry_lookahead_adder16_tb/*
run
#                    0 add1_i= 0000, add2_i = 0000, keyinput= 1430baf1, result_o = 0ca50 
#                   10 add1_i= 29af, add2_i = 7a1b, keyinput= 1430baf1, result_o = 02d9f 
#                   20 add1_i= 1100, add2_i = 1111, keyinput= 1430baf1, result_o = 0e841 
#                   30 add1_i= 8116, add2_i = 1cce, keyinput= 1430baf1, result_o = 0678e 
#                   35 add1_i= 4482, add2_i = 3bcd, keyinput= 1430baf1, result_o = 0061f 
#                   40 add1_i= 8943, add2_i = ffff, keyinput= 1430baf1, result_o = 1016f 
#                   50 add1_i= abcd, add2_i = 0000, keyinput= 1430baf1, result_o = 0741d 
#                   60 add1_i= 0000, add2_i = 1234, keyinput= 1430baf1, result_o = 0dc64 
#                   70 add1_i= 1111, add2_i = eeaa, keyinput= 1430baf1, result_o = 1b9eb 
#                   80 add1_i= 5555, add2_i = aaaa, keyinput= 1430baf1, result_o = 1802f 
#                   90 add1_i= 8051, add2_i = 8086, keyinput= 1430baf1, result_o = 1cb07 
#                   95 add1_i= fadc, add2_i = 00dc, keyinput= 1430baf1, result_o = 045ec 
#                  100 add1_i= 4096, add2_i = 2048, keyinput= 1430baf1, result_o = 02a8e 
#                  110 add1_i= 1024, add2_i = 8192, keyinput= 1430baf1, result_o = 05be6 
#                  210 add1_i= 0000, add2_i = 0001, keyinput= 1430baf1, result_o = 0ca51 
# ** Note: $finish    : /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v(83)
#    Time: 310 ns  Iteration: 0  Instance: /lower_part_or_carry_lookahead_adder16_tb
# 1
# Break in Module lower_part_or_carry_lookahead_adder16_tb at /home/nayakkk/32xor/lower_part_or_carry_lookahead_adder/sim/lower_part_or_carry_lookahead_adder16_tb.v line 83
