                System Verilog Parser                     
                Ver : v0.1.01

//# File = "contAssgn-3.sv"
module M; 
wire  w1 = 1'b1;
wire ( strong1 , pull0 )  w2 = w1;
endmodule

Compilation complete with 0 warnings and 0 errors.
