onerror resume
wave tags sim
wave update off
wave zoom range 79756 202787
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[0].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave spacer {}
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[1].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave spacer {}
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[2].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave spacer {}
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[0].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[1].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[2].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[0].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[1].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[2].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[0].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave add {hdl_top.i_sys_spm_dut.u_sys_spm.u_spm.u_spm_mem.g_bank_inst[3].u_spm_mem_bank.g_sub_bank_inst[3].u_spm_mem_sub_bank.g_mini_bank_inst[3].u_spm_mem_mini_bank.g_sram_inst[1].u_tc_sram.i_req[0]} -tag sim -radix hexadecimal
wave spacer {}
wave update on
wave top 9

