<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 32. ISCA 2005</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca2005">32. ISCA 2005:
Madison, Wisconsin, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca2005">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca2005">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca2005">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca2005">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p> 
<ul>
</ul>

 

<h2>Session 1:
Security</h2>
 

<ul>
<li id="LeeKMDW05"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Ruby_B=">Ruby B. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kwan:Peter_C=_S=">Peter C. S. Kwan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McGregor:John_Patrick">John Patrick McGregor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwoskin:Jeffrey_S=">Jeffrey S. Dwoskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhenghong">Zhenghong Wang</a>:<br /><b>Architecture for Protecting Critical Secrets in Microprocessors.</b> 2-13<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LeeKMDW05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LeeKMDW05.xml">XML</a></small></small></li>
<li id="ShiLGLB05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shi:Weidong">Weidong Shi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Ghosh:Mrinmoy">Mrinmoy Ghosh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Chenghuai">Chenghuai Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Boldyreva:Alexandra">Alexandra Boldyreva</a>:<br /><b>High Efficiency Counter Mode Security Architecture via Prediction and Precomputation.</b> 14-24<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShiLGLB05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShiLGLB05.xml">XML</a></small></small></li>
<li id="SuhOSD05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Donnell:Charles_W=">Charles W. O'Donnell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sachdev:Ishan">Ishan Sachdev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions.</b> 25-36<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SuhOSD05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SuhOSD05.xml">XML</a></small></small></li>
</ul>



<h2>Session 2a:
Interacting with Disks and Networks</h2>
 

<ul>
<li id="GurumurthiSN05"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gurumurthi:Sudhanva">Sudhanva Gurumurthi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Natarajan:Vivek_K=">Vivek K. Natarajan</a>:<br /><b>Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management.</b> 38-49<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GurumurthiSN05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GurumurthiSN05.xml">XML</a></small></small></li>
<li id="HuggahalliIT05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huggahalli:Ram">Ram Huggahalli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravi_R=">Ravi R. Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tetrick:Scott">Scott Tetrick</a>:<br /><b>Direct Cache Access for High Bandwidth Network I/O.</b> 50-59<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuggahalliIT05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuggahalliIT05.xml">XML</a></small></small></li>
<li id="GunawiAAAS05"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gunawi:Haryadi_S=">Haryadi S. Gunawi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Nitin">Nitin Agrawal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arpaci=Dusseau:Andrea_C=">Andrea C. Arpaci-Dusseau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arpaci=Dusseau:Remzi_H=">Remzi H. Arpaci-Dusseau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schindler:Jiri">Jiri Schindler</a>:<br /><b>Deconstructing Commodity Storage Clusters.</b> 60-71<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GunawiAAAS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GunawiAAAS05.xml">XML</a></small></small></li>
</ul>



<h2>Session 2b:
Memory Compression and Renamer Optimizations</h2>
 

<ul>
<li id="X05"><a href="http://dblp.dagstuhl.de/pers/hc/e/Ekman:Magnus">Magnus Ekman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>A Robust Main-Memory Compression Scheme.</b> 74-85<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.6"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/X05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/X05.xml">XML</a></small></small></li>
<li id="X05a"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fahs:Brian">Brian Fahs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rafacz:Todd_M=">Todd M. Rafacz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>:<br /><b>Continuous Optimization.</b> 86-97<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/X05a.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/X05a.xml">XML</a></small></small></li>
<li id="X05b"><a href="http://dblp.dagstuhl.de/pers/hc/p/Petric:Vlad">Vlad Petric</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sha:Tingting">Tingting Sha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>RENO - A Rename-Based Instruction Optimizer.</b> 98-109<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/X05b.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/X05b.xml">XML</a></small></small></li>
</ul>



<h2>Session 3a:
Specialized Processors</h2>
 

<ul>
<li id="TanS05"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tan:Lin">Lin Tan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>A High Throughput String Matching Architecture for Intrusion Detection and Prevention.</b> 112-122<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.5"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TanS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TanS05.xml">XML</a></small></small></li>
<li id="BaboescuTRS05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Baboescu:Florin">Florin Baboescu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosu:Grigore">Grigore Rosu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Sumeet">Sumeet Singh</a>:<br /><b>A Tree Based Router Search Engine Architecture with Single Port Memories.</b> 123-133<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.7"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BaboescuTRS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BaboescuTRS05.xml">XML</a></small></small></li>
<li id="KyoOA05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kyo:Shorin">Shorin Kyo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Okazaki:Shin=ichiro">Shin'ichiro Okazaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Arai:Tamio">Tamio Arai</a>:<br /><b>An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems.</b> 134-145<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KyoOA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KyoOA05.xml">XML</a></small></small></li>
</ul>



<h2>Session 3b:
Detecting Faults</h2>
 

<ul>
<li id="ReisCVRAM05"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reis:George_A=">George A. Reis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Jonathan">Jonathan Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vachharajani:Neil">Neil Vachharajani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>:<br /><b>Design and Evaluation of Hybrid Fault-Detection Systems.</b> 148-159<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ReisCVRAM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ReisCVRAM05.xml">XML</a></small></small></li>
<li id="SchuchmanV05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schuchman:Ethan">Ethan Schuchman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Rescue: A Microarchitecture for Testability and Defect Tolerance.</b> 160-171<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SchuchmanV05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SchuchmanV05.xml">XML</a></small></small></li>
<li id="GomaaV05"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gomaa:Mohamed_A=">Mohamed A. Gomaa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Opportunistic Transient-Fault Detection.</b> 172-183<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GomaaV05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GomaaV05.xml">XML</a></small></small></li>
</ul>



<h2>Session 4a:
Quantum Computing and Very Low Power</h2>
 

<ul>
<li id="BalensieferKO05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balensiefer:Steven">Steven Balensiefer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kreger=Stickles:Lucas">Lucas Kreger-Stickles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>:<br /><b>An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures.</b> 186-196<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BalensieferKO05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BalensieferKO05.xml">XML</a></small></small></li>
<li id="NazhandaliZORMHPAB05"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nazhandali:Leyla">Leyla Nazhandali</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Bo">Bo Zhai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olson:Javin">Javin Olson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reeves:Anna">Anna Reeves</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Minuth:Michael">Michael Minuth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Helfand:Ryan">Ryan Helfand</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pant:Sanjay">Sanjay Pant</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blaauw:David">David Blaauw</a>:<br /><b>Energy Optimization of Subthreshold-Voltage Sensor Network Processors.</b> 197-207<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NazhandaliZORMHPAB05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NazhandaliZORMHPAB05.xml">XML</a></small></small></li>
<li id="HempsteadTMWB05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hempstead:Mark">Mark Hempstead</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tripathi:Nikhil">Nikhil Tripathi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mauro:Patrick">Patrick Mauro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>An Ultra Low Power System Architecture for Sensor Network Applications.</b> 208-219<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HempsteadTMWB05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HempsteadTMWB05.xml">XML</a></small></small></li>
</ul>



<h2>Session 4b:
Coherence</h2>
 

<ul>
<li id="WenischSHKAF05"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wenisch:Thomas_F=">Thomas F. Wenisch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Somogyi:Stephen">Stephen Somogyi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hardavellas:Nikolaos">Nikolaos Hardavellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jangwoo">Jangwoo Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ailamaki:Anastassia">Anastassia Ailamaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Temporal Streaming of Shared Memory.</b> 222-233<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.50"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/WenischSHKAF05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/WenischSHKAF05.xml">XML</a></small></small></li>
<li id="Moshovos05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moshovos:Andreas">Andreas Moshovos</a>:<br /><b>RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence.</b> 234-245<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Moshovos05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Moshovos05.xml">XML</a></small></small></li>
<li id="CantinLS05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cantin:Jason_F=">Jason F. Cantin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking.</b> 246-257<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CantinLS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CantinLS05.xml">XML</a></small></small></li>
</ul>



<h2>Session 5a:
Applying Compilers and Debugging Support</h2>
 

<ul>
<li id="HinesGTW05"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hines:Stephen">Stephen Hines</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Green:Joshua">Joshua Green</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whalley:David_B=">David B. Whalley</a>:<br /><b>Improving Program Efficiency by Packing Instructions into Registers.</b> 260-271<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HinesGTW05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HinesGTW05.xml">XML</a></small></small></li>
<li id="ClarkBCMBF05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Nathan">Nathan Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Blome:Jason_A=">Jason A. Blome</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chu:Michael_L=">Michael L. Chu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Biles:Stuart">Stuart Biles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Flautner:Kriszti=aacute=n">Kriszti&#225;n Flautner</a>:<br /><b>An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors.</b> 272-283<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.9"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ClarkBCMBF05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ClarkBCMBF05.xml">XML</a></small></small></li>
<li id="NarayanasamyPC05"><a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging.</b> 284-295<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NarayanasamyPC05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NarayanasamyPC05.xml">XML</a></small></small></li>
</ul>



<h2>Session 5b:
Power</h2>
 

<ul>
<li id="AnnavaramGS05"><a href="http://dblp.dagstuhl.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grochowski:Ed">Ed Grochowski</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Mitigating Amdahl's Law through EPI Throttling.</b> 298-309<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AnnavaramGS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AnnavaramGS05.xml">XML</a></small></small></li>
<li id="TalpesM05"><a href="http://dblp.dagstuhl.de/pers/hc/t/Talpes:Emil">Emil Talpes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marculescu:Diana">Diana Marculescu</a>:<br /><b>Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines.</b> 310-321<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TalpesM05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TalpesM05.xml">XML</a></small></small></li>
<li id="PetricR05"><a href="http://dblp.dagstuhl.de/pers/hc/p/Petric:Vlad">Vlad Petric</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection.</b> 322-333<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PetricR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PetricR05.xml">XML</a></small></small></li>
</ul>



<h2>Session 6a:
Chip Multiprocessor Memory Hierarchies</h2>
 

<ul>
<li id="ZhangA05"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Michael">Michael Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asanovic:Krste">Krste Asanovic</a>:<br /><b>Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors.</b> 336-345<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.53"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ZhangA05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ZhangA05.xml">XML</a></small></small></li>
<li id="SpeightSZR05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Speight:Evan">Evan Speight</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shafi:Hazim">Hazim Shafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Lixin">Lixin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajamony:Ramakrishnan">Ramakrishnan Rajamony</a>:<br /><b>Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors.</b> 346-356<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.8"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SpeightSZR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SpeightSZR05.xml">XML</a></small></small></li>
<li id="ChishtiPV05"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chishti:Zeshan">Zeshan Chishti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Powell:Michael_D=">Michael D. Powell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Optimizing Replication, Communication, and Capacity Allocation in CMPs.</b> 357-368<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChishtiPV05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChishtiPV05.xml">XML</a></small></small></li>
</ul>



<h2>Session 6b:
Runahead and Branch Prediction</h2>
 

<ul>
<li id="MutluKP05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Techniques for Efficient Processing in Runahead Execution Engines.</b> 370-381<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.49"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MutluKP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MutluKP05.xml">XML</a></small></small></li>
<li id="Jimenez05"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Piecewise Linear Branch Prediction.</b> 382-393<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Jimenez05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Jimenez05.xml">XML</a></small></small></li>
<li id="Seznec05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Analysis of the O-GEometric History Length Branch Predictor.</b> 394-405<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Seznec05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Seznec05.xml">XML</a></small></small></li>
</ul>



<h2>Session 7a:
Interconnection Networks</h2>
 

<ul>
<li id="KumarZT05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zyuban:Victor_V=">Victor V. Zyuban</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling.</b> 408-419<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KumarZT05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KumarZT05.xml">XML</a></small></small></li>
<li id="KimDTG05"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Towles:Brian">Brian Towles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Amit_K=">Amit K. Gupta</a>:<br /><b>Microarchitecture of a High-Radix Router.</b> 420-431<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimDTG05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimDTG05.xml">XML</a></small></small></li>
<li id="SeoALRT05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Daeho">Daeho Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ali:Akif">Akif Ali</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lim:Won=Taek">Won-Taek Lim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rafique:Nauman">Nauman Rafique</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>:<br /><b>Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks.</b> 432-443<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SeoALRT05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SeoALRT05.xml">XML</a></small></small></li>
</ul>



<h2>Session 7b:
Load and Store Queues</h2>
 

<ul>
<li id="GandhiARSL05"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gandhi:Amit">Amit Gandhi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Akkary:Haitham">Haitham Akkary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Srikanth_T=">Srikanth T. Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad_K=">Konrad K. Lai</a>:<br /><b>Scalable Load and Store Processing in Latency Tolerant Processors.</b> 446-457<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.46"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GandhiARSL05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GandhiARSL05.xml">XML</a></small></small></li>
<li id="Roth05"><a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization.</b> 458-468<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.48"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Roth05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Roth05.xml">XML</a></small></small></li>
<li id="TorresIVL05"><a href="http://dblp.dagstuhl.de/pers/hc/t/Torres:Enrique_F=">Enrique F. Torres</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Ib=aacute==ntilde=ez:Pablo">Pablo Ib&#225;&#241;ez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vi=ntilde=als:V=iacute=ctor">V&#237;ctor Vi&#241;als</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llaber=iacute=a:Jos=eacute=_Mar=iacute=a">Jos&#233; Mar&#237;a Llaber&#237;a</a>:<br /><b>Store Buffer Design in First-Level Multibanked Data Caches.</b> 469-480<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.47"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TorresIVL05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TorresIVL05.xml">XML</a></small></small></li>
</ul>



<h2>Session 8a:
Multiprocessor Issues</h2>
 

<ul>
<li id="MeixnerS05"><a href="http://dblp.dagstuhl.de/pers/hc/m/Meixner:Albert">Albert Meixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Dynamic Verification of Sequential Consistency.</b> 482-493<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MeixnerS05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MeixnerS05.xml">XML</a></small></small></li>
<li id="RajwarHL05"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Herlihy:Maurice">Maurice Herlihy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad_K=">Konrad K. Lai</a>:<br /><b>Virtualizing Transactional Memory.</b> 494-505<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.54"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/RajwarHL05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/RajwarHL05.xml">XML</a></small></small></li>
<li id="BalakrishnanRUL05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Balakrishnan:Saisanthosh">Saisanthosh Balakrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajwar:Ravi">Ravi Rajwar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Upton:Michael">Michael Upton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lai:Konrad_K=">Konrad K. Lai</a>:<br /><b>The Impact of Performance Asymmetry in Emerging Multicore Architectures.</b> 506-517<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.51"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BalakrishnanRUL05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BalakrishnanRUL05.xml">XML</a></small></small></li>
</ul>



<h2>Session 8b:
Reliability and a Cache Organization</h2>
 

<ul>
<li id="SrinivasanABR05"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Jayanth">Jayanth Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>:<br /><b>Exploiting Structural Duplication for Lifetime Reliability Enhancement.</b> 520-531<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SrinivasanABR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SrinivasanABR05.xml">XML</a></small></small></li>
<li id="BiswasRCEMR05"><a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Arijit">Arijit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Racunas:Paul">Paul Racunas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cheveresan:Razvan">Razvan Cheveresan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukherjee:Shubhendu_S=">Shubhendu S. Mukherjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rangan:Ram">Ram Rangan</a>:<br /><b>Computing Architectural Vulnerability Factors for Address-Based Structures.</b> 532-543<br /><small><a href="http://dx.doi.org/10.1109/ISCA.2005.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BiswasRCEMR05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BiswasRCEMR05.xml">XML</a></small></small></li>
<li id="QureshiTP05"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qureshi:Moinuddin_K=">Moinuddin K. Qureshi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thompson:David">David Thompson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>The V-Way Cache: Demand Based Associativity via Global Replacement.</b> 544-555<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QureshiTP05.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QureshiTP05.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
