#include "simulate.h"
#include "common.h"
#include "memory.h"
#include "read_elf.h"
#include "string.h"
#include <stdio.h>

struct CPU cpu = {0};
const int buffsize = 100;

int load_word_from_memory(void) { return (memory_rd_w(cpu.mem, cpu.pc)); }

// R-types

void add(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] + cpu.registers[reg2];
}

void sub(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] - cpu.registers[reg2];
}

void xor(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] ^ cpu.registers[reg2];
}

void or(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] | cpu.registers[reg2];
}

void and(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] & cpu.registers[reg2];
}

void sll(int dest, int reg1, int reg2) {
  uint32_t shamt = cpu.registers[reg2] & 0x1F;
  cpu.registers[dest] = cpu.registers[reg1] << shamt;
}

void srl(int dest, int reg1, int reg2) {
  uint32_t shamt = cpu.registers[reg2] & 0x1F;
  cpu.registers[dest] = cpu.registers[reg1] >> shamt;
}

void sra(int dest, int reg1, int reg2) {
  uint32_t shamt = cpu.registers[reg2] & 0x1F; // RV32 shift amount is 0â€“31
  int32_t val = (int32_t)cpu.registers[reg1];  // reinterpret as signed
  cpu.registers[dest] = (uint32_t)(val >> shamt);
}

void slt(int dest, int reg1, int reg2) {
  int32_t val = (int32_t)cpu.registers[reg1]; // Cast val to signed integer.
  int32_t val2 = (int32_t)cpu.registers[reg2];
  cpu.registers[dest] = (val < val2) ? 1 : 0;
}

void sltu(int dest, int reg1, int reg2) {
  cpu.registers[dest] = (cpu.registers[reg1] < cpu.registers[reg2]) ? 1 : 0;
}

void mul(int dest, int reg1, int reg2) {
  cpu.registers[dest] = cpu.registers[reg1] * cpu.registers[reg2];
}

void mulh(int dest, int reg1, int reg2) {
  int64_t prod = (int64_t)cpu.registers[reg1] * (int64_t)cpu.registers[reg2];
  int32_t result = prod >> 32;
  cpu.registers[dest] = result;
}

void mulsu(int dest, int reg1, int reg2) {
  int64_t prod = (int64_t)cpu.registers[reg1] * (uint64_t)cpu.registers[reg2];
  int32_t result = prod >> 32;
  cpu.registers[dest] = result;
}

void mulu(int dest, int reg1, int reg2) {
  uint64_t prod = (uint64_t)cpu.registers[reg1] * (uint64_t)cpu.registers[reg2];
  uint32_t result = prod >> 32;
  cpu.registers[dest] = result;
}

void div(int dest, int reg1, int reg2) {
  int32_t result = (int32_t)cpu.registers[reg1] / (int32_t)cpu.registers[reg2];
  cpu.registers[dest] = result;
}

void divu(int dest, int reg1, int reg2) {
  uint32_t result = (uint32_t)cpu.registers[reg1] / (uint32_t)cpu.registers[reg2];
  cpu.registers[dest] = result;
}

void rem(int dest, int reg1, int reg2) {
  int32_t result = (int32_t)cpu.registers[reg1] % (int32_t)cpu.registers[reg2];
  cpu.registers[dest] = result;
}

void remu(int dest, int reg1, int reg2) {
  uint32_t result = (uint32_t)cpu.registers[reg1] % (uint32_t)cpu.registers[reg2];
  cpu.registers[dest] = result;
}

// I-types

void addi(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] + imm; }

void xori(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] ^ imm; }

void ori(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] | imm; }

void andi(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] & imm; }

void slli(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] << imm; }

void srli(int dest, int reg, int imm) { cpu.registers[dest] = cpu.registers[reg] >> imm; }

void srai(int dest, int reg, int imm) {
  uint32_t shamt = imm & 0x1F;               // RV32 shift amount is 0â€“31
  int32_t val = (int32_t)cpu.registers[reg]; // reinterpret as signed
  cpu.registers[dest] = (uint32_t)(val >> shamt);
}

void slti(int dest, int reg1, int imm) {
  int32_t val = (int32_t)cpu.registers[reg1]; // Cast val to signed integer.
  cpu.registers[dest] = (val < imm) ? 1 : 0;
}

void sltiu(int dest, int reg1, int imm) {
  cpu.registers[dest] = (cpu.registers[reg1] < (uint32_t)imm) ? 1 : 0;
}

void jalr(int dest, int reg1, int imm) {
  if (dest != 0) {
    cpu.registers[dest] = cpu.pc + 4;
  }
  cpu.pc = cpu.registers[reg1] + imm & ~1;
}

// Loading instructions. All of them are cast to a type before being properly stored as uint32_t

void lb(int dest, int imm, int reg) {
  int addr = cpu.registers[reg] + imm;
  int8_t val = memory_rd_b(cpu.mem, addr);
  cpu.registers[dest] = (uint32_t)val;
}

void lw(int dest, int imm, int reg) {
  int addr = cpu.registers[reg] + imm;
  int32_t val = memory_rd_w(cpu.mem, addr);
  cpu.registers[dest] = (uint32_t)val;
}

void lh(int dest, int imm, int reg) {
  int addr = cpu.registers[reg] + imm;
  int16_t val = memory_rd_h(cpu.mem, addr);
  cpu.registers[dest] = (uint32_t)val;
}

void lbu(int dest, int imm, int reg) {
  int addr = cpu.registers[reg] + imm;
  uint8_t val = memory_rd_b(cpu.mem, addr);
  cpu.registers[dest] = (uint32_t)val;
}

void lhu(int dest, int imm, int reg) {
  int addr = cpu.registers[reg] + imm;
  uint16_t val = memory_rd_h(cpu.mem, addr);
  cpu.registers[dest] = (uint32_t)val;
}

// S types

void sb(int reg1, int reg2, int imm) {
  int addr = cpu.registers[reg1] + imm;
  uint8_t val = (uint8_t)cpu.registers[reg2];
  memory_wr_b(cpu.mem, addr, val);
}

void sh(int reg1, int reg2, int imm) {

  int addr = cpu.registers[reg1] + imm;
  uint16_t val = (uint16_t)cpu.registers[reg2];
  memory_wr_h(cpu.mem, addr, val);
}

void sw(int reg1, int reg2, int imm) {

  int addr = cpu.registers[reg1] + imm;
  uint32_t val = (uint32_t)cpu.registers[reg2];
  memory_wr_w(cpu.mem, addr, val);
}

// U types

void lui(int dest, int upper_immediate) {
  cpu.registers[dest] = upper_immediate;
  cpu.registers[dest] = cpu.registers[dest] << 12;
}

void auipc(int dest, int upper_immediate) {
  cpu.registers[dest] = cpu.pc + (upper_immediate << 12);
}

//

int beq(int reg1, int reg2, int imm) {
  if (cpu.registers[reg1] == cpu.registers[reg2]) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

int bne(int reg1, int reg2, int imm) {
  if (cpu.registers[reg1] != cpu.registers[reg2]) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

int blt(int reg1, int reg2, int imm) {
  int32_t val1 = (int32_t)cpu.registers[reg1];
  int32_t val2 = (int32_t)cpu.registers[reg2];
  if (val1 < val2) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

int bge(int reg1, int reg2, int imm) {
  int32_t val1 = (int32_t)cpu.registers[reg1];
  int32_t val2 = (int32_t)cpu.registers[reg2];
  if (val1 >= val2) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

int bltu(int reg1, int reg2, int imm) {
  if (cpu.registers[reg1] < cpu.registers[reg2]) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

int bgeu(int reg1, int reg2, int imm) {
  if (cpu.registers[reg1] >= cpu.registers[reg2]) {
    cpu.pc += imm;
    return 1;
  } else {
    cpu.pc += 4;
    return 0;
  }
}

void jal(int dest, int imm) {
  if (dest != 0) {
    cpu.registers[dest] = cpu.pc + 4;
  }
  cpu.pc += (int32_t)imm;
}

void ecall(void) {

  if (cpu.registers[17] == 1) {
    cpu.registers[10] = getchar();
    return;
  } else if (cpu.registers[17] == 2) { // Set A0 to getchar(c)
    putchar((char)cpu.registers[10]);
    return;
  } else if (cpu.registers[17] == 3 || cpu.registers[17] == 93) { // Stop sim
    cpu.cpu_running = 0;
    return;
  } else {
    cpu.cpu_running = 0;
    char buf[64];
    sprintf(buf, "Value of a7: %d\n", cpu.registers[17]);
    fputs(buf, stdout);
    fputs("Else statement reached somehow \n \0", stdout);
    return;
  }
}

void execute_s_type(rv_fields_t instruction) {
  switch (instruction.funct3) {
  case 0x0: {
    sb(instruction.rs1, instruction.rs2, instruction.imm);
    return;
  }
  case 0x1: {
    sh(instruction.rs1, instruction.rs2, instruction.imm);
    return;
  }
  case 0x2: {
    sw(instruction.rs1, instruction.rs2, instruction.imm);
    return;
  }
  default: return;
  }
}

void execute_r_type(rv_fields_t instruction) {
  if (instruction.funct7 == 0x00) {
    switch (instruction.funct3) {
    case 0x0: {
      add(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x1: {
      sll(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x2: {
      slt(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x3: {
      sltu(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x4: {
      xor(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x5: {
      srl(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x6: {
      or(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x7: {
      and(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    default: return;
    }
  } else if (instruction.funct7 == 0x20) {
    switch (instruction.funct3) {
    case 0x0: {
      sub(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x5: {
      sra(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    default: return;
    }
  } else if (instruction.funct7 == 0x01) {
    switch (instruction.funct3) {
    case 0x0: {
      mul(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x1: {
      mulh(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x2: {
      mulsu(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x3: {
      mulu(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x4: {
      div(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x5: {
      divu(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x6: {
      rem(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    case 0x7: {
      remu(instruction.rd, instruction.rs1, instruction.rs2);
      return;
    }
    default: return;
    }
  }
  return;
}

int execute_b_type(rv_fields_t instruction) {
  int flag = 0;
  switch (instruction.funct3) {
  case 0x0: {
    flag = beq(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  case 0x1: {
    flag = bne(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  case 0x4: {
    flag = blt(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  case 0x5: {
    flag = bge(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  case 0x6: {
    flag = bltu(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  case 0x7: {
    flag = bgeu(instruction.rs1, instruction.rs2, instruction.imm);
    return flag;
  }
  }
  return flag;
}

void execute_i_type(rv_fields_t instruction) {
  if (instruction.opcode == 0x13) {
    switch (instruction.funct3) {
    case 0x0: {
      addi(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x1: {
      slli(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x2: {
      slti(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x3: {
      sltiu(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x4: {
      xori(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x5: {
      srli(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x6: {
      ori(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    case 0x7: {
      andi(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    default: return;
    }
  } else if (instruction.opcode == 0x3) {
    switch (instruction.funct3) {
    case 0x0: {
      lb(instruction.rd, instruction.imm, instruction.rs1);
      return;
    }
    case 0x1: {
      lh(instruction.rd, instruction.imm, instruction.rs1);
      return;
    }
    case 0x2: {
      lw(instruction.rd, instruction.imm, instruction.rs1);
      return;
    }
    case 0x4: {
      lbu(instruction.rd, instruction.imm, instruction.rs1);
      return;
    }
    case 0x5: {
      lhu(instruction.rd, instruction.imm, instruction.rs1);
      return;
    }
    }
  } else if (instruction.opcode == 0x67) {
    switch (instruction.funct3) {
    case 0x0: {
      jalr(instruction.rd, instruction.rs1, instruction.imm);
      return;
    }
    }
  } else if (instruction.opcode == 0x73) {
    switch (instruction.funct3) {
    case 0x0: {
      ecall();
      return;
    }
    }
  }
}

void execute_j_type(rv_fields_t instruction) {
  if (instruction.opcode == 0x6F) {
    jal(instruction.rd, instruction.imm);
    return;
  }
}

void execute_u_type(rv_fields_t instruction) {
  if (instruction.opcode == 0x37) {
    lui(instruction.rd, instruction.imm);
    return;
  }
  if (instruction.opcode == 0x17) {
    auipc(instruction.rd, instruction.imm);
    return;
  } else {
    return;
  }
}

int get_instruction_type(int inst, struct Stat *stat) {
  rv_fields_t instruction_fields = {0};
  instruction_fields.opcode = inst & 0x7F;
  int flag = 0;
  switch (instruction_fields.opcode) {
  case 0x33: { // R-type ALU
    decode_r(inst, &instruction_fields);
    execute_r_type(instruction_fields);
    cpu.pc += 4;
  } break;
  case 0x13: { // I-type ALU
    decode_i(inst, &instruction_fields);
    execute_i_type(instruction_fields);
    cpu.pc += 4;
    break;
  }
  case 0x03: { // loads
    decode_i(inst, &instruction_fields);
    execute_i_type(instruction_fields);
    cpu.pc += 4;
  } break;

  case 0x23: { // Stores-type
    decode_s(inst, &instruction_fields);
    execute_s_type(instruction_fields);
    cpu.pc += 4;
    break;
  }
  case 0x63: { // branches ALU
    decode_b(inst, &instruction_fields);
    flag = execute_b_type(instruction_fields);
    if (flag) { // If jump is taken that's a wrong guess
      stat->wrong_nt++;
    }
    if (cpu.pc % 4 != 0) {
      printf("Pc was : %d that is not a valid address \n", cpu.pc);
      fflush(stdout);
    }
    break;
  }
  case 0x37: { // lui ALU
    decode_u(inst, &instruction_fields);
    execute_u_type(instruction_fields);
    cpu.pc += 4;
    break;
  }
  case 0x17: { // auipc ALU
    decode_u(inst, &instruction_fields);
    execute_u_type(instruction_fields);
    cpu.pc += 4;
    break;
  }

  case 0x6F: { // jal ALU
    decode_j(inst, &instruction_fields);
    execute_j_type(instruction_fields);
    flag = 1;
    if (cpu.pc % 4 != 0) {
      printf("Pc was : %d that is not a valid address \n", cpu.pc);
      fflush(stdout);
    }
    break;
  }
  case 0x67: { // jalr ALU
    decode_i(inst, &instruction_fields);
    execute_i_type(instruction_fields);
    flag = 1;
    if (cpu.pc % 4 != 0) {
      printf("Pc was : %d that is not a valid address \n", cpu.pc);
      fflush(stdout);
    }
    break;
    // TODO
  } break;
  case 0x73: { // ecall ALU
    decode_i(inst, &instruction_fields);
    execute_i_type(instruction_fields);
    cpu.pc += 4;
    break;
  }
  default: {cpu.pc += 4; break;}
  }
  return flag;
}

struct Stat simulate(struct memory *mem, int start_addr, FILE *log_file) {
  cpu.registers[0] = 0;
  cpu.mem = mem;
  cpu.cpu_running = 1;
  cpu.pc = start_addr;
  struct Stat stats;
  stats.insns = 0;
  stats.wrong_nt = 0;
  stats.wrong_bimodal = 0;
  stats.wrong_gshare = 0;
  stats.wrong_btfnt = 0;
  int instruction;
  int flag = 0;
  int count = 0;
  while (cpu.cpu_running) {
    // Write address first for debug purposes
    char address[9];
    snprintf(address, sizeof(address), "%08x", cpu.pc);
    fprintf(log_file, "%d", count);
    if (flag == 1){
        fwrite((" => "), 1, 4, log_file);
    } else {
        fwrite(("    "), 1, 4, log_file);
    }
    fwrite(address, 1, strlen(address), log_file);
    fwrite("   :    ", 1, 8, log_file); // space separator
    char result[buffsize];
    instruction = load_word_from_memory();
    disassemble(cpu.pc, instruction, result, buffsize);
    size_t len = strlen(result);
    if (len + 1 < buffsize) {
      result[len] = '\n';
      result[len + 1] = '\0';
    }
    fwrite(result, 1, strlen(result), log_file);
    flag = 0;
    flag = get_instruction_type(instruction, &stats);
    stats.insns += 1;
    count++; 
  }
  return stats;
}
