/*
 * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
 * Timestamp: 2022-12-19T23:52:17.327222
 */

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define DCMIPP_D0_PA9_ PA9,GPIO_AF13
#define DCMIPP_D0_PD6_ PD6,GPIO_AF14
#define _DCMIPP_D0_PA9_ 1
#define _DCMIPP_D0_PD6_ 1

#define DCMIPP_D1_PA12_ PA12,GPIO_AF13
#define DCMIPP_D1_PD0_ PD0,GPIO_AF13
#define DCMIPP_D1_PE0_ PE0,GPIO_AF13
#define DCMIPP_D1_PG2_ PG2,GPIO_AF13
#define _DCMIPP_D1_PA12_ 1
#define _DCMIPP_D1_PD0_ 1
#define _DCMIPP_D1_PE0_ 1
#define _DCMIPP_D1_PG2_ 1

#define DCMIPP_D10_PE11_ PE11,GPIO_AF13
#define DCMIPP_D10_PE15_ PE15,GPIO_AF13
#define DCMIPP_D10_PG15_ PG15,GPIO_AF13
#define _DCMIPP_D10_PE11_ 1
#define _DCMIPP_D10_PE15_ 1
#define _DCMIPP_D10_PG15_ 1

#define DCMIPP_D11_PE12_ PE12,GPIO_AF13
#define DCMIPP_D11_PF5_ PF5,GPIO_AF13
#define _DCMIPP_D11_PE12_ 1
#define _DCMIPP_D11_PF5_ 1

#define DCMIPP_D12_PE0_ PE0,GPIO_AF6
#define DCMIPP_D12_PE1_ PE1,GPIO_AF14
#define DCMIPP_D12_PG3_ PG3,GPIO_AF14
#define _DCMIPP_D12_PE0_ 1
#define _DCMIPP_D12_PE1_ 1
#define _DCMIPP_D12_PG3_ 1

#define DCMIPP_D13_PB7_ PB7,GPIO_AF13
#define DCMIPP_D13_PD1_ PD1,GPIO_AF13
#define DCMIPP_D13_PG4_ PG4,GPIO_AF14
#define DCMIPP_D13_PH9_ PH9,GPIO_AF6
#define _DCMIPP_D13_PB7_ 1
#define _DCMIPP_D13_PD1_ 1
#define _DCMIPP_D13_PG4_ 1
#define _DCMIPP_D13_PH9_ 1

#define DCMIPP_D14_PA15_ PA15,GPIO_AF13
#define DCMIPP_D14_PG11_ PG11,GPIO_AF13
#define _DCMIPP_D14_PA15_ 1
#define _DCMIPP_D14_PG11_ 1

#define DCMIPP_D15_PF8_ PF8,GPIO_AF13
#define DCMIPP_D15_PG3_ PG3,GPIO_AF13
#define _DCMIPP_D15_PF8_ 1
#define _DCMIPP_D15_PG3_ 1

#define DCMIPP_D2_PG10_ PG10,GPIO_AF13
#define DCMIPP_D2_PH14_ PH14,GPIO_AF13
#define _DCMIPP_D2_PG10_ 1
#define _DCMIPP_D2_PH14_ 1

#define DCMIPP_D3_PD8_ PD8,GPIO_AF14
#define DCMIPP_D3_PE1_ PE1,GPIO_AF13
#define DCMIPP_D3_PE4_ PE4,GPIO_AF13
#define DCMIPP_D3_PG5_ PG5,GPIO_AF14
#define DCMIPP_D3_PH12_ PH12,GPIO_AF13
#define _DCMIPP_D3_PD8_ 1
#define _DCMIPP_D3_PE1_ 1
#define _DCMIPP_D3_PE4_ 1
#define _DCMIPP_D3_PG5_ 1
#define _DCMIPP_D3_PH12_ 1

#define DCMIPP_D4_PD11_ PD11,GPIO_AF14
#define DCMIPP_D4_PD6_ PD6,GPIO_AF13
#define DCMIPP_D4_PE13_ PE13,GPIO_AF13
#define DCMIPP_D4_PF4_ PF4,GPIO_AF13
#define _DCMIPP_D4_PD11_ 1
#define _DCMIPP_D4_PD6_ 1
#define _DCMIPP_D4_PE13_ 1
#define _DCMIPP_D4_PF4_ 1

#define DCMIPP_D5_PA15_ PA15,GPIO_AF14
#define DCMIPP_D5_PB6_ PB6,GPIO_AF13
#define DCMIPP_D5_PD3_ PD3,GPIO_AF13
#define _DCMIPP_D5_PA15_ 1
#define _DCMIPP_D5_PB6_ 1
#define _DCMIPP_D5_PD3_ 1

#define DCMIPP_D6_PB8_ PB8,GPIO_AF13
#define DCMIPP_D6_PD12_ PD12,GPIO_AF13
#define DCMIPP_D6_PG8_ PG8,GPIO_AF14
#define _DCMIPP_D6_PB8_ 1
#define _DCMIPP_D6_PD12_ 1
#define _DCMIPP_D6_PG8_ 1

#define DCMIPP_D7_PE14_ PE14,GPIO_AF13
#define DCMIPP_D7_PE6_ PE6,GPIO_AF13
#define DCMIPP_D7_PE9_ PE9,GPIO_AF13
#define _DCMIPP_D7_PE14_ 1
#define _DCMIPP_D7_PE6_ 1
#define _DCMIPP_D7_PE9_ 1

#define DCMIPP_D8_PD14_ PD14,GPIO_AF13
#define DCMIPP_D8_PG4_ PG4,GPIO_AF13
#define DCMIPP_D8_PH14_ PH14,GPIO_AF6
#define DCMIPP_D8_PH9_ PH9,GPIO_AF14
#define _DCMIPP_D8_PD14_ 1
#define _DCMIPP_D8_PG4_ 1
#define _DCMIPP_D8_PH14_ 1
#define _DCMIPP_D8_PH9_ 1

#define DCMIPP_D9_PD8_ PD8,GPIO_AF13
#define DCMIPP_D9_PH2_ PH2,GPIO_AF6
#define DCMIPP_D9_PH9_ PH9,GPIO_AF13
#define _DCMIPP_D9_PD8_ 1
#define _DCMIPP_D9_PH2_ 1
#define _DCMIPP_D9_PH9_ 1

#define DCMIPP_HSYNC_PF10_ PF10,GPIO_AF13
#define DCMIPP_HSYNC_PH8_ PH8,GPIO_AF13
#define _DCMIPP_HSYNC_PF10_ 1
#define _DCMIPP_HSYNC_PH8_ 1

#define DCMIPP_PIXCLK_PB7_ PB7,GPIO_AF14
#define DCMIPP_PIXCLK_PG0_ PG0,GPIO_AF13
#define DCMIPP_PIXCLK_PH14_ PH14,GPIO_AF14
#define _DCMIPP_PIXCLK_PB7_ 1
#define _DCMIPP_PIXCLK_PG0_ 1
#define _DCMIPP_PIXCLK_PH14_ 1

#define DCMIPP_VSYNC_PD10_ PD10,GPIO_AF13
#define DCMIPP_VSYNC_PG5_ PG5,GPIO_AF13
#define DCMIPP_VSYNC_PG9_ PG9,GPIO_AF13
#define _DCMIPP_VSYNC_PD10_ 1
#define _DCMIPP_VSYNC_PG5_ 1
#define _DCMIPP_VSYNC_PG9_ 1

#define DEBUG_DBTRGI_PA13_ PA13,GPIO_AF1
#define DEBUG_DBTRGI_PA14_ PA14,GPIO_AF1
#define DEBUG_DBTRGI_PB0_ PB0,GPIO_AF0
#define _DEBUG_DBTRGI_PA13_ 1
#define _DEBUG_DBTRGI_PA14_ 1
#define _DEBUG_DBTRGI_PB0_ 1

#define DEBUG_DBTRGO_PA13_ PA13,GPIO_AF0
#define DEBUG_DBTRGO_PA14_ PA14,GPIO_AF0
#define DEBUG_DBTRGO_PG9_ PG9,GPIO_AF0
#define _DEBUG_DBTRGO_PA13_ 1
#define _DEBUG_DBTRGO_PA14_ 1
#define _DEBUG_DBTRGO_PG9_ 1

#define DEBUG_TRACECLK_PB13_ PB13,GPIO_AF0
#define DEBUG_TRACECLK_PC12_ PC12,GPIO_AF0
#define DEBUG_TRACECLK_PD9_ PD9,GPIO_AF0
#define DEBUG_TRACECLK_PE2_ PE2,GPIO_AF0
#define _DEBUG_TRACECLK_PB13_ 1
#define _DEBUG_TRACECLK_PC12_ 1
#define _DEBUG_TRACECLK_PD9_ 1
#define _DEBUG_TRACECLK_PE2_ 1

#define DEBUG_TRACED0_PB14_ PB14,GPIO_AF0
#define DEBUG_TRACED0_PC8_ PC8,GPIO_AF0
#define DEBUG_TRACED0_PH10_ PH10,GPIO_AF0
#define _DEBUG_TRACED0_PB14_ 1
#define _DEBUG_TRACED0_PC8_ 1
#define _DEBUG_TRACED0_PH10_ 1

#define DEBUG_TRACED1_PC9_ PC9,GPIO_AF0
#define DEBUG_TRACED1_PF2_ PF2,GPIO_AF0
#define DEBUG_TRACED1_PG4_ PG4,GPIO_AF0
#define _DEBUG_TRACED1_PC9_ 1
#define _DEBUG_TRACED1_PF2_ 1
#define _DEBUG_TRACED1_PG4_ 1

#define DEBUG_TRACED10_PB12_ PB12,GPIO_AF0
#define _DEBUG_TRACED10_PB12_ 1

#define DEBUG_TRACED11_PE3_ PE3,GPIO_AF0
#define _DEBUG_TRACED11_PE3_ 1

#define DEBUG_TRACED12_PF5_ PF5,GPIO_AF0
#define _DEBUG_TRACED12_PF5_ 1

#define DEBUG_TRACED13_PF0_ PF0,GPIO_AF0
#define _DEBUG_TRACED13_PF0_ 1

#define DEBUG_TRACED14_PB4_ PB4,GPIO_AF0
#define _DEBUG_TRACED14_PB4_ 1

#define DEBUG_TRACED15_PH13_ PH13,GPIO_AF0
#define _DEBUG_TRACED15_PH13_ 1

#define DEBUG_TRACED2_PB3_ PB3,GPIO_AF0
#define DEBUG_TRACED2_PC10_ PC10,GPIO_AF0
#define DEBUG_TRACED2_PC6_ PC6,GPIO_AF0
#define _DEBUG_TRACED2_PB3_ 1
#define _DEBUG_TRACED2_PC10_ 1
#define _DEBUG_TRACED2_PC6_ 1

#define DEBUG_TRACED3_PB9_ PB9,GPIO_AF0
#define DEBUG_TRACED3_PC11_ PC11,GPIO_AF0
#define DEBUG_TRACED3_PG6_ PG6,GPIO_AF0
#define _DEBUG_TRACED3_PB9_ 1
#define _DEBUG_TRACED3_PC11_ 1
#define _DEBUG_TRACED3_PG6_ 1

#define DEBUG_TRACED4_PB5_ PB5,GPIO_AF0
#define DEBUG_TRACED4_PC7_ PC7,GPIO_AF0
#define DEBUG_TRACED4_PD2_ PD2,GPIO_AF0
#define _DEBUG_TRACED4_PB5_ 1
#define _DEBUG_TRACED4_PC7_ 1
#define _DEBUG_TRACED4_PD2_ 1

#define DEBUG_TRACED5_PA15_ PA15,GPIO_AF0
#define _DEBUG_TRACED5_PA15_ 1

#define DEBUG_TRACED6_PB6_ PB6,GPIO_AF0
#define _DEBUG_TRACED6_PB6_ 1

#define DEBUG_TRACED7_PF1_ PF1,GPIO_AF0
#define _DEBUG_TRACED7_PF1_ 1

#define DEBUG_TRACED8_PG7_ PG7,GPIO_AF0
#define _DEBUG_TRACED8_PG7_ 1

#define DEBUG_TRACED9_PH8_ PH8,GPIO_AF0
#define _DEBUG_TRACED9_PH8_ 1

#define DFSDM1_CKIN0_PA1_ PA1,GPIO_AF6
#define DFSDM1_CKIN0_PD4_ PD4,GPIO_AF6
#define DFSDM1_CKIN0_PF5_ PF5,GPIO_AF4
#define _DFSDM1_CKIN0_PA1_ 1
#define _DFSDM1_CKIN0_PD4_ 1
#define _DFSDM1_CKIN0_PF5_ 1

#define DFSDM1_CKIN1_PA4_ PA4,GPIO_AF6
#define DFSDM1_CKIN1_PF2_ PF2,GPIO_AF6
#define DFSDM1_CKIN1_PH12_ PH12,GPIO_AF3
#define _DFSDM1_CKIN1_PA4_ 1
#define _DFSDM1_CKIN1_PF2_ 1
#define _DFSDM1_CKIN1_PH12_ 1

#define DFSDM1_CKIN2_PB15_ PB15,GPIO_AF6
#define DFSDM1_CKIN2_PC4_ PC4,GPIO_AF3
#define DFSDM1_CKIN2_PE8_ PE8,GPIO_AF3
#define _DFSDM1_CKIN2_PB15_ 1
#define _DFSDM1_CKIN2_PC4_ 1
#define _DFSDM1_CKIN2_PE8_ 1

#define DFSDM1_CKIN3_PF11_ PF11,GPIO_AF3
#define DFSDM1_CKIN3_PF9_ PF9,GPIO_AF3
#define DFSDM1_CKIN3_PG4_ PG4,GPIO_AF4
#define _DFSDM1_CKIN3_PF11_ 1
#define _DFSDM1_CKIN3_PF9_ 1
#define _DFSDM1_CKIN3_PG4_ 1

#define DFSDM1_CKOUT_PC3_ PC3,GPIO_AF3
#define DFSDM1_CKOUT_PD3_ PD3,GPIO_AF4
#define DFSDM1_CKOUT_PF0_ PF0,GPIO_AF3
#define _DFSDM1_CKOUT_PC3_ 1
#define _DFSDM1_CKOUT_PD3_ 1
#define _DFSDM1_CKOUT_PF0_ 1

#define DFSDM1_DATIN0_PA9_ PA9,GPIO_AF6
#define DFSDM1_DATIN0_PC1_ PC1,GPIO_AF3
#define DFSDM1_DATIN0_PC6_ PC6,GPIO_AF4
#define _DFSDM1_DATIN0_PA9_ 1
#define _DFSDM1_DATIN0_PC1_ 1
#define _DFSDM1_DATIN0_PC6_ 1

#define DFSDM1_DATIN1_PB1_ PB1,GPIO_AF6
#define DFSDM1_DATIN1_PB12_ PB12,GPIO_AF6
#define DFSDM1_DATIN1_PB8_ PB8,GPIO_AF6
#define _DFSDM1_DATIN1_PB1_ 1
#define _DFSDM1_DATIN1_PB12_ 1
#define _DFSDM1_DATIN1_PB8_ 1

#define DFSDM1_DATIN2_PC5_ PC5,GPIO_AF3
#define DFSDM1_DATIN2_PD15_ PD15,GPIO_AF3
#define DFSDM1_DATIN2_PH10_ PH10,GPIO_AF4
#define DFSDM1_DATIN2_PH14_ PH14,GPIO_AF3
#define _DFSDM1_DATIN2_PC5_ 1
#define _DFSDM1_DATIN2_PD15_ 1
#define _DFSDM1_DATIN2_PH10_ 1
#define _DFSDM1_DATIN2_PH14_ 1

#define DFSDM1_DATIN3_PD9_ PD9,GPIO_AF3
#define DFSDM1_DATIN3_PE4_ PE4,GPIO_AF3
#define DFSDM1_DATIN3_PF13_ PF13,GPIO_AF6
#define _DFSDM1_DATIN3_PD9_ 1
#define _DFSDM1_DATIN3_PE4_ 1
#define _DFSDM1_DATIN3_PF13_ 1

#define ETH1_CLK_PA11_ PA11,GPIO_AF11
#define _ETH1_CLK_PA11_ 1

#define ETH1_CLK125_PF12_ PF12,GPIO_AF11
#define ETH1_CLK125_PF7_ PF7,GPIO_AF10
#define _ETH1_CLK125_PF12_ 1
#define _ETH1_CLK125_PF7_ 1

#define ETH1_COL_PA3_ PA3,GPIO_AF11
#define ETH1_COL_PH3_ PH3,GPIO_AF10
#define _ETH1_COL_PA3_ 1
#define _ETH1_COL_PH3_ 1

#define ETH1_CRS_PA0_ PA0,GPIO_AF11
#define ETH1_CRS_PH12_ PH12,GPIO_AF11
#define ETH1_CRS_PH2_ PH2,GPIO_AF11
#define _ETH1_CRS_PA0_ 1
#define _ETH1_CRS_PH12_ 1
#define _ETH1_CRS_PH2_ 1

#define ETH1_CRS_DV_PA7_ PA7,GPIO_AF11
#define ETH1_CRS_DV_PC1_ PC1,GPIO_AF10
#define _ETH1_CRS_DV_PA7_ 1
#define _ETH1_CRS_DV_PC1_ 1

#define ETH1_GTX_CLK_PC1_ PC1,GPIO_AF11
#define _ETH1_GTX_CLK_PC1_ 1

#define ETH1_MDC_PG2_ PG2,GPIO_AF11
#define _ETH1_MDC_PG2_ 1

#define ETH1_MDIO_PA2_ PA2,GPIO_AF11
#define ETH1_MDIO_PG3_ PG3,GPIO_AF11
#define _ETH1_MDIO_PA2_ 1
#define _ETH1_MDIO_PG3_ 1

#define ETH1_PHY_INTN_PG12_ PG12,GPIO_AF11
#define ETH1_PHY_INTN_PH6_ PH6,GPIO_AF10
#define _ETH1_PHY_INTN_PG12_ 1
#define _ETH1_PHY_INTN_PH6_ 1

#define ETH1_PPS_OUT_PA4_ PA4,GPIO_AF10
#define ETH1_PPS_OUT_PA5_ PA5,GPIO_AF10
#define _ETH1_PPS_OUT_PA4_ 1
#define _ETH1_PPS_OUT_PA5_ 1

#define ETH1_REF_CLK_PA1_ PA1,GPIO_AF11
#define ETH1_REF_CLK_PD7_ PD7,GPIO_AF10
#define _ETH1_REF_CLK_PA1_ 1
#define _ETH1_REF_CLK_PD7_ 1

#define ETH1_RXD0_PC4_ PC4,GPIO_AF11
#define _ETH1_RXD0_PC4_ 1

#define ETH1_RXD1_PC5_ PC5,GPIO_AF11
#define _ETH1_RXD1_PC5_ 1

#define ETH1_RXD2_PB0_ PB0,GPIO_AF11
#define _ETH1_RXD2_PB0_ 1

#define ETH1_RXD3_PB1_ PB1,GPIO_AF11
#define _ETH1_RXD3_PB1_ 1

#define ETH1_RX_CLK_PA1_ PA1,GPIO_AF11
#define ETH1_RX_CLK_PD7_ PD7,GPIO_AF10
#define _ETH1_RX_CLK_PA1_ 1
#define _ETH1_RX_CLK_PD7_ 1

#define ETH1_RX_CTL_PA7_ PA7,GPIO_AF11
#define _ETH1_RX_CTL_PA7_ 1

#define ETH1_RX_DV_PA7_ PA7,GPIO_AF11
#define ETH1_RX_DV_PC1_ PC1,GPIO_AF10
#define _ETH1_RX_DV_PA7_ 1
#define _ETH1_RX_DV_PC1_ 1

#define ETH1_RX_ER_PH6_ PH6,GPIO_AF11
#define ETH1_RX_ER_PI3_ PI3,GPIO_AF11
#define _ETH1_RX_ER_PH6_ 1
#define _ETH1_RX_ER_PI3_ 1

#define ETH1_TXD0_PG13_ PG13,GPIO_AF11
#define _ETH1_TXD0_PG13_ 1

#define ETH1_TXD1_PG14_ PG14,GPIO_AF11
#define _ETH1_TXD1_PG14_ 1

#define ETH1_TXD2_PC2_ PC2,GPIO_AF11
#define _ETH1_TXD2_PC2_ 1

#define ETH1_TXD3_PE5_ PE5,GPIO_AF10
#define _ETH1_TXD3_PE5_ 1

#define ETH1_TX_CLK_PC3_ PC3,GPIO_AF11
#define ETH1_TX_CLK_PH7_ PH7,GPIO_AF11
#define _ETH1_TX_CLK_PC3_ 1
#define _ETH1_TX_CLK_PH7_ 1

#define ETH1_TX_CTL_PB11_ PB11,GPIO_AF11
#define _ETH1_TX_CTL_PB11_ 1

#define ETH1_TX_EN_PB11_ PB11,GPIO_AF11
#define _ETH1_TX_EN_PB11_ 1

#define ETH1_TX_ER_PE11_ PE11,GPIO_AF11
#define ETH1_TX_ER_PF12_ PF12,GPIO_AF10
#define _ETH1_TX_ER_PE11_ 1
#define _ETH1_TX_ER_PF12_ 1

#define ETH2_CLK_PA11_ PA11,GPIO_AF13
#define ETH2_CLK_PG8_ PG8,GPIO_AF13
#define _ETH2_CLK_PA11_ 1
#define _ETH2_CLK_PG8_ 1

#define ETH2_CLK125_PD11_ PD11,GPIO_AF10
#define ETH2_CLK125_PH2_ PH2,GPIO_AF13
#define _ETH2_CLK125_PD11_ 1
#define _ETH2_CLK125_PH2_ 1

#define ETH2_COL_PA3_ PA3,GPIO_AF12
#define ETH2_COL_PH3_ PH3,GPIO_AF12
#define _ETH2_COL_PA3_ 1
#define _ETH2_COL_PH3_ 1

#define ETH2_CRS_PA0_ PA0,GPIO_AF12
#define ETH2_CRS_PH2_ PH2,GPIO_AF10
#define _ETH2_CRS_PA0_ 1
#define _ETH2_CRS_PH2_ 1

#define ETH2_CRS_DV_PA12_ PA12,GPIO_AF11
#define ETH2_CRS_DV_PG12_ PG12,GPIO_AF12
#define _ETH2_CRS_DV_PA12_ 1
#define _ETH2_CRS_DV_PG12_ 1

#define ETH2_GTX_CLK_PG3_ PG3,GPIO_AF10
#define _ETH2_GTX_CLK_PG3_ 1

#define ETH2_MDC_PG5_ PG5,GPIO_AF10
#define _ETH2_MDC_PG5_ 1

#define ETH2_MDIO_PB2_ PB2,GPIO_AF11
#define ETH2_MDIO_PB6_ PB6,GPIO_AF11
#define _ETH2_MDIO_PB2_ 1
#define _ETH2_MDIO_PB6_ 1

#define ETH2_PHY_INTN_PG12_ PG12,GPIO_AF10
#define ETH2_PHY_INTN_PG15_ PG15,GPIO_AF10
#define _ETH2_PHY_INTN_PG12_ 1
#define _ETH2_PHY_INTN_PG15_ 1

#define ETH2_PPS_OUT_PA4_ PA4,GPIO_AF11
#define ETH2_PPS_OUT_PA5_ PA5,GPIO_AF11
#define _ETH2_PPS_OUT_PA4_ 1
#define _ETH2_PPS_OUT_PA5_ 1

#define ETH2_REF_CLK_PH11_ PH11,GPIO_AF11
#define _ETH2_REF_CLK_PH11_ 1

#define ETH2_RXD0_PF4_ PF4,GPIO_AF11
#define _ETH2_RXD0_PF4_ 1

#define ETH2_RXD1_PA11_ PA11,GPIO_AF10
#define ETH2_RXD1_PE2_ PE2,GPIO_AF10
#define _ETH2_RXD1_PA11_ 1
#define _ETH2_RXD1_PE2_ 1

#define ETH2_RXD2_PH6_ PH6,GPIO_AF12
#define _ETH2_RXD2_PH6_ 1

#define ETH2_RXD3_PA8_ PA8,GPIO_AF11
#define _ETH2_RXD3_PA8_ 1

#define ETH2_RX_CLK_PH11_ PH11,GPIO_AF11
#define _ETH2_RX_CLK_PH11_ 1

#define ETH2_RX_CTL_PA12_ PA12,GPIO_AF11
#define ETH2_RX_CTL_PG12_ PG12,GPIO_AF12
#define _ETH2_RX_CTL_PA12_ 1
#define _ETH2_RX_CTL_PG12_ 1

#define ETH2_RX_DV_PA12_ PA12,GPIO_AF11
#define ETH2_RX_DV_PG12_ PG12,GPIO_AF12
#define _ETH2_RX_DV_PA12_ 1
#define _ETH2_RX_DV_PG12_ 1

#define ETH2_RX_ER_PF11_ PF11,GPIO_AF12
#define _ETH2_RX_ER_PF11_ 1

#define ETH2_TXD0_PF7_ PF7,GPIO_AF11
#define _ETH2_TXD0_PF7_ 1

#define ETH2_TXD1_PG11_ PG11,GPIO_AF10
#define _ETH2_TXD1_PG11_ 1

#define ETH2_TXD2_PG1_ PG1,GPIO_AF10
#define _ETH2_TXD2_PG1_ 1

#define ETH2_TXD3_PE6_ PE6,GPIO_AF11
#define _ETH2_TXD3_PE6_ 1

#define ETH2_TX_CLK_PC3_ PC3,GPIO_AF12
#define ETH2_TX_CLK_PH7_ PH7,GPIO_AF10
#define _ETH2_TX_CLK_PC3_ 1
#define _ETH2_TX_CLK_PH7_ 1

#define ETH2_TX_CTL_PF6_ PF6,GPIO_AF11
#define _ETH2_TX_CTL_PF6_ 1

#define ETH2_TX_EN_PF6_ PF6,GPIO_AF11
#define _ETH2_TX_EN_PF6_ 1

#define ETH2_TX_ER_PE11_ PE11,GPIO_AF10
#define _ETH2_TX_ER_PE11_ 1

#define FDCAN1_RX_PD0_ PD0,GPIO_AF9
#define FDCAN1_RX_PE3_ PE3,GPIO_AF9
#define FDCAN1_RX_PG9_ PG9,GPIO_AF9
#define _FDCAN1_RX_PD0_ 1
#define _FDCAN1_RX_PE3_ 1
#define _FDCAN1_RX_PG9_ 1

#define FDCAN1_TX_PB9_ PB9,GPIO_AF9
#define FDCAN1_TX_PC9_ PC9,GPIO_AF9
#define FDCAN1_TX_PE10_ PE10,GPIO_AF9
#define FDCAN1_TX_PG10_ PG10,GPIO_AF9
#define _FDCAN1_TX_PB9_ 1
#define _FDCAN1_TX_PC9_ 1
#define _FDCAN1_TX_PE10_ 1
#define _FDCAN1_TX_PG10_ 1

#define FDCAN2_RX_PB5_ PB5,GPIO_AF9
#define FDCAN2_RX_PE0_ PE0,GPIO_AF9
#define FDCAN2_RX_PG3_ PG3,GPIO_AF9
#define _FDCAN2_RX_PB5_ 1
#define _FDCAN2_RX_PE0_ 1
#define _FDCAN2_RX_PG3_ 1

#define FDCAN2_TX_PB13_ PB13,GPIO_AF9
#define FDCAN2_TX_PG0_ PG0,GPIO_AF9
#define FDCAN2_TX_PG1_ PG1,GPIO_AF9
#define _FDCAN2_TX_PB13_ 1
#define _FDCAN2_TX_PG0_ 1
#define _FDCAN2_TX_PG1_ 1

#define FMC_A0_PF0_ PF0,GPIO_AF12
#define _FMC_A0_PF0_ 1

#define FMC_A1_PF1_ PF1,GPIO_AF12
#define _FMC_A1_PF1_ 1

#define FMC_A10_PG0_ PG0,GPIO_AF12
#define _FMC_A10_PG0_ 1

#define FMC_A11_PE0_ PE0,GPIO_AF12
#define _FMC_A11_PE0_ 1

#define FMC_A12_PH11_ PH11,GPIO_AF12
#define _FMC_A12_PH11_ 1

#define FMC_A13_PG3_ PG3,GPIO_AF12
#define _FMC_A13_PG3_ 1

#define FMC_A14_PG4_ PG4,GPIO_AF12
#define _FMC_A14_PG4_ 1

#define FMC_A15_PG5_ PG5,GPIO_AF12
#define _FMC_A15_PG5_ 1

#define FMC_A16_PD11_ PD11,GPIO_AF12
#define _FMC_A16_PD11_ 1

#define FMC_A17_PD12_ PD12,GPIO_AF12
#define _FMC_A17_PD12_ 1

#define FMC_A18_PD13_ PD13,GPIO_AF12
#define FMC_A18_PF7_ PF7,GPIO_AF12
#define _FMC_A18_PD13_ 1
#define _FMC_A18_PF7_ 1

#define FMC_A19_PC6_ PC6,GPIO_AF12
#define _FMC_A19_PC6_ 1

#define FMC_A2_PF2_ PF2,GPIO_AF12
#define _FMC_A2_PF2_ 1

#define FMC_A20_PH9_ PH9,GPIO_AF12
#define _FMC_A20_PH9_ 1

#define FMC_A21_PA8_ PA8,GPIO_AF12
#define _FMC_A21_PA8_ 1

#define FMC_A22_PE6_ PE6,GPIO_AF12
#define _FMC_A22_PE6_ 1

#define FMC_A23_PE2_ PE2,GPIO_AF12
#define _FMC_A23_PE2_ 1

#define FMC_A24_PG11_ PG11,GPIO_AF12
#define _FMC_A24_PG11_ 1

#define FMC_A25_PE4_ PE4,GPIO_AF12
#define _FMC_A25_PE4_ 1

#define FMC_A3_PF3_ PF3,GPIO_AF12
#define _FMC_A3_PF3_ 1

#define FMC_A4_PF4_ PF4,GPIO_AF12
#define _FMC_A4_PF4_ 1

#define FMC_A5_PF5_ PF5,GPIO_AF12
#define _FMC_A5_PF5_ 1

#define FMC_A6_PB2_ PB2,GPIO_AF12
#define FMC_A6_PH12_ PH12,GPIO_AF12
#define _FMC_A6_PB2_ 1
#define _FMC_A6_PH12_ 1

#define FMC_A7_PA12_ PA12,GPIO_AF12
#define _FMC_A7_PA12_ 1

#define FMC_A8_PH8_ PH8,GPIO_AF12
#define _FMC_A8_PH8_ 1

#define FMC_A9_PA15_ PA15,GPIO_AF12
#define FMC_A9_PF9_ PF9,GPIO_AF12
#define _FMC_A9_PA15_ 1
#define _FMC_A9_PF9_ 1

#define FMC_ALE_PD12_ PD12,GPIO_AF12
#define _FMC_ALE_PD12_ 1

#define FMC_CLE_PD11_ PD11,GPIO_AF12
#define _FMC_CLE_PD11_ 1

#define FMC_CLK_PD3_ PD3,GPIO_AF12
#define _FMC_CLK_PD3_ 1

#define FMC_D0_PD14_ PD14,GPIO_AF12
#define _FMC_D0_PD14_ 1

#define FMC_D1_PD15_ PD15,GPIO_AF12
#define _FMC_D1_PD15_ 1

#define FMC_D10_PE13_ PE13,GPIO_AF12
#define _FMC_D10_PE13_ 1

#define FMC_D11_PE14_ PE14,GPIO_AF12
#define _FMC_D11_PE14_ 1

#define FMC_D12_PE15_ PE15,GPIO_AF12
#define _FMC_D12_PE15_ 1

#define FMC_D13_PB8_ PB8,GPIO_AF12
#define _FMC_D13_PB8_ 1

#define FMC_D14_PD9_ PD9,GPIO_AF12
#define _FMC_D14_PD9_ 1

#define FMC_D15_PD10_ PD10,GPIO_AF12
#define _FMC_D15_PD10_ 1

#define FMC_D2_PD0_ PD0,GPIO_AF12
#define _FMC_D2_PD0_ 1

#define FMC_D3_PD1_ PD1,GPIO_AF12
#define _FMC_D3_PD1_ 1

#define FMC_D4_PE7_ PE7,GPIO_AF12
#define _FMC_D4_PE7_ 1

#define FMC_D5_PE8_ PE8,GPIO_AF12
#define _FMC_D5_PE8_ 1

#define FMC_D6_PE9_ PE9,GPIO_AF12
#define _FMC_D6_PE9_ 1

#define FMC_D7_PE10_ PE10,GPIO_AF12
#define _FMC_D7_PE10_ 1

#define FMC_D8_PE11_ PE11,GPIO_AF12
#define _FMC_D8_PE11_ 1

#define FMC_D9_PE12_ PE12,GPIO_AF12
#define _FMC_D9_PE12_ 1

#define FMC_DA0_PD14_ PD14,GPIO_AF12
#define _FMC_DA0_PD14_ 1

#define FMC_DA1_PD15_ PD15,GPIO_AF12
#define _FMC_DA1_PD15_ 1

#define FMC_DA10_PE13_ PE13,GPIO_AF12
#define _FMC_DA10_PE13_ 1

#define FMC_DA11_PE14_ PE14,GPIO_AF12
#define _FMC_DA11_PE14_ 1

#define FMC_DA12_PE15_ PE15,GPIO_AF12
#define _FMC_DA12_PE15_ 1

#define FMC_DA13_PB8_ PB8,GPIO_AF12
#define _FMC_DA13_PB8_ 1

#define FMC_DA14_PD9_ PD9,GPIO_AF12
#define _FMC_DA14_PD9_ 1

#define FMC_DA15_PD10_ PD10,GPIO_AF12
#define _FMC_DA15_PD10_ 1

#define FMC_DA2_PD0_ PD0,GPIO_AF12
#define _FMC_DA2_PD0_ 1

#define FMC_DA3_PD1_ PD1,GPIO_AF12
#define _FMC_DA3_PD1_ 1

#define FMC_DA4_PE7_ PE7,GPIO_AF12
#define _FMC_DA4_PE7_ 1

#define FMC_DA5_PE8_ PE8,GPIO_AF12
#define _FMC_DA5_PE8_ 1

#define FMC_DA6_PE9_ PE9,GPIO_AF12
#define _FMC_DA6_PE9_ 1

#define FMC_DA7_PE10_ PE10,GPIO_AF12
#define _FMC_DA7_PE10_ 1

#define FMC_DA8_PE11_ PE11,GPIO_AF12
#define _FMC_DA8_PE11_ 1

#define FMC_DA9_PE12_ PE12,GPIO_AF12
#define _FMC_DA9_PE12_ 1

#define FMC_NBL0_PG1_ PG1,GPIO_AF12
#define _FMC_NBL0_PG1_ 1

#define FMC_NBL1_PE1_ PE1,GPIO_AF12
#define _FMC_NBL1_PE1_ 1

#define FMC_NCE_PG9_ PG9,GPIO_AF12
#define _FMC_NCE_PG9_ 1

#define FMC_NCE2_PB7_ PB7,GPIO_AF10
#define FMC_NCE2_PE4_ PE4,GPIO_AF10
#define _FMC_NCE2_PB7_ 1
#define _FMC_NCE2_PE4_ 1

#define FMC_NE1_PD7_ PD7,GPIO_AF12
#define FMC_NE1_PE5_ PE5,GPIO_AF12
#define _FMC_NE1_PD7_ 1
#define _FMC_NE1_PE5_ 1

#define FMC_NE2_PG8_ PG8,GPIO_AF12
#define FMC_NE2_PG9_ PG9,GPIO_AF10
#define _FMC_NE2_PG8_ 1
#define _FMC_NE2_PG9_ 1

#define FMC_NE3_PB6_ PB6,GPIO_AF12
#define FMC_NE3_PG10_ PG10,GPIO_AF12
#define _FMC_NE3_PB6_ 1
#define _FMC_NE3_PG10_ 1

#define FMC_NE4_PH2_ PH2,GPIO_AF12
#define _FMC_NE4_PH2_ 1

#define FMC_NL_PB7_ PB7,GPIO_AF12
#define _FMC_NL_PB7_ 1

#define FMC_NOE_PD4_ PD4,GPIO_AF12
#define _FMC_NOE_PD4_ 1

#define FMC_NWAIT_PA9_ PA9,GPIO_AF10
#define _FMC_NWAIT_PA9_ 1

#define FMC_NWE_PD5_ PD5,GPIO_AF12
#define _FMC_NWE_PD5_ 1

#define HDP_HDP0_PH10_ PH10,GPIO_AF15
#define _HDP_HDP0_PH10_ 1

#define HDP_HDP1_PG4_ PG4,GPIO_AF15
#define _HDP_HDP1_PG4_ 1

#define HDP_HDP2_PC6_ PC6,GPIO_AF15
#define HDP_HDP2_PH8_ PH8,GPIO_AF15
#define _HDP_HDP2_PC6_ 1
#define _HDP_HDP2_PH8_ 1

#define HDP_HDP3_PE9_ PE9,GPIO_AF15
#define HDP_HDP3_PG6_ PG6,GPIO_AF15
#define _HDP_HDP3_PE9_ 1
#define _HDP_HDP3_PG6_ 1

#define HDP_HDP4_PC7_ PC7,GPIO_AF15
#define HDP_HDP4_PE12_ PE12,GPIO_AF15
#define _HDP_HDP4_PC7_ 1
#define _HDP_HDP4_PE12_ 1

#define HDP_HDP5_PA15_ PA15,GPIO_AF15
#define _HDP_HDP5_PA15_ 1

#define HDP_HDP6_PB6_ PB6,GPIO_AF15
#define _HDP_HDP6_PB6_ 1

#define HDP_HDP7_PE15_ PE15,GPIO_AF15
#define HDP_HDP7_PF1_ PF1,GPIO_AF15
#define _HDP_HDP7_PE15_ 1
#define _HDP_HDP7_PF1_ 1

#define I2C1_SCL_PB8_ PB8,GPIO_AF4
#define I2C1_SCL_PC10_ PC10,GPIO_AF5
#define I2C1_SCL_PD12_ PD12,GPIO_AF5
#define _I2C1_SCL_PB8_ 1
#define _I2C1_SCL_PC10_ 1
#define _I2C1_SCL_PD12_ 1

#define I2C1_SDA_PC11_ PC11,GPIO_AF4
#define I2C1_SDA_PD3_ PD3,GPIO_AF5
#define I2C1_SDA_PE8_ PE8,GPIO_AF5
#define _I2C1_SDA_PC11_ 1
#define _I2C1_SDA_PD3_ 1
#define _I2C1_SDA_PE8_ 1

#define I2C1_SMBA_PD2_ PD2,GPIO_AF4
#define I2C1_SMBA_PF5_ PF5,GPIO_AF5
#define _I2C1_SMBA_PD2_ 1
#define _I2C1_SMBA_PF5_ 1

#define I2C2_SCL_PD7_ PD7,GPIO_AF4
#define I2C2_SCL_PF2_ PF2,GPIO_AF4
#define _I2C2_SCL_PD7_ 1
#define _I2C2_SCL_PF2_ 1

#define I2C2_SDA_PF1_ PF1,GPIO_AF4
#define I2C2_SDA_PG3_ PG3,GPIO_AF4
#define I2C2_SDA_PG9_ PG9,GPIO_AF4
#define _I2C2_SDA_PF1_ 1
#define _I2C2_SDA_PG3_ 1
#define _I2C2_SDA_PG9_ 1

#define I2C2_SMBA_PB12_ PB12,GPIO_AF4
#define I2C2_SMBA_PG1_ PG1,GPIO_AF4
#define _I2C2_SMBA_PB12_ 1
#define _I2C2_SMBA_PG1_ 1

#define I2C3_SCL_PB8_ PB8,GPIO_AF5
#define I2C3_SCL_PH12_ PH12,GPIO_AF4
#define I2C3_SCL_PH3_ PH3,GPIO_AF4
#define _I2C3_SCL_PB8_ 1
#define _I2C3_SCL_PH12_ 1
#define _I2C3_SCL_PH3_ 1

#define I2C3_SDA_PD14_ PD14,GPIO_AF4
#define I2C3_SDA_PD7_ PD7,GPIO_AF5
#define I2C3_SDA_PH14_ PH14,GPIO_AF4
#define I2C3_SDA_PH7_ PH7,GPIO_AF5
#define I2C3_SDA_PH8_ PH8,GPIO_AF4
#define _I2C3_SDA_PD14_ 1
#define _I2C3_SDA_PD7_ 1
#define _I2C3_SDA_PH14_ 1
#define _I2C3_SDA_PH7_ 1
#define _I2C3_SDA_PH8_ 1

#define I2C3_SMBA_PA9_ PA9,GPIO_AF4
#define I2C3_SMBA_PE6_ PE6,GPIO_AF5
#define _I2C3_SMBA_PA9_ 1
#define _I2C3_SMBA_PE6_ 1

#define I2C4_SCL_PB13_ PB13,GPIO_AF6
#define I2C4_SCL_PE15_ PE15,GPIO_AF6
#define I2C4_SCL_PE2_ PE2,GPIO_AF4
#define I2C4_SCL_PH11_ PH11,GPIO_AF6
#define _I2C4_SCL_PB13_ 1
#define _I2C4_SCL_PE15_ 1
#define _I2C4_SCL_PE2_ 1
#define _I2C4_SCL_PH11_ 1

#define I2C4_SDA_PA8_ PA8,GPIO_AF4
#define I2C4_SDA_PB7_ PB7,GPIO_AF6
#define I2C4_SDA_PB9_ PB9,GPIO_AF6
#define _I2C4_SDA_PA8_ 1
#define _I2C4_SDA_PB7_ 1
#define _I2C4_SDA_PB9_ 1

#define I2C4_SMBA_PB5_ PB5,GPIO_AF6
#define I2C4_SMBA_PD11_ PD11,GPIO_AF4
#define _I2C4_SMBA_PB5_ 1
#define _I2C4_SMBA_PD11_ 1

#define I2C5_SCL_PA11_ PA11,GPIO_AF4
#define I2C5_SCL_PD1_ PD1,GPIO_AF4
#define I2C5_SCL_PH13_ PH13,GPIO_AF4
#define _I2C5_SCL_PA11_ 1
#define _I2C5_SCL_PD1_ 1
#define _I2C5_SCL_PH13_ 1

#define I2C5_SDA_PE13_ PE13,GPIO_AF4
#define I2C5_SDA_PF3_ PF3,GPIO_AF4
#define I2C5_SDA_PH6_ PH6,GPIO_AF4
#define _I2C5_SDA_PE13_ 1
#define _I2C5_SDA_PF3_ 1
#define _I2C5_SDA_PH6_ 1

#define I2C5_SMBA_PB10_ PB10,GPIO_AF4
#define I2C5_SMBA_PB11_ PB11,GPIO_AF4
#define I2C5_SMBA_PD10_ PD10,GPIO_AF4
#define _I2C5_SMBA_PB10_ 1
#define _I2C5_SMBA_PB11_ 1
#define _I2C5_SMBA_PD10_ 1

#define I2S1_CK_PA7_ PA7,GPIO_AF5
#define I2S1_CK_PB1_ PB1,GPIO_AF5
#define I2S1_CK_PC3_ PC3,GPIO_AF6
#define _I2S1_CK_PA7_ 1
#define _I2S1_CK_PB1_ 1
#define _I2S1_CK_PC3_ 1

#define I2S1_MCK_PB0_ PB0,GPIO_AF5
#define I2S1_MCK_PC0_ PC0,GPIO_AF5
#define I2S1_MCK_PC4_ PC4,GPIO_AF5
#define _I2S1_MCK_PB0_ 1
#define _I2S1_MCK_PC0_ 1
#define _I2S1_MCK_PC4_ 1

#define I2S1_SDI_PA6_ PA6,GPIO_AF5
#define I2S1_SDI_PC3_ PC3,GPIO_AF5
#define _I2S1_SDI_PA6_ 1
#define _I2S1_SDI_PC3_ 1

#define I2S1_SDO_PA3_ PA3,GPIO_AF5
#define I2S1_SDO_PC0_ PC0,GPIO_AF6
#define _I2S1_SDO_PA3_ 1
#define _I2S1_SDO_PC0_ 1

#define I2S1_WS_PA4_ PA4,GPIO_AF5
#define I2S1_WS_PA5_ PA5,GPIO_AF5
#define I2S1_WS_PC2_ PC2,GPIO_AF5
#define I2S1_WS_PF12_ PF12,GPIO_AF5
#define _I2S1_WS_PA4_ 1
#define _I2S1_WS_PA5_ 1
#define _I2S1_WS_PC2_ 1
#define _I2S1_WS_PF12_ 1

#define I2S2_CK_PB10_ PB10,GPIO_AF6
#define I2S2_CK_PH6_ PH6,GPIO_AF5
#define _I2S2_CK_PB10_ 1
#define _I2S2_CK_PH6_ 1

#define I2S2_MCK_PC7_ PC7,GPIO_AF6
#define I2S2_MCK_PG11_ PG11,GPIO_AF5
#define _I2S2_MCK_PC7_ 1
#define _I2S2_MCK_PG11_ 1

#define I2S2_SDI_PB5_ PB5,GPIO_AF5
#define I2S2_SDI_PG1_ PG1,GPIO_AF5
#define _I2S2_SDI_PB5_ 1
#define _I2S2_SDI_PG1_ 1

#define I2S2_SDO_PA8_ PA8,GPIO_AF8
#define I2S2_SDO_PH10_ PH10,GPIO_AF6
#define _I2S2_SDO_PA8_ 1
#define _I2S2_SDO_PH10_ 1

#define I2S2_WS_PA11_ PA11,GPIO_AF5
#define I2S2_WS_PB13_ PB13,GPIO_AF5
#define I2S2_WS_PH11_ PH11,GPIO_AF5
#define _I2S2_WS_PA11_ 1
#define _I2S2_WS_PB13_ 1
#define _I2S2_WS_PH11_ 1

#define I2S3_CK_PC10_ PC10,GPIO_AF6
#define I2S3_CK_PH13_ PH13,GPIO_AF6
#define _I2S3_CK_PC10_ 1
#define _I2S3_CK_PH13_ 1

#define I2S3_MCK_PC6_ PC6,GPIO_AF5
#define I2S3_MCK_PH10_ PH10,GPIO_AF5
#define _I2S3_MCK_PC6_ 1
#define _I2S3_MCK_PH10_ 1

#define I2S3_SDI_PC8_ PC8,GPIO_AF5
#define I2S3_SDI_PD4_ PD4,GPIO_AF5
#define I2S3_SDI_PG7_ PG7,GPIO_AF5
#define _I2S3_SDI_PC8_ 1
#define _I2S3_SDI_PD4_ 1
#define _I2S3_SDI_PG7_ 1

#define I2S3_SDO_PC11_ PC11,GPIO_AF6
#define I2S3_SDO_PF1_ PF1,GPIO_AF5
#define _I2S3_SDO_PC11_ 1
#define _I2S3_SDO_PF1_ 1

#define I2S3_WS_PD2_ PD2,GPIO_AF5
#define I2S3_WS_PF3_ PF3,GPIO_AF6
#define _I2S3_WS_PD2_ 1
#define _I2S3_WS_PF3_ 1

#define I2S4_CK_PB4_ PB4,GPIO_AF5
#define I2S4_CK_PB7_ PB7,GPIO_AF5
#define I2S4_CK_PE12_ PE12,GPIO_AF5
#define I2S4_CK_PH9_ PH9,GPIO_AF5
#define _I2S4_CK_PB4_ 1
#define _I2S4_CK_PB7_ 1
#define _I2S4_CK_PE12_ 1
#define _I2S4_CK_PH9_ 1

#define I2S4_MCK_PA15_ PA15,GPIO_AF5
#define _I2S4_MCK_PA15_ 1

#define I2S4_SDI_PE13_ PE13,GPIO_AF5
#define I2S4_SDI_PE3_ PE3,GPIO_AF5
#define I2S4_SDI_PF3_ PF3,GPIO_AF5
#define _I2S4_SDI_PE13_ 1
#define _I2S4_SDI_PE3_ 1
#define _I2S4_SDI_PF3_ 1

#define I2S4_SDO_PB15_ PB15,GPIO_AF5
#define I2S4_SDO_PD1_ PD1,GPIO_AF5
#define I2S4_SDO_PE11_ PE11,GPIO_AF5
#define _I2S4_SDO_PB15_ 1
#define _I2S4_SDO_PD1_ 1
#define _I2S4_SDO_PE11_ 1

#define I2S4_WS_PB10_ PB10,GPIO_AF5
#define I2S4_WS_PB3_ PB3,GPIO_AF5
#define I2S4_WS_PD10_ PD10,GPIO_AF5
#define I2S4_WS_PD8_ PD8,GPIO_AF5
#define _I2S4_WS_PB10_ 1
#define _I2S4_WS_PB3_ 1
#define _I2S4_WS_PD10_ 1
#define _I2S4_WS_PD8_ 1

#define I2S_CKIN_PB2_ PB2,GPIO_AF5
#define I2S_CKIN_PC5_ PC5,GPIO_AF5
#define I2S_CKIN_PE4_ PE4,GPIO_AF5
#define _I2S_CKIN_PB2_ 1
#define _I2S_CKIN_PC5_ 1
#define _I2S_CKIN_PE4_ 1

#define LPTIM1_ETR_PG1_ PG1,GPIO_AF1
#define LPTIM1_ETR_PG14_ PG14,GPIO_AF1
#define _LPTIM1_ETR_PG1_ 1
#define _LPTIM1_ETR_PG14_ 1

#define LPTIM1_IN1_PD12_ PD12,GPIO_AF1
#define LPTIM1_IN1_PG12_ PG12,GPIO_AF1
#define _LPTIM1_IN1_PD12_ 1
#define _LPTIM1_IN1_PG12_ 1

#define LPTIM1_IN2_PE1_ PE1,GPIO_AF1
#define LPTIM1_IN2_PH2_ PH2,GPIO_AF1
#define _LPTIM1_IN2_PE1_ 1
#define _LPTIM1_IN2_PH2_ 1

#define LPTIM1_OUT_PB11_ PB11,GPIO_AF3
#define LPTIM1_OUT_PG13_ PG13,GPIO_AF1
#define _LPTIM1_OUT_PB11_ 1
#define _LPTIM1_OUT_PG13_ 1

#define LPTIM2_ETR_PD13_ PD13,GPIO_AF1
#define _LPTIM2_ETR_PD13_ 1

#define LPTIM2_IN1_PB10_ PB10,GPIO_AF3
#define LPTIM2_IN1_PE7_ PE7,GPIO_AF4
#define _LPTIM2_IN1_PB10_ 1
#define _LPTIM2_IN1_PE7_ 1

#define LPTIM2_IN2_PD11_ PD11,GPIO_AF3
#define LPTIM2_IN2_PF3_ PF3,GPIO_AF3
#define _LPTIM2_IN2_PD11_ 1
#define _LPTIM2_IN2_PF3_ 1

#define LPTIM2_OUT_PB13_ PB13,GPIO_AF4
#define _LPTIM2_OUT_PB13_ 1

#define LPTIM3_OUT_PA1_ PA1,GPIO_AF3
#define _LPTIM3_OUT_PA1_ 1

#define LPTIM4_OUT_PA2_ PA2,GPIO_AF3
#define _LPTIM4_OUT_PA2_ 1

#define LPTIM5_OUT_PA3_ PA3,GPIO_AF3
#define _LPTIM5_OUT_PA3_ 1

#define LTDC_B0_PB15_ PB15,GPIO_AF14
#define LTDC_B0_PD5_ PD5,GPIO_AF13
#define LTDC_B0_PD9_ PD9,GPIO_AF14
#define LTDC_B0_PH2_ PH2,GPIO_AF14
#define _LTDC_B0_PB15_ 1
#define _LTDC_B0_PD5_ 1
#define _LTDC_B0_PD9_ 1
#define _LTDC_B0_PH2_ 1

#define LTDC_B1_PB9_ PB9,GPIO_AF14
#define LTDC_B1_PC6_ PC6,GPIO_AF11
#define LTDC_B1_PE0_ PE0,GPIO_AF11
#define LTDC_B1_PE13_ PE13,GPIO_AF11
#define LTDC_B1_PG8_ PG8,GPIO_AF7
#define _LTDC_B1_PB9_ 1
#define _LTDC_B1_PC6_ 1
#define _LTDC_B1_PE0_ 1
#define _LTDC_B1_PE13_ 1
#define _LTDC_B1_PG8_ 1

#define LTDC_B2_PB3_ PB3,GPIO_AF14
#define LTDC_B2_PD10_ PD10,GPIO_AF14
#define LTDC_B2_PG11_ PG11,GPIO_AF14
#define LTDC_B2_PH7_ PH7,GPIO_AF14
#define _LTDC_B2_PB3_ 1
#define _LTDC_B2_PD10_ 1
#define _LTDC_B2_PG11_ 1
#define _LTDC_B2_PH7_ 1

#define LTDC_B3_PE7_ PE7,GPIO_AF13
#define LTDC_B3_PF2_ PF2,GPIO_AF14
#define LTDC_B3_PF8_ PF8,GPIO_AF14
#define LTDC_B3_PG15_ PG15,GPIO_AF14
#define _LTDC_B3_PE7_ 1
#define _LTDC_B3_PF2_ 1
#define _LTDC_B3_PF8_ 1
#define _LTDC_B3_PG15_ 1

#define LTDC_B4_PB2_ PB2,GPIO_AF14
#define LTDC_B4_PC9_ PC9,GPIO_AF14
#define LTDC_B4_PG15_ PG15,GPIO_AF11
#define LTDC_B4_PH14_ PH14,GPIO_AF11
#define LTDC_B4_PH3_ PH3,GPIO_AF14
#define _LTDC_B4_PB2_ 1
#define _LTDC_B4_PC9_ 1
#define _LTDC_B4_PG15_ 1
#define _LTDC_B4_PH14_ 1
#define _LTDC_B4_PH3_ 1

#define LTDC_B5_PD15_ PD15,GPIO_AF14
#define LTDC_B5_PD9_ PD9,GPIO_AF11
#define LTDC_B5_PE0_ PE0,GPIO_AF14
#define LTDC_B5_PF10_ PF10,GPIO_AF14
#define LTDC_B5_PH9_ PH9,GPIO_AF9
#define _LTDC_B5_PD15_ 1
#define _LTDC_B5_PD9_ 1
#define _LTDC_B5_PE0_ 1
#define _LTDC_B5_PF10_ 1
#define _LTDC_B5_PH9_ 1

#define LTDC_B6_PB4_ PB4,GPIO_AF13
#define LTDC_B6_PB5_ PB5,GPIO_AF13
#define LTDC_B6_PB6_ PB6,GPIO_AF7
#define LTDC_B6_PD1_ PD1,GPIO_AF11
#define LTDC_B6_PF4_ PF4,GPIO_AF14
#define LTDC_B6_PF9_ PF9,GPIO_AF14
#define _LTDC_B6_PB4_ 1
#define _LTDC_B6_PB5_ 1
#define _LTDC_B6_PB6_ 1
#define _LTDC_B6_PD1_ 1
#define _LTDC_B6_PF4_ 1
#define _LTDC_B6_PF9_ 1

#define LTDC_B7_PA8_ PA8,GPIO_AF14
#define LTDC_B7_PB6_ PB6,GPIO_AF14
#define LTDC_B7_PD10_ PD10,GPIO_AF11
#define LTDC_B7_PE15_ PE15,GPIO_AF14
#define LTDC_B7_PF1_ PF1,GPIO_AF13
#define _LTDC_B7_PA8_ 1
#define _LTDC_B7_PB6_ 1
#define _LTDC_B7_PD10_ 1
#define _LTDC_B7_PE15_ 1
#define _LTDC_B7_PF1_ 1

#define LTDC_CLK_PB13_ PB13,GPIO_AF13
#define LTDC_CLK_PB15_ PB15,GPIO_AF13
#define LTDC_CLK_PD9_ PD9,GPIO_AF13
#define _LTDC_CLK_PB13_ 1
#define _LTDC_CLK_PB15_ 1
#define _LTDC_CLK_PD9_ 1

#define LTDC_DE_PB5_ PB5,GPIO_AF14
#define LTDC_DE_PB9_ PB9,GPIO_AF13
#define LTDC_DE_PC12_ PC12,GPIO_AF14
#define LTDC_DE_PG6_ PG6,GPIO_AF13
#define LTDC_DE_PH9_ PH9,GPIO_AF11
#define _LTDC_DE_PB5_ 1
#define _LTDC_DE_PB9_ 1
#define _LTDC_DE_PC12_ 1
#define _LTDC_DE_PG6_ 1
#define _LTDC_DE_PH9_ 1

#define LTDC_G0_PE14_ PE14,GPIO_AF14
#define LTDC_G0_PF0_ PF0,GPIO_AF14
#define LTDC_G0_PF5_ PF5,GPIO_AF9
#define LTDC_G0_PG6_ PG6,GPIO_AF11
#define _LTDC_G0_PE14_ 1
#define _LTDC_G0_PF0_ 1
#define _LTDC_G0_PF5_ 1
#define _LTDC_G0_PG6_ 1

#define LTDC_G1_PB4_ PB4,GPIO_AF11
#define LTDC_G1_PF1_ PF1,GPIO_AF14
#define LTDC_G1_PH2_ PH2,GPIO_AF7
#define _LTDC_G1_PB4_ 1
#define _LTDC_G1_PF1_ 1
#define _LTDC_G1_PH2_ 1

#define LTDC_G2_PD1_ PD1,GPIO_AF14
#define LTDC_G2_PF7_ PF7,GPIO_AF14
#define LTDC_G2_PH13_ PH13,GPIO_AF14
#define _LTDC_G2_PD1_ 1
#define _LTDC_G2_PF7_ 1
#define _LTDC_G2_PH13_ 1

#define LTDC_G3_PE6_ PE6,GPIO_AF14
#define LTDC_G3_PF3_ PF3,GPIO_AF14
#define LTDC_G3_PH13_ PH13,GPIO_AF13
#define _LTDC_G3_PE6_ 1
#define _LTDC_G3_PF3_ 1
#define _LTDC_G3_PH13_ 1

#define LTDC_G4_PD13_ PD13,GPIO_AF14
#define LTDC_G4_PD5_ PD5,GPIO_AF14
#define LTDC_G4_PE12_ PE12,GPIO_AF11
#define LTDC_G4_PF2_ PF2,GPIO_AF13
#define LTDC_G4_PF6_ PF6,GPIO_AF14
#define LTDC_G4_PG5_ PG5,GPIO_AF11
#define _LTDC_G4_PD13_ 1
#define _LTDC_G4_PD5_ 1
#define _LTDC_G4_PE12_ 1
#define _LTDC_G4_PF2_ 1
#define _LTDC_G4_PF6_ 1
#define _LTDC_G4_PG5_ 1

#define LTDC_G5_PB14_ PB14,GPIO_AF14
#define LTDC_G5_PD10_ PD10,GPIO_AF9
#define LTDC_G5_PG0_ PG0,GPIO_AF14
#define _LTDC_G5_PB14_ 1
#define _LTDC_G5_PD10_ 1
#define _LTDC_G5_PG0_ 1

#define LTDC_G6_PA12_ PA12,GPIO_AF14
#define LTDC_G6_PC7_ PC7,GPIO_AF14
#define LTDC_G6_PE12_ PE12,GPIO_AF14
#define LTDC_G6_PH11_ PH11,GPIO_AF14
#define _LTDC_G6_PA12_ 1
#define _LTDC_G6_PC7_ 1
#define _LTDC_G6_PE12_ 1
#define _LTDC_G6_PH11_ 1

#define LTDC_G7_PA15_ PA15,GPIO_AF11
#define LTDC_G7_PC8_ PC8,GPIO_AF14
#define LTDC_G7_PE4_ PE4,GPIO_AF14
#define LTDC_G7_PG1_ PG1,GPIO_AF14
#define _LTDC_G7_PA15_ 1
#define _LTDC_G7_PC8_ 1
#define _LTDC_G7_PE4_ 1
#define _LTDC_G7_PG1_ 1

#define LTDC_HSYNC_PC6_ PC6,GPIO_AF14
#define LTDC_HSYNC_PE1_ PE1,GPIO_AF9
#define LTDC_HSYNC_PE9_ PE9,GPIO_AF11
#define LTDC_HSYNC_PH10_ PH10,GPIO_AF13
#define _LTDC_HSYNC_PC6_ 1
#define _LTDC_HSYNC_PE1_ 1
#define _LTDC_HSYNC_PE9_ 1
#define _LTDC_HSYNC_PH10_ 1

#define LTDC_R0_PA15_ PA15,GPIO_AF9
#define LTDC_R0_PB14_ PB14,GPIO_AF13
#define LTDC_R0_PB4_ PB4,GPIO_AF14
#define LTDC_R0_PE11_ PE11,GPIO_AF9
#define _LTDC_R0_PA15_ 1
#define _LTDC_R0_PB14_ 1
#define _LTDC_R0_PB4_ 1
#define _LTDC_R0_PE11_ 1

#define LTDC_R1_PC7_ PC7,GPIO_AF11
#define LTDC_R1_PD4_ PD4,GPIO_AF11
#define LTDC_R1_PE2_ PE2,GPIO_AF14
#define LTDC_R1_PG7_ PG7,GPIO_AF11
#define _LTDC_R1_PC7_ 1
#define _LTDC_R1_PD4_ 1
#define _LTDC_R1_PE2_ 1
#define _LTDC_R1_PG7_ 1

#define LTDC_R2_PG7_ PG7,GPIO_AF14
#define LTDC_R2_PH10_ PH10,GPIO_AF14
#define LTDC_R2_PH8_ PH8,GPIO_AF14
#define _LTDC_R2_PG7_ 1
#define _LTDC_R2_PH10_ 1
#define _LTDC_R2_PH8_ 1

#define LTDC_R3_PB10_ PB10,GPIO_AF14
#define LTDC_R3_PB12_ PB12,GPIO_AF13
#define _LTDC_R3_PB10_ 1
#define _LTDC_R3_PB12_ 1

#define LTDC_R4_PD14_ PD14,GPIO_AF14
#define LTDC_R4_PD4_ PD4,GPIO_AF13
#define LTDC_R4_PE1_ PE1,GPIO_AF11
#define LTDC_R4_PE3_ PE3,GPIO_AF13
#define _LTDC_R4_PD14_ 1
#define _LTDC_R4_PD4_ 1
#define _LTDC_R4_PE1_ 1
#define _LTDC_R4_PE3_ 1

#define LTDC_R5_PE11_ PE11,GPIO_AF14
#define LTDC_R5_PE7_ PE7,GPIO_AF14
#define LTDC_R5_PF5_ PF5,GPIO_AF14
#define LTDC_R5_PG7_ PG7,GPIO_AF13
#define LTDC_R5_PH3_ PH3,GPIO_AF11
#define _LTDC_R5_PE11_ 1
#define _LTDC_R5_PE7_ 1
#define _LTDC_R5_PF5_ 1
#define _LTDC_R5_PG7_ 1
#define _LTDC_R5_PH3_ 1

#define LTDC_R6_PA9_ PA9,GPIO_AF14
#define LTDC_R6_PB3_ PB3,GPIO_AF11
#define LTDC_R6_PC6_ PC6,GPIO_AF13
#define LTDC_R6_PD4_ PD4,GPIO_AF14
#define LTDC_R6_PE13_ PE13,GPIO_AF14
#define LTDC_R6_PF0_ PF0,GPIO_AF13
#define LTDC_R6_PH8_ PH8,GPIO_AF11
#define _LTDC_R6_PA9_ 1
#define _LTDC_R6_PB3_ 1
#define _LTDC_R6_PC6_ 1
#define _LTDC_R6_PD4_ 1
#define _LTDC_R6_PE13_ 1
#define _LTDC_R6_PF0_ 1
#define _LTDC_R6_PH8_ 1

#define LTDC_R7_PD11_ PD11,GPIO_AF11
#define LTDC_R7_PE9_ PE9,GPIO_AF14
#define LTDC_R7_PF6_ PF6,GPIO_AF13
#define LTDC_R7_PG6_ PG6,GPIO_AF14
#define _LTDC_R7_PD11_ 1
#define _LTDC_R7_PE9_ 1
#define _LTDC_R7_PF6_ 1
#define _LTDC_R7_PG6_ 1

#define LTDC_VSYNC_PB12_ PB12,GPIO_AF14
#define LTDC_VSYNC_PE12_ PE12,GPIO_AF9
#define LTDC_VSYNC_PG4_ PG4,GPIO_AF11
#define _LTDC_VSYNC_PB12_ 1
#define _LTDC_VSYNC_PE12_ 1
#define _LTDC_VSYNC_PG4_ 1

#define QUADSPI_BK1_IO0_PD5_ PD5,GPIO_AF9
#define QUADSPI_BK1_IO0_PF8_ PF8,GPIO_AF10
#define QUADSPI_BK1_IO0_PH3_ PH3,GPIO_AF13
#define _QUADSPI_BK1_IO0_PD5_ 1
#define _QUADSPI_BK1_IO0_PF8_ 1
#define _QUADSPI_BK1_IO0_PH3_ 1

#define QUADSPI_BK1_IO1_PE9_ PE9,GPIO_AF9
#define QUADSPI_BK1_IO1_PF9_ PF9,GPIO_AF10
#define QUADSPI_BK1_IO1_PG15_ PG15,GPIO_AF9
#define _QUADSPI_BK1_IO1_PE9_ 1
#define _QUADSPI_BK1_IO1_PF9_ 1
#define _QUADSPI_BK1_IO1_PG15_ 1

#define QUADSPI_BK1_IO2_PD11_ PD11,GPIO_AF9
#define QUADSPI_BK1_IO2_PD7_ PD7,GPIO_AF11
#define QUADSPI_BK1_IO2_PF6_ PF6,GPIO_AF9
#define QUADSPI_BK1_IO2_PH6_ PH6,GPIO_AF9
#define _QUADSPI_BK1_IO2_PD11_ 1
#define _QUADSPI_BK1_IO2_PD7_ 1
#define _QUADSPI_BK1_IO2_PF6_ 1
#define _QUADSPI_BK1_IO2_PH6_ 1

#define QUADSPI_BK1_IO3_PD13_ PD13,GPIO_AF9
#define QUADSPI_BK1_IO3_PD15_ PD15,GPIO_AF9
#define QUADSPI_BK1_IO3_PG8_ PG8,GPIO_AF11
#define QUADSPI_BK1_IO3_PH7_ PH7,GPIO_AF13
#define _QUADSPI_BK1_IO3_PD13_ 1
#define _QUADSPI_BK1_IO3_PD15_ 1
#define _QUADSPI_BK1_IO3_PG8_ 1
#define _QUADSPI_BK1_IO3_PH7_ 1

#define QUADSPI_BK1_NCS_PB2_ PB2,GPIO_AF9
#define QUADSPI_BK1_NCS_PB6_ PB6,GPIO_AF9
#define QUADSPI_BK1_NCS_PD1_ PD1,GPIO_AF9
#define QUADSPI_BK1_NCS_PE14_ PE14,GPIO_AF9
#define QUADSPI_BK1_NCS_PH6_ PH6,GPIO_AF13
#define _QUADSPI_BK1_NCS_PB2_ 1
#define _QUADSPI_BK1_NCS_PB6_ 1
#define _QUADSPI_BK1_NCS_PD1_ 1
#define _QUADSPI_BK1_NCS_PE14_ 1
#define _QUADSPI_BK1_NCS_PH6_ 1

#define QUADSPI_BK2_IO0_PH11_ PH11,GPIO_AF9
#define QUADSPI_BK2_IO0_PH2_ PH2,GPIO_AF9
#define _QUADSPI_BK2_IO0_PH11_ 1
#define _QUADSPI_BK2_IO0_PH2_ 1

#define QUADSPI_BK2_IO1_PG10_ PG10,GPIO_AF10
#define QUADSPI_BK2_IO1_PH3_ PH3,GPIO_AF9
#define _QUADSPI_BK2_IO1_PG10_ 1
#define _QUADSPI_BK2_IO1_PH3_ 1

#define QUADSPI_BK2_IO2_PD13_ PD13,GPIO_AF11
#define QUADSPI_BK2_IO2_PE14_ PE14,GPIO_AF10
#define QUADSPI_BK2_IO2_PG8_ PG8,GPIO_AF10
#define QUADSPI_BK2_IO2_PH12_ PH12,GPIO_AF9
#define _QUADSPI_BK2_IO2_PD13_ 1
#define _QUADSPI_BK2_IO2_PE14_ 1
#define _QUADSPI_BK2_IO2_PG8_ 1
#define _QUADSPI_BK2_IO2_PH12_ 1

#define QUADSPI_BK2_IO3_PF9_ PF9,GPIO_AF11
#define QUADSPI_BK2_IO3_PH7_ PH7,GPIO_AF9
#define _QUADSPI_BK2_IO3_PF9_ 1
#define _QUADSPI_BK2_IO3_PH7_ 1

#define QUADSPI_BK2_NCS_PE4_ PE4,GPIO_AF9
#define _QUADSPI_BK2_NCS_PE4_ 1

#define QUADSPI_CLK_PD4_ PD4,GPIO_AF9
#define QUADSPI_CLK_PF10_ PF10,GPIO_AF9
#define _QUADSPI_CLK_PD4_ 1
#define _QUADSPI_CLK_PF10_ 1

#define RCC_MCO_1_PA13_ PA13,GPIO_AF2
#define RCC_MCO_1_PA8_ PA8,GPIO_AF0
#define RCC_MCO_1_PD7_ PD7,GPIO_AF0
#define _RCC_MCO_1_PA13_ 1
#define _RCC_MCO_1_PA8_ 1
#define _RCC_MCO_1_PD7_ 1

#define RCC_MCO_2_PA14_ PA14,GPIO_AF2
#define RCC_MCO_2_PE6_ PE6,GPIO_AF0
#define RCC_MCO_2_PG2_ PG2,GPIO_AF1
#define _RCC_MCO_2_PA14_ 1
#define _RCC_MCO_2_PE6_ 1
#define _RCC_MCO_2_PG2_ 1

#define RTC_OUT2_PB2_ PB2,GPIO_AF1
#define _RTC_OUT2_PB2_ 1

#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define RTC_REFIN_PD10_ PD10,GPIO_AF0
#define _RTC_REFIN_PB15_ 1
#define _RTC_REFIN_PD10_ 1

#define SAI1_CK1_PC3_ PC3,GPIO_AF2
#define SAI1_CK1_PD0_ PD0,GPIO_AF6
#define SAI1_CK1_PD13_ PD13,GPIO_AF4
#define _SAI1_CK1_PC3_ 1
#define _SAI1_CK1_PD0_ 1
#define _SAI1_CK1_PD13_ 1

#define SAI1_CK2_PB6_ PB6,GPIO_AF6
#define SAI1_CK2_PC0_ PC0,GPIO_AF4
#define SAI1_CK2_PH12_ PH12,GPIO_AF10
#define _SAI1_CK2_PB6_ 1
#define _SAI1_CK2_PC0_ 1
#define _SAI1_CK2_PH12_ 1

#define SAI1_D1_PA5_ PA5,GPIO_AF4
#define SAI1_D1_PB2_ PB2,GPIO_AF2
#define SAI1_D1_PB8_ PB8,GPIO_AF10
#define SAI1_D1_PD6_ PD6,GPIO_AF2
#define _SAI1_D1_PA5_ 1
#define _SAI1_D1_PB2_ 1
#define _SAI1_D1_PB8_ 1
#define _SAI1_D1_PD6_ 1

#define SAI1_D2_PE11_ PE11,GPIO_AF4
#define SAI1_D2_PE4_ PE4,GPIO_AF2
#define SAI1_D2_PF11_ PF11,GPIO_AF2
#define _SAI1_D2_PE11_ 1
#define _SAI1_D2_PE4_ 1
#define _SAI1_D2_PF11_ 1

#define SAI1_D3_PC1_ PC1,GPIO_AF6
#define SAI1_D3_PC4_ PC4,GPIO_AF4
#define SAI1_D3_PD3_ PD3,GPIO_AF6
#define SAI1_D3_PF10_ PF10,GPIO_AF2
#define _SAI1_D3_PC1_ 1
#define _SAI1_D3_PC4_ 1
#define _SAI1_D3_PD3_ 1
#define _SAI1_D3_PF10_ 1

#define SAI1_D4_PC5_ PC5,GPIO_AF6
#define SAI1_D4_PE14_ PE14,GPIO_AF4
#define SAI1_D4_PF9_ PF9,GPIO_AF6
#define _SAI1_D4_PC5_ 1
#define _SAI1_D4_PE14_ 1
#define _SAI1_D4_PF9_ 1

#define SAI1_FS_A_PE11_ PE11,GPIO_AF6
#define SAI1_FS_A_PE4_ PE4,GPIO_AF6
#define SAI1_FS_A_PF11_ PF11,GPIO_AF6
#define _SAI1_FS_A_PE11_ 1
#define _SAI1_FS_A_PE4_ 1
#define _SAI1_FS_A_PF11_ 1

#define SAI1_FS_B_PA3_ PA3,GPIO_AF6
#define SAI1_FS_B_PE2_ PE2,GPIO_AF6
#define _SAI1_FS_B_PA3_ 1
#define _SAI1_FS_B_PE2_ 1

#define SAI1_MCLK_A_PC3_ PC3,GPIO_AF10
#define SAI1_MCLK_A_PD0_ PD0,GPIO_AF2
#define SAI1_MCLK_A_PD13_ PD13,GPIO_AF6
#define _SAI1_MCLK_A_PC3_ 1
#define _SAI1_MCLK_A_PD0_ 1
#define _SAI1_MCLK_A_PD13_ 1

#define SAI1_MCLK_B_PF13_ PF13,GPIO_AF2
#define SAI1_MCLK_B_PG8_ PG8,GPIO_AF6
#define _SAI1_MCLK_B_PF13_ 1
#define _SAI1_MCLK_B_PG8_ 1

#define SAI1_SCK_A_PA4_ PA4,GPIO_AF12
#define SAI1_SCK_A_PC0_ PC0,GPIO_AF2
#define SAI1_SCK_A_PH12_ PH12,GPIO_AF6
#define _SAI1_SCK_A_PA4_ 1
#define _SAI1_SCK_A_PC0_ 1
#define _SAI1_SCK_A_PH12_ 1

#define SAI1_SCK_B_PA4_ PA4,GPIO_AF4
#define SAI1_SCK_B_PE6_ PE6,GPIO_AF6
#define SAI1_SCK_B_PF8_ PF8,GPIO_AF6
#define _SAI1_SCK_B_PA4_ 1
#define _SAI1_SCK_B_PE6_ 1
#define _SAI1_SCK_B_PF8_ 1

#define SAI1_SD_A_PA5_ PA5,GPIO_AF6
#define SAI1_SD_A_PB2_ PB2,GPIO_AF6
#define SAI1_SD_A_PD6_ PD6,GPIO_AF6
#define SAI1_SD_A_PF12_ PF12,GPIO_AF6
#define _SAI1_SD_A_PA5_ 1
#define _SAI1_SD_A_PB2_ 1
#define _SAI1_SD_A_PD6_ 1
#define _SAI1_SD_A_PF12_ 1

#define SAI1_SD_B_PA0_ PA0,GPIO_AF6
#define SAI1_SD_B_PG10_ PG10,GPIO_AF6
#define _SAI1_SD_B_PA0_ 1
#define _SAI1_SD_B_PG10_ 1

#define SAI2_CK1_PA8_ PA8,GPIO_AF6
#define SAI2_CK1_PB3_ PB3,GPIO_AF4
#define SAI2_CK1_PC2_ PC2,GPIO_AF10
#define _SAI2_CK1_PA8_ 1
#define _SAI2_CK1_PB3_ 1
#define _SAI2_CK1_PC2_ 1

#define SAI2_CK2_PA6_ PA6,GPIO_AF4
#define SAI2_CK2_PB4_ PB4,GPIO_AF4
#define SAI2_CK2_PG12_ PG12,GPIO_AF6
#define _SAI2_CK2_PA6_ 1
#define _SAI2_CK2_PB4_ 1
#define _SAI2_CK2_PG12_ 1

#define SAI2_D1_PA7_ PA7,GPIO_AF4
#define SAI2_D1_PD2_ PD2,GPIO_AF6
#define SAI2_D1_PG14_ PG14,GPIO_AF6
#define SAI2_D1_PG6_ PG6,GPIO_AF3
#define _SAI2_D1_PA7_ 1
#define _SAI2_D1_PD2_ 1
#define _SAI2_D1_PG14_ 1
#define _SAI2_D1_PG6_ 1

#define SAI2_D2_PB0_ PB0,GPIO_AF10
#define SAI2_D2_PB15_ PB15,GPIO_AF4
#define SAI2_D2_PG1_ PG1,GPIO_AF6
#define _SAI2_D2_PB0_ 1
#define _SAI2_D2_PB15_ 1
#define _SAI2_D2_PG1_ 1

#define SAI2_D3_PC4_ PC4,GPIO_AF12
#define SAI2_D3_PG11_ PG11,GPIO_AF4
#define SAI2_D3_PH10_ PH10,GPIO_AF3
#define _SAI2_D3_PC4_ 1
#define _SAI2_D3_PG11_ 1
#define _SAI2_D3_PH10_ 1

#define SAI2_D4_PC5_ PC5,GPIO_AF4
#define SAI2_D4_PE3_ PE3,GPIO_AF2
#define _SAI2_D4_PC5_ 1
#define _SAI2_D4_PE3_ 1

#define SAI2_FS_A_PB0_ PB0,GPIO_AF6
#define SAI2_FS_A_PB15_ PB15,GPIO_AF12
#define SAI2_FS_A_PG1_ PG1,GPIO_AF3
#define _SAI2_FS_A_PB0_ 1
#define _SAI2_FS_A_PB15_ 1
#define _SAI2_FS_A_PG1_ 1

#define SAI2_FS_B_PC8_ PC8,GPIO_AF10
#define SAI2_FS_B_PH7_ PH7,GPIO_AF2
#define _SAI2_FS_B_PC8_ 1
#define _SAI2_FS_B_PH7_ 1

#define SAI2_MCLK_A_PA12_ PA12,GPIO_AF2
#define SAI2_MCLK_A_PA8_ PA8,GPIO_AF2
#define SAI2_MCLK_A_PB3_ PB3,GPIO_AF12
#define SAI2_MCLK_A_PC2_ PC2,GPIO_AF6
#define _SAI2_MCLK_A_PA12_ 1
#define _SAI2_MCLK_A_PA8_ 1
#define _SAI2_MCLK_A_PB3_ 1
#define _SAI2_MCLK_A_PC2_ 1

#define SAI2_MCLK_B_PC10_ PC10,GPIO_AF10
#define SAI2_MCLK_B_PG2_ PG2,GPIO_AF10
#define _SAI2_MCLK_B_PC10_ 1
#define _SAI2_MCLK_B_PG2_ 1

#define SAI2_SCK_A_PA6_ PA6,GPIO_AF12
#define SAI2_SCK_A_PB4_ PB4,GPIO_AF12
#define SAI2_SCK_A_PG12_ PG12,GPIO_AF4
#define _SAI2_SCK_A_PA6_ 1
#define _SAI2_SCK_A_PB4_ 1
#define _SAI2_SCK_A_PG12_ 1

#define SAI2_SCK_B_PC11_ PC11,GPIO_AF10
#define SAI2_SCK_B_PE5_ PE5,GPIO_AF2
#define SAI2_SCK_B_PE6_ PE6,GPIO_AF2
#define _SAI2_SCK_B_PC11_ 1
#define _SAI2_SCK_B_PE5_ 1
#define _SAI2_SCK_B_PE6_ 1

#define SAI2_SD_A_PA7_ PA7,GPIO_AF12
#define SAI2_SD_A_PG14_ PG14,GPIO_AF10
#define SAI2_SD_A_PG6_ PG6,GPIO_AF6
#define SAI2_SD_A_PH11_ PH11,GPIO_AF3
#define _SAI2_SD_A_PA7_ 1
#define _SAI2_SD_A_PG14_ 1
#define _SAI2_SD_A_PG6_ 1
#define _SAI2_SD_A_PH11_ 1

#define SAI2_SD_B_PC12_ PC12,GPIO_AF10
#define SAI2_SD_B_PG3_ PG3,GPIO_AF6
#define _SAI2_SD_B_PC12_ 1
#define _SAI2_SD_B_PG3_ 1

#define SDMMC1_CDIR_PB9_ PB9,GPIO_AF12
#define _SDMMC1_CDIR_PB9_ 1

#define SDMMC1_CK_PC12_ PC12,GPIO_AF12
#define _SDMMC1_CK_PC12_ 1

#define SDMMC1_CKIN_PB15_ PB15,GPIO_AF8
#define SDMMC1_CKIN_PB5_ PB5,GPIO_AF8
#define _SDMMC1_CKIN_PB15_ 1
#define _SDMMC1_CKIN_PB5_ 1

#define SDMMC1_CMD_PD2_ PD2,GPIO_AF12
#define _SDMMC1_CMD_PD2_ 1

#define SDMMC1_D0_PC8_ PC8,GPIO_AF12
#define _SDMMC1_D0_PC8_ 1

#define SDMMC1_D0DIR_PF2_ PF2,GPIO_AF11
#define _SDMMC1_D0DIR_PF2_ 1

#define SDMMC1_D1_PC9_ PC9,GPIO_AF12
#define _SDMMC1_D1_PC9_ 1

#define SDMMC1_D123DIR_PB13_ PB13,GPIO_AF8
#define SDMMC1_D123DIR_PB3_ PB3,GPIO_AF8
#define _SDMMC1_D123DIR_PB13_ 1
#define _SDMMC1_D123DIR_PB3_ 1

#define SDMMC1_D2_PC10_ PC10,GPIO_AF12
#define _SDMMC1_D2_PC10_ 1

#define SDMMC1_D3_PC11_ PC11,GPIO_AF12
#define _SDMMC1_D3_PC11_ 1

#define SDMMC1_D4_PB14_ PB14,GPIO_AF11
#define SDMMC1_D4_PH10_ PH10,GPIO_AF8
#define _SDMMC1_D4_PB14_ 1
#define _SDMMC1_D4_PH10_ 1

#define SDMMC1_D5_PB12_ PB12,GPIO_AF12
#define _SDMMC1_D5_PB12_ 1

#define SDMMC1_D6_PC6_ PC6,GPIO_AF8
#define _SDMMC1_D6_PC6_ 1

#define SDMMC1_D7_PC7_ PC7,GPIO_AF12
#define _SDMMC1_D7_PC7_ 1

#define SDMMC2_CDIR_PC7_ PC7,GPIO_AF9
#define SDMMC2_CDIR_PD9_ PD9,GPIO_AF10
#define _SDMMC2_CDIR_PC7_ 1
#define _SDMMC2_CDIR_PD9_ 1

#define SDMMC2_CK_PE3_ PE3,GPIO_AF10
#define _SDMMC2_CK_PE3_ 1

#define SDMMC2_CKIN_PG7_ PG7,GPIO_AF10
#define _SDMMC2_CKIN_PG7_ 1

#define SDMMC2_CMD_PG6_ PG6,GPIO_AF10
#define _SDMMC2_CMD_PG6_ 1

#define SDMMC2_D0_PB14_ PB14,GPIO_AF10
#define _SDMMC2_D0_PB14_ 1

#define SDMMC2_D0DIR_PC6_ PC6,GPIO_AF9
#define SDMMC2_D0DIR_PF2_ PF2,GPIO_AF9
#define _SDMMC2_D0DIR_PC6_ 1
#define _SDMMC2_D0DIR_PF2_ 1

#define SDMMC2_D1_PB15_ PB15,GPIO_AF10
#define _SDMMC2_D1_PB15_ 1

#define SDMMC2_D123DIR_PG4_ PG4,GPIO_AF10
#define _SDMMC2_D123DIR_PG4_ 1

#define SDMMC2_D2_PB3_ PB3,GPIO_AF10
#define _SDMMC2_D2_PB3_ 1

#define SDMMC2_D3_PB4_ PB4,GPIO_AF10
#define _SDMMC2_D3_PB4_ 1

#define SDMMC2_D4_PF0_ PF0,GPIO_AF10
#define _SDMMC2_D4_PF0_ 1

#define SDMMC2_D5_PB9_ PB9,GPIO_AF10
#define _SDMMC2_D5_PB9_ 1

#define SDMMC2_D6_PC6_ PC6,GPIO_AF10
#define _SDMMC2_D6_PC6_ 1

#define SDMMC2_D7_PC7_ PC7,GPIO_AF10
#define _SDMMC2_D7_PC7_ 1

#define SPDIFRX_IN0_PD11_ PD11,GPIO_AF8
#define SPDIFRX_IN0_PD7_ PD7,GPIO_AF9
#define SPDIFRX_IN0_PI0_ PI0,GPIO_AF8
#define _SPDIFRX_IN0_PD11_ 1
#define _SPDIFRX_IN0_PD7_ 1
#define _SPDIFRX_IN0_PI0_ 1

#define SPDIFRX_IN1_PE2_ PE2,GPIO_AF9
#define SPDIFRX_IN1_PI1_ PI1,GPIO_AF8
#define _SPDIFRX_IN1_PE2_ 1
#define _SPDIFRX_IN1_PI1_ 1

#define SPDIFRX_IN2_PC4_ PC4,GPIO_AF9
#define SPDIFRX_IN2_PG8_ PG8,GPIO_AF9
#define SPDIFRX_IN2_PI2_ PI2,GPIO_AF8
#define _SPDIFRX_IN2_PC4_ 1
#define _SPDIFRX_IN2_PG8_ 1
#define _SPDIFRX_IN2_PI2_ 1

#define SPDIFRX_IN3_PC5_ PC5,GPIO_AF9
#define SPDIFRX_IN3_PG9_ PG9,GPIO_AF8
#define SPDIFRX_IN3_PI3_ PI3,GPIO_AF8
#define _SPDIFRX_IN3_PC5_ 1
#define _SPDIFRX_IN3_PG9_ 1
#define _SPDIFRX_IN3_PI3_ 1

#define SPI1_MISO_PA6_ PA6,GPIO_AF5
#define SPI1_MISO_PC3_ PC3,GPIO_AF5
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PC3_ 1

#define SPI1_MOSI_PA3_ PA3,GPIO_AF5
#define SPI1_MOSI_PC0_ PC0,GPIO_AF6
#define _SPI1_MOSI_PA3_ 1
#define _SPI1_MOSI_PC0_ 1

#define SPI1_NSS_PA4_ PA4,GPIO_AF5
#define SPI1_NSS_PA5_ PA5,GPIO_AF5
#define SPI1_NSS_PC2_ PC2,GPIO_AF5
#define SPI1_NSS_PF12_ PF12,GPIO_AF5
#define _SPI1_NSS_PA4_ 1
#define _SPI1_NSS_PA5_ 1
#define _SPI1_NSS_PC2_ 1
#define _SPI1_NSS_PF12_ 1

#define SPI1_SCK_PA7_ PA7,GPIO_AF5
#define SPI1_SCK_PB1_ PB1,GPIO_AF5
#define SPI1_SCK_PC3_ PC3,GPIO_AF6
#define _SPI1_SCK_PA7_ 1
#define _SPI1_SCK_PB1_ 1
#define _SPI1_SCK_PC3_ 1

#define SPI2_MISO_PB5_ PB5,GPIO_AF5
#define SPI2_MISO_PG1_ PG1,GPIO_AF5
#define _SPI2_MISO_PB5_ 1
#define _SPI2_MISO_PG1_ 1

#define SPI2_MOSI_PA8_ PA8,GPIO_AF8
#define SPI2_MOSI_PH10_ PH10,GPIO_AF6
#define _SPI2_MOSI_PA8_ 1
#define _SPI2_MOSI_PH10_ 1

#define SPI2_NSS_PA11_ PA11,GPIO_AF5
#define SPI2_NSS_PB13_ PB13,GPIO_AF5
#define SPI2_NSS_PH11_ PH11,GPIO_AF5
#define _SPI2_NSS_PA11_ 1
#define _SPI2_NSS_PB13_ 1
#define _SPI2_NSS_PH11_ 1

#define SPI2_SCK_PB10_ PB10,GPIO_AF6
#define SPI2_SCK_PH6_ PH6,GPIO_AF5
#define _SPI2_SCK_PB10_ 1
#define _SPI2_SCK_PH6_ 1

#define SPI3_MISO_PC8_ PC8,GPIO_AF5
#define SPI3_MISO_PD4_ PD4,GPIO_AF5
#define SPI3_MISO_PG7_ PG7,GPIO_AF5
#define _SPI3_MISO_PC8_ 1
#define _SPI3_MISO_PD4_ 1
#define _SPI3_MISO_PG7_ 1

#define SPI3_MOSI_PC11_ PC11,GPIO_AF6
#define SPI3_MOSI_PF1_ PF1,GPIO_AF5
#define _SPI3_MOSI_PC11_ 1
#define _SPI3_MOSI_PF1_ 1

#define SPI3_NSS_PD2_ PD2,GPIO_AF5
#define SPI3_NSS_PF3_ PF3,GPIO_AF6
#define _SPI3_NSS_PD2_ 1
#define _SPI3_NSS_PF3_ 1

#define SPI3_SCK_PC10_ PC10,GPIO_AF6
#define SPI3_SCK_PH13_ PH13,GPIO_AF6
#define _SPI3_SCK_PC10_ 1
#define _SPI3_SCK_PH13_ 1

#define SPI4_MISO_PE13_ PE13,GPIO_AF5
#define SPI4_MISO_PE3_ PE3,GPIO_AF5
#define SPI4_MISO_PF3_ PF3,GPIO_AF5
#define _SPI4_MISO_PE13_ 1
#define _SPI4_MISO_PE3_ 1
#define _SPI4_MISO_PF3_ 1

#define SPI4_MOSI_PB15_ PB15,GPIO_AF5
#define SPI4_MOSI_PD1_ PD1,GPIO_AF5
#define SPI4_MOSI_PE11_ PE11,GPIO_AF5
#define _SPI4_MOSI_PB15_ 1
#define _SPI4_MOSI_PD1_ 1
#define _SPI4_MOSI_PE11_ 1

#define SPI4_NSS_PB10_ PB10,GPIO_AF5
#define SPI4_NSS_PB3_ PB3,GPIO_AF5
#define SPI4_NSS_PD10_ PD10,GPIO_AF5
#define _SPI4_NSS_PB10_ 1
#define _SPI4_NSS_PB3_ 1
#define _SPI4_NSS_PD10_ 1

#define SPI4_SCK_PB4_ PB4,GPIO_AF5
#define SPI4_SCK_PE12_ PE12,GPIO_AF5
#define SPI4_SCK_PH9_ PH9,GPIO_AF5
#define _SPI4_SCK_PB4_ 1
#define _SPI4_SCK_PE12_ 1
#define _SPI4_SCK_PH9_ 1

#define SPI5_MISO_PA8_ PA8,GPIO_AF5
#define SPI5_MISO_PE4_ PE4,GPIO_AF1
#define SPI5_MISO_PG8_ PG8,GPIO_AF5
#define _SPI5_MISO_PA8_ 1
#define _SPI5_MISO_PE4_ 1
#define _SPI5_MISO_PG8_ 1

#define SPI5_MOSI_PE2_ PE2,GPIO_AF5
#define SPI5_MOSI_PH12_ PH12,GPIO_AF5
#define SPI5_MOSI_PH3_ PH3,GPIO_AF5
#define _SPI5_MOSI_PE2_ 1
#define _SPI5_MOSI_PH12_ 1
#define _SPI5_MOSI_PH3_ 1

#define SPI5_NSS_PC2_ PC2,GPIO_AF1
#define SPI5_NSS_PF10_ PF10,GPIO_AF5
#define SPI5_NSS_PF6_ PF6,GPIO_AF5
#define SPI5_NSS_PH11_ PH11,GPIO_AF1
#define _SPI5_NSS_PC2_ 1
#define _SPI5_NSS_PF10_ 1
#define _SPI5_NSS_PF6_ 1
#define _SPI5_NSS_PH11_ 1

#define SPI5_SCK_PG10_ PG10,GPIO_AF5
#define SPI5_SCK_PH7_ PH7,GPIO_AF6
#define _SPI5_SCK_PG10_ 1
#define _SPI5_SCK_PH7_ 1

#define TIM12_CH1_PB14_ PB14,GPIO_AF2
#define TIM12_CH1_PH6_ PH6,GPIO_AF2
#define _TIM12_CH1_PB14_ 1
#define _TIM12_CH1_PH6_ 1

#define TIM12_CH2_PB15_ PB15,GPIO_AF2
#define TIM12_CH2_PH9_ PH9,GPIO_AF2
#define _TIM12_CH2_PB15_ 1
#define _TIM12_CH2_PH9_ 1

#define TIM13_CH1_PA6_ PA6,GPIO_AF9
#define TIM13_CH1_PF8_ PF8,GPIO_AF9
#define _TIM13_CH1_PA6_ 1
#define _TIM13_CH1_PF8_ 1

#define TIM14_CH1_PA7_ PA7,GPIO_AF9
#define TIM14_CH1_PF9_ PF9,GPIO_AF9
#define _TIM14_CH1_PA7_ 1
#define _TIM14_CH1_PF9_ 1

#define TIM15_BKIN_PA0_ PA0,GPIO_AF4
#define TIM15_BKIN_PE3_ PE3,GPIO_AF4
#define _TIM15_BKIN_PA0_ 1
#define _TIM15_BKIN_PE3_ 1

#define TIM15_CH1_PA2_ PA2,GPIO_AF4
#define TIM15_CH1_PE5_ PE5,GPIO_AF4
#define _TIM15_CH1_PA2_ 1
#define _TIM15_CH1_PE5_ 1

#define TIM15_CH1N_PA1_ PA1,GPIO_AF4
#define TIM15_CH1N_PE4_ PE4,GPIO_AF4
#define _TIM15_CH1N_PA1_ 1
#define _TIM15_CH1N_PE4_ 1

#define TIM15_CH2_PA3_ PA3,GPIO_AF4
#define TIM15_CH2_PE6_ PE6,GPIO_AF4
#define _TIM15_CH2_PA3_ 1
#define _TIM15_CH2_PE6_ 1

#define TIM16_BKIN_PB4_ PB4,GPIO_AF1
#define TIM16_BKIN_PF10_ PF10,GPIO_AF1
#define _TIM16_BKIN_PB4_ 1
#define _TIM16_BKIN_PF10_ 1

#define TIM16_CH1_PB8_ PB8,GPIO_AF1
#define TIM16_CH1_PF6_ PF6,GPIO_AF1
#define _TIM16_CH1_PB8_ 1
#define _TIM16_CH1_PF6_ 1

#define TIM16_CH1N_PB6_ PB6,GPIO_AF1
#define TIM16_CH1N_PD6_ PD6,GPIO_AF1
#define TIM16_CH1N_PF8_ PF8,GPIO_AF1
#define _TIM16_CH1N_PB6_ 1
#define _TIM16_CH1N_PD6_ 1
#define _TIM16_CH1N_PF8_ 1

#define TIM17_BKIN_PB5_ PB5,GPIO_AF1
#define TIM17_BKIN_PG6_ PG6,GPIO_AF1
#define _TIM17_BKIN_PB5_ 1
#define _TIM17_BKIN_PG6_ 1

#define TIM17_CH1_PF7_ PF7,GPIO_AF1
#define TIM17_CH1_PG5_ PG5,GPIO_AF1
#define _TIM17_CH1_PF7_ 1
#define _TIM17_CH1_PG5_ 1

#define TIM17_CH1N_PB7_ PB7,GPIO_AF1
#define TIM17_CH1N_PF9_ PF9,GPIO_AF1
#define _TIM17_CH1N_PB7_ 1
#define _TIM17_CH1N_PF9_ 1

#define TIM1_BKIN_PA6_ PA6,GPIO_AF1
#define TIM1_BKIN_PE14_ PE14,GPIO_AF1
#define TIM1_BKIN_PE15_ PE15,GPIO_AF2
#define _TIM1_BKIN_PA6_ 1
#define _TIM1_BKIN_PE14_ 1
#define _TIM1_BKIN_PE15_ 1

#define TIM1_BKIN2_PE6_ PE6,GPIO_AF1
#define TIM1_BKIN2_PG4_ PG4,GPIO_AF1
#define _TIM1_BKIN2_PE6_ 1
#define _TIM1_BKIN2_PG4_ 1

#define TIM1_CH1_PE9_ PE9,GPIO_AF1
#define TIM1_CH1_PF9_ PF9,GPIO_AF2
#define _TIM1_CH1_PE9_ 1
#define _TIM1_CH1_PF9_ 1

#define TIM1_CH1N_PA7_ PA7,GPIO_AF1
#define TIM1_CH1N_PB13_ PB13,GPIO_AF1
#define TIM1_CH1N_PE8_ PE8,GPIO_AF1
#define _TIM1_CH1N_PA7_ 1
#define _TIM1_CH1N_PB13_ 1
#define _TIM1_CH1N_PE8_ 1

#define TIM1_CH2_PA9_ PA9,GPIO_AF1
#define TIM1_CH2_PE11_ PE11,GPIO_AF1
#define _TIM1_CH2_PA9_ 1
#define _TIM1_CH2_PE11_ 1

#define TIM1_CH2N_PB0_ PB0,GPIO_AF1
#define TIM1_CH2N_PB14_ PB14,GPIO_AF1
#define TIM1_CH2N_PE10_ PE10,GPIO_AF1
#define _TIM1_CH2N_PB0_ 1
#define _TIM1_CH2N_PB14_ 1
#define _TIM1_CH2N_PE10_ 1

#define TIM1_CH3_PA10_ PA10,GPIO_AF1
#define TIM1_CH3_PE13_ PE13,GPIO_AF1
#define _TIM1_CH3_PA10_ 1
#define _TIM1_CH3_PE13_ 1

#define TIM1_CH3N_PB1_ PB1,GPIO_AF1
#define TIM1_CH3N_PB15_ PB15,GPIO_AF1
#define TIM1_CH3N_PE12_ PE12,GPIO_AF1
#define _TIM1_CH3N_PB1_ 1
#define _TIM1_CH3N_PB15_ 1
#define _TIM1_CH3N_PE12_ 1

#define TIM1_CH4_PA11_ PA11,GPIO_AF1
#define TIM1_CH4_PH9_ PH9,GPIO_AF1
#define _TIM1_CH4_PA11_ 1
#define _TIM1_CH4_PH9_ 1

#define TIM1_ETR_PA12_ PA12,GPIO_AF1
#define TIM1_ETR_PE7_ PE7,GPIO_AF1
#define TIM1_ETR_PG7_ PG7,GPIO_AF1
#define _TIM1_ETR_PA12_ 1
#define _TIM1_ETR_PE7_ 1
#define _TIM1_ETR_PG7_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF1
#define TIM2_CH1_PA15_ PA15,GPIO_AF1
#define TIM2_CH1_PA5_ PA5,GPIO_AF1
#define TIM2_CH1_PD3_ PD3,GPIO_AF2
#define TIM2_CH1_PE15_ PE15,GPIO_AF1
#define TIM2_CH1_PE2_ PE2,GPIO_AF1
#define TIM2_CH1_PF13_ PF13,GPIO_AF1
#define TIM2_CH1_PG8_ PG8,GPIO_AF1
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1
#define _TIM2_CH1_PD3_ 1
#define _TIM2_CH1_PE15_ 1
#define _TIM2_CH1_PE2_ 1
#define _TIM2_CH1_PF13_ 1
#define _TIM2_CH1_PG8_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF1
#define TIM2_CH2_PB3_ PB3,GPIO_AF1
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF1
#define TIM2_CH3_PB10_ PB10,GPIO_AF1
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA3_ PA3,GPIO_AF1
#define TIM2_CH4_PB11_ PB11,GPIO_AF1
#define _TIM2_CH4_PA3_ 1
#define _TIM2_CH4_PB11_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF1
#define TIM2_ETR_PA15_ PA15,GPIO_AF1
#define TIM2_ETR_PA5_ PA5,GPIO_AF1
#define TIM2_ETR_PD3_ PD3,GPIO_AF2
#define TIM2_ETR_PE15_ PE15,GPIO_AF1
#define TIM2_ETR_PE2_ PE2,GPIO_AF1
#define TIM2_ETR_PF13_ PF13,GPIO_AF1
#define TIM2_ETR_PG8_ PG8,GPIO_AF1
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1
#define _TIM2_ETR_PD3_ 1
#define _TIM2_ETR_PE15_ 1
#define _TIM2_ETR_PE2_ 1
#define _TIM2_ETR_PF13_ 1
#define _TIM2_ETR_PG8_ 1

#define TIM3_CH1_PA6_ PA6,GPIO_AF2
#define TIM3_CH1_PB4_ PB4,GPIO_AF2
#define TIM3_CH1_PC6_ PC6,GPIO_AF2
#define _TIM3_CH1_PA6_ 1
#define _TIM3_CH1_PB4_ 1
#define _TIM3_CH1_PC6_ 1

#define TIM3_CH2_PA7_ PA7,GPIO_AF2
#define TIM3_CH2_PB5_ PB5,GPIO_AF2
#define TIM3_CH2_PC7_ PC7,GPIO_AF2
#define _TIM3_CH2_PA7_ 1
#define _TIM3_CH2_PB5_ 1
#define _TIM3_CH2_PC7_ 1

#define TIM3_CH3_PB0_ PB0,GPIO_AF2
#define TIM3_CH3_PC8_ PC8,GPIO_AF2
#define _TIM3_CH3_PB0_ 1
#define _TIM3_CH3_PC8_ 1

#define TIM3_CH4_PB1_ PB1,GPIO_AF2
#define TIM3_CH4_PC9_ PC9,GPIO_AF2
#define _TIM3_CH4_PB1_ 1
#define _TIM3_CH4_PC9_ 1

#define TIM3_ETR_PC4_ PC4,GPIO_AF2
#define TIM3_ETR_PD2_ PD2,GPIO_AF2
#define _TIM3_ETR_PC4_ 1
#define _TIM3_ETR_PD2_ 1

#define TIM4_CH1_PB6_ PB6,GPIO_AF2
#define TIM4_CH1_PD12_ PD12,GPIO_AF2
#define _TIM4_CH1_PB6_ 1
#define _TIM4_CH1_PD12_ 1

#define TIM4_CH2_PB7_ PB7,GPIO_AF2
#define TIM4_CH2_PD13_ PD13,GPIO_AF2
#define _TIM4_CH2_PB7_ 1
#define _TIM4_CH2_PD13_ 1

#define TIM4_CH3_PB8_ PB8,GPIO_AF2
#define TIM4_CH3_PD14_ PD14,GPIO_AF2
#define TIM4_CH3_PF8_ PF8,GPIO_AF2
#define _TIM4_CH3_PB8_ 1
#define _TIM4_CH3_PD14_ 1
#define _TIM4_CH3_PF8_ 1

#define TIM4_CH4_PB9_ PB9,GPIO_AF2
#define TIM4_CH4_PD15_ PD15,GPIO_AF2
#define _TIM4_CH4_PB9_ 1
#define _TIM4_CH4_PD15_ 1

#define TIM4_ETR_PG1_ PG1,GPIO_AF2
#define _TIM4_ETR_PG1_ 1

#define TIM5_CH1_PA0_ PA0,GPIO_AF2
#define TIM5_CH1_PH10_ PH10,GPIO_AF2
#define _TIM5_CH1_PA0_ 1
#define _TIM5_CH1_PH10_ 1

#define TIM5_CH2_PA1_ PA1,GPIO_AF2
#define TIM5_CH2_PH11_ PH11,GPIO_AF2
#define _TIM5_CH2_PA1_ 1
#define _TIM5_CH2_PH11_ 1

#define TIM5_CH3_PA2_ PA2,GPIO_AF2
#define TIM5_CH3_PH12_ PH12,GPIO_AF2
#define _TIM5_CH3_PA2_ 1
#define _TIM5_CH3_PH12_ 1

#define TIM5_CH4_PA3_ PA3,GPIO_AF2
#define TIM5_CH4_PG6_ PG6,GPIO_AF2
#define _TIM5_CH4_PA3_ 1
#define _TIM5_CH4_PG6_ 1

#define TIM5_ETR_PA4_ PA4,GPIO_AF2
#define TIM5_ETR_PH8_ PH8,GPIO_AF2
#define _TIM5_ETR_PA4_ 1
#define _TIM5_ETR_PH8_ 1

#define TIM8_BKIN_PA6_ PA6,GPIO_AF3
#define TIM8_BKIN_PF10_ PF10,GPIO_AF3
#define TIM8_BKIN_PG2_ PG2,GPIO_AF3
#define _TIM8_BKIN_PA6_ 1
#define _TIM8_BKIN_PF10_ 1
#define _TIM8_BKIN_PG2_ 1

#define TIM8_BKIN2_PA8_ PA8,GPIO_AF3
#define TIM8_BKIN2_PG3_ PG3,GPIO_AF3
#define _TIM8_BKIN2_PA8_ 1
#define _TIM8_BKIN2_PG3_ 1

#define TIM8_CH1_PB6_ PB6,GPIO_AF3
#define TIM8_CH1_PC6_ PC6,GPIO_AF3
#define _TIM8_CH1_PB6_ 1
#define _TIM8_CH1_PC6_ 1

#define TIM8_CH1N_PA5_ PA5,GPIO_AF3
#define TIM8_CH1N_PA7_ PA7,GPIO_AF3
#define TIM8_CH1N_PH13_ PH13,GPIO_AF3
#define _TIM8_CH1N_PA5_ 1
#define _TIM8_CH1N_PA7_ 1
#define _TIM8_CH1N_PH13_ 1

#define TIM8_CH2_PC7_ PC7,GPIO_AF3
#define TIM8_CH2_PD13_ PD13,GPIO_AF3
#define _TIM8_CH2_PC7_ 1
#define _TIM8_CH2_PD13_ 1

#define TIM8_CH2N_PB0_ PB0,GPIO_AF3
#define TIM8_CH2N_PB14_ PB14,GPIO_AF3
#define _TIM8_CH2N_PB0_ 1
#define _TIM8_CH2N_PB14_ 1

#define TIM8_CH3_PC8_ PC8,GPIO_AF3
#define TIM8_CH3_PE5_ PE5,GPIO_AF3
#define TIM8_CH3_PF8_ PF8,GPIO_AF3
#define _TIM8_CH3_PC8_ 1
#define _TIM8_CH3_PE5_ 1
#define _TIM8_CH3_PF8_ 1

#define TIM8_CH3N_PB1_ PB1,GPIO_AF3
#define TIM8_CH3N_PB15_ PB15,GPIO_AF3
#define _TIM8_CH3N_PB1_ 1
#define _TIM8_CH3N_PB15_ 1

#define TIM8_CH4_PC9_ PC9,GPIO_AF3
#define _TIM8_CH4_PC9_ 1

#define TIM8_ETR_PA0_ PA0,GPIO_AF3
#define TIM8_ETR_PG8_ PG8,GPIO_AF3
#define _TIM8_ETR_PA0_ 1
#define _TIM8_ETR_PG8_ 1

#define TSC_G1_IO1_PE4_ PE4,GPIO_AF11
#define _TSC_G1_IO1_PE4_ 1

#define TSC_G1_IO2_PA12_ PA12,GPIO_AF10
#define _TSC_G1_IO2_PA12_ 1

#define TSC_G1_IO3_PD8_ PD8,GPIO_AF10
#define _TSC_G1_IO3_PD8_ 1

#define TSC_G1_IO4_PB6_ PB6,GPIO_AF10
#define _TSC_G1_IO4_PB6_ 1

#define TSC_G2_IO1_PD6_ PD6,GPIO_AF11
#define _TSC_G2_IO1_PD6_ 1

#define TSC_G2_IO2_PD10_ PD10,GPIO_AF10
#define _TSC_G2_IO2_PD10_ 1

#define TSC_G2_IO3_PE1_ PE1,GPIO_AF3
#define _TSC_G2_IO3_PE1_ 1

#define TSC_G2_IO4_PD13_ PD13,GPIO_AF10
#define _TSC_G2_IO4_PD13_ 1

#define TSC_G3_IO1_PA15_ PA15,GPIO_AF10
#define _TSC_G3_IO1_PA15_ 1

#define TSC_G3_IO2_PE12_ PE12,GPIO_AF10
#define _TSC_G3_IO2_PE12_ 1

#define TSC_G3_IO3_PF4_ PF4,GPIO_AF10
#define _TSC_G3_IO3_PF4_ 1

#define TSC_G4_IO1_PE0_ PE0,GPIO_AF10
#define _TSC_G4_IO1_PE0_ 1

#define TSC_G4_IO2_PG0_ PG0,GPIO_AF10
#define _TSC_G4_IO2_PG0_ 1

#define TSC_G4_IO3_PH2_ PH2,GPIO_AF3
#define _TSC_G4_IO3_PH2_ 1

#define TSC_G5_IO1_PE2_ PE2,GPIO_AF3
#define _TSC_G5_IO1_PE2_ 1

#define TSC_G5_IO2_PG12_ PG12,GPIO_AF3
#define _TSC_G5_IO2_PG12_ 1

#define TSC_SYNC_PB7_ PB7,GPIO_AF3
#define TSC_SYNC_PH9_ PH9,GPIO_AF3
#define _TSC_SYNC_PB7_ 1
#define _TSC_SYNC_PH9_ 1

#define UART1_CK_PA6_ PA6,GPIO_AF7
#define UART1_CK_PA8_ PA8,GPIO_AF7
#define UART1_CK_PB0_ PB0,GPIO_AF7
#define _UART1_CK_PA6_ 1
#define _UART1_CK_PA8_ 1
#define _UART1_CK_PB0_ 1

#define UART1_CTS_PA11_ PA11,GPIO_AF7
#define UART1_CTS_PA7_ PA7,GPIO_AF7
#define _UART1_CTS_PA11_ 1
#define _UART1_CTS_PA7_ 1

#define UART1_DE_PA12_ PA12,GPIO_AF7
#define UART1_DE_PC2_ PC2,GPIO_AF7
#define _UART1_DE_PA12_ 1
#define _UART1_DE_PC2_ 1

#define UART1_NSS_PA11_ PA11,GPIO_AF7
#define UART1_NSS_PA7_ PA7,GPIO_AF7
#define _UART1_NSS_PA11_ 1
#define _UART1_NSS_PA7_ 1

#define UART1_RTS_PA12_ PA12,GPIO_AF7
#define UART1_RTS_PC2_ PC2,GPIO_AF7
#define _UART1_RTS_PA12_ 1
#define _UART1_RTS_PC2_ 1

#define UART1_RX_PB0_ PB0,GPIO_AF4
#define UART1_RX_PD13_ PD13,GPIO_AF7
#define UART1_RX_PD14_ PD14,GPIO_AF7
#define UART1_RX_PG6_ PG6,GPIO_AF4
#define _UART1_RX_PB0_ 1
#define _UART1_RX_PD13_ 1
#define _UART1_RX_PD14_ 1
#define _UART1_RX_PG6_ 1

#define UART1_TX_PA9_ PA9,GPIO_AF7
#define UART1_TX_PB14_ PB14,GPIO_AF4
#define UART1_TX_PB6_ PB6,GPIO_AF4
#define UART1_TX_PC0_ PC0,GPIO_AF7
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB14_ 1
#define _UART1_TX_PB6_ 1
#define _UART1_TX_PC0_ 1

#define UART2_CK_PA4_ PA4,GPIO_AF3
#define UART2_CK_PA5_ PA5,GPIO_AF2
#define UART2_CK_PD7_ PD7,GPIO_AF3
#define UART2_CK_PH13_ PH13,GPIO_AF2
#define UART2_CK_PH6_ PH6,GPIO_AF3
#define _UART2_CK_PA4_ 1
#define _UART2_CK_PA5_ 1
#define _UART2_CK_PD7_ 1
#define _UART2_CK_PH13_ 1
#define _UART2_CK_PH6_ 1

#define UART2_CTS_PC5_ PC5,GPIO_AF7
#define UART2_CTS_PD3_ PD3,GPIO_AF3
#define UART2_CTS_PE11_ PE11,GPIO_AF2
#define UART2_CTS_PE15_ PE15,GPIO_AF3
#define _UART2_CTS_PC5_ 1
#define _UART2_CTS_PD3_ 1
#define _UART2_CTS_PE11_ 1
#define _UART2_CTS_PE15_ 1

#define UART2_DE_PA1_ PA1,GPIO_AF7
#define UART2_DE_PD4_ PD4,GPIO_AF3
#define _UART2_DE_PA1_ 1
#define _UART2_DE_PD4_ 1

#define UART2_NSS_PC5_ PC5,GPIO_AF7
#define UART2_NSS_PD3_ PD3,GPIO_AF3
#define UART2_NSS_PE11_ PE11,GPIO_AF2
#define UART2_NSS_PE15_ PE15,GPIO_AF3
#define _UART2_NSS_PC5_ 1
#define _UART2_NSS_PD3_ 1
#define _UART2_NSS_PE11_ 1
#define _UART2_NSS_PE15_ 1

#define UART2_RTS_PA1_ PA1,GPIO_AF7
#define UART2_RTS_PD4_ PD4,GPIO_AF3
#define _UART2_RTS_PA1_ 1
#define _UART2_RTS_PD4_ 1

#define UART2_RX_PA3_ PA3,GPIO_AF7
#define UART2_RX_PD15_ PD15,GPIO_AF1
#define UART2_RX_PF4_ PF4,GPIO_AF3
#define UART2_RX_PH8_ PH8,GPIO_AF3
#define _UART2_RX_PA3_ 1
#define _UART2_RX_PD15_ 1
#define _UART2_RX_PF4_ 1
#define _UART2_RX_PH8_ 1

#define UART2_TX_PA2_ PA2,GPIO_AF7
#define UART2_TX_PD8_ PD8,GPIO_AF3
#define UART2_TX_PF11_ PF11,GPIO_AF1
#define UART2_TX_PF13_ PF13,GPIO_AF7
#define UART2_TX_PH12_ PH12,GPIO_AF1
#define _UART2_TX_PA2_ 1
#define _UART2_TX_PD8_ 1
#define _UART2_TX_PF11_ 1
#define _UART2_TX_PF13_ 1
#define _UART2_TX_PH12_ 1

#define UART3_CK_PB4_ PB4,GPIO_AF7
#define UART3_CK_PC11_ PC11,GPIO_AF7
#define UART3_CK_PD10_ PD10,GPIO_AF7
#define UART3_CK_PF0_ PF0,GPIO_AF7
#define _UART3_CK_PB4_ 1
#define _UART3_CK_PC11_ 1
#define _UART3_CK_PD10_ 1
#define _UART3_CK_PF0_ 1

#define UART3_CTS_PC7_ PC7,GPIO_AF8
#define UART3_CTS_PC8_ PC8,GPIO_AF8
#define UART3_CTS_PD11_ PD11,GPIO_AF7
#define UART3_CTS_PG12_ PG12,GPIO_AF8
#define UART3_CTS_PH10_ PH10,GPIO_AF7
#define _UART3_CTS_PC7_ 1
#define _UART3_CTS_PC8_ 1
#define _UART3_CTS_PD11_ 1
#define _UART3_CTS_PG12_ 1
#define _UART3_CTS_PH10_ 1

#define UART3_DE_PD12_ PD12,GPIO_AF7
#define UART3_DE_PE3_ PE3,GPIO_AF8
#define UART3_DE_PG8_ PG8,GPIO_AF8
#define _UART3_DE_PD12_ 1
#define _UART3_DE_PE3_ 1
#define _UART3_DE_PG8_ 1

#define UART3_NSS_PD11_ PD11,GPIO_AF7
#define UART3_NSS_PH10_ PH10,GPIO_AF7
#define _UART3_NSS_PD11_ 1
#define _UART3_NSS_PH10_ 1

#define UART3_RTS_PC9_ PC9,GPIO_AF7
#define UART3_RTS_PD12_ PD12,GPIO_AF7
#define UART3_RTS_PE3_ PE3,GPIO_AF8
#define UART3_RTS_PG8_ PG8,GPIO_AF8
#define _UART3_RTS_PC9_ 1
#define _UART3_RTS_PD12_ 1
#define _UART3_RTS_PE3_ 1
#define _UART3_RTS_PG8_ 1

#define UART3_RX_PB11_ PB11,GPIO_AF7
#define UART3_RX_PB12_ PB12,GPIO_AF8
#define UART3_RX_PD2_ PD2,GPIO_AF7
#define UART3_RX_PG4_ PG4,GPIO_AF8
#define _UART3_RX_PB11_ 1
#define _UART3_RX_PB12_ 1
#define _UART3_RX_PD2_ 1
#define _UART3_RX_PG4_ 1

#define UART3_TX_PB10_ PB10,GPIO_AF7
#define UART3_TX_PC10_ PC10,GPIO_AF7
#define UART3_TX_PD8_ PD8,GPIO_AF7
#define UART3_TX_PG11_ PG11,GPIO_AF7
#define _UART3_TX_PB10_ 1
#define _UART3_TX_PC10_ 1
#define _UART3_TX_PD8_ 1
#define _UART3_TX_PG11_ 1

#define UART4_CTS_PB0_ PB0,GPIO_AF8
#define UART4_CTS_PF7_ PF7,GPIO_AF8
#define _UART4_CTS_PB0_ 1
#define _UART4_CTS_PF7_ 1

#define UART4_DE_PA15_ PA15,GPIO_AF7
#define UART4_DE_PA6_ PA6,GPIO_AF8
#define UART4_DE_PE6_ PE6,GPIO_AF8
#define _UART4_DE_PA15_ 1
#define _UART4_DE_PA6_ 1
#define _UART4_DE_PE6_ 1

#define UART4_RTS_PA15_ PA15,GPIO_AF7
#define UART4_RTS_PA6_ PA6,GPIO_AF8
#define UART4_RTS_PE6_ PE6,GPIO_AF8
#define _UART4_RTS_PA15_ 1
#define _UART4_RTS_PA6_ 1
#define _UART4_RTS_PE6_ 1

#define UART4_RX_PA15_ PA15,GPIO_AF8
#define UART4_RX_PB1_ PB1,GPIO_AF7
#define UART4_RX_PB2_ PB2,GPIO_AF8
#define UART4_RX_PB8_ PB8,GPIO_AF8
#define UART4_RX_PD8_ PD8,GPIO_AF8
#define UART4_RX_PE5_ PE5,GPIO_AF8
#define UART4_RX_PH14_ PH14,GPIO_AF8
#define _UART4_RX_PA15_ 1
#define _UART4_RX_PB1_ 1
#define _UART4_RX_PB2_ 1
#define _UART4_RX_PB8_ 1
#define _UART4_RX_PD8_ 1
#define _UART4_RX_PE5_ 1
#define _UART4_RX_PH14_ 1

#define UART4_TX_PA13_ PA13,GPIO_AF8
#define UART4_TX_PA9_ PA9,GPIO_AF8
#define UART4_TX_PD1_ PD1,GPIO_AF8
#define UART4_TX_PD6_ PD6,GPIO_AF8
#define UART4_TX_PF12_ PF12,GPIO_AF8
#define UART4_TX_PG11_ PG11,GPIO_AF8
#define UART4_TX_PH13_ PH13,GPIO_AF8
#define _UART4_TX_PA13_ 1
#define _UART4_TX_PA9_ 1
#define _UART4_TX_PD1_ 1
#define _UART4_TX_PD6_ 1
#define _UART4_TX_PF12_ 1
#define _UART4_TX_PG11_ 1
#define _UART4_TX_PH13_ 1

#define UART5_CTS_PC3_ PC3,GPIO_AF8
#define UART5_CTS_PC9_ PC9,GPIO_AF8
#define _UART5_CTS_PC3_ 1
#define _UART5_CTS_PC9_ 1

#define UART5_DE_PC4_ PC4,GPIO_AF8
#define UART5_DE_PC8_ PC8,GPIO_AF11
#define _UART5_DE_PC4_ 1
#define _UART5_DE_PC8_ 1

#define UART5_RTS_PC4_ PC4,GPIO_AF8
#define UART5_RTS_PC8_ PC8,GPIO_AF11
#define _UART5_RTS_PC4_ 1
#define _UART5_RTS_PC8_ 1

#define UART5_RX_PB12_ PB12,GPIO_AF11
#define UART5_RX_PB5_ PB5,GPIO_AF11
#define UART5_RX_PC11_ PC11,GPIO_AF8
#define UART5_RX_PF13_ PF13,GPIO_AF8
#define _UART5_RX_PB12_ 1
#define _UART5_RX_PB5_ 1
#define _UART5_RX_PC11_ 1
#define _UART5_RX_PF13_ 1

#define UART5_TX_PA0_ PA0,GPIO_AF8
#define UART5_TX_PB13_ PB13,GPIO_AF11
#define UART5_TX_PB9_ PB9,GPIO_AF11
#define UART5_TX_PE7_ PE7,GPIO_AF8
#define _UART5_TX_PA0_ 1
#define _UART5_TX_PB13_ 1
#define _UART5_TX_PB9_ 1
#define _UART5_TX_PE7_ 1

#define UART6_CK_PC8_ PC8,GPIO_AF7
#define UART6_CK_PE11_ PE11,GPIO_AF7
#define UART6_CK_PF2_ PF2,GPIO_AF7
#define _UART6_CK_PC8_ 1
#define _UART6_CK_PE11_ 1
#define _UART6_CK_PF2_ 1

#define UART6_CTS_PG13_ PG13,GPIO_AF7
#define UART6_CTS_PG15_ PG15,GPIO_AF7
#define _UART6_CTS_PG13_ 1
#define _UART6_CTS_PG15_ 1

#define UART6_DE_PE2_ PE2,GPIO_AF7
#define UART6_DE_PF10_ PF10,GPIO_AF7
#define UART6_DE_PG12_ PG12,GPIO_AF7
#define _UART6_DE_PE2_ 1
#define _UART6_DE_PF10_ 1
#define _UART6_DE_PG12_ 1

#define UART6_NSS_PG13_ PG13,GPIO_AF7
#define UART6_NSS_PG15_ PG15,GPIO_AF7
#define _UART6_NSS_PG13_ 1
#define _UART6_NSS_PG15_ 1

#define UART6_RTS_PE2_ PE2,GPIO_AF7
#define UART6_RTS_PF10_ PF10,GPIO_AF7
#define UART6_RTS_PG12_ PG12,GPIO_AF7
#define _UART6_RTS_PE2_ 1
#define _UART6_RTS_PF10_ 1
#define _UART6_RTS_PG12_ 1

#define UART6_RX_PC7_ PC7,GPIO_AF7
#define UART6_RX_PG9_ PG9,GPIO_AF7
#define UART6_RX_PH11_ PH11,GPIO_AF7
#define _UART6_RX_PC7_ 1
#define _UART6_RX_PG9_ 1
#define _UART6_RX_PH11_ 1

#define UART6_TX_PC6_ PC6,GPIO_AF7
#define UART6_TX_PF8_ PF8,GPIO_AF7
#define UART6_TX_PG14_ PG14,GPIO_AF7
#define _UART6_TX_PC6_ 1
#define _UART6_TX_PF8_ 1
#define _UART6_TX_PG14_ 1

#define UART7_CTS_PB15_ PB15,GPIO_AF7
#define UART7_CTS_PF9_ PF9,GPIO_AF7
#define UART7_CTS_PG15_ PG15,GPIO_AF8
#define UART7_CTS_PG7_ PG7,GPIO_AF8
#define _UART7_CTS_PB15_ 1
#define _UART7_CTS_PF9_ 1
#define _UART7_CTS_PG15_ 1
#define _UART7_CTS_PG7_ 1

#define UART7_DE_PB12_ PB12,GPIO_AF7
#define UART7_DE_PE4_ PE4,GPIO_AF7
#define UART7_DE_PF10_ PF10,GPIO_AF8
#define _UART7_DE_PB12_ 1
#define _UART7_DE_PE4_ 1
#define _UART7_DE_PF10_ 1

#define UART7_RTS_PB12_ PB12,GPIO_AF7
#define UART7_RTS_PE4_ PE4,GPIO_AF7
#define UART7_RTS_PF10_ PF10,GPIO_AF8
#define _UART7_RTS_PB12_ 1
#define _UART7_RTS_PE4_ 1
#define _UART7_RTS_PF10_ 1

#define UART7_RX_PB3_ PB3,GPIO_AF13
#define UART7_RX_PD11_ PD11,GPIO_AF13
#define UART7_RX_PE10_ PE10,GPIO_AF7
#define UART7_RX_PF6_ PF6,GPIO_AF7
#define _UART7_RX_PB3_ 1
#define _UART7_RX_PD11_ 1
#define _UART7_RX_PE10_ 1
#define _UART7_RX_PF6_ 1

#define UART7_TX_PC12_ PC12,GPIO_AF8
#define UART7_TX_PE8_ PE8,GPIO_AF7
#define UART7_TX_PF7_ PF7,GPIO_AF7
#define UART7_TX_PH2_ PH2,GPIO_AF8
#define _UART7_TX_PC12_ 1
#define _UART7_TX_PE8_ 1
#define _UART7_TX_PF7_ 1
#define _UART7_TX_PH2_ 1

#define UART8_CTS_PD14_ PD14,GPIO_AF8
#define UART8_CTS_PG10_ PG10,GPIO_AF8
#define _UART8_CTS_PD14_ 1
#define _UART8_CTS_PG10_ 1

#define UART8_DE_PE12_ PE12,GPIO_AF8
#define UART8_DE_PE14_ PE14,GPIO_AF8
#define _UART8_DE_PE12_ 1
#define _UART8_DE_PE14_ 1

#define UART8_RTS_PE12_ PE12,GPIO_AF8
#define UART8_RTS_PE14_ PE14,GPIO_AF8
#define _UART8_RTS_PE12_ 1
#define _UART8_RTS_PE14_ 1

#define UART8_RX_PE0_ PE0,GPIO_AF8
#define UART8_RX_PF9_ PF9,GPIO_AF8
#define _UART8_RX_PE0_ 1
#define _UART8_RX_PF9_ 1

#define UART8_TX_PE1_ PE1,GPIO_AF8
#define UART8_TX_PE4_ PE4,GPIO_AF8
#define _UART8_TX_PE1_ 1
#define _UART8_TX_PE4_ 1

#define USART1_CK_PA6_ PA6,GPIO_AF7
#define USART1_CK_PA8_ PA8,GPIO_AF7
#define USART1_CK_PB0_ PB0,GPIO_AF7
#define _USART1_CK_PA6_ 1
#define _USART1_CK_PA8_ 1
#define _USART1_CK_PB0_ 1

#define USART1_CTS_PA11_ PA11,GPIO_AF7
#define USART1_CTS_PA7_ PA7,GPIO_AF7
#define _USART1_CTS_PA11_ 1
#define _USART1_CTS_PA7_ 1

#define USART1_DE_PA12_ PA12,GPIO_AF7
#define USART1_DE_PC2_ PC2,GPIO_AF7
#define _USART1_DE_PA12_ 1
#define _USART1_DE_PC2_ 1

#define USART1_NSS_PA11_ PA11,GPIO_AF7
#define USART1_NSS_PA7_ PA7,GPIO_AF7
#define _USART1_NSS_PA11_ 1
#define _USART1_NSS_PA7_ 1

#define USART1_RTS_PA12_ PA12,GPIO_AF7
#define USART1_RTS_PC2_ PC2,GPIO_AF7
#define _USART1_RTS_PA12_ 1
#define _USART1_RTS_PC2_ 1

#define USART1_RX_PB0_ PB0,GPIO_AF4
#define USART1_RX_PD13_ PD13,GPIO_AF7
#define USART1_RX_PD14_ PD14,GPIO_AF7
#define USART1_RX_PG6_ PG6,GPIO_AF4
#define _USART1_RX_PB0_ 1
#define _USART1_RX_PD13_ 1
#define _USART1_RX_PD14_ 1
#define _USART1_RX_PG6_ 1

#define USART1_TX_PA9_ PA9,GPIO_AF7
#define USART1_TX_PB14_ PB14,GPIO_AF4
#define USART1_TX_PB6_ PB6,GPIO_AF4
#define USART1_TX_PC0_ PC0,GPIO_AF7
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB14_ 1
#define _USART1_TX_PB6_ 1
#define _USART1_TX_PC0_ 1

#define USART2_CK_PA4_ PA4,GPIO_AF3
#define USART2_CK_PA5_ PA5,GPIO_AF2
#define USART2_CK_PD7_ PD7,GPIO_AF3
#define USART2_CK_PH13_ PH13,GPIO_AF2
#define USART2_CK_PH6_ PH6,GPIO_AF3
#define _USART2_CK_PA4_ 1
#define _USART2_CK_PA5_ 1
#define _USART2_CK_PD7_ 1
#define _USART2_CK_PH13_ 1
#define _USART2_CK_PH6_ 1

#define USART2_CTS_PC5_ PC5,GPIO_AF7
#define USART2_CTS_PD3_ PD3,GPIO_AF3
#define USART2_CTS_PE11_ PE11,GPIO_AF2
#define USART2_CTS_PE15_ PE15,GPIO_AF3
#define _USART2_CTS_PC5_ 1
#define _USART2_CTS_PD3_ 1
#define _USART2_CTS_PE11_ 1
#define _USART2_CTS_PE15_ 1

#define USART2_DE_PA1_ PA1,GPIO_AF7
#define USART2_DE_PD4_ PD4,GPIO_AF3
#define _USART2_DE_PA1_ 1
#define _USART2_DE_PD4_ 1

#define USART2_NSS_PC5_ PC5,GPIO_AF7
#define USART2_NSS_PD3_ PD3,GPIO_AF3
#define USART2_NSS_PE11_ PE11,GPIO_AF2
#define USART2_NSS_PE15_ PE15,GPIO_AF3
#define _USART2_NSS_PC5_ 1
#define _USART2_NSS_PD3_ 1
#define _USART2_NSS_PE11_ 1
#define _USART2_NSS_PE15_ 1

#define USART2_RTS_PA1_ PA1,GPIO_AF7
#define USART2_RTS_PD4_ PD4,GPIO_AF3
#define _USART2_RTS_PA1_ 1
#define _USART2_RTS_PD4_ 1

#define USART2_RX_PA3_ PA3,GPIO_AF7
#define USART2_RX_PD15_ PD15,GPIO_AF1
#define USART2_RX_PF4_ PF4,GPIO_AF3
#define USART2_RX_PH8_ PH8,GPIO_AF3
#define _USART2_RX_PA3_ 1
#define _USART2_RX_PD15_ 1
#define _USART2_RX_PF4_ 1
#define _USART2_RX_PH8_ 1

#define USART2_TX_PA2_ PA2,GPIO_AF7
#define USART2_TX_PD8_ PD8,GPIO_AF3
#define USART2_TX_PF11_ PF11,GPIO_AF1
#define USART2_TX_PF13_ PF13,GPIO_AF7
#define USART2_TX_PH12_ PH12,GPIO_AF1
#define _USART2_TX_PA2_ 1
#define _USART2_TX_PD8_ 1
#define _USART2_TX_PF11_ 1
#define _USART2_TX_PF13_ 1
#define _USART2_TX_PH12_ 1

#define USART3_CK_PB4_ PB4,GPIO_AF7
#define USART3_CK_PC11_ PC11,GPIO_AF7
#define USART3_CK_PD10_ PD10,GPIO_AF7
#define USART3_CK_PF0_ PF0,GPIO_AF7
#define _USART3_CK_PB4_ 1
#define _USART3_CK_PC11_ 1
#define _USART3_CK_PD10_ 1
#define _USART3_CK_PF0_ 1

#define USART3_CTS_PC7_ PC7,GPIO_AF8
#define USART3_CTS_PC8_ PC8,GPIO_AF8
#define USART3_CTS_PD11_ PD11,GPIO_AF7
#define USART3_CTS_PG12_ PG12,GPIO_AF8
#define USART3_CTS_PH10_ PH10,GPIO_AF7
#define _USART3_CTS_PC7_ 1
#define _USART3_CTS_PC8_ 1
#define _USART3_CTS_PD11_ 1
#define _USART3_CTS_PG12_ 1
#define _USART3_CTS_PH10_ 1

#define USART3_DE_PD12_ PD12,GPIO_AF7
#define USART3_DE_PE3_ PE3,GPIO_AF8
#define USART3_DE_PG8_ PG8,GPIO_AF8
#define _USART3_DE_PD12_ 1
#define _USART3_DE_PE3_ 1
#define _USART3_DE_PG8_ 1

#define USART3_NSS_PD11_ PD11,GPIO_AF7
#define USART3_NSS_PH10_ PH10,GPIO_AF7
#define _USART3_NSS_PD11_ 1
#define _USART3_NSS_PH10_ 1

#define USART3_RTS_PC9_ PC9,GPIO_AF7
#define USART3_RTS_PD12_ PD12,GPIO_AF7
#define USART3_RTS_PE3_ PE3,GPIO_AF8
#define USART3_RTS_PG8_ PG8,GPIO_AF8
#define _USART3_RTS_PC9_ 1
#define _USART3_RTS_PD12_ 1
#define _USART3_RTS_PE3_ 1
#define _USART3_RTS_PG8_ 1

#define USART3_RX_PB11_ PB11,GPIO_AF7
#define USART3_RX_PB12_ PB12,GPIO_AF8
#define USART3_RX_PD2_ PD2,GPIO_AF7
#define USART3_RX_PG4_ PG4,GPIO_AF8
#define _USART3_RX_PB11_ 1
#define _USART3_RX_PB12_ 1
#define _USART3_RX_PD2_ 1
#define _USART3_RX_PG4_ 1

#define USART3_TX_PB10_ PB10,GPIO_AF7
#define USART3_TX_PC10_ PC10,GPIO_AF7
#define USART3_TX_PD8_ PD8,GPIO_AF7
#define USART3_TX_PG11_ PG11,GPIO_AF7
#define _USART3_TX_PB10_ 1
#define _USART3_TX_PC10_ 1
#define _USART3_TX_PD8_ 1
#define _USART3_TX_PG11_ 1

#define USART6_CK_PC8_ PC8,GPIO_AF7
#define USART6_CK_PE11_ PE11,GPIO_AF7
#define USART6_CK_PF2_ PF2,GPIO_AF7
#define _USART6_CK_PC8_ 1
#define _USART6_CK_PE11_ 1
#define _USART6_CK_PF2_ 1

#define USART6_CTS_PG13_ PG13,GPIO_AF7
#define USART6_CTS_PG15_ PG15,GPIO_AF7
#define _USART6_CTS_PG13_ 1
#define _USART6_CTS_PG15_ 1

#define USART6_DE_PE2_ PE2,GPIO_AF7
#define USART6_DE_PF10_ PF10,GPIO_AF7
#define USART6_DE_PG12_ PG12,GPIO_AF7
#define _USART6_DE_PE2_ 1
#define _USART6_DE_PF10_ 1
#define _USART6_DE_PG12_ 1

#define USART6_NSS_PG13_ PG13,GPIO_AF7
#define USART6_NSS_PG15_ PG15,GPIO_AF7
#define _USART6_NSS_PG13_ 1
#define _USART6_NSS_PG15_ 1

#define USART6_RTS_PE2_ PE2,GPIO_AF7
#define USART6_RTS_PF10_ PF10,GPIO_AF7
#define USART6_RTS_PG12_ PG12,GPIO_AF7
#define _USART6_RTS_PE2_ 1
#define _USART6_RTS_PF10_ 1
#define _USART6_RTS_PG12_ 1

#define USART6_RX_PC7_ PC7,GPIO_AF7
#define USART6_RX_PG9_ PG9,GPIO_AF7
#define USART6_RX_PH11_ PH11,GPIO_AF7
#define _USART6_RX_PC7_ 1
#define _USART6_RX_PG9_ 1
#define _USART6_RX_PH11_ 1

#define USART6_TX_PC6_ PC6,GPIO_AF7
#define USART6_TX_PF8_ PF8,GPIO_AF7
#define USART6_TX_PG14_ PG14,GPIO_AF7
#define _USART6_TX_PC6_ 1
#define _USART6_TX_PF8_ 1
#define _USART6_TX_PG14_ 1

#define USB_OTG_HS_SOF_PA14_ PA14,GPIO_AF10
#define USB_OTG_HS_SOF_PA8_ PA8,GPIO_AF10
#define _USB_OTG_HS_SOF_PA14_ 1
#define _USB_OTG_HS_SOF_PA8_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */