// Seed: 1464641426
module module_0;
  assign id_0 = 1;
  type_3(
      (id_1[1] & 1), 1
  );
  assign id_0 = 1'b0;
  type_4(
      1'b0, 1 - id_0, 1, this
  );
  always @(negedge 1) begin
    id_0 <= id_0;
  end
  assign id_1[1] = 1'b0;
  logic id_2 = id_2;
endmodule
