
msw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a1c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08005b2c  08005b2c  00006b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bc4  08005bc4  00007478  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005bc4  08005bc4  00007478  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005bc4  08005bc4  00007478  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bc4  08005bc4  00006bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005bc8  08005bc8  00006bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000478  20000000  08005bcc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000061c  20000478  08006044  00007478  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a94  08006044  00007a94  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007478  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e65  00000000  00000000  000074a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000234c  00000000  00000000  00011306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  00013658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b4  00000000  00000000  000140a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001806f  00000000  00000000  0001485c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb20  00000000  00000000  0002c8cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008756a  00000000  00000000  000383eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf955  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030ac  00000000  00000000  000bf998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000c2a44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000478 	.word	0x20000478
 800012c:	00000000 	.word	0x00000000
 8000130:	08005b14 	.word	0x08005b14

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000047c 	.word	0x2000047c
 800014c:	08005b14 	.word	0x08005b14

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__aeabi_f2iz>:
 8000f84:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f88:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f8c:	d30f      	bcc.n	8000fae <__aeabi_f2iz+0x2a>
 8000f8e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f92:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f96:	d90d      	bls.n	8000fb4 <__aeabi_f2iz+0x30>
 8000f98:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fa0:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000fa4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fa8:	bf18      	it	ne
 8000faa:	4240      	negne	r0, r0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0000 	mov.w	r0, #0
 8000fb2:	4770      	bx	lr
 8000fb4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000fb8:	d101      	bne.n	8000fbe <__aeabi_f2iz+0x3a>
 8000fba:	0242      	lsls	r2, r0, #9
 8000fbc:	d105      	bne.n	8000fca <__aeabi_f2iz+0x46>
 8000fbe:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000fc2:	bf08      	it	eq
 8000fc4:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fc8:	4770      	bx	lr
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	4770      	bx	lr

08000fd0 <LCD_Send>:
    { 0x07, 0x0C, 0x0C, 0x38, 0x0C, 0x0C, 0x07, 0x00},   // U+007D (})
    { 0x6E, 0x3B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00},   // U+007E (~)
    { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}    // U+007F
};

static void LCD_Send(uint8_t data, uint8_t isdata){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	460a      	mov	r2, r1
 8000fda:	71fb      	strb	r3, [r7, #7]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	71bb      	strb	r3, [r7, #6]

	if(isdata){
 8000fe0:	79bb      	ldrb	r3, [r7, #6]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d005      	beq.n	8000ff2 <LCD_Send+0x22>
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2102      	movs	r1, #2
 8000fea:	4810      	ldr	r0, [pc, #64]	@ (800102c <LCD_Send+0x5c>)
 8000fec:	f002 f860 	bl	80030b0 <HAL_GPIO_WritePin>
 8000ff0:	e004      	b.n	8000ffc <LCD_Send+0x2c>
	}else{
		HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2102      	movs	r1, #2
 8000ff6:	480d      	ldr	r0, [pc, #52]	@ (800102c <LCD_Send+0x5c>)
 8000ff8:	f002 f85a 	bl	80030b0 <HAL_GPIO_WritePin>
	}

	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001002:	480a      	ldr	r0, [pc, #40]	@ (800102c <LCD_Send+0x5c>)
 8001004:	f002 f854 	bl	80030b0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8001008:	1df9      	adds	r1, r7, #7
 800100a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800100e:	2201      	movs	r2, #1
 8001010:	4807      	ldr	r0, [pc, #28]	@ (8001030 <LCD_Send+0x60>)
 8001012:	f003 fcd1 	bl	80049b8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800101c:	4803      	ldr	r0, [pc, #12]	@ (800102c <LCD_Send+0x5c>)
 800101e:	f002 f847 	bl	80030b0 <HAL_GPIO_WritePin>

}
 8001022:	bf00      	nop
 8001024:	3708      	adds	r7, #8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40010c00 	.word	0x40010c00
 8001030:	200008d8 	.word	0x200008d8

08001034 <LCD_Init>:

void LCD_Init(){
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001038:	2200      	movs	r2, #0
 800103a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800103e:	481d      	ldr	r0, [pc, #116]	@ (80010b4 <LCD_Init+0x80>)
 8001040:	f002 f836 	bl	80030b0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001044:	200a      	movs	r0, #10
 8001046:	f001 f895 	bl	8002174 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800104a:	2201      	movs	r2, #1
 800104c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001050:	4818      	ldr	r0, [pc, #96]	@ (80010b4 <LCD_Init+0x80>)
 8001052:	f002 f82d 	bl	80030b0 <HAL_GPIO_WritePin>

	LCD_Send(0xAE, 0);//OFF
 8001056:	2100      	movs	r1, #0
 8001058:	20ae      	movs	r0, #174	@ 0xae
 800105a:	f7ff ffb9 	bl	8000fd0 <LCD_Send>
	LCD_Send(0xA3, 0);// Bias 1/9Timeout >> 0xA2 (or 1/7 >> 0xA3)
 800105e:	2100      	movs	r1, #0
 8001060:	20a3      	movs	r0, #163	@ 0xa3
 8001062:	f7ff ffb5 	bl	8000fd0 <LCD_Send>
	LCD_Send(0xA1, 0);// ADC select normal A 1/0 X>>left to right or r to l
 8001066:	2100      	movs	r1, #0
 8001068:	20a1      	movs	r0, #161	@ 0xa1
 800106a:	f7ff ffb1 	bl	8000fd0 <LCD_Send>
	LCD_Send(0xC8, 0); // Common output reverse C 0/8 Y>>top to bottom or bottom to top
 800106e:	2100      	movs	r1, #0
 8001070:	20c8      	movs	r0, #200	@ 0xc8
 8001072:	f7ff ffad 	bl	8000fd0 <LCD_Send>
	LCD_Send(0x22, 0); // Internal resistor ratio
 8001076:	2100      	movs	r1, #0
 8001078:	2022      	movs	r0, #34	@ 0x22
 800107a:	f7ff ffa9 	bl	8000fd0 <LCD_Send>
	LCD_Send(0x2F, 0); // Power control: booster, regulator, follower ON
 800107e:	2100      	movs	r1, #0
 8001080:	202f      	movs	r0, #47	@ 0x2f
 8001082:	f7ff ffa5 	bl	8000fd0 <LCD_Send>
	LCD_Send(0x40, 0); // Set start line = 0
 8001086:	2100      	movs	r1, #0
 8001088:	2040      	movs	r0, #64	@ 0x40
 800108a:	f7ff ffa1 	bl	8000fd0 <LCD_Send>
	LCD_Send(0x81, 0);   // Command: Set Electronic Volume mode
 800108e:	2100      	movs	r1, #0
 8001090:	2081      	movs	r0, #129	@ 0x81
 8001092:	f7ff ff9d 	bl	8000fd0 <LCD_Send>
	LCD_Send(0x15, 0);   // Value:  (0x000x3F)
 8001096:	2100      	movs	r1, #0
 8001098:	2015      	movs	r0, #21
 800109a:	f7ff ff99 	bl	8000fd0 <LCD_Send>
	LCD_Send(0xAF, 0);//ON
 800109e:	2100      	movs	r1, #0
 80010a0:	20af      	movs	r0, #175	@ 0xaf
 80010a2:	f7ff ff95 	bl	8000fd0 <LCD_Send>

	LCD_Clear();
 80010a6:	f000 f807 	bl	80010b8 <LCD_Clear>
	LCD_Update();
 80010aa:	f000 f82b 	bl	8001104 <LCD_Update>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40010c00 	.word	0x40010c00

080010b8 <LCD_Clear>:

void LCD_Clear(){
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++)
 80010be:	2300      	movs	r3, #0
 80010c0:	71fb      	strb	r3, [r7, #7]
 80010c2:	e014      	b.n	80010ee <LCD_Clear+0x36>
	        for (uint8_t col = 0; col < 128; col++)
 80010c4:	2300      	movs	r3, #0
 80010c6:	71bb      	strb	r3, [r7, #6]
 80010c8:	e00a      	b.n	80010e0 <LCD_Clear+0x28>
	            lcd_buffer[page][col] = 0x00;
 80010ca:	79fa      	ldrb	r2, [r7, #7]
 80010cc:	79bb      	ldrb	r3, [r7, #6]
 80010ce:	490c      	ldr	r1, [pc, #48]	@ (8001100 <LCD_Clear+0x48>)
 80010d0:	01d2      	lsls	r2, r2, #7
 80010d2:	440a      	add	r2, r1
 80010d4:	4413      	add	r3, r2
 80010d6:	2200      	movs	r2, #0
 80010d8:	701a      	strb	r2, [r3, #0]
	        for (uint8_t col = 0; col < 128; col++)
 80010da:	79bb      	ldrb	r3, [r7, #6]
 80010dc:	3301      	adds	r3, #1
 80010de:	71bb      	strb	r3, [r7, #6]
 80010e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	daf0      	bge.n	80010ca <LCD_Clear+0x12>
	for (uint8_t page = 0; page < 8; page++)
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	3301      	adds	r3, #1
 80010ec:	71fb      	strb	r3, [r7, #7]
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	d9e7      	bls.n	80010c4 <LCD_Clear+0xc>
}
 80010f4:	bf00      	nop
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr
 8001100:	20000494 	.word	0x20000494

08001104 <LCD_Update>:

void LCD_Update(){
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
	for (uint8_t page = 0; page < 8; page++) {
 800110a:	2300      	movs	r3, #0
 800110c:	71fb      	strb	r3, [r7, #7]
 800110e:	e02d      	b.n	800116c <LCD_Update+0x68>
		 LCD_Send(0xB0 | page, 0);// Set page address >> SET START LINE
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff58 	bl	8000fd0 <LCD_Send>
		 LCD_Send(0x10, 0); // Set column address high "16"
 8001120:	2100      	movs	r1, #0
 8001122:	2010      	movs	r0, #16
 8001124:	f7ff ff54 	bl	8000fd0 <LCD_Send>
		 LCD_Send(0x00, 0); // Set column address low "0"
 8001128:	2100      	movs	r1, #0
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff ff50 	bl	8000fd0 <LCD_Send>
		 HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, GPIO_PIN_SET);//DATA
 8001130:	2201      	movs	r2, #1
 8001132:	2102      	movs	r1, #2
 8001134:	4811      	ldr	r0, [pc, #68]	@ (800117c <LCD_Update+0x78>)
 8001136:	f001 ffbb 	bl	80030b0 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 800113a:	2200      	movs	r2, #0
 800113c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001140:	480e      	ldr	r0, [pc, #56]	@ (800117c <LCD_Update+0x78>)
 8001142:	f001 ffb5 	bl	80030b0 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1, lcd_buffer[page], 128, HAL_MAX_DELAY);
 8001146:	79fb      	ldrb	r3, [r7, #7]
 8001148:	01db      	lsls	r3, r3, #7
 800114a:	4a0d      	ldr	r2, [pc, #52]	@ (8001180 <LCD_Update+0x7c>)
 800114c:	1899      	adds	r1, r3, r2
 800114e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001152:	2280      	movs	r2, #128	@ 0x80
 8001154:	480b      	ldr	r0, [pc, #44]	@ (8001184 <LCD_Update+0x80>)
 8001156:	f003 fc2f 	bl	80049b8 <HAL_SPI_Transmit>
		 HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800115a:	2201      	movs	r2, #1
 800115c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001160:	4806      	ldr	r0, [pc, #24]	@ (800117c <LCD_Update+0x78>)
 8001162:	f001 ffa5 	bl	80030b0 <HAL_GPIO_WritePin>
	for (uint8_t page = 0; page < 8; page++) {
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	3301      	adds	r3, #1
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	2b07      	cmp	r3, #7
 8001170:	d9ce      	bls.n	8001110 <LCD_Update+0xc>
	}
}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	40010c00 	.word	0x40010c00
 8001180:	20000494 	.word	0x20000494
 8001184:	200008d8 	.word	0x200008d8

08001188 <LCD_DrawPoint>:

void LCD_DrawPoint(uint8_t x, uint8_t y){
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	460a      	mov	r2, r1
 8001192:	71fb      	strb	r3, [r7, #7]
 8001194:	4613      	mov	r3, r2
 8001196:	71bb      	strb	r3, [r7, #6]
	if (x >= 128 || y >= 64) return;
 8001198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800119c:	2b00      	cmp	r3, #0
 800119e:	db20      	blt.n	80011e2 <LCD_DrawPoint+0x5a>
 80011a0:	79bb      	ldrb	r3, [r7, #6]
 80011a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80011a4:	d81d      	bhi.n	80011e2 <LCD_DrawPoint+0x5a>
	lcd_buffer[y / 8][x] |= (1 << (y % 8));
 80011a6:	79bb      	ldrb	r3, [r7, #6]
 80011a8:	08db      	lsrs	r3, r3, #3
 80011aa:	b2d8      	uxtb	r0, r3
 80011ac:	4602      	mov	r2, r0
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	490e      	ldr	r1, [pc, #56]	@ (80011ec <LCD_DrawPoint+0x64>)
 80011b2:	01d2      	lsls	r2, r2, #7
 80011b4:	440a      	add	r2, r1
 80011b6:	4413      	add	r3, r2
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b25a      	sxtb	r2, r3
 80011bc:	79bb      	ldrb	r3, [r7, #6]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	2101      	movs	r1, #1
 80011c4:	fa01 f303 	lsl.w	r3, r1, r3
 80011c8:	b25b      	sxtb	r3, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	b259      	sxtb	r1, r3
 80011ce:	4602      	mov	r2, r0
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	b2c8      	uxtb	r0, r1
 80011d4:	4905      	ldr	r1, [pc, #20]	@ (80011ec <LCD_DrawPoint+0x64>)
 80011d6:	01d2      	lsls	r2, r2, #7
 80011d8:	440a      	add	r2, r1
 80011da:	4413      	add	r3, r2
 80011dc:	4602      	mov	r2, r0
 80011de:	701a      	strb	r2, [r3, #0]
 80011e0:	e000      	b.n	80011e4 <LCD_DrawPoint+0x5c>
	if (x >= 128 || y >= 64) return;
 80011e2:	bf00      	nop
}
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr
 80011ec:	20000494 	.word	0x20000494

080011f0 <LCD_DrawChar>:

void LCD_DrawChar(uint8_t x, uint8_t y, char ch){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
 80011fa:	460b      	mov	r3, r1
 80011fc:	71bb      	strb	r3, [r7, #6]
 80011fe:	4613      	mov	r3, r2
 8001200:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 8001202:	2300      	movs	r3, #0
 8001204:	73fb      	strb	r3, [r7, #15]
 8001206:	e025      	b.n	8001254 <LCD_DrawChar+0x64>
			for(uint8_t b = 0; b < 8; b++){
 8001208:	2300      	movs	r3, #0
 800120a:	73bb      	strb	r3, [r7, #14]
 800120c:	e01c      	b.n	8001248 <LCD_DrawChar+0x58>
				 if(font8x8_basic[ch][c] >> b & 1){
 800120e:	797a      	ldrb	r2, [r7, #5]
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	4914      	ldr	r1, [pc, #80]	@ (8001264 <LCD_DrawChar+0x74>)
 8001214:	00d2      	lsls	r2, r2, #3
 8001216:	440a      	add	r2, r1
 8001218:	4413      	add	r3, r2
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	7bbb      	ldrb	r3, [r7, #14]
 8001220:	fa42 f303 	asr.w	r3, r2, r3
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	2b00      	cmp	r3, #0
 800122a:	d00a      	beq.n	8001242 <LCD_DrawChar+0x52>
					 LCD_DrawPoint(x+b, y+c);
 800122c:	79fa      	ldrb	r2, [r7, #7]
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	4413      	add	r3, r2
 8001232:	b2d8      	uxtb	r0, r3
 8001234:	79ba      	ldrb	r2, [r7, #6]
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	4413      	add	r3, r2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4619      	mov	r1, r3
 800123e:	f7ff ffa3 	bl	8001188 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 8001242:	7bbb      	ldrb	r3, [r7, #14]
 8001244:	3301      	adds	r3, #1
 8001246:	73bb      	strb	r3, [r7, #14]
 8001248:	7bbb      	ldrb	r3, [r7, #14]
 800124a:	2b07      	cmp	r3, #7
 800124c:	d9df      	bls.n	800120e <LCD_DrawChar+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	3301      	adds	r3, #1
 8001252:	73fb      	strb	r3, [r7, #15]
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	2b07      	cmp	r3, #7
 8001258:	d9d6      	bls.n	8001208 <LCD_DrawChar+0x18>
				 }
			}
		}
}
 800125a:	bf00      	nop
 800125c:	bf00      	nop
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	20000000 	.word	0x20000000

08001268 <LCD_DrawCharX2>:

void LCD_DrawCharX2(uint8_t x, uint8_t y, char ch){
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	71fb      	strb	r3, [r7, #7]
 8001272:	460b      	mov	r3, r1
 8001274:	71bb      	strb	r3, [r7, #6]
 8001276:	4613      	mov	r3, r2
 8001278:	717b      	strb	r3, [r7, #5]
	for(uint8_t c = 0; c < 8; c++){
 800127a:	2300      	movs	r3, #0
 800127c:	73fb      	strb	r3, [r7, #15]
 800127e:	e05e      	b.n	800133e <LCD_DrawCharX2+0xd6>
			for(uint8_t b = 0; b < 8; b++){
 8001280:	2300      	movs	r3, #0
 8001282:	73bb      	strb	r3, [r7, #14]
 8001284:	e055      	b.n	8001332 <LCD_DrawCharX2+0xca>
				 if(font8x8_basic[ch][c] >> b & 1){
 8001286:	797a      	ldrb	r2, [r7, #5]
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	4931      	ldr	r1, [pc, #196]	@ (8001350 <LCD_DrawCharX2+0xe8>)
 800128c:	00d2      	lsls	r2, r2, #3
 800128e:	440a      	add	r2, r1
 8001290:	4413      	add	r3, r2
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	7bbb      	ldrb	r3, [r7, #14]
 8001298:	fa42 f303 	asr.w	r3, r2, r3
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d043      	beq.n	800132c <LCD_DrawCharX2+0xc4>
					 LCD_DrawPoint(x+b*2, y+c*2);//0|0
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4413      	add	r3, r2
 80012ae:	b2d8      	uxtb	r0, r3
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	79bb      	ldrb	r3, [r7, #6]
 80012b8:	4413      	add	r3, r2
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4619      	mov	r1, r3
 80012be:	f7ff ff63 	bl	8001188 <LCD_DrawPoint>
					 LCD_DrawPoint(x+b*2, y+1+c*2);//0|1
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	4413      	add	r3, r2
 80012cc:	b2d8      	uxtb	r0, r3
 80012ce:	7bfb      	ldrb	r3, [r7, #15]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	b2da      	uxtb	r2, r3
 80012d4:	79bb      	ldrb	r3, [r7, #6]
 80012d6:	4413      	add	r3, r2
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	3301      	adds	r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff ff52 	bl	8001188 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+c*2);//1|0
 80012e4:	7bbb      	ldrb	r3, [r7, #14]
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	4413      	add	r3, r2
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	3301      	adds	r3, #1
 80012f2:	b2d8      	uxtb	r0, r3
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	79bb      	ldrb	r3, [r7, #6]
 80012fc:	4413      	add	r3, r2
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	4619      	mov	r1, r3
 8001302:	f7ff ff41 	bl	8001188 <LCD_DrawPoint>
					 LCD_DrawPoint(x+1+b*2, y+1+c*2);//1|1
 8001306:	7bbb      	ldrb	r3, [r7, #14]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	b2da      	uxtb	r2, r3
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	4413      	add	r3, r2
 8001310:	b2db      	uxtb	r3, r3
 8001312:	3301      	adds	r3, #1
 8001314:	b2d8      	uxtb	r0, r3
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	b2da      	uxtb	r2, r3
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	4413      	add	r3, r2
 8001320:	b2db      	uxtb	r3, r3
 8001322:	3301      	adds	r3, #1
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4619      	mov	r1, r3
 8001328:	f7ff ff2e 	bl	8001188 <LCD_DrawPoint>
			for(uint8_t b = 0; b < 8; b++){
 800132c:	7bbb      	ldrb	r3, [r7, #14]
 800132e:	3301      	adds	r3, #1
 8001330:	73bb      	strb	r3, [r7, #14]
 8001332:	7bbb      	ldrb	r3, [r7, #14]
 8001334:	2b07      	cmp	r3, #7
 8001336:	d9a6      	bls.n	8001286 <LCD_DrawCharX2+0x1e>
	for(uint8_t c = 0; c < 8; c++){
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	3301      	adds	r3, #1
 800133c:	73fb      	strb	r3, [r7, #15]
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	2b07      	cmp	r3, #7
 8001342:	d99d      	bls.n	8001280 <LCD_DrawCharX2+0x18>
				 }
			}
		}
}
 8001344:	bf00      	nop
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000000 	.word	0x20000000

08001354 <LCD_DrawText>:

void LCD_DrawText(uint8_t x, uint8_t y, const char *text, uint8_t isScale){
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	603a      	str	r2, [r7, #0]
 800135c:	461a      	mov	r2, r3
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
 8001362:	460b      	mov	r3, r1
 8001364:	71bb      	strb	r3, [r7, #6]
 8001366:	4613      	mov	r3, r2
 8001368:	717b      	strb	r3, [r7, #5]
	while(*text){
 800136a:	e023      	b.n	80013b4 <LCD_DrawText+0x60>
		if(isScale){
 800136c:	797b      	ldrb	r3, [r7, #5]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d011      	beq.n	8001396 <LCD_DrawText+0x42>
			LCD_DrawCharX2(x, y, *text++);
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	603a      	str	r2, [r7, #0]
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	79b9      	ldrb	r1, [r7, #6]
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff72 	bl	8001268 <LCD_DrawCharX2>
			x+=FONT_SIZE*2-1;
 8001384:	2308      	movs	r3, #8
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	b2da      	uxtb	r2, r3
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	4413      	add	r3, r2
 800138e:	b2db      	uxtb	r3, r3
 8001390:	3b01      	subs	r3, #1
 8001392:	71fb      	strb	r3, [r7, #7]
 8001394:	e00e      	b.n	80013b4 <LCD_DrawText+0x60>
		}else{
			LCD_DrawChar(x, y, *text++);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	603a      	str	r2, [r7, #0]
 800139c:	781a      	ldrb	r2, [r3, #0]
 800139e:	79b9      	ldrb	r1, [r7, #6]
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff ff24 	bl	80011f0 <LCD_DrawChar>
			x+=FONT_SIZE-1;
 80013a8:	2208      	movs	r2, #8
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	4413      	add	r3, r2
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	3b01      	subs	r3, #1
 80013b2:	71fb      	strb	r3, [r7, #7]
	while(*text){
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d1d7      	bne.n	800136c <LCD_DrawText+0x18>
		}

	}
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
	...

080013c8 <Get_Time_Now>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Get_Time_Now(char *timeStr){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 80013d0:	2200      	movs	r2, #0
 80013d2:	4935      	ldr	r1, [pc, #212]	@ (80014a8 <Get_Time_Now+0xe0>)
 80013d4:	4835      	ldr	r0, [pc, #212]	@ (80014ac <Get_Time_Now+0xe4>)
 80013d6:	f002 fd35 	bl	8003e44 <HAL_RTC_GetTime>
	timeStr[0] = '0' + clkTime.Hours / 10;
 80013da:	4b33      	ldr	r3, [pc, #204]	@ (80014a8 <Get_Time_Now+0xe0>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	4a34      	ldr	r2, [pc, #208]	@ (80014b0 <Get_Time_Now+0xe8>)
 80013e0:	fba2 2303 	umull	r2, r3, r2, r3
 80013e4:	08db      	lsrs	r3, r3, #3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	3330      	adds	r3, #48	@ 0x30
 80013ea:	b2da      	uxtb	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	701a      	strb	r2, [r3, #0]
	timeStr[1] = '0' + clkTime.Hours % 10;
 80013f0:	4b2d      	ldr	r3, [pc, #180]	@ (80014a8 <Get_Time_Now+0xe0>)
 80013f2:	781a      	ldrb	r2, [r3, #0]
 80013f4:	4b2e      	ldr	r3, [pc, #184]	@ (80014b0 <Get_Time_Now+0xe8>)
 80013f6:	fba3 1302 	umull	r1, r3, r3, r2
 80013fa:	08d9      	lsrs	r1, r3, #3
 80013fc:	460b      	mov	r3, r1
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	440b      	add	r3, r1
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	b2da      	uxtb	r2, r3
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3301      	adds	r3, #1
 800140c:	3230      	adds	r2, #48	@ 0x30
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	701a      	strb	r2, [r3, #0]
	timeStr[2] = ':';
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	3302      	adds	r3, #2
 8001416:	223a      	movs	r2, #58	@ 0x3a
 8001418:	701a      	strb	r2, [r3, #0]
	timeStr[3] = '0' + clkTime.Minutes / 10;
 800141a:	4b23      	ldr	r3, [pc, #140]	@ (80014a8 <Get_Time_Now+0xe0>)
 800141c:	785b      	ldrb	r3, [r3, #1]
 800141e:	4a24      	ldr	r2, [pc, #144]	@ (80014b0 <Get_Time_Now+0xe8>)
 8001420:	fba2 2303 	umull	r2, r3, r2, r3
 8001424:	08db      	lsrs	r3, r3, #3
 8001426:	b2da      	uxtb	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3303      	adds	r3, #3
 800142c:	3230      	adds	r2, #48	@ 0x30
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	701a      	strb	r2, [r3, #0]
	timeStr[4] = '0' + clkTime.Minutes % 10;
 8001432:	4b1d      	ldr	r3, [pc, #116]	@ (80014a8 <Get_Time_Now+0xe0>)
 8001434:	785a      	ldrb	r2, [r3, #1]
 8001436:	4b1e      	ldr	r3, [pc, #120]	@ (80014b0 <Get_Time_Now+0xe8>)
 8001438:	fba3 1302 	umull	r1, r3, r3, r2
 800143c:	08d9      	lsrs	r1, r3, #3
 800143e:	460b      	mov	r3, r1
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	440b      	add	r3, r1
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	b2da      	uxtb	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	3304      	adds	r3, #4
 800144e:	3230      	adds	r2, #48	@ 0x30
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	701a      	strb	r2, [r3, #0]
	timeStr[5] = ':';
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3305      	adds	r3, #5
 8001458:	223a      	movs	r2, #58	@ 0x3a
 800145a:	701a      	strb	r2, [r3, #0]
	timeStr[6] = '0' + clkTime.Seconds / 10;
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <Get_Time_Now+0xe0>)
 800145e:	789b      	ldrb	r3, [r3, #2]
 8001460:	4a13      	ldr	r2, [pc, #76]	@ (80014b0 <Get_Time_Now+0xe8>)
 8001462:	fba2 2303 	umull	r2, r3, r2, r3
 8001466:	08db      	lsrs	r3, r3, #3
 8001468:	b2da      	uxtb	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3306      	adds	r3, #6
 800146e:	3230      	adds	r2, #48	@ 0x30
 8001470:	b2d2      	uxtb	r2, r2
 8001472:	701a      	strb	r2, [r3, #0]
	timeStr[7] = '0' + clkTime.Seconds % 10;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <Get_Time_Now+0xe0>)
 8001476:	789a      	ldrb	r2, [r3, #2]
 8001478:	4b0d      	ldr	r3, [pc, #52]	@ (80014b0 <Get_Time_Now+0xe8>)
 800147a:	fba3 1302 	umull	r1, r3, r3, r2
 800147e:	08d9      	lsrs	r1, r3, #3
 8001480:	460b      	mov	r3, r1
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	440b      	add	r3, r1
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	b2da      	uxtb	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3307      	adds	r3, #7
 8001490:	3230      	adds	r2, #48	@ 0x30
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	701a      	strb	r2, [r3, #0]
	timeStr[8] = '\0';
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	3308      	adds	r3, #8
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	2000093c 	.word	0x2000093c
 80014ac:	200008c4 	.word	0x200008c4
 80014b0:	cccccccd 	.word	0xcccccccd

080014b4 <Get_Date_Now>:

void Get_Date_Now(char *dateStr, uint8_t format){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
	HAL_RTC_GetDate(&hrtc, &clkDate, RTC_FORMAT_BIN);
 80014c0:	2200      	movs	r2, #0
 80014c2:	496a      	ldr	r1, [pc, #424]	@ (800166c <Get_Date_Now+0x1b8>)
 80014c4:	486a      	ldr	r0, [pc, #424]	@ (8001670 <Get_Date_Now+0x1bc>)
 80014c6:	f002 fe4b 	bl	8004160 <HAL_RTC_GetDate>


	uint8_t pos = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73fb      	strb	r3, [r7, #15]
	if(format >> 0 & 1){
 80014ce:	78fb      	ldrb	r3, [r7, #3]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d022      	beq.n	800151e <Get_Date_Now+0x6a>
		const char *day = weekDays[clkDate.WeekDay];
 80014d8:	4b64      	ldr	r3, [pc, #400]	@ (800166c <Get_Date_Now+0x1b8>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	4b65      	ldr	r3, [pc, #404]	@ (8001674 <Get_Date_Now+0x1c0>)
 80014e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014e4:	60bb      	str	r3, [r7, #8]
        for(uint8_t i = 0; i < 3; i++){
 80014e6:	2300      	movs	r3, #0
 80014e8:	73bb      	strb	r3, [r7, #14]
 80014ea:	e00d      	b.n	8001508 <Get_Date_Now+0x54>
        	dateStr[pos++] = day[i];
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	441a      	add	r2, r3
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	1c59      	adds	r1, r3, #1
 80014f6:	73f9      	strb	r1, [r7, #15]
 80014f8:	4619      	mov	r1, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	440b      	add	r3, r1
 80014fe:	7812      	ldrb	r2, [r2, #0]
 8001500:	701a      	strb	r2, [r3, #0]
        for(uint8_t i = 0; i < 3; i++){
 8001502:	7bbb      	ldrb	r3, [r7, #14]
 8001504:	3301      	adds	r3, #1
 8001506:	73bb      	strb	r3, [r7, #14]
 8001508:	7bbb      	ldrb	r3, [r7, #14]
 800150a:	2b02      	cmp	r3, #2
 800150c:	d9ee      	bls.n	80014ec <Get_Date_Now+0x38>
        }
		dateStr[pos++] = ' ';
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	1c5a      	adds	r2, r3, #1
 8001512:	73fa      	strb	r2, [r7, #15]
 8001514:	461a      	mov	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	2220      	movs	r2, #32
 800151c:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 1 & 1){
 800151e:	78fb      	ldrb	r3, [r7, #3]
 8001520:	085b      	lsrs	r3, r3, #1
 8001522:	b2db      	uxtb	r3, r3
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d02c      	beq.n	8001586 <Get_Date_Now+0xd2>
		dateStr[pos++] = '0' + clkDate.Date / 10;
 800152c:	4b4f      	ldr	r3, [pc, #316]	@ (800166c <Get_Date_Now+0x1b8>)
 800152e:	789b      	ldrb	r3, [r3, #2]
 8001530:	4a51      	ldr	r2, [pc, #324]	@ (8001678 <Get_Date_Now+0x1c4>)
 8001532:	fba2 2303 	umull	r2, r3, r2, r3
 8001536:	08db      	lsrs	r3, r3, #3
 8001538:	b2da      	uxtb	r2, r3
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	1c59      	adds	r1, r3, #1
 800153e:	73f9      	strb	r1, [r7, #15]
 8001540:	4619      	mov	r1, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	440b      	add	r3, r1
 8001546:	3230      	adds	r2, #48	@ 0x30
 8001548:	b2d2      	uxtb	r2, r2
 800154a:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Date % 10;
 800154c:	4b47      	ldr	r3, [pc, #284]	@ (800166c <Get_Date_Now+0x1b8>)
 800154e:	789a      	ldrb	r2, [r3, #2]
 8001550:	4b49      	ldr	r3, [pc, #292]	@ (8001678 <Get_Date_Now+0x1c4>)
 8001552:	fba3 1302 	umull	r1, r3, r3, r2
 8001556:	08d9      	lsrs	r1, r3, #3
 8001558:	460b      	mov	r3, r1
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	440b      	add	r3, r1
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	b2da      	uxtb	r2, r3
 8001564:	7bfb      	ldrb	r3, [r7, #15]
 8001566:	1c59      	adds	r1, r3, #1
 8001568:	73f9      	strb	r1, [r7, #15]
 800156a:	4619      	mov	r1, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	440b      	add	r3, r1
 8001570:	3230      	adds	r2, #48	@ 0x30
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	1c5a      	adds	r2, r3, #1
 800157a:	73fa      	strb	r2, [r7, #15]
 800157c:	461a      	mov	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4413      	add	r3, r2
 8001582:	222e      	movs	r2, #46	@ 0x2e
 8001584:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 2 & 1){
 8001586:	78fb      	ldrb	r3, [r7, #3]
 8001588:	089b      	lsrs	r3, r3, #2
 800158a:	b2db      	uxtb	r3, r3
 800158c:	f003 0301 	and.w	r3, r3, #1
 8001590:	2b00      	cmp	r3, #0
 8001592:	d02c      	beq.n	80015ee <Get_Date_Now+0x13a>
		dateStr[pos++] = '0' + clkDate.Month / 10;
 8001594:	4b35      	ldr	r3, [pc, #212]	@ (800166c <Get_Date_Now+0x1b8>)
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	4a37      	ldr	r2, [pc, #220]	@ (8001678 <Get_Date_Now+0x1c4>)
 800159a:	fba2 2303 	umull	r2, r3, r2, r3
 800159e:	08db      	lsrs	r3, r3, #3
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	1c59      	adds	r1, r3, #1
 80015a6:	73f9      	strb	r1, [r7, #15]
 80015a8:	4619      	mov	r1, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	440b      	add	r3, r1
 80015ae:	3230      	adds	r2, #48	@ 0x30
 80015b0:	b2d2      	uxtb	r2, r2
 80015b2:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Month % 10;
 80015b4:	4b2d      	ldr	r3, [pc, #180]	@ (800166c <Get_Date_Now+0x1b8>)
 80015b6:	785a      	ldrb	r2, [r3, #1]
 80015b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001678 <Get_Date_Now+0x1c4>)
 80015ba:	fba3 1302 	umull	r1, r3, r3, r2
 80015be:	08d9      	lsrs	r1, r3, #3
 80015c0:	460b      	mov	r3, r1
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	440b      	add	r3, r1
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	1c59      	adds	r1, r3, #1
 80015d0:	73f9      	strb	r1, [r7, #15]
 80015d2:	4619      	mov	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	440b      	add	r3, r1
 80015d8:	3230      	adds	r2, #48	@ 0x30
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 80015de:	7bfb      	ldrb	r3, [r7, #15]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	73fa      	strb	r2, [r7, #15]
 80015e4:	461a      	mov	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	222e      	movs	r2, #46	@ 0x2e
 80015ec:	701a      	strb	r2, [r3, #0]
	}

	if(format >> 3 & 1){
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	08db      	lsrs	r3, r3, #3
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	f003 0301 	and.w	r3, r3, #1
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d02c      	beq.n	8001656 <Get_Date_Now+0x1a2>
		dateStr[pos++] = '0' + clkDate.Year / 10;
 80015fc:	4b1b      	ldr	r3, [pc, #108]	@ (800166c <Get_Date_Now+0x1b8>)
 80015fe:	78db      	ldrb	r3, [r3, #3]
 8001600:	4a1d      	ldr	r2, [pc, #116]	@ (8001678 <Get_Date_Now+0x1c4>)
 8001602:	fba2 2303 	umull	r2, r3, r2, r3
 8001606:	08db      	lsrs	r3, r3, #3
 8001608:	b2da      	uxtb	r2, r3
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	1c59      	adds	r1, r3, #1
 800160e:	73f9      	strb	r1, [r7, #15]
 8001610:	4619      	mov	r1, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	440b      	add	r3, r1
 8001616:	3230      	adds	r2, #48	@ 0x30
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '0' + clkDate.Year % 10;
 800161c:	4b13      	ldr	r3, [pc, #76]	@ (800166c <Get_Date_Now+0x1b8>)
 800161e:	78da      	ldrb	r2, [r3, #3]
 8001620:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <Get_Date_Now+0x1c4>)
 8001622:	fba3 1302 	umull	r1, r3, r3, r2
 8001626:	08d9      	lsrs	r1, r3, #3
 8001628:	460b      	mov	r3, r1
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	440b      	add	r3, r1
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	b2da      	uxtb	r2, r3
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	1c59      	adds	r1, r3, #1
 8001638:	73f9      	strb	r1, [r7, #15]
 800163a:	4619      	mov	r1, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	440b      	add	r3, r1
 8001640:	3230      	adds	r2, #48	@ 0x30
 8001642:	b2d2      	uxtb	r2, r2
 8001644:	701a      	strb	r2, [r3, #0]
		dateStr[pos++] = '.';
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	73fa      	strb	r2, [r7, #15]
 800164c:	461a      	mov	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4413      	add	r3, r2
 8001652:	222e      	movs	r2, #46	@ 0x2e
 8001654:	701a      	strb	r2, [r3, #0]
	}


	dateStr[pos-1] = '\0';
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	3b01      	subs	r3, #1
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
}
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000940 	.word	0x20000940
 8001670:	200008c4 	.word	0x200008c4
 8001674:	20000400 	.word	0x20000400
 8001678:	cccccccd 	.word	0xcccccccd
 800167c:	00000000 	.word	0x00000000

08001680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b099      	sub	sp, #100	@ 0x64
 8001684:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001686:	f000 fd13 	bl	80020b0 <HAL_Init>

  /* USER CODE BEGIN Init */
  __HAL_RCC_PWR_CLK_ENABLE(); // PWR
 800168a:	4b91      	ldr	r3, [pc, #580]	@ (80018d0 <main+0x250>)
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	4a90      	ldr	r2, [pc, #576]	@ (80018d0 <main+0x250>)
 8001690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001694:	61d3      	str	r3, [r2, #28]
 8001696:	4b8e      	ldr	r3, [pc, #568]	@ (80018d0 <main+0x250>)
 8001698:	69db      	ldr	r3, [r3, #28]
 800169a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();// backup-
 80016a2:	f001 fd37 	bl	8003114 <HAL_PWR_EnableBkUpAccess>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016a6:	f000 f931 	bl	800190c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016aa:	f000 fac1 	bl	8001c30 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016ae:	f000 fa89 	bl	8001bc4 <MX_SPI1_Init>
  MX_RTC_Init();
 80016b2:	f000 f9bf 	bl	8001a34 <MX_RTC_Init>
  MX_ADC1_Init();
 80016b6:	f000 f97f 	bl	80019b8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);//
 80016ba:	4886      	ldr	r0, [pc, #536]	@ (80018d4 <main+0x254>)
 80016bc:	f001 f9aa 	bl	8002a14 <HAL_ADCEx_Calibration_Start>
  LCD_Init();
 80016c0:	f7ff fcb8 	bl	8001034 <LCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char timeStr[9];
  char dateStr[13] = {0}; //WWW DD/MM/YY
 80016c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	731a      	strb	r2, [r3, #12]
  uint8_t dataFormat = 0b1111;//YYMMDDWW
 80016d2:	230f      	movs	r3, #15
 80016d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  char str_tp[32];

  Get_Time_Now(timeStr);
 80016d8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fe73 	bl	80013c8 <Get_Time_Now>
  Get_Date_Now(dateStr, dataFormat);
 80016e2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80016e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016ea:	4611      	mov	r1, r2
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fee1 	bl	80014b4 <Get_Date_Now>
  HAL_ADC_Start_IT(&hadc1);
 80016f2:	4878      	ldr	r0, [pc, #480]	@ (80018d4 <main+0x254>)
 80016f4:	f000 fe66 	bl	80023c4 <HAL_ADC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LCD_Clear();
 80016f8:	f7ff fcde 	bl	80010b8 <LCD_Clear>

	  if (rtc_tick) {
 80016fc:	4b76      	ldr	r3, [pc, #472]	@ (80018d8 <main+0x258>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 8096 	beq.w	8001832 <main+0x1b2>
	      rtc_tick = 0;
 8001706:	4b74      	ldr	r3, [pc, #464]	@ (80018d8 <main+0x258>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
	      Get_Time_Now(timeStr);
 800170c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fe59 	bl	80013c8 <Get_Time_Now>
		  //HAL_RTC_GetDate(&hrtc, &clkTime, RTC_FORMAT_BCD);
		  if(clkTime.Hours == 0x00 && clkTime.Minutes == 0x00 && (clkTime.Seconds == 0x00)){
 8001716:	4b71      	ldr	r3, [pc, #452]	@ (80018dc <main+0x25c>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d10f      	bne.n	800173e <main+0xbe>
 800171e:	4b6f      	ldr	r3, [pc, #444]	@ (80018dc <main+0x25c>)
 8001720:	785b      	ldrb	r3, [r3, #1]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d10b      	bne.n	800173e <main+0xbe>
 8001726:	4b6d      	ldr	r3, [pc, #436]	@ (80018dc <main+0x25c>)
 8001728:	789b      	ldrb	r3, [r3, #2]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d107      	bne.n	800173e <main+0xbe>
			  Get_Date_Now(dateStr, dataFormat);
 800172e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8001732:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff febb 	bl	80014b4 <Get_Date_Now>
		  }
		  if(adc1_tick){
 800173e:	4b68      	ldr	r3, [pc, #416]	@ (80018e0 <main+0x260>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d075      	beq.n	8001832 <main+0x1b2>
			  adc1_tick = 0;
 8001746:	4b66      	ldr	r3, [pc, #408]	@ (80018e0 <main+0x260>)
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]

			      if (adc1_value_thermistor > 0 && adc1_value_thermistor < 4095)
 800174c:	4b65      	ldr	r3, [pc, #404]	@ (80018e4 <main+0x264>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d068      	beq.n	8001826 <main+0x1a6>
 8001754:	4b63      	ldr	r3, [pc, #396]	@ (80018e4 <main+0x264>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800175c:	4293      	cmp	r3, r2
 800175e:	d862      	bhi.n	8001826 <main+0x1a6>
			      {
			    	  float Ntc_R = ((NTC_UP_R)/((4095.0/adc1_value_thermistor)-1));
 8001760:	4b60      	ldr	r3, [pc, #384]	@ (80018e4 <main+0x264>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe fe35 	bl	80003d4 <__aeabi_ui2d>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	a154      	add	r1, pc, #336	@ (adr r1, 80018c0 <main+0x240>)
 8001770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001774:	f7fe ffd2 	bl	800071c <__aeabi_ddiv>
 8001778:	4602      	mov	r2, r0
 800177a:	460b      	mov	r3, r1
 800177c:	4610      	mov	r0, r2
 800177e:	4619      	mov	r1, r3
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	4b58      	ldr	r3, [pc, #352]	@ (80018e8 <main+0x268>)
 8001786:	f7fe fce7 	bl	8000158 <__aeabi_dsub>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	a14e      	add	r1, pc, #312	@ (adr r1, 80018c8 <main+0x248>)
 8001790:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001794:	f7fe ffc2 	bl	800071c <__aeabi_ddiv>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff f942 	bl	8000a28 <__aeabi_d2f>
 80017a4:	4603      	mov	r3, r0
 80017a6:	653b      	str	r3, [r7, #80]	@ 0x50
			    	  float Ntc_log = log(Ntc_R);
 80017a8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80017aa:	f7fe fe35 	bl	8000418 <__aeabi_f2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4610      	mov	r0, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	f003 ffc1 	bl	800573c <log>
 80017ba:	4602      	mov	r2, r0
 80017bc:	460b      	mov	r3, r1
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7ff f931 	bl	8000a28 <__aeabi_d2f>
 80017c6:	4603      	mov	r3, r0
 80017c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
			    	  tmp = (1.0f/(A+B*Ntc_log + C*Ntc_log*Ntc_log*Ntc_log))-273.15f;
 80017ca:	4948      	ldr	r1, [pc, #288]	@ (80018ec <main+0x26c>)
 80017cc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80017ce:	f7ff fa89 	bl	8000ce4 <__aeabi_fmul>
 80017d2:	4603      	mov	r3, r0
 80017d4:	4946      	ldr	r1, [pc, #280]	@ (80018f0 <main+0x270>)
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff f97c 	bl	8000ad4 <__addsf3>
 80017dc:	4603      	mov	r3, r0
 80017de:	461c      	mov	r4, r3
 80017e0:	4944      	ldr	r1, [pc, #272]	@ (80018f4 <main+0x274>)
 80017e2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80017e4:	f7ff fa7e 	bl	8000ce4 <__aeabi_fmul>
 80017e8:	4603      	mov	r3, r0
 80017ea:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fa79 	bl	8000ce4 <__aeabi_fmul>
 80017f2:	4603      	mov	r3, r0
 80017f4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fa74 	bl	8000ce4 <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	4620      	mov	r0, r4
 8001802:	f7ff f967 	bl	8000ad4 <__addsf3>
 8001806:	4603      	mov	r3, r0
 8001808:	4619      	mov	r1, r3
 800180a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800180e:	f7ff fb1d 	bl	8000e4c <__aeabi_fdiv>
 8001812:	4603      	mov	r3, r0
 8001814:	4938      	ldr	r1, [pc, #224]	@ (80018f8 <main+0x278>)
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff f95a 	bl	8000ad0 <__aeabi_fsub>
 800181c:	4603      	mov	r3, r0
 800181e:	461a      	mov	r2, r3
 8001820:	4b36      	ldr	r3, [pc, #216]	@ (80018fc <main+0x27c>)
 8001822:	601a      	str	r2, [r3, #0]
			      {
 8001824:	e002      	b.n	800182c <main+0x1ac>
			      }
			      else
			      {
			          tmp = NAN;
 8001826:	4b35      	ldr	r3, [pc, #212]	@ (80018fc <main+0x27c>)
 8001828:	4a35      	ldr	r2, [pc, #212]	@ (8001900 <main+0x280>)
 800182a:	601a      	str	r2, [r3, #0]
			      }

			      HAL_ADC_Start_IT(&hadc1);
 800182c:	4829      	ldr	r0, [pc, #164]	@ (80018d4 <main+0x254>)
 800182e:	f000 fdc9 	bl	80023c4 <HAL_ADC_Start_IT>
		  }
	  }


	  LCD_DrawText(8, 16, timeStr, 1);
 8001832:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8001836:	2301      	movs	r3, #1
 8001838:	2110      	movs	r1, #16
 800183a:	2008      	movs	r0, #8
 800183c:	f7ff fd8a 	bl	8001354 <LCD_DrawText>
	  LCD_DrawText(16, 36, dateStr, 0);
 8001840:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001844:	2300      	movs	r3, #0
 8001846:	2124      	movs	r1, #36	@ 0x24
 8001848:	2010      	movs	r0, #16
 800184a:	f7ff fd83 	bl	8001354 <LCD_DrawText>

	  int whole = (int)tmp;
 800184e:	4b2b      	ldr	r3, [pc, #172]	@ (80018fc <main+0x27c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f7ff fb96 	bl	8000f84 <__aeabi_f2iz>
 8001858:	4603      	mov	r3, r0
 800185a:	64bb      	str	r3, [r7, #72]	@ 0x48
	  int frac = (int)((tmp - whole) * 10);
 800185c:	4b27      	ldr	r3, [pc, #156]	@ (80018fc <main+0x27c>)
 800185e:	681c      	ldr	r4, [r3, #0]
 8001860:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001862:	f7ff f9eb 	bl	8000c3c <__aeabi_i2f>
 8001866:	4603      	mov	r3, r0
 8001868:	4619      	mov	r1, r3
 800186a:	4620      	mov	r0, r4
 800186c:	f7ff f930 	bl	8000ad0 <__aeabi_fsub>
 8001870:	4603      	mov	r3, r0
 8001872:	4924      	ldr	r1, [pc, #144]	@ (8001904 <main+0x284>)
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fa35 	bl	8000ce4 <__aeabi_fmul>
 800187a:	4603      	mov	r3, r0
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff fb81 	bl	8000f84 <__aeabi_f2iz>
 8001882:	4603      	mov	r3, r0
 8001884:	647b      	str	r3, [r7, #68]	@ 0x44
	  snprintf(str_tp, sizeof(str_tp)-1, "%d.%d", whole, abs(frac));
 8001886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001888:	2b00      	cmp	r3, #0
 800188a:	bfb8      	it	lt
 800188c:	425b      	neglt	r3, r3
 800188e:	f107 0008 	add.w	r0, r7, #8
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001896:	4a1c      	ldr	r2, [pc, #112]	@ (8001908 <main+0x288>)
 8001898:	211f      	movs	r1, #31
 800189a:	f003 fa8b 	bl	8004db4 <sniprintf>
	  LCD_DrawText(16, 48, str_tp, 0);
 800189e:	f107 0208 	add.w	r2, r7, #8
 80018a2:	2300      	movs	r3, #0
 80018a4:	2130      	movs	r1, #48	@ 0x30
 80018a6:	2010      	movs	r0, #16
 80018a8:	f7ff fd54 	bl	8001354 <LCD_DrawText>


	  HAL_Delay(256);
 80018ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80018b0:	f000 fc60 	bl	8002174 <HAL_Delay>
	  LCD_Update();
 80018b4:	f7ff fc26 	bl	8001104 <LCD_Update>
  {
 80018b8:	e71e      	b.n	80016f8 <main+0x78>
 80018ba:	bf00      	nop
 80018bc:	f3af 8000 	nop.w
 80018c0:	00000000 	.word	0x00000000
 80018c4:	40affe00 	.word	0x40affe00
 80018c8:	00000000 	.word	0x00000000
 80018cc:	40c38800 	.word	0x40c38800
 80018d0:	40021000 	.word	0x40021000
 80018d4:	20000894 	.word	0x20000894
 80018d8:	20000930 	.word	0x20000930
 80018dc:	2000093c 	.word	0x2000093c
 80018e0:	20000931 	.word	0x20000931
 80018e4:	20000934 	.word	0x20000934
 80018e8:	3ff00000 	.word	0x3ff00000
 80018ec:	39525e91 	.word	0x39525e91
 80018f0:	3a5c249b 	.word	0x3a5c249b
 80018f4:	3411ab96 	.word	0x3411ab96
 80018f8:	43889333 	.word	0x43889333
 80018fc:	20000938 	.word	0x20000938
 8001900:	7fc00000 	.word	0x7fc00000
 8001904:	41200000 	.word	0x41200000
 8001908:	08005b48 	.word	0x08005b48

0800190c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b094      	sub	sp, #80	@ 0x50
 8001910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001912:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001916:	2228      	movs	r2, #40	@ 0x28
 8001918:	2100      	movs	r1, #0
 800191a:	4618      	mov	r0, r3
 800191c:	f003 fa80 	bl	8004e20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]
 800192e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	605a      	str	r2, [r3, #4]
 8001938:	609a      	str	r2, [r3, #8]
 800193a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800193c:	2306      	movs	r3, #6
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001940:	2301      	movs	r3, #1
 8001942:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001944:	2301      	movs	r3, #1
 8001946:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001948:	2310      	movs	r3, #16
 800194a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800194c:	2300      	movs	r3, #0
 800194e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001950:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001954:	4618      	mov	r0, r3
 8001956:	f001 fbe9 	bl	800312c <HAL_RCC_OscConfig>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001960:	f000 f9c8 	bl	8001cf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001964:	230f      	movs	r3, #15
 8001966:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001970:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001974:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	2100      	movs	r1, #0
 8001980:	4618      	mov	r0, r3
 8001982:	f001 fe55 	bl	8003630 <HAL_RCC_ClockConfig>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800198c:	f000 f9b2 	bl	8001cf4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8001990:	2303      	movs	r3, #3
 8001992:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001994:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001998:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800199e:	1d3b      	adds	r3, r7, #4
 80019a0:	4618      	mov	r0, r3
 80019a2:	f001 ffbf 	bl	8003924 <HAL_RCCEx_PeriphCLKConfig>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80019ac:	f000 f9a2 	bl	8001cf4 <Error_Handler>
  }
}
 80019b0:	bf00      	nop
 80019b2:	3750      	adds	r7, #80	@ 0x50
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019c8:	4b18      	ldr	r3, [pc, #96]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019ca:	4a19      	ldr	r2, [pc, #100]	@ (8001a30 <MX_ADC1_Init+0x78>)
 80019cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019ce:	4b17      	ldr	r3, [pc, #92]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019d4:	4b15      	ldr	r3, [pc, #84]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019da:	4b14      	ldr	r3, [pc, #80]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019dc:	2200      	movs	r2, #0
 80019de:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019e0:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019e2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019e8:	4b10      	ldr	r3, [pc, #64]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019f4:	480d      	ldr	r0, [pc, #52]	@ (8001a2c <MX_ADC1_Init+0x74>)
 80019f6:	f000 fbe1 	bl	80021bc <HAL_ADC_Init>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a00:	f000 f978 	bl	8001cf4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <MX_ADC1_Init+0x74>)
 8001a16:	f000 fe69 	bl	80026ec <HAL_ADC_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a20:	f000 f968 	bl	8001cf4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a24:	bf00      	nop
 8001a26:	3710      	adds	r7, #16
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000894 	.word	0x20000894
 8001a30:	40012400 	.word	0x40012400

08001a34 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	460a      	mov	r2, r1
 8001a40:	801a      	strh	r2, [r3, #0]
 8001a42:	460a      	mov	r2, r1
 8001a44:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a4c:	4a5c      	ldr	r2, [pc, #368]	@ (8001bc0 <MX_RTC_Init+0x18c>)
 8001a4e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001a50:	4b5a      	ldr	r3, [pc, #360]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a56:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001a58:	4b58      	ldr	r3, [pc, #352]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a5e:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a60:	4856      	ldr	r0, [pc, #344]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a62:	f002 f8cb 	bl	8003bfc <HAL_RTC_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8001a6c:	f000 f942 	bl	8001cf4 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F)
 8001a70:	2101      	movs	r1, #1
 8001a72:	4852      	ldr	r0, [pc, #328]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a74:	f002 ff00 	bl	8004878 <HAL_RTCEx_BKUPRead>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f240 322f 	movw	r2, #815	@ 0x32f
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d042      	beq.n	8001b08 <MX_RTC_Init+0xd4>
    {
  	  	sTime.Hours = 0x15;
 8001a82:	2315      	movs	r3, #21
 8001a84:	713b      	strb	r3, [r7, #4]
  	    sTime.Minutes = 0x18;
 8001a86:	2318      	movs	r3, #24
 8001a88:	717b      	strb	r3, [r7, #5]
  	    sTime.Seconds = 0x40;
 8001a8a:	2340      	movs	r3, #64	@ 0x40
 8001a8c:	71bb      	strb	r3, [r7, #6]

  	    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001a8e:	1d3b      	adds	r3, r7, #4
 8001a90:	2201      	movs	r2, #1
 8001a92:	4619      	mov	r1, r3
 8001a94:	4849      	ldr	r0, [pc, #292]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001a96:	f002 f93d 	bl	8003d14 <HAL_RTC_SetTime>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_RTC_Init+0x70>
  	    {
  	      Error_Handler();
 8001aa0:	f000 f928 	bl	8001cf4 <Error_Handler>
  	    }
  	    DateToUpdate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001aa4:	2306      	movs	r3, #6
 8001aa6:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8001aa8:	2310      	movs	r3, #16
 8001aaa:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Date = 0x11;
 8001aac:	2311      	movs	r3, #17
 8001aae:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Year = 0x25;
 8001ab0:	2325      	movs	r3, #37	@ 0x25
 8001ab2:	70fb      	strb	r3, [r7, #3]

  	    if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4840      	ldr	r0, [pc, #256]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001abc:	f002 fa9a 	bl	8003ff4 <HAL_RTC_SetDate>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_RTC_Init+0x96>
  	    {
  	      Error_Handler();
 8001ac6:	f000 f915 	bl	8001cf4 <Error_Handler>
  	    }

  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F);//set flag
 8001aca:	f240 322f 	movw	r2, #815	@ 0x32f
 8001ace:	2101      	movs	r1, #1
 8001ad0:	483a      	ldr	r0, [pc, #232]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001ad2:	f002 feb7 	bl	8004844 <HAL_RTCEx_BKUPWrite>
  	    //save DATE wdDDMMYY
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, DateToUpdate.WeekDay);
 8001ad6:	783b      	ldrb	r3, [r7, #0]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	2102      	movs	r1, #2
 8001adc:	4837      	ldr	r0, [pc, #220]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001ade:	f002 feb1 	bl	8004844 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, DateToUpdate.Date);
 8001ae2:	78bb      	ldrb	r3, [r7, #2]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	2103      	movs	r1, #3
 8001ae8:	4834      	ldr	r0, [pc, #208]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001aea:	f002 feab 	bl	8004844 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, DateToUpdate.Month);
 8001aee:	787b      	ldrb	r3, [r7, #1]
 8001af0:	461a      	mov	r2, r3
 8001af2:	2104      	movs	r1, #4
 8001af4:	4831      	ldr	r0, [pc, #196]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001af6:	f002 fea5 	bl	8004844 <HAL_RTCEx_BKUPWrite>
  	    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, DateToUpdate.Year);
 8001afa:	78fb      	ldrb	r3, [r7, #3]
 8001afc:	461a      	mov	r2, r3
 8001afe:	2105      	movs	r1, #5
 8001b00:	482e      	ldr	r0, [pc, #184]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b02:	f002 fe9f 	bl	8004844 <HAL_RTCEx_BKUPWrite>
 8001b06:	e021      	b.n	8001b4c <MX_RTC_Init+0x118>
    }else{
  	    DateToUpdate.WeekDay = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 8001b08:	2102      	movs	r1, #2
 8001b0a:	482c      	ldr	r0, [pc, #176]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b0c:	f002 feb4 	bl	8004878 <HAL_RTCEx_BKUPRead>
 8001b10:	4603      	mov	r3, r0
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	703b      	strb	r3, [r7, #0]
  	    DateToUpdate.Date    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 8001b16:	2103      	movs	r1, #3
 8001b18:	4828      	ldr	r0, [pc, #160]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b1a:	f002 fead 	bl	8004878 <HAL_RTCEx_BKUPRead>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	70bb      	strb	r3, [r7, #2]
  	    DateToUpdate.Month   = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 8001b24:	2104      	movs	r1, #4
 8001b26:	4825      	ldr	r0, [pc, #148]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b28:	f002 fea6 	bl	8004878 <HAL_RTCEx_BKUPRead>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	707b      	strb	r3, [r7, #1]
  	    DateToUpdate.Year    = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 8001b32:	2105      	movs	r1, #5
 8001b34:	4821      	ldr	r0, [pc, #132]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b36:	f002 fe9f 	bl	8004878 <HAL_RTCEx_BKUPRead>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	70fb      	strb	r3, [r7, #3]
  	    HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD);
 8001b40:	463b      	mov	r3, r7
 8001b42:	2201      	movs	r2, #1
 8001b44:	4619      	mov	r1, r3
 8001b46:	481d      	ldr	r0, [pc, #116]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b48:	f002 fa54 	bl	8003ff4 <HAL_RTC_SetDate>
    }
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001b58:	1d3b      	adds	r3, r7, #4
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4817      	ldr	r0, [pc, #92]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b60:	f002 f8d8 	bl	8003d14 <HAL_RTC_SetTime>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001b6a:	f000 f8c3 	bl	8001cf4 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_OCTOBER;
 8001b72:	2310      	movs	r3, #16
 8001b74:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x12;
 8001b76:	2312      	movs	r3, #18
 8001b78:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x25;
 8001b7a:	2325      	movs	r3, #37	@ 0x25
 8001b7c:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001b7e:	463b      	mov	r3, r7
 8001b80:	2201      	movs	r2, #1
 8001b82:	4619      	mov	r1, r3
 8001b84:	480d      	ldr	r0, [pc, #52]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001b86:	f002 fa35 	bl	8003ff4 <HAL_RTC_SetDate>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_RTC_Init+0x160>
  {
    Error_Handler();
 8001b90:	f000 f8b0 	bl	8001cf4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2100      	movs	r1, #0
 8001b98:	2003      	movs	r0, #3
 8001b9a:	f001 f8ca 	bl	8002d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001b9e:	2003      	movs	r0, #3
 8001ba0:	f001 f8e3 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  __HAL_RTC_SECOND_ENABLE_IT(&hrtc, RTC_IT_SEC);
 8001ba4:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	4b04      	ldr	r3, [pc, #16]	@ (8001bbc <MX_RTC_Init+0x188>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0201 	orr.w	r2, r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTC_Init 2 */

}
 8001bb4:	bf00      	nop
 8001bb6:	3708      	adds	r7, #8
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	200008c4 	.word	0x200008c4
 8001bc0:	40002800 	.word	0x40002800

08001bc4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bc8:	4b17      	ldr	r3, [pc, #92]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bca:	4a18      	ldr	r2, [pc, #96]	@ (8001c2c <MX_SPI1_Init+0x68>)
 8001bcc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bce:	4b16      	ldr	r3, [pc, #88]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bd0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bd4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bd6:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bdc:	4b12      	ldr	r3, [pc, #72]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001be8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bf4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c02:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c08:	4b07      	ldr	r3, [pc, #28]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001c10:	220a      	movs	r2, #10
 8001c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c14:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <MX_SPI1_Init+0x64>)
 8001c16:	f002 fe4b 	bl	80048b0 <HAL_SPI_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c20:	f000 f868 	bl	8001cf4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200008d8 	.word	0x200008d8
 8001c2c:	40013000 	.word	0x40013000

08001c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b088      	sub	sp, #32
 8001c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c36:	f107 0310 	add.w	r3, r7, #16
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c44:	4b28      	ldr	r3, [pc, #160]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	4a27      	ldr	r2, [pc, #156]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c4a:	f043 0310 	orr.w	r3, r3, #16
 8001c4e:	6193      	str	r3, [r2, #24]
 8001c50:	4b25      	ldr	r3, [pc, #148]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	f003 0310 	and.w	r3, r3, #16
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	4a21      	ldr	r2, [pc, #132]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c62:	f043 0304 	orr.w	r3, r3, #4
 8001c66:	6193      	str	r3, [r2, #24]
 8001c68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	60bb      	str	r3, [r7, #8]
 8001c72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c7a:	f043 0308 	orr.w	r3, r3, #8
 8001c7e:	6193      	str	r3, [r2, #24]
 8001c80:	4b19      	ldr	r3, [pc, #100]	@ (8001ce8 <MX_GPIO_Init+0xb8>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	f003 0308 	and.w	r3, r3, #8
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(P13_GPIO_Port, P13_Pin, GPIO_PIN_RESET);
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c92:	4816      	ldr	r0, [pc, #88]	@ (8001cec <MX_GPIO_Init+0xbc>)
 8001c94:	f001 fa0c 	bl	80030b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f241 4102 	movw	r1, #5122	@ 0x1402
 8001c9e:	4814      	ldr	r0, [pc, #80]	@ (8001cf0 <MX_GPIO_Init+0xc0>)
 8001ca0:	f001 fa06 	bl	80030b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P13_Pin */
  GPIO_InitStruct.Pin = P13_Pin;
 8001ca4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ca8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(P13_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	f107 0310 	add.w	r3, r7, #16
 8001cba:	4619      	mov	r1, r3
 8001cbc:	480b      	ldr	r0, [pc, #44]	@ (8001cec <MX_GPIO_Init+0xbc>)
 8001cbe:	f001 f87b 	bl	8002db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_A0_Pin LCD_RST_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_A0_Pin|LCD_RST_Pin|LCD_CS_Pin;
 8001cc2:	f241 4302 	movw	r3, #5122	@ 0x1402
 8001cc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd4:	f107 0310 	add.w	r3, r7, #16
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <MX_GPIO_Init+0xc0>)
 8001cdc:	f001 f86c 	bl	8002db8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ce0:	bf00      	nop
 8001ce2:	3720      	adds	r7, #32
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40011000 	.word	0x40011000
 8001cf0:	40010c00 	.word	0x40010c00

08001cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cf8:	b672      	cpsid	i
}
 8001cfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8001cfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d00:	4803      	ldr	r0, [pc, #12]	@ (8001d10 <Error_Handler+0x1c>)
 8001d02:	f001 f9ed 	bl	80030e0 <HAL_GPIO_TogglePin>
	  HAL_Delay(250);
 8001d06:	20fa      	movs	r0, #250	@ 0xfa
 8001d08:	f000 fa34 	bl	8002174 <HAL_Delay>
	  HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8001d0c:	bf00      	nop
 8001d0e:	e7f5      	b.n	8001cfc <Error_Handler+0x8>
 8001d10:	40011000 	.word	0x40011000

08001d14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d1a:	4b15      	ldr	r3, [pc, #84]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d1c:	699b      	ldr	r3, [r3, #24]
 8001d1e:	4a14      	ldr	r2, [pc, #80]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6193      	str	r3, [r2, #24]
 8001d26:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d28:	699b      	ldr	r3, [r3, #24]
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	4b0f      	ldr	r3, [pc, #60]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	4a0e      	ldr	r2, [pc, #56]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d3c:	61d3      	str	r3, [r2, #28]
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d70 <HAL_MspInit+0x5c>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d74 <HAL_MspInit+0x60>)
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	4a04      	ldr	r2, [pc, #16]	@ (8001d74 <HAL_MspInit+0x60>)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d66:	bf00      	nop
 8001d68:	3714      	adds	r7, #20
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	40021000 	.word	0x40021000
 8001d74:	40010000 	.word	0x40010000

08001d78 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b088      	sub	sp, #32
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d80:	f107 0310 	add.w	r3, r7, #16
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a18      	ldr	r2, [pc, #96]	@ (8001df4 <HAL_ADC_MspInit+0x7c>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d129      	bne.n	8001dec <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d98:	4b17      	ldr	r3, [pc, #92]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001d9a:	699b      	ldr	r3, [r3, #24]
 8001d9c:	4a16      	ldr	r2, [pc, #88]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001d9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da2:	6193      	str	r3, [r2, #24]
 8001da4:	4b14      	ldr	r3, [pc, #80]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db0:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	4a10      	ldr	r2, [pc, #64]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001db6:	f043 0304 	orr.w	r3, r3, #4
 8001dba:	6193      	str	r3, [r2, #24]
 8001dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <HAL_ADC_MspInit+0x80>)
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd0:	f107 0310 	add.w	r3, r7, #16
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4809      	ldr	r0, [pc, #36]	@ (8001dfc <HAL_ADC_MspInit+0x84>)
 8001dd8:	f000 ffee 	bl	8002db8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001ddc:	2200      	movs	r2, #0
 8001dde:	2100      	movs	r1, #0
 8001de0:	2012      	movs	r0, #18
 8001de2:	f000 ffa6 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001de6:	2012      	movs	r0, #18
 8001de8:	f000 ffbf 	bl	8002d6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dec:	bf00      	nop
 8001dee:	3720      	adds	r7, #32
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40012400 	.word	0x40012400
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40010800 	.word	0x40010800

08001e00 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a13      	ldr	r2, [pc, #76]	@ (8001e5c <HAL_RTC_MspInit+0x5c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d120      	bne.n	8001e54 <HAL_RTC_MspInit+0x54>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001e12:	f001 f97f 	bl	8003114 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001e16:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <HAL_RTC_MspInit+0x60>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	4a11      	ldr	r2, [pc, #68]	@ (8001e60 <HAL_RTC_MspInit+0x60>)
 8001e1c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e20:	61d3      	str	r3, [r2, #28]
 8001e22:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <HAL_RTC_MspInit+0x60>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <HAL_RTC_MspInit+0x64>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001e34:	2200      	movs	r2, #0
 8001e36:	2100      	movs	r1, #0
 8001e38:	2003      	movs	r0, #3
 8001e3a:	f000 ff7a 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001e3e:	2003      	movs	r0, #3
 8001e40:	f000 ff93 	bl	8002d6a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2100      	movs	r1, #0
 8001e48:	2029      	movs	r0, #41	@ 0x29
 8001e4a:	f000 ff72 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001e4e:	2029      	movs	r0, #41	@ 0x29
 8001e50:	f000 ff8b 	bl	8002d6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001e54:	bf00      	nop
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40002800 	.word	0x40002800
 8001e60:	40021000 	.word	0x40021000
 8001e64:	4242043c 	.word	0x4242043c

08001e68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1b      	ldr	r2, [pc, #108]	@ (8001ef0 <HAL_SPI_MspInit+0x88>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d12f      	bne.n	8001ee8 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e88:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	4a19      	ldr	r2, [pc, #100]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001e8e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e92:	6193      	str	r3, [r2, #24]
 8001e94:	4b17      	ldr	r3, [pc, #92]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001e96:	699b      	ldr	r3, [r3, #24]
 8001e98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea0:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001ea2:	699b      	ldr	r3, [r3, #24]
 8001ea4:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001ea6:	f043 0304 	orr.w	r3, r3, #4
 8001eaa:	6193      	str	r3, [r2, #24]
 8001eac:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_SPI_MspInit+0x8c>)
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	60bb      	str	r3, [r7, #8]
 8001eb6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001eb8:	23a0      	movs	r3, #160	@ 0xa0
 8001eba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <HAL_SPI_MspInit+0x90>)
 8001ecc:	f000 ff74 	bl	8002db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ed0:	2340      	movs	r3, #64	@ 0x40
 8001ed2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 0310 	add.w	r3, r7, #16
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <HAL_SPI_MspInit+0x90>)
 8001ee4:	f000 ff68 	bl	8002db8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ee8:	bf00      	nop
 8001eea:	3720      	adds	r7, #32
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40013000 	.word	0x40013000
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010800 	.word	0x40010800

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <NMI_Handler+0x4>

08001f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <HardFault_Handler+0x4>

08001f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <MemManage_Handler+0x4>

08001f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <BusFault_Handler+0x4>

08001f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <UsageFault_Handler+0x4>

08001f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bc80      	pop	{r7}
 8001f2e:	4770      	bx	lr

08001f30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f34:	bf00      	nop
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bc80      	pop	{r7}
 8001f3a:	4770      	bx	lr

08001f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f40:	bf00      	nop
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f4c:	f000 f8f6 	bl	800213c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 8001f50:	f000 ff25 	bl	8002d9e <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */
	if (RTC->CRL & RTC_CRL_SECF)
 8001f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f98 <RTC_IRQHandler+0x40>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d011      	beq.n	8001f8c <RTC_IRQHandler+0x34>
			{
		     RTC->CRL &= ~RTC_CRL_SECF;    //  (!!!)
 8001f68:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <RTC_IRQHandler+0x40>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f98 <RTC_IRQHandler+0x40>)
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	6053      	str	r3, [r2, #4]
		     HAL_GPIO_TogglePin(P13_GPIO_Port, P13_Pin);
 8001f74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f78:	4808      	ldr	r0, [pc, #32]	@ (8001f9c <RTC_IRQHandler+0x44>)
 8001f7a:	f001 f8b1 	bl	80030e0 <HAL_GPIO_TogglePin>
		     rtc_tick++;
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <RTC_IRQHandler+0x48>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b2db      	uxtb	r3, r3
 8001f84:	3301      	adds	r3, #1
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	4b05      	ldr	r3, [pc, #20]	@ (8001fa0 <RTC_IRQHandler+0x48>)
 8001f8a:	701a      	strb	r2, [r3, #0]
		  }
  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8001f8c:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <RTC_IRQHandler+0x4c>)
 8001f8e:	f002 fc0f 	bl	80047b0 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40002800 	.word	0x40002800
 8001f9c:	40011000 	.word	0x40011000
 8001fa0:	20000930 	.word	0x20000930
 8001fa4:	200008c4 	.word	0x200008c4

08001fa8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	if(hadc1.Instance == ADC1){
 8001fac:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd8 <ADC1_2_IRQHandler+0x30>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fdc <ADC1_2_IRQHandler+0x34>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d10b      	bne.n	8001fce <ADC1_2_IRQHandler+0x26>
		adc1_value_thermistor = HAL_ADC_GetValue(&hadc1);
 8001fb6:	4808      	ldr	r0, [pc, #32]	@ (8001fd8 <ADC1_2_IRQHandler+0x30>)
 8001fb8:	f000 faba 	bl	8002530 <HAL_ADC_GetValue>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	4a08      	ldr	r2, [pc, #32]	@ (8001fe0 <ADC1_2_IRQHandler+0x38>)
 8001fc0:	6013      	str	r3, [r2, #0]
		HAL_ADC_Stop(&hadc1);
 8001fc2:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <ADC1_2_IRQHandler+0x30>)
 8001fc4:	f000 f9d2 	bl	800236c <HAL_ADC_Stop>
		adc1_tick=1;
 8001fc8:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <ADC1_2_IRQHandler+0x3c>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fce:	4802      	ldr	r0, [pc, #8]	@ (8001fd8 <ADC1_2_IRQHandler+0x30>)
 8001fd0:	f000 faba 	bl	8002548 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000894 	.word	0x20000894
 8001fdc:	40012400 	.word	0x40012400
 8001fe0:	20000934 	.word	0x20000934
 8001fe4:	20000931 	.word	0x20000931

08001fe8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001fec:	4802      	ldr	r0, [pc, #8]	@ (8001ff8 <RTC_Alarm_IRQHandler+0x10>)
 8001fee:	f002 f90b 	bl	8004208 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	200008c4 	.word	0x200008c4

08001ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002004:	4a14      	ldr	r2, [pc, #80]	@ (8002058 <_sbrk+0x5c>)
 8002006:	4b15      	ldr	r3, [pc, #84]	@ (800205c <_sbrk+0x60>)
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002010:	4b13      	ldr	r3, [pc, #76]	@ (8002060 <_sbrk+0x64>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <_sbrk+0x64>)
 800201a:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <_sbrk+0x68>)
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <_sbrk+0x64>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	429a      	cmp	r2, r3
 800202a:	d207      	bcs.n	800203c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800202c:	f002 ff00 	bl	8004e30 <__errno>
 8002030:	4603      	mov	r3, r0
 8002032:	220c      	movs	r2, #12
 8002034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800203a:	e009      	b.n	8002050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800203c:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <_sbrk+0x64>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <_sbrk+0x64>)
 800204c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800204e:	68fb      	ldr	r3, [r7, #12]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20002800 	.word	0x20002800
 800205c:	00000400 	.word	0x00000400
 8002060:	20000944 	.word	0x20000944
 8002064:	20000a98 	.word	0x20000a98

08002068 <Reset_Handler>:
Reset_Handler:

/* Call the clock system initialization function.*    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002068:	480b      	ldr	r0, [pc, #44]	@ (8002098 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800206a:	490c      	ldr	r1, [pc, #48]	@ (800209c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800206c:	4a0c      	ldr	r2, [pc, #48]	@ (80020a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002070:	e002      	b.n	8002078 <LoopCopyDataInit>

08002072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002076:	3304      	adds	r3, #4

08002078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800207a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800207c:	d3f9      	bcc.n	8002072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800207e:	4a09      	ldr	r2, [pc, #36]	@ (80020a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002080:	4c09      	ldr	r4, [pc, #36]	@ (80020a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002084:	e001      	b.n	800208a <LoopFillZerobss>

08002086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002088:	3204      	adds	r2, #4

0800208a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800208a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800208c:	d3fb      	bcc.n	8002086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800208e:	f002 fed5 	bl	8004e3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002092:	f7ff faf5 	bl	8001680 <main>
  bx lr
 8002096:	4770      	bx	lr
  ldr r0, =_sdata
 8002098:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800209c:	20000478 	.word	0x20000478
  ldr r2, =_sidata
 80020a0:	08005bcc 	.word	0x08005bcc
  ldr r2, =_sbss
 80020a4:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 80020a8:	20000a94 	.word	0x20000a94

080020ac <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80020ac:	e7fe      	b.n	80020ac <CAN1_RX1_IRQHandler>
	...

080020b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b4:	4b08      	ldr	r3, [pc, #32]	@ (80020d8 <HAL_Init+0x28>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a07      	ldr	r2, [pc, #28]	@ (80020d8 <HAL_Init+0x28>)
 80020ba:	f043 0310 	orr.w	r3, r3, #16
 80020be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c0:	2003      	movs	r0, #3
 80020c2:	f000 fe2b 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020c6:	200f      	movs	r0, #15
 80020c8:	f000 f808 	bl	80020dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020cc:	f7ff fe22 	bl	8001d14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40022000 	.word	0x40022000

080020dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e4:	4b12      	ldr	r3, [pc, #72]	@ (8002130 <HAL_InitTick+0x54>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_InitTick+0x58>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	4619      	mov	r1, r3
 80020ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 fe43 	bl	8002d86 <HAL_SYSTICK_Config>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e00e      	b.n	8002128 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b0f      	cmp	r3, #15
 800210e:	d80a      	bhi.n	8002126 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002110:	2200      	movs	r2, #0
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002118:	f000 fe0b 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800211c:	4a06      	ldr	r2, [pc, #24]	@ (8002138 <HAL_InitTick+0x5c>)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	e000      	b.n	8002128 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
}
 8002128:	4618      	mov	r0, r3
 800212a:	3708      	adds	r7, #8
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	2000041c 	.word	0x2000041c
 8002134:	20000424 	.word	0x20000424
 8002138:	20000420 	.word	0x20000420

0800213c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002140:	4b05      	ldr	r3, [pc, #20]	@ (8002158 <HAL_IncTick+0x1c>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	4b05      	ldr	r3, [pc, #20]	@ (800215c <HAL_IncTick+0x20>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4413      	add	r3, r2
 800214c:	4a03      	ldr	r2, [pc, #12]	@ (800215c <HAL_IncTick+0x20>)
 800214e:	6013      	str	r3, [r2, #0]
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	20000424 	.word	0x20000424
 800215c:	20000948 	.word	0x20000948

08002160 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  return uwTick;
 8002164:	4b02      	ldr	r3, [pc, #8]	@ (8002170 <HAL_GetTick+0x10>)
 8002166:	681b      	ldr	r3, [r3, #0]
}
 8002168:	4618      	mov	r0, r3
 800216a:	46bd      	mov	sp, r7
 800216c:	bc80      	pop	{r7}
 800216e:	4770      	bx	lr
 8002170:	20000948 	.word	0x20000948

08002174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800217c:	f7ff fff0 	bl	8002160 <HAL_GetTick>
 8002180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800218c:	d005      	beq.n	800219a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218e:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_Delay+0x44>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800219a:	bf00      	nop
 800219c:	f7ff ffe0 	bl	8002160 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d8f7      	bhi.n	800219c <HAL_Delay+0x28>
  {
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000424 	.word	0x20000424

080021bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021c4:	2300      	movs	r3, #0
 80021c6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80021c8:	2300      	movs	r3, #0
 80021ca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e0be      	b.n	800235c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff fdbc 	bl	8001d78 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 fbc5 	bl	8002990 <ADC_ConversionStop_Disable>
 8002206:	4603      	mov	r3, r0
 8002208:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220e:	f003 0310 	and.w	r3, r3, #16
 8002212:	2b00      	cmp	r3, #0
 8002214:	f040 8099 	bne.w	800234a <HAL_ADC_Init+0x18e>
 8002218:	7dfb      	ldrb	r3, [r7, #23]
 800221a:	2b00      	cmp	r3, #0
 800221c:	f040 8095 	bne.w	800234a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002224:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002228:	f023 0302 	bic.w	r3, r3, #2
 800222c:	f043 0202 	orr.w	r2, r3, #2
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800223c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	7b1b      	ldrb	r3, [r3, #12]
 8002242:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002244:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	4313      	orrs	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002254:	d003      	beq.n	800225e <HAL_ADC_Init+0xa2>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d102      	bne.n	8002264 <HAL_ADC_Init+0xa8>
 800225e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002262:	e000      	b.n	8002266 <HAL_ADC_Init+0xaa>
 8002264:	2300      	movs	r3, #0
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	7d1b      	ldrb	r3, [r3, #20]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d119      	bne.n	80022a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	7b1b      	ldrb	r3, [r3, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d109      	bne.n	8002290 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	3b01      	subs	r3, #1
 8002282:	035a      	lsls	r2, r3, #13
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800228c:	613b      	str	r3, [r7, #16]
 800228e:	e00b      	b.n	80022a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002294:	f043 0220 	orr.w	r2, r3, #32
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a0:	f043 0201 	orr.w	r2, r3, #1
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	4b28      	ldr	r3, [pc, #160]	@ (8002364 <HAL_ADC_Init+0x1a8>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	68b9      	ldr	r1, [r7, #8]
 80022cc:	430b      	orrs	r3, r1
 80022ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022d8:	d003      	beq.n	80022e2 <HAL_ADC_Init+0x126>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d104      	bne.n	80022ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	3b01      	subs	r3, #1
 80022e8:	051b      	lsls	r3, r3, #20
 80022ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	430a      	orrs	r2, r1
 80022fe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689a      	ldr	r2, [r3, #8]
 8002306:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <HAL_ADC_Init+0x1ac>)
 8002308:	4013      	ands	r3, r2
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	429a      	cmp	r2, r3
 800230e:	d10b      	bne.n	8002328 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	f023 0303 	bic.w	r3, r3, #3
 800231e:	f043 0201 	orr.w	r2, r3, #1
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002326:	e018      	b.n	800235a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232c:	f023 0312 	bic.w	r3, r3, #18
 8002330:	f043 0210 	orr.w	r2, r3, #16
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800233c:	f043 0201 	orr.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002348:	e007      	b.n	800235a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800234e:	f043 0210 	orr.w	r2, r3, #16
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800235a:	7dfb      	ldrb	r3, [r7, #23]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3718      	adds	r7, #24
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	ffe1f7fd 	.word	0xffe1f7fd
 8002368:	ff1f0efe 	.word	0xff1f0efe

0800236c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800237e:	2b01      	cmp	r3, #1
 8002380:	d101      	bne.n	8002386 <HAL_ADC_Stop+0x1a>
 8002382:	2302      	movs	r3, #2
 8002384:	e01a      	b.n	80023bc <HAL_ADC_Stop+0x50>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2201      	movs	r2, #1
 800238a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fafe 	bl	8002990 <ADC_ConversionStop_Disable>
 8002394:	4603      	mov	r3, r0
 8002396:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002398:	7bfb      	ldrb	r3, [r7, #15]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d109      	bne.n	80023b2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023a6:	f023 0301 	bic.w	r3, r3, #1
 80023aa:	f043 0201 	orr.w	r2, r3, #1
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3710      	adds	r7, #16
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d101      	bne.n	80023de <HAL_ADC_Start_IT+0x1a>
 80023da:	2302      	movs	r3, #2
 80023dc:	e0a0      	b.n	8002520 <HAL_ADC_Start_IT+0x15c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2201      	movs	r2, #1
 80023e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 fa78 	bl	80028dc <ADC_Enable>
 80023ec:	4603      	mov	r3, r0
 80023ee:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f040 808f 	bne.w	8002516 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a45      	ldr	r2, [pc, #276]	@ (8002528 <HAL_ADC_Start_IT+0x164>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d105      	bne.n	8002422 <HAL_ADC_Start_IT+0x5e>
 8002416:	4b45      	ldr	r3, [pc, #276]	@ (800252c <HAL_ADC_Start_IT+0x168>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d115      	bne.n	800244e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002426:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002438:	2b00      	cmp	r3, #0
 800243a:	d026      	beq.n	800248a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002440:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002444:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800244c:	e01d      	b.n	800248a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a33      	ldr	r2, [pc, #204]	@ (800252c <HAL_ADC_Start_IT+0x168>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d004      	beq.n	800246e <HAL_ADC_Start_IT+0xaa>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a2f      	ldr	r2, [pc, #188]	@ (8002528 <HAL_ADC_Start_IT+0x164>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d10d      	bne.n	800248a <HAL_ADC_Start_IT+0xc6>
 800246e:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <HAL_ADC_Start_IT+0x168>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002476:	2b00      	cmp	r3, #0
 8002478:	d007      	beq.n	800248a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002482:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800248e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249a:	f023 0206 	bic.w	r2, r3, #6
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80024a2:	e002      	b.n	80024aa <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f06f 0202 	mvn.w	r2, #2
 80024ba:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0220 	orr.w	r2, r2, #32
 80024ca:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80024d6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024da:	d113      	bne.n	8002504 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024e0:	4a11      	ldr	r2, [pc, #68]	@ (8002528 <HAL_ADC_Start_IT+0x164>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d105      	bne.n	80024f2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80024e6:	4b11      	ldr	r3, [pc, #68]	@ (800252c <HAL_ADC_Start_IT+0x168>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d108      	bne.n	8002504 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002500:	609a      	str	r2, [r3, #8]
 8002502:	e00c      	b.n	800251e <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	689a      	ldr	r2, [r3, #8]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	e003      	b.n	800251e <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800251e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	40012800 	.word	0x40012800
 800252c:	40012400 	.word	0x40012400

08002530 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	f003 0320 	and.w	r3, r3, #32
 8002566:	2b00      	cmp	r3, #0
 8002568:	d03e      	beq.n	80025e8 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f003 0302 	and.w	r3, r3, #2
 8002570:	2b00      	cmp	r3, #0
 8002572:	d039      	beq.n	80025e8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	f003 0310 	and.w	r3, r3, #16
 800257c:	2b00      	cmp	r3, #0
 800257e:	d105      	bne.n	800258c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002584:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002596:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800259a:	d11d      	bne.n	80025d8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d119      	bne.n	80025d8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0220 	bic.w	r2, r2, #32
 80025b2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d105      	bne.n	80025d8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d0:	f043 0201 	orr.w	r2, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f000 f874 	bl	80026c6 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f06f 0212 	mvn.w	r2, #18
 80025e6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d04d      	beq.n	800268e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d048      	beq.n	800268e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	f003 0310 	and.w	r3, r3, #16
 8002604:	2b00      	cmp	r3, #0
 8002606:	d105      	bne.n	8002614 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800261e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002622:	d012      	beq.n	800264a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800262e:	2b00      	cmp	r3, #0
 8002630:	d125      	bne.n	800267e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800263c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002640:	d11d      	bne.n	800267e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002646:	2b00      	cmp	r3, #0
 8002648:	d119      	bne.n	800267e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002658:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800265e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002676:	f043 0201 	orr.w	r2, r3, #1
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 fa76 	bl	8002b70 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f06f 020c 	mvn.w	r2, #12
 800268c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002694:	2b00      	cmp	r3, #0
 8002696:	d012      	beq.n	80026be <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d00d      	beq.n	80026be <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f812 	bl	80026d8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f06f 0201 	mvn.w	r2, #1
 80026bc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80026be:	bf00      	nop
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}

080026c6 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bc80      	pop	{r7}
 80026e8:	4770      	bx	lr
	...

080026ec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f6:	2300      	movs	r3, #0
 80026f8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_ADC_ConfigChannel+0x20>
 8002708:	2302      	movs	r3, #2
 800270a:	e0dc      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x1da>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b06      	cmp	r3, #6
 800271a:	d81c      	bhi.n	8002756 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4613      	mov	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	4413      	add	r3, r2
 800272c:	3b05      	subs	r3, #5
 800272e:	221f      	movs	r2, #31
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	4019      	ands	r1, r3
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	6818      	ldr	r0, [r3, #0]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	3b05      	subs	r3, #5
 8002748:	fa00 f203 	lsl.w	r2, r0, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	635a      	str	r2, [r3, #52]	@ 0x34
 8002754:	e03c      	b.n	80027d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b0c      	cmp	r3, #12
 800275c:	d81c      	bhi.n	8002798 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	3b23      	subs	r3, #35	@ 0x23
 8002770:	221f      	movs	r2, #31
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	4019      	ands	r1, r3
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	3b23      	subs	r3, #35	@ 0x23
 800278a:	fa00 f203 	lsl.w	r2, r0, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	631a      	str	r2, [r3, #48]	@ 0x30
 8002796:	e01b      	b.n	80027d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	685a      	ldr	r2, [r3, #4]
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	3b41      	subs	r3, #65	@ 0x41
 80027aa:	221f      	movs	r2, #31
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4019      	ands	r1, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6818      	ldr	r0, [r3, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	4613      	mov	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	4413      	add	r3, r2
 80027c2:	3b41      	subs	r3, #65	@ 0x41
 80027c4:	fa00 f203 	lsl.w	r2, r0, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b09      	cmp	r3, #9
 80027d6:	d91c      	bls.n	8002812 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68d9      	ldr	r1, [r3, #12]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	4613      	mov	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	4413      	add	r3, r2
 80027e8:	3b1e      	subs	r3, #30
 80027ea:	2207      	movs	r2, #7
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	4019      	ands	r1, r3
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	6898      	ldr	r0, [r3, #8]
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4613      	mov	r3, r2
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	4413      	add	r3, r2
 8002802:	3b1e      	subs	r3, #30
 8002804:	fa00 f203 	lsl.w	r2, r0, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	60da      	str	r2, [r3, #12]
 8002810:	e019      	b.n	8002846 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6919      	ldr	r1, [r3, #16]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4613      	mov	r3, r2
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	4413      	add	r3, r2
 8002822:	2207      	movs	r2, #7
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	43db      	mvns	r3, r3
 800282a:	4019      	ands	r1, r3
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6898      	ldr	r0, [r3, #8]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4613      	mov	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	4413      	add	r3, r2
 800283a:	fa00 f203 	lsl.w	r2, r0, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	430a      	orrs	r2, r1
 8002844:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2b10      	cmp	r3, #16
 800284c:	d003      	beq.n	8002856 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002852:	2b11      	cmp	r3, #17
 8002854:	d132      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a1d      	ldr	r2, [pc, #116]	@ (80028d0 <HAL_ADC_ConfigChannel+0x1e4>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d125      	bne.n	80028ac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d126      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800287c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2b10      	cmp	r3, #16
 8002884:	d11a      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002886:	4b13      	ldr	r3, [pc, #76]	@ (80028d4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a13      	ldr	r2, [pc, #76]	@ (80028d8 <HAL_ADC_ConfigChannel+0x1ec>)
 800288c:	fba2 2303 	umull	r2, r3, r2, r3
 8002890:	0c9a      	lsrs	r2, r3, #18
 8002892:	4613      	mov	r3, r2
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	4413      	add	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800289c:	e002      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	3b01      	subs	r3, #1
 80028a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d1f9      	bne.n	800289e <HAL_ADC_ConfigChannel+0x1b2>
 80028aa:	e007      	b.n	80028bc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b0:	f043 0220 	orr.w	r2, r3, #32
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3714      	adds	r7, #20
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr
 80028d0:	40012400 	.word	0x40012400
 80028d4:	2000041c 	.word	0x2000041c
 80028d8:	431bde83 	.word	0x431bde83

080028dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d040      	beq.n	800297c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f042 0201 	orr.w	r2, r2, #1
 8002908:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800290a:	4b1f      	ldr	r3, [pc, #124]	@ (8002988 <ADC_Enable+0xac>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a1f      	ldr	r2, [pc, #124]	@ (800298c <ADC_Enable+0xb0>)
 8002910:	fba2 2303 	umull	r2, r3, r2, r3
 8002914:	0c9b      	lsrs	r3, r3, #18
 8002916:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002918:	e002      	b.n	8002920 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	3b01      	subs	r3, #1
 800291e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f9      	bne.n	800291a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002926:	f7ff fc1b 	bl	8002160 <HAL_GetTick>
 800292a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800292c:	e01f      	b.n	800296e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800292e:	f7ff fc17 	bl	8002160 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d918      	bls.n	800296e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b01      	cmp	r3, #1
 8002948:	d011      	beq.n	800296e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294e:	f043 0210 	orr.w	r2, r3, #16
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800295a:	f043 0201 	orr.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e007      	b.n	800297e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d1d8      	bne.n	800292e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	2000041c 	.word	0x2000041c
 800298c:	431bde83 	.word	0x431bde83

08002990 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002998:	2300      	movs	r3, #0
 800299a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d12e      	bne.n	8002a08 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029ba:	f7ff fbd1 	bl	8002160 <HAL_GetTick>
 80029be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029c0:	e01b      	b.n	80029fa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029c2:	f7ff fbcd 	bl	8002160 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d914      	bls.n	80029fa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d10d      	bne.n	80029fa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	f043 0210 	orr.w	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ee:	f043 0201 	orr.w	r2, r3, #1
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e007      	b.n	8002a0a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d0dc      	beq.n	80029c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002a14:	b590      	push	{r4, r7, lr}
 8002a16:	b087      	sub	sp, #28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d101      	bne.n	8002a32 <HAL_ADCEx_Calibration_Start+0x1e>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	e097      	b.n	8002b62 <HAL_ADCEx_Calibration_Start+0x14e>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2201      	movs	r2, #1
 8002a36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff ffa8 	bl	8002990 <ADC_ConversionStop_Disable>
 8002a40:	4603      	mov	r3, r0
 8002a42:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f7ff ff49 	bl	80028dc <ADC_Enable>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f040 8081 	bne.w	8002b58 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a5e:	f023 0302 	bic.w	r3, r3, #2
 8002a62:	f043 0202 	orr.w	r2, r3, #2
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a6a:	4b40      	ldr	r3, [pc, #256]	@ (8002b6c <HAL_ADCEx_Calibration_Start+0x158>)
 8002a6c:	681c      	ldr	r4, [r3, #0]
 8002a6e:	2002      	movs	r0, #2
 8002a70:	f001 f80e 	bl	8003a90 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a74:	4603      	mov	r3, r0
 8002a76:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002a7a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002a7c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002a7e:	e002      	b.n	8002a86 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f9      	bne.n	8002a80 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0208 	orr.w	r2, r2, #8
 8002a9a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a9c:	f7ff fb60 	bl	8002160 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002aa2:	e01b      	b.n	8002adc <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002aa4:	f7ff fb5c 	bl	8002160 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b0a      	cmp	r3, #10
 8002ab0:	d914      	bls.n	8002adc <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00d      	beq.n	8002adc <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	f023 0312 	bic.w	r3, r3, #18
 8002ac8:	f043 0210 	orr.w	r2, r3, #16
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e042      	b.n	8002b62 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d1dc      	bne.n	8002aa4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f042 0204 	orr.w	r2, r2, #4
 8002af8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002afa:	f7ff fb31 	bl	8002160 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b00:	e01b      	b.n	8002b3a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002b02:	f7ff fb2d 	bl	8002160 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b0a      	cmp	r3, #10
 8002b0e:	d914      	bls.n	8002b3a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0304 	and.w	r3, r3, #4
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00d      	beq.n	8002b3a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	f023 0312 	bic.w	r3, r3, #18
 8002b26:	f043 0210 	orr.w	r2, r3, #16
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e013      	b.n	8002b62 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1dc      	bne.n	8002b02 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4c:	f023 0303 	bic.w	r3, r3, #3
 8002b50:	f043 0201 	orr.w	r2, r3, #1
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	371c      	adds	r7, #28
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd90      	pop	{r4, r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	2000041c 	.word	0x2000041c

08002b70 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr
	...

08002b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b94:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bb6:	4a04      	ldr	r2, [pc, #16]	@ (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	60d3      	str	r3, [r2, #12]
}
 8002bbc:	bf00      	nop
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd0:	4b04      	ldr	r3, [pc, #16]	@ (8002be4 <__NVIC_GetPriorityGrouping+0x18>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	f003 0307 	and.w	r3, r3, #7
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	db0b      	blt.n	8002c12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	f003 021f 	and.w	r2, r3, #31
 8002c00:	4906      	ldr	r1, [pc, #24]	@ (8002c1c <__NVIC_EnableIRQ+0x34>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	2001      	movs	r0, #1
 8002c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100

08002c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	6039      	str	r1, [r7, #0]
 8002c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	db0a      	blt.n	8002c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	490c      	ldr	r1, [pc, #48]	@ (8002c6c <__NVIC_SetPriority+0x4c>)
 8002c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3e:	0112      	lsls	r2, r2, #4
 8002c40:	b2d2      	uxtb	r2, r2
 8002c42:	440b      	add	r3, r1
 8002c44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c48:	e00a      	b.n	8002c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	4908      	ldr	r1, [pc, #32]	@ (8002c70 <__NVIC_SetPriority+0x50>)
 8002c50:	79fb      	ldrb	r3, [r7, #7]
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	3b04      	subs	r3, #4
 8002c58:	0112      	lsls	r2, r2, #4
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	761a      	strb	r2, [r3, #24]
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b089      	sub	sp, #36	@ 0x24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	f1c3 0307 	rsb	r3, r3, #7
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	bf28      	it	cs
 8002c92:	2304      	movcs	r3, #4
 8002c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	3304      	adds	r3, #4
 8002c9a:	2b06      	cmp	r3, #6
 8002c9c:	d902      	bls.n	8002ca4 <NVIC_EncodePriority+0x30>
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	3b03      	subs	r3, #3
 8002ca2:	e000      	b.n	8002ca6 <NVIC_EncodePriority+0x32>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	43da      	mvns	r2, r3
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc6:	43d9      	mvns	r1, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ccc:	4313      	orrs	r3, r2
         );
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3724      	adds	r7, #36	@ 0x24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cfc:	f7ff ff90 	bl	8002c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	@ (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff2d 	bl	8002b84 <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff42 	bl	8002bcc <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff90 	bl	8002c74 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5f 	bl	8002c20 <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff35 	bl	8002be8 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff ffa2 	bl	8002cd8 <SysTick_Config>
 8002d94:	4603      	mov	r3, r0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}

08002d9e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002d9e:	b580      	push	{r7, lr}
 8002da0:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002da2:	f000 f802 	bl	8002daa <HAL_SYSTICK_Callback>
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002daa:	b480      	push	{r7}
 8002dac:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002dae:	bf00      	nop
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bc80      	pop	{r7}
 8002db4:	4770      	bx	lr
	...

08002db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b08b      	sub	sp, #44	@ 0x2c
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dca:	e161      	b.n	8003090 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dcc:	2201      	movs	r2, #1
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	69fa      	ldr	r2, [r7, #28]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	f040 8150 	bne.w	800308a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a97      	ldr	r2, [pc, #604]	@ (800304c <HAL_GPIO_Init+0x294>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d05e      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
 8002df4:	4a95      	ldr	r2, [pc, #596]	@ (800304c <HAL_GPIO_Init+0x294>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d875      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002dfa:	4a95      	ldr	r2, [pc, #596]	@ (8003050 <HAL_GPIO_Init+0x298>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d058      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
 8002e00:	4a93      	ldr	r2, [pc, #588]	@ (8003050 <HAL_GPIO_Init+0x298>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d86f      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002e06:	4a93      	ldr	r2, [pc, #588]	@ (8003054 <HAL_GPIO_Init+0x29c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d052      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
 8002e0c:	4a91      	ldr	r2, [pc, #580]	@ (8003054 <HAL_GPIO_Init+0x29c>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d869      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002e12:	4a91      	ldr	r2, [pc, #580]	@ (8003058 <HAL_GPIO_Init+0x2a0>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d04c      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
 8002e18:	4a8f      	ldr	r2, [pc, #572]	@ (8003058 <HAL_GPIO_Init+0x2a0>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d863      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002e1e:	4a8f      	ldr	r2, [pc, #572]	@ (800305c <HAL_GPIO_Init+0x2a4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d046      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
 8002e24:	4a8d      	ldr	r2, [pc, #564]	@ (800305c <HAL_GPIO_Init+0x2a4>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d85d      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002e2a:	2b12      	cmp	r3, #18
 8002e2c:	d82a      	bhi.n	8002e84 <HAL_GPIO_Init+0xcc>
 8002e2e:	2b12      	cmp	r3, #18
 8002e30:	d859      	bhi.n	8002ee6 <HAL_GPIO_Init+0x12e>
 8002e32:	a201      	add	r2, pc, #4	@ (adr r2, 8002e38 <HAL_GPIO_Init+0x80>)
 8002e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e38:	08002eb3 	.word	0x08002eb3
 8002e3c:	08002e8d 	.word	0x08002e8d
 8002e40:	08002e9f 	.word	0x08002e9f
 8002e44:	08002ee1 	.word	0x08002ee1
 8002e48:	08002ee7 	.word	0x08002ee7
 8002e4c:	08002ee7 	.word	0x08002ee7
 8002e50:	08002ee7 	.word	0x08002ee7
 8002e54:	08002ee7 	.word	0x08002ee7
 8002e58:	08002ee7 	.word	0x08002ee7
 8002e5c:	08002ee7 	.word	0x08002ee7
 8002e60:	08002ee7 	.word	0x08002ee7
 8002e64:	08002ee7 	.word	0x08002ee7
 8002e68:	08002ee7 	.word	0x08002ee7
 8002e6c:	08002ee7 	.word	0x08002ee7
 8002e70:	08002ee7 	.word	0x08002ee7
 8002e74:	08002ee7 	.word	0x08002ee7
 8002e78:	08002ee7 	.word	0x08002ee7
 8002e7c:	08002e95 	.word	0x08002e95
 8002e80:	08002ea9 	.word	0x08002ea9
 8002e84:	4a76      	ldr	r2, [pc, #472]	@ (8003060 <HAL_GPIO_Init+0x2a8>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d013      	beq.n	8002eb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e8a:	e02c      	b.n	8002ee6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	623b      	str	r3, [r7, #32]
          break;
 8002e92:	e029      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	623b      	str	r3, [r7, #32]
          break;
 8002e9c:	e024      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	3308      	adds	r3, #8
 8002ea4:	623b      	str	r3, [r7, #32]
          break;
 8002ea6:	e01f      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	330c      	adds	r3, #12
 8002eae:	623b      	str	r3, [r7, #32]
          break;
 8002eb0:	e01a      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d102      	bne.n	8002ec0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002eba:	2304      	movs	r3, #4
 8002ebc:	623b      	str	r3, [r7, #32]
          break;
 8002ebe:	e013      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d105      	bne.n	8002ed4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ec8:	2308      	movs	r3, #8
 8002eca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	69fa      	ldr	r2, [r7, #28]
 8002ed0:	611a      	str	r2, [r3, #16]
          break;
 8002ed2:	e009      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ed4:	2308      	movs	r3, #8
 8002ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69fa      	ldr	r2, [r7, #28]
 8002edc:	615a      	str	r2, [r3, #20]
          break;
 8002ede:	e003      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	623b      	str	r3, [r7, #32]
          break;
 8002ee4:	e000      	b.n	8002ee8 <HAL_GPIO_Init+0x130>
          break;
 8002ee6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2bff      	cmp	r3, #255	@ 0xff
 8002eec:	d801      	bhi.n	8002ef2 <HAL_GPIO_Init+0x13a>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	e001      	b.n	8002ef6 <HAL_GPIO_Init+0x13e>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	2bff      	cmp	r3, #255	@ 0xff
 8002efc:	d802      	bhi.n	8002f04 <HAL_GPIO_Init+0x14c>
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	e002      	b.n	8002f0a <HAL_GPIO_Init+0x152>
 8002f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f06:	3b08      	subs	r3, #8
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	210f      	movs	r1, #15
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	fa01 f303 	lsl.w	r3, r1, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	401a      	ands	r2, r3
 8002f1c:	6a39      	ldr	r1, [r7, #32]
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	fa01 f303 	lsl.w	r3, r1, r3
 8002f24:	431a      	orrs	r2, r3
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f000 80a9 	beq.w	800308a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f38:	4b4a      	ldr	r3, [pc, #296]	@ (8003064 <HAL_GPIO_Init+0x2ac>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	4a49      	ldr	r2, [pc, #292]	@ (8003064 <HAL_GPIO_Init+0x2ac>)
 8002f3e:	f043 0301 	orr.w	r3, r3, #1
 8002f42:	6193      	str	r3, [r2, #24]
 8002f44:	4b47      	ldr	r3, [pc, #284]	@ (8003064 <HAL_GPIO_Init+0x2ac>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f50:	4a45      	ldr	r2, [pc, #276]	@ (8003068 <HAL_GPIO_Init+0x2b0>)
 8002f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	3302      	adds	r3, #2
 8002f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f60:	f003 0303 	and.w	r3, r3, #3
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	220f      	movs	r2, #15
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4013      	ands	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a3d      	ldr	r2, [pc, #244]	@ (800306c <HAL_GPIO_Init+0x2b4>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d00d      	beq.n	8002f98 <HAL_GPIO_Init+0x1e0>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003070 <HAL_GPIO_Init+0x2b8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d007      	beq.n	8002f94 <HAL_GPIO_Init+0x1dc>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a3b      	ldr	r2, [pc, #236]	@ (8003074 <HAL_GPIO_Init+0x2bc>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d101      	bne.n	8002f90 <HAL_GPIO_Init+0x1d8>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e004      	b.n	8002f9a <HAL_GPIO_Init+0x1e2>
 8002f90:	2303      	movs	r3, #3
 8002f92:	e002      	b.n	8002f9a <HAL_GPIO_Init+0x1e2>
 8002f94:	2301      	movs	r3, #1
 8002f96:	e000      	b.n	8002f9a <HAL_GPIO_Init+0x1e2>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f9c:	f002 0203 	and.w	r2, r2, #3
 8002fa0:	0092      	lsls	r2, r2, #2
 8002fa2:	4093      	lsls	r3, r2
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002faa:	492f      	ldr	r1, [pc, #188]	@ (8003068 <HAL_GPIO_Init+0x2b0>)
 8002fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fae:	089b      	lsrs	r3, r3, #2
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	68fa      	ldr	r2, [r7, #12]
 8002fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d006      	beq.n	8002fd2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	492b      	ldr	r1, [pc, #172]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	608b      	str	r3, [r1, #8]
 8002fd0:	e006      	b.n	8002fe0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fd2:	4b29      	ldr	r3, [pc, #164]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	4927      	ldr	r1, [pc, #156]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002fdc:	4013      	ands	r3, r2
 8002fde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d006      	beq.n	8002ffa <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fec:	4b22      	ldr	r3, [pc, #136]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002fee:	68da      	ldr	r2, [r3, #12]
 8002ff0:	4921      	ldr	r1, [pc, #132]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	60cb      	str	r3, [r1, #12]
 8002ff8:	e006      	b.n	8003008 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	43db      	mvns	r3, r3
 8003002:	491d      	ldr	r1, [pc, #116]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8003004:	4013      	ands	r3, r2
 8003006:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d006      	beq.n	8003022 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003014:	4b18      	ldr	r3, [pc, #96]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	4917      	ldr	r1, [pc, #92]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	4313      	orrs	r3, r2
 800301e:	604b      	str	r3, [r1, #4]
 8003020:	e006      	b.n	8003030 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003022:	4b15      	ldr	r3, [pc, #84]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	43db      	mvns	r3, r3
 800302a:	4913      	ldr	r1, [pc, #76]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 800302c:	4013      	ands	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003038:	2b00      	cmp	r3, #0
 800303a:	d01f      	beq.n	800307c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800303c:	4b0e      	ldr	r3, [pc, #56]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	490d      	ldr	r1, [pc, #52]	@ (8003078 <HAL_GPIO_Init+0x2c0>)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]
 8003048:	e01f      	b.n	800308a <HAL_GPIO_Init+0x2d2>
 800304a:	bf00      	nop
 800304c:	10320000 	.word	0x10320000
 8003050:	10310000 	.word	0x10310000
 8003054:	10220000 	.word	0x10220000
 8003058:	10210000 	.word	0x10210000
 800305c:	10120000 	.word	0x10120000
 8003060:	10110000 	.word	0x10110000
 8003064:	40021000 	.word	0x40021000
 8003068:	40010000 	.word	0x40010000
 800306c:	40010800 	.word	0x40010800
 8003070:	40010c00 	.word	0x40010c00
 8003074:	40011000 	.word	0x40011000
 8003078:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800307c:	4b0b      	ldr	r3, [pc, #44]	@ (80030ac <HAL_GPIO_Init+0x2f4>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	43db      	mvns	r3, r3
 8003084:	4909      	ldr	r1, [pc, #36]	@ (80030ac <HAL_GPIO_Init+0x2f4>)
 8003086:	4013      	ands	r3, r2
 8003088:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	3301      	adds	r3, #1
 800308e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	2b00      	cmp	r3, #0
 800309c:	f47f ae96 	bne.w	8002dcc <HAL_GPIO_Init+0x14>
  }
}
 80030a0:	bf00      	nop
 80030a2:	bf00      	nop
 80030a4:	372c      	adds	r7, #44	@ 0x2c
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bc80      	pop	{r7}
 80030aa:	4770      	bx	lr
 80030ac:	40010400 	.word	0x40010400

080030b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	460b      	mov	r3, r1
 80030ba:	807b      	strh	r3, [r7, #2]
 80030bc:	4613      	mov	r3, r2
 80030be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030c0:	787b      	ldrb	r3, [r7, #1]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030c6:	887a      	ldrh	r2, [r7, #2]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80030cc:	e003      	b.n	80030d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80030ce:	887b      	ldrh	r3, [r7, #2]
 80030d0:	041a      	lsls	r2, r3, #16
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	611a      	str	r2, [r3, #16]
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	460b      	mov	r3, r1
 80030ea:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80030f2:	887a      	ldrh	r2, [r7, #2]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	041a      	lsls	r2, r3, #16
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	43d9      	mvns	r1, r3
 80030fe:	887b      	ldrh	r3, [r7, #2]
 8003100:	400b      	ands	r3, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	611a      	str	r2, [r3, #16]
}
 8003108:	bf00      	nop
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr
	...

08003114 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003118:	4b03      	ldr	r3, [pc, #12]	@ (8003128 <HAL_PWR_EnableBkUpAccess+0x14>)
 800311a:	2201      	movs	r2, #1
 800311c:	601a      	str	r2, [r3, #0]
}
 800311e:	bf00      	nop
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	420e0020 	.word	0x420e0020

0800312c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e272      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 8087 	beq.w	800325a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800314c:	4b92      	ldr	r3, [pc, #584]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 030c 	and.w	r3, r3, #12
 8003154:	2b04      	cmp	r3, #4
 8003156:	d00c      	beq.n	8003172 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003158:	4b8f      	ldr	r3, [pc, #572]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 030c 	and.w	r3, r3, #12
 8003160:	2b08      	cmp	r3, #8
 8003162:	d112      	bne.n	800318a <HAL_RCC_OscConfig+0x5e>
 8003164:	4b8c      	ldr	r3, [pc, #560]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800316c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003170:	d10b      	bne.n	800318a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003172:	4b89      	ldr	r3, [pc, #548]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d06c      	beq.n	8003258 <HAL_RCC_OscConfig+0x12c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d168      	bne.n	8003258 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e24c      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003192:	d106      	bne.n	80031a2 <HAL_RCC_OscConfig+0x76>
 8003194:	4b80      	ldr	r3, [pc, #512]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a7f      	ldr	r2, [pc, #508]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 800319a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	e02e      	b.n	8003200 <HAL_RCC_OscConfig+0xd4>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d10c      	bne.n	80031c4 <HAL_RCC_OscConfig+0x98>
 80031aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	4b78      	ldr	r3, [pc, #480]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a77      	ldr	r2, [pc, #476]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	e01d      	b.n	8003200 <HAL_RCC_OscConfig+0xd4>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031cc:	d10c      	bne.n	80031e8 <HAL_RCC_OscConfig+0xbc>
 80031ce:	4b72      	ldr	r3, [pc, #456]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a71      	ldr	r2, [pc, #452]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	4b6f      	ldr	r3, [pc, #444]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a6e      	ldr	r2, [pc, #440]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	e00b      	b.n	8003200 <HAL_RCC_OscConfig+0xd4>
 80031e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b68      	ldr	r3, [pc, #416]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a67      	ldr	r2, [pc, #412]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80031fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d013      	beq.n	8003230 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003208:	f7fe ffaa 	bl	8002160 <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003210:	f7fe ffa6 	bl	8002160 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b64      	cmp	r3, #100	@ 0x64
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e200      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003222:	4b5d      	ldr	r3, [pc, #372]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d0f0      	beq.n	8003210 <HAL_RCC_OscConfig+0xe4>
 800322e:	e014      	b.n	800325a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003230:	f7fe ff96 	bl	8002160 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003238:	f7fe ff92 	bl	8002160 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b64      	cmp	r3, #100	@ 0x64
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e1ec      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324a:	4b53      	ldr	r3, [pc, #332]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f0      	bne.n	8003238 <HAL_RCC_OscConfig+0x10c>
 8003256:	e000      	b.n	800325a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0302 	and.w	r3, r3, #2
 8003262:	2b00      	cmp	r3, #0
 8003264:	d063      	beq.n	800332e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003266:	4b4c      	ldr	r3, [pc, #304]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00b      	beq.n	800328a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003272:	4b49      	ldr	r3, [pc, #292]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b08      	cmp	r3, #8
 800327c:	d11c      	bne.n	80032b8 <HAL_RCC_OscConfig+0x18c>
 800327e:	4b46      	ldr	r3, [pc, #280]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d116      	bne.n	80032b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800328a:	4b43      	ldr	r3, [pc, #268]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d005      	beq.n	80032a2 <HAL_RCC_OscConfig+0x176>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d001      	beq.n	80032a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e1c0      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	4939      	ldr	r1, [pc, #228]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b6:	e03a      	b.n	800332e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d020      	beq.n	8003302 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032c0:	4b36      	ldr	r3, [pc, #216]	@ (800339c <HAL_RCC_OscConfig+0x270>)
 80032c2:	2201      	movs	r2, #1
 80032c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c6:	f7fe ff4b 	bl	8002160 <HAL_GetTick>
 80032ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032cc:	e008      	b.n	80032e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ce:	f7fe ff47 	bl	8002160 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d901      	bls.n	80032e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e1a1      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d0f0      	beq.n	80032ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	695b      	ldr	r3, [r3, #20]
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	4927      	ldr	r1, [pc, #156]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	600b      	str	r3, [r1, #0]
 8003300:	e015      	b.n	800332e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003302:	4b26      	ldr	r3, [pc, #152]	@ (800339c <HAL_RCC_OscConfig+0x270>)
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003308:	f7fe ff2a 	bl	8002160 <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330e:	e008      	b.n	8003322 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003310:	f7fe ff26 	bl	8002160 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e180      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003322:	4b1d      	ldr	r3, [pc, #116]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1f0      	bne.n	8003310 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d03a      	beq.n	80033b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d019      	beq.n	8003376 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003342:	4b17      	ldr	r3, [pc, #92]	@ (80033a0 <HAL_RCC_OscConfig+0x274>)
 8003344:	2201      	movs	r2, #1
 8003346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003348:	f7fe ff0a 	bl	8002160 <HAL_GetTick>
 800334c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003350:	f7fe ff06 	bl	8002160 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e160      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003362:	4b0d      	ldr	r3, [pc, #52]	@ (8003398 <HAL_RCC_OscConfig+0x26c>)
 8003364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003366:	f003 0302 	and.w	r3, r3, #2
 800336a:	2b00      	cmp	r3, #0
 800336c:	d0f0      	beq.n	8003350 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800336e:	2001      	movs	r0, #1
 8003370:	f000 faba 	bl	80038e8 <RCC_Delay>
 8003374:	e01c      	b.n	80033b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_RCC_OscConfig+0x274>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800337c:	f7fe fef0 	bl	8002160 <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003382:	e00f      	b.n	80033a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003384:	f7fe feec 	bl	8002160 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d908      	bls.n	80033a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e146      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
 8003396:	bf00      	nop
 8003398:	40021000 	.word	0x40021000
 800339c:	42420000 	.word	0x42420000
 80033a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a4:	4b92      	ldr	r3, [pc, #584]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1e9      	bne.n	8003384 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 80a6 	beq.w	800350a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033be:	2300      	movs	r3, #0
 80033c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033c2:	4b8b      	ldr	r3, [pc, #556]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10d      	bne.n	80033ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ce:	4b88      	ldr	r3, [pc, #544]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	4a87      	ldr	r2, [pc, #540]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80033d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d8:	61d3      	str	r3, [r2, #28]
 80033da:	4b85      	ldr	r3, [pc, #532]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033e2:	60bb      	str	r3, [r7, #8]
 80033e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033e6:	2301      	movs	r3, #1
 80033e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ea:	4b82      	ldr	r3, [pc, #520]	@ (80035f4 <HAL_RCC_OscConfig+0x4c8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d118      	bne.n	8003428 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033f6:	4b7f      	ldr	r3, [pc, #508]	@ (80035f4 <HAL_RCC_OscConfig+0x4c8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a7e      	ldr	r2, [pc, #504]	@ (80035f4 <HAL_RCC_OscConfig+0x4c8>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003402:	f7fe fead 	bl	8002160 <HAL_GetTick>
 8003406:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800340a:	f7fe fea9 	bl	8002160 <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b64      	cmp	r3, #100	@ 0x64
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e103      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341c:	4b75      	ldr	r3, [pc, #468]	@ (80035f4 <HAL_RCC_OscConfig+0x4c8>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f0      	beq.n	800340a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d106      	bne.n	800343e <HAL_RCC_OscConfig+0x312>
 8003430:	4b6f      	ldr	r3, [pc, #444]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	4a6e      	ldr	r2, [pc, #440]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003436:	f043 0301 	orr.w	r3, r3, #1
 800343a:	6213      	str	r3, [r2, #32]
 800343c:	e02d      	b.n	800349a <HAL_RCC_OscConfig+0x36e>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10c      	bne.n	8003460 <HAL_RCC_OscConfig+0x334>
 8003446:	4b6a      	ldr	r3, [pc, #424]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	4a69      	ldr	r2, [pc, #420]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	6213      	str	r3, [r2, #32]
 8003452:	4b67      	ldr	r3, [pc, #412]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003454:	6a1b      	ldr	r3, [r3, #32]
 8003456:	4a66      	ldr	r2, [pc, #408]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003458:	f023 0304 	bic.w	r3, r3, #4
 800345c:	6213      	str	r3, [r2, #32]
 800345e:	e01c      	b.n	800349a <HAL_RCC_OscConfig+0x36e>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2b05      	cmp	r3, #5
 8003466:	d10c      	bne.n	8003482 <HAL_RCC_OscConfig+0x356>
 8003468:	4b61      	ldr	r3, [pc, #388]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	4a60      	ldr	r2, [pc, #384]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800346e:	f043 0304 	orr.w	r3, r3, #4
 8003472:	6213      	str	r3, [r2, #32]
 8003474:	4b5e      	ldr	r3, [pc, #376]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003476:	6a1b      	ldr	r3, [r3, #32]
 8003478:	4a5d      	ldr	r2, [pc, #372]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800347a:	f043 0301 	orr.w	r3, r3, #1
 800347e:	6213      	str	r3, [r2, #32]
 8003480:	e00b      	b.n	800349a <HAL_RCC_OscConfig+0x36e>
 8003482:	4b5b      	ldr	r3, [pc, #364]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	4a5a      	ldr	r2, [pc, #360]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003488:	f023 0301 	bic.w	r3, r3, #1
 800348c:	6213      	str	r3, [r2, #32]
 800348e:	4b58      	ldr	r3, [pc, #352]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	4a57      	ldr	r2, [pc, #348]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003494:	f023 0304 	bic.w	r3, r3, #4
 8003498:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d015      	beq.n	80034ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a2:	f7fe fe5d 	bl	8002160 <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a8:	e00a      	b.n	80034c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034aa:	f7fe fe59 	bl	8002160 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d901      	bls.n	80034c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034bc:	2303      	movs	r3, #3
 80034be:	e0b1      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034c0:	4b4b      	ldr	r3, [pc, #300]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f003 0302 	and.w	r3, r3, #2
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d0ee      	beq.n	80034aa <HAL_RCC_OscConfig+0x37e>
 80034cc:	e014      	b.n	80034f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ce:	f7fe fe47 	bl	8002160 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d4:	e00a      	b.n	80034ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d6:	f7fe fe43 	bl	8002160 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d901      	bls.n	80034ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e09b      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ec:	4b40      	ldr	r3, [pc, #256]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80034ee:	6a1b      	ldr	r3, [r3, #32]
 80034f0:	f003 0302 	and.w	r3, r3, #2
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1ee      	bne.n	80034d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034f8:	7dfb      	ldrb	r3, [r7, #23]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d105      	bne.n	800350a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fe:	4b3c      	ldr	r3, [pc, #240]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	4a3b      	ldr	r2, [pc, #236]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003508:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8087 	beq.w	8003622 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003514:	4b36      	ldr	r3, [pc, #216]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 030c 	and.w	r3, r3, #12
 800351c:	2b08      	cmp	r3, #8
 800351e:	d061      	beq.n	80035e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	69db      	ldr	r3, [r3, #28]
 8003524:	2b02      	cmp	r3, #2
 8003526:	d146      	bne.n	80035b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003528:	4b33      	ldr	r3, [pc, #204]	@ (80035f8 <HAL_RCC_OscConfig+0x4cc>)
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352e:	f7fe fe17 	bl	8002160 <HAL_GetTick>
 8003532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003534:	e008      	b.n	8003548 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003536:	f7fe fe13 	bl	8002160 <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d901      	bls.n	8003548 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	e06d      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003548:	4b29      	ldr	r3, [pc, #164]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d1f0      	bne.n	8003536 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800355c:	d108      	bne.n	8003570 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800355e:	4b24      	ldr	r3, [pc, #144]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	4921      	ldr	r1, [pc, #132]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 800356c:	4313      	orrs	r3, r2
 800356e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003570:	4b1f      	ldr	r3, [pc, #124]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a19      	ldr	r1, [r3, #32]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003580:	430b      	orrs	r3, r1
 8003582:	491b      	ldr	r1, [pc, #108]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 8003584:	4313      	orrs	r3, r2
 8003586:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003588:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <HAL_RCC_OscConfig+0x4cc>)
 800358a:	2201      	movs	r2, #1
 800358c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358e:	f7fe fde7 	bl	8002160 <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003596:	f7fe fde3 	bl	8002160 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e03d      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035a8:	4b11      	ldr	r3, [pc, #68]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d0f0      	beq.n	8003596 <HAL_RCC_OscConfig+0x46a>
 80035b4:	e035      	b.n	8003622 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b6:	4b10      	ldr	r3, [pc, #64]	@ (80035f8 <HAL_RCC_OscConfig+0x4cc>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035bc:	f7fe fdd0 	bl	8002160 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c4:	f7fe fdcc 	bl	8002160 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e026      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d6:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <HAL_RCC_OscConfig+0x4c4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x498>
 80035e2:	e01e      	b.n	8003622 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69db      	ldr	r3, [r3, #28]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d107      	bne.n	80035fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e019      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40007000 	.word	0x40007000
 80035f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035fc:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_RCC_OscConfig+0x500>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	429a      	cmp	r2, r3
 800360e:	d106      	bne.n	800361e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800361a:	429a      	cmp	r2, r3
 800361c:	d001      	beq.n	8003622 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e000      	b.n	8003624 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40021000 	.word	0x40021000

08003630 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0d0      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003644:	4b6a      	ldr	r3, [pc, #424]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d910      	bls.n	8003674 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003652:	4b67      	ldr	r3, [pc, #412]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 0207 	bic.w	r2, r3, #7
 800365a:	4965      	ldr	r1, [pc, #404]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	4313      	orrs	r3, r2
 8003660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b63      	ldr	r3, [pc, #396]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d001      	beq.n	8003674 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0b8      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d020      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0304 	and.w	r3, r3, #4
 8003688:	2b00      	cmp	r3, #0
 800368a:	d005      	beq.n	8003698 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800368c:	4b59      	ldr	r3, [pc, #356]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	4a58      	ldr	r2, [pc, #352]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003696:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d005      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036a4:	4b53      	ldr	r3, [pc, #332]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	4a52      	ldr	r2, [pc, #328]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80036ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036b0:	4b50      	ldr	r3, [pc, #320]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	494d      	ldr	r1, [pc, #308]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d040      	beq.n	8003750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d107      	bne.n	80036e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d6:	4b47      	ldr	r3, [pc, #284]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d115      	bne.n	800370e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e07f      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d107      	bne.n	80036fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ee:	4b41      	ldr	r3, [pc, #260]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d109      	bne.n	800370e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e073      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036fe:	4b3d      	ldr	r3, [pc, #244]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e06b      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800370e:	4b39      	ldr	r3, [pc, #228]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	f023 0203 	bic.w	r2, r3, #3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	4936      	ldr	r1, [pc, #216]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	4313      	orrs	r3, r2
 800371e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003720:	f7fe fd1e 	bl	8002160 <HAL_GetTick>
 8003724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003726:	e00a      	b.n	800373e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003728:	f7fe fd1a 	bl	8002160 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003736:	4293      	cmp	r3, r2
 8003738:	d901      	bls.n	800373e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e053      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800373e:	4b2d      	ldr	r3, [pc, #180]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	f003 020c 	and.w	r2, r3, #12
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	429a      	cmp	r2, r3
 800374e:	d1eb      	bne.n	8003728 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003750:	4b27      	ldr	r3, [pc, #156]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	683a      	ldr	r2, [r7, #0]
 800375a:	429a      	cmp	r2, r3
 800375c:	d210      	bcs.n	8003780 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800375e:	4b24      	ldr	r3, [pc, #144]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f023 0207 	bic.w	r2, r3, #7
 8003766:	4922      	ldr	r1, [pc, #136]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	4313      	orrs	r3, r2
 800376c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800376e:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	429a      	cmp	r2, r3
 800377a:	d001      	beq.n	8003780 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	e032      	b.n	80037e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b00      	cmp	r3, #0
 800378a:	d008      	beq.n	800379e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800378c:	4b19      	ldr	r3, [pc, #100]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4916      	ldr	r1, [pc, #88]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 800379a:	4313      	orrs	r3, r2
 800379c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d009      	beq.n	80037be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037aa:	4b12      	ldr	r3, [pc, #72]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	691b      	ldr	r3, [r3, #16]
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	490e      	ldr	r1, [pc, #56]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037be:	f000 f821 	bl	8003804 <HAL_RCC_GetSysClockFreq>
 80037c2:	4602      	mov	r2, r0
 80037c4:	4b0b      	ldr	r3, [pc, #44]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	091b      	lsrs	r3, r3, #4
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	490a      	ldr	r1, [pc, #40]	@ (80037f8 <HAL_RCC_ClockConfig+0x1c8>)
 80037d0:	5ccb      	ldrb	r3, [r1, r3]
 80037d2:	fa22 f303 	lsr.w	r3, r2, r3
 80037d6:	4a09      	ldr	r2, [pc, #36]	@ (80037fc <HAL_RCC_ClockConfig+0x1cc>)
 80037d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037da:	4b09      	ldr	r3, [pc, #36]	@ (8003800 <HAL_RCC_ClockConfig+0x1d0>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe fc7c 	bl	80020dc <HAL_InitTick>

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40022000 	.word	0x40022000
 80037f4:	40021000 	.word	0x40021000
 80037f8:	08005b50 	.word	0x08005b50
 80037fc:	2000041c 	.word	0x2000041c
 8003800:	20000420 	.word	0x20000420

08003804 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	2300      	movs	r3, #0
 8003810:	60bb      	str	r3, [r7, #8]
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	2300      	movs	r3, #0
 8003818:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800381e:	4b1e      	ldr	r3, [pc, #120]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x94>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f003 030c 	and.w	r3, r3, #12
 800382a:	2b04      	cmp	r3, #4
 800382c:	d002      	beq.n	8003834 <HAL_RCC_GetSysClockFreq+0x30>
 800382e:	2b08      	cmp	r3, #8
 8003830:	d003      	beq.n	800383a <HAL_RCC_GetSysClockFreq+0x36>
 8003832:	e027      	b.n	8003884 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003834:	4b19      	ldr	r3, [pc, #100]	@ (800389c <HAL_RCC_GetSysClockFreq+0x98>)
 8003836:	613b      	str	r3, [r7, #16]
      break;
 8003838:	e027      	b.n	800388a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	0c9b      	lsrs	r3, r3, #18
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	4a17      	ldr	r2, [pc, #92]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003844:	5cd3      	ldrb	r3, [r2, r3]
 8003846:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d010      	beq.n	8003874 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003852:	4b11      	ldr	r3, [pc, #68]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x94>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	0c5b      	lsrs	r3, r3, #17
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	4a11      	ldr	r2, [pc, #68]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800385e:	5cd3      	ldrb	r3, [r2, r3]
 8003860:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a0d      	ldr	r2, [pc, #52]	@ (800389c <HAL_RCC_GetSysClockFreq+0x98>)
 8003866:	fb03 f202 	mul.w	r2, r3, r2
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e004      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a0c      	ldr	r2, [pc, #48]	@ (80038a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003878:	fb02 f303 	mul.w	r3, r2, r3
 800387c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	613b      	str	r3, [r7, #16]
      break;
 8003882:	e002      	b.n	800388a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003884:	4b05      	ldr	r3, [pc, #20]	@ (800389c <HAL_RCC_GetSysClockFreq+0x98>)
 8003886:	613b      	str	r3, [r7, #16]
      break;
 8003888:	bf00      	nop
    }
  }
  return sysclockfreq;
 800388a:	693b      	ldr	r3, [r7, #16]
}
 800388c:	4618      	mov	r0, r3
 800388e:	371c      	adds	r7, #28
 8003890:	46bd      	mov	sp, r7
 8003892:	bc80      	pop	{r7}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40021000 	.word	0x40021000
 800389c:	007a1200 	.word	0x007a1200
 80038a0:	08005b68 	.word	0x08005b68
 80038a4:	08005b78 	.word	0x08005b78
 80038a8:	003d0900 	.word	0x003d0900

080038ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038b0:	4b02      	ldr	r3, [pc, #8]	@ (80038bc <HAL_RCC_GetHCLKFreq+0x10>)
 80038b2:	681b      	ldr	r3, [r3, #0]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bc80      	pop	{r7}
 80038ba:	4770      	bx	lr
 80038bc:	2000041c 	.word	0x2000041c

080038c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038c4:	f7ff fff2 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038c8:	4602      	mov	r2, r0
 80038ca:	4b05      	ldr	r3, [pc, #20]	@ (80038e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	0adb      	lsrs	r3, r3, #11
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	4903      	ldr	r1, [pc, #12]	@ (80038e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038d6:	5ccb      	ldrb	r3, [r1, r3]
 80038d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038dc:	4618      	mov	r0, r3
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000
 80038e4:	08005b60 	.word	0x08005b60

080038e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038f0:	4b0a      	ldr	r3, [pc, #40]	@ (800391c <RCC_Delay+0x34>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a0a      	ldr	r2, [pc, #40]	@ (8003920 <RCC_Delay+0x38>)
 80038f6:	fba2 2303 	umull	r2, r3, r2, r3
 80038fa:	0a5b      	lsrs	r3, r3, #9
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003904:	bf00      	nop
  }
  while (Delay --);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	1e5a      	subs	r2, r3, #1
 800390a:	60fa      	str	r2, [r7, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1f9      	bne.n	8003904 <RCC_Delay+0x1c>
}
 8003910:	bf00      	nop
 8003912:	bf00      	nop
 8003914:	3714      	adds	r7, #20
 8003916:	46bd      	mov	sp, r7
 8003918:	bc80      	pop	{r7}
 800391a:	4770      	bx	lr
 800391c:	2000041c 	.word	0x2000041c
 8003920:	10624dd3 	.word	0x10624dd3

08003924 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800392c:	2300      	movs	r3, #0
 800392e:	613b      	str	r3, [r7, #16]
 8003930:	2300      	movs	r3, #0
 8003932:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b00      	cmp	r3, #0
 800393e:	d07d      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003940:	2300      	movs	r3, #0
 8003942:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003944:	4b4f      	ldr	r3, [pc, #316]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10d      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003950:	4b4c      	ldr	r3, [pc, #304]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003952:	69db      	ldr	r3, [r3, #28]
 8003954:	4a4b      	ldr	r2, [pc, #300]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800395a:	61d3      	str	r3, [r2, #28]
 800395c:	4b49      	ldr	r3, [pc, #292]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800395e:	69db      	ldr	r3, [r3, #28]
 8003960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003964:	60bb      	str	r3, [r7, #8]
 8003966:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003968:	2301      	movs	r3, #1
 800396a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800396c:	4b46      	ldr	r3, [pc, #280]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003974:	2b00      	cmp	r3, #0
 8003976:	d118      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003978:	4b43      	ldr	r3, [pc, #268]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a42      	ldr	r2, [pc, #264]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800397e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003982:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003984:	f7fe fbec 	bl	8002160 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398a:	e008      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398c:	f7fe fbe8 	bl	8002160 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b64      	cmp	r3, #100	@ 0x64
 8003998:	d901      	bls.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e06d      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800399e:	4b3a      	ldr	r3, [pc, #232]	@ (8003a88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f0      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039aa:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039b2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d02e      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d027      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d2:	4b2e      	ldr	r3, [pc, #184]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039d4:	2201      	movs	r2, #1
 80039d6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039d8:	4b2c      	ldr	r3, [pc, #176]	@ (8003a8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80039da:	2200      	movs	r2, #0
 80039dc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80039de:	4a29      	ldr	r2, [pc, #164]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d014      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ee:	f7fe fbb7 	bl	8002160 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039f4:	e00a      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f6:	f7fe fbb3 	bl	8002160 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d901      	bls.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e036      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a0e:	6a1b      	ldr	r3, [r3, #32]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0ee      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a18:	4b1a      	ldr	r3, [pc, #104]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a1a:	6a1b      	ldr	r3, [r3, #32]
 8003a1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	4917      	ldr	r1, [pc, #92]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a2a:	7dfb      	ldrb	r3, [r7, #23]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d105      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a30:	4b14      	ldr	r3, [pc, #80]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a32:	69db      	ldr	r3, [r3, #28]
 8003a34:	4a13      	ldr	r2, [pc, #76]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a3a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d008      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a48:	4b0e      	ldr	r3, [pc, #56]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	490b      	ldr	r1, [pc, #44]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0310 	and.w	r3, r3, #16
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d008      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a66:	4b07      	ldr	r3, [pc, #28]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	4904      	ldr	r1, [pc, #16]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3718      	adds	r7, #24
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40021000 	.word	0x40021000
 8003a88:	40007000 	.word	0x40007000
 8003a8c:	42420440 	.word	0x42420440

08003a90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	61fb      	str	r3, [r7, #28]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b10      	cmp	r3, #16
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b10      	cmp	r3, #16
 8003ab6:	f200 808a 	bhi.w	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d045      	beq.n	8003b4c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d075      	beq.n	8003bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003ac6:	e082      	b.n	8003bce <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003ac8:	4b46      	ldr	r3, [pc, #280]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003ace:	4b45      	ldr	r3, [pc, #276]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d07b      	beq.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	0c9b      	lsrs	r3, r3, #18
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	4a41      	ldr	r2, [pc, #260]	@ (8003be8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003ae4:	5cd3      	ldrb	r3, [r2, r3]
 8003ae6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d015      	beq.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003af2:	4b3c      	ldr	r3, [pc, #240]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	0c5b      	lsrs	r3, r3, #17
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	4a3b      	ldr	r2, [pc, #236]	@ (8003bec <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003afe:	5cd3      	ldrb	r3, [r2, r3]
 8003b00:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00d      	beq.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003b0c:	4a38      	ldr	r2, [pc, #224]	@ (8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	fb02 f303 	mul.w	r3, r2, r3
 8003b1a:	61fb      	str	r3, [r7, #28]
 8003b1c:	e004      	b.n	8003b28 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	4a34      	ldr	r2, [pc, #208]	@ (8003bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003b22:	fb02 f303 	mul.w	r3, r2, r3
 8003b26:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003b28:	4b2e      	ldr	r3, [pc, #184]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b34:	d102      	bne.n	8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	61bb      	str	r3, [r7, #24]
      break;
 8003b3a:	e04a      	b.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	4a2d      	ldr	r2, [pc, #180]	@ (8003bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	085b      	lsrs	r3, r3, #1
 8003b48:	61bb      	str	r3, [r7, #24]
      break;
 8003b4a:	e042      	b.n	8003bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003b4c:	4b25      	ldr	r3, [pc, #148]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b5c:	d108      	bne.n	8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003b68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003b6c:	61bb      	str	r3, [r7, #24]
 8003b6e:	e01f      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b7a:	d109      	bne.n	8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003b7c:	4b19      	ldr	r3, [pc, #100]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d003      	beq.n	8003b90 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003b88:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003b8c:	61bb      	str	r3, [r7, #24]
 8003b8e:	e00f      	b.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b9a:	d11c      	bne.n	8003bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b9c:	4b11      	ldr	r3, [pc, #68]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d016      	beq.n	8003bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003ba8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003bac:	61bb      	str	r3, [r7, #24]
      break;
 8003bae:	e012      	b.n	8003bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003bb0:	e011      	b.n	8003bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003bb2:	f7ff fe85 	bl	80038c0 <HAL_RCC_GetPCLK2Freq>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	0b9b      	lsrs	r3, r3, #14
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	005b      	lsls	r3, r3, #1
 8003bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bca:	61bb      	str	r3, [r7, #24]
      break;
 8003bcc:	e004      	b.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bce:	bf00      	nop
 8003bd0:	e002      	b.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bd2:	bf00      	nop
 8003bd4:	e000      	b.n	8003bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003bd6:	bf00      	nop
    }
  }
  return (frequency);
 8003bd8:	69bb      	ldr	r3, [r7, #24]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3720      	adds	r7, #32
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	40021000 	.word	0x40021000
 8003be8:	08005b7c 	.word	0x08005b7c
 8003bec:	08005b8c 	.word	0x08005b8c
 8003bf0:	007a1200 	.word	0x007a1200
 8003bf4:	003d0900 	.word	0x003d0900
 8003bf8:	aaaaaaab 	.word	0xaaaaaaab

08003bfc <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e07a      	b.n	8003d08 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	7c5b      	ldrb	r3, [r3, #17]
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d105      	bne.n	8003c28 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fe f8ec 	bl	8001e00 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fb1d 	bl	800426e <HAL_RTC_WaitForSynchro>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d004      	beq.n	8003c44 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2204      	movs	r2, #4
 8003c3e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e061      	b.n	8003d08 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 fbd6 	bl	80043f6 <RTC_EnterInitMode>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2204      	movs	r2, #4
 8003c54:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e056      	b.n	8003d08 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685a      	ldr	r2, [r3, #4]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 0207 	bic.w	r2, r2, #7
 8003c68:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d005      	beq.n	8003c7e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003c72:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <HAL_RTC_Init+0x114>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c76:	4a26      	ldr	r2, [pc, #152]	@ (8003d10 <HAL_RTC_Init+0x114>)
 8003c78:	f023 0301 	bic.w	r3, r3, #1
 8003c7c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003c7e:	4b24      	ldr	r3, [pc, #144]	@ (8003d10 <HAL_RTC_Init+0x114>)
 8003c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c82:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	4921      	ldr	r1, [pc, #132]	@ (8003d10 <HAL_RTC_Init+0x114>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c98:	d003      	beq.n	8003ca2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	60fb      	str	r3, [r7, #12]
 8003ca0:	e00e      	b.n	8003cc0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	f7ff fef4 	bl	8003a90 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ca8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d104      	bne.n	8003cba <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2204      	movs	r2, #4
 8003cb4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e026      	b.n	8003d08 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	0c1a      	lsrs	r2, r3, #16
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f002 020f 	and.w	r2, r2, #15
 8003ccc:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	b292      	uxth	r2, r2
 8003cd6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f000 fbb4 	bl	8004446 <RTC_ExitInitMode>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d004      	beq.n	8003cee <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e00c      	b.n	8003d08 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2201      	movs	r2, #1
 8003d04:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003d06:	2300      	movs	r3, #0
  }
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	40006c00 	.word	0x40006c00

08003d14 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d14:	b590      	push	{r4, r7, lr}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]
 8003d24:	2300      	movs	r3, #0
 8003d26:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d002      	beq.n	8003d34 <HAL_RTC_SetTime+0x20>
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d101      	bne.n	8003d38 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e080      	b.n	8003e3a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	7c1b      	ldrb	r3, [r3, #16]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_RTC_SetTime+0x30>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e07a      	b.n	8003e3a <HAL_RTC_SetTime+0x126>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2201      	movs	r2, #1
 8003d48:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d113      	bne.n	8003d7e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003d60:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	785b      	ldrb	r3, [r3, #1]
 8003d68:	4619      	mov	r1, r3
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	1a5b      	subs	r3, r3, r1
 8003d70:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003d72:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003d78:	4413      	add	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]
 8003d7c:	e01e      	b.n	8003dbc <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 fba4 	bl	80044d0 <RTC_Bcd2ToByte>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003d90:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	785b      	ldrb	r3, [r3, #1]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f000 fb99 	bl	80044d0 <RTC_Bcd2ToByte>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	461a      	mov	r2, r3
 8003da2:	4613      	mov	r3, r2
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003daa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	789b      	ldrb	r3, [r3, #2]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fb8d 	bl	80044d0 <RTC_Bcd2ToByte>
 8003db6:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003db8:	4423      	add	r3, r4
 8003dba:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003dbc:	6979      	ldr	r1, [r7, #20]
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f000 fab2 	bl	8004328 <RTC_WriteTimeCounter>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d007      	beq.n	8003dda <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2204      	movs	r2, #4
 8003dce:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e02f      	b.n	8003e3a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 0205 	bic.w	r2, r2, #5
 8003de8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fac3 	bl	8004376 <RTC_ReadAlarmCounter>
 8003df0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003df8:	d018      	beq.n	8003e2c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d214      	bcs.n	8003e2c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8003e08:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8003e0c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003e0e:	6939      	ldr	r1, [r7, #16]
 8003e10:	68f8      	ldr	r0, [r7, #12]
 8003e12:	f000 fac9 	bl	80043a8 <RTC_WriteAlarmCounter>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d007      	beq.n	8003e2c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2204      	movs	r2, #4
 8003e20:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e006      	b.n	8003e3a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003e38:	2300      	movs	r3, #0
  }
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd90      	pop	{r4, r7, pc}
	...

08003e44 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b088      	sub	sp, #32
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61bb      	str	r3, [r7, #24]
 8003e54:	2300      	movs	r3, #0
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_RTC_GetTime+0x28>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d101      	bne.n	8003e70 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0b5      	b.n	8003fdc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e0ac      	b.n	8003fdc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 fa20 	bl	80042c8 <RTC_ReadTimeCounter>
 8003e88:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	4a55      	ldr	r2, [pc, #340]	@ (8003fe4 <HAL_RTC_GetTime+0x1a0>)
 8003e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e92:	0adb      	lsrs	r3, r3, #11
 8003e94:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8003e96:	69ba      	ldr	r2, [r7, #24]
 8003e98:	4b52      	ldr	r3, [pc, #328]	@ (8003fe4 <HAL_RTC_GetTime+0x1a0>)
 8003e9a:	fba3 1302 	umull	r1, r3, r3, r2
 8003e9e:	0adb      	lsrs	r3, r3, #11
 8003ea0:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003ea4:	fb01 f303 	mul.w	r3, r1, r3
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	4a4f      	ldr	r2, [pc, #316]	@ (8003fe8 <HAL_RTC_GetTime+0x1a4>)
 8003eac:	fba2 2303 	umull	r2, r3, r2, r3
 8003eb0:	095b      	lsrs	r3, r3, #5
 8003eb2:	b2da      	uxtb	r2, r3
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe4 <HAL_RTC_GetTime+0x1a0>)
 8003ebc:	fba2 1203 	umull	r1, r2, r2, r3
 8003ec0:	0ad2      	lsrs	r2, r2, #11
 8003ec2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8003ec6:	fb01 f202 	mul.w	r2, r1, r2
 8003eca:	1a9a      	subs	r2, r3, r2
 8003ecc:	4b46      	ldr	r3, [pc, #280]	@ (8003fe8 <HAL_RTC_GetTime+0x1a4>)
 8003ece:	fba3 1302 	umull	r1, r3, r3, r2
 8003ed2:	0959      	lsrs	r1, r3, #5
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	1a5b      	subs	r3, r3, r1
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	1ad1      	subs	r1, r2, r3
 8003ede:	b2ca      	uxtb	r2, r1
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	2b17      	cmp	r3, #23
 8003ee8:	d955      	bls.n	8003f96 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4a3f      	ldr	r2, [pc, #252]	@ (8003fec <HAL_RTC_GetTime+0x1a8>)
 8003eee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8003ef6:	6939      	ldr	r1, [r7, #16]
 8003ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8003fec <HAL_RTC_GetTime+0x1a8>)
 8003efa:	fba3 2301 	umull	r2, r3, r3, r1
 8003efe:	091a      	lsrs	r2, r3, #4
 8003f00:	4613      	mov	r3, r2
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	4413      	add	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	1aca      	subs	r2, r1, r3
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 fa30 	bl	8004376 <RTC_ReadAlarmCounter>
 8003f16:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f1e:	d008      	beq.n	8003f32 <HAL_RTC_GetTime+0xee>
 8003f20:	69fa      	ldr	r2, [r7, #28]
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d904      	bls.n	8003f32 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8003f28:	69fa      	ldr	r2, [r7, #28]
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	61fb      	str	r3, [r7, #28]
 8003f30:	e002      	b.n	8003f38 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f36:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	4a2d      	ldr	r2, [pc, #180]	@ (8003ff0 <HAL_RTC_GetTime+0x1ac>)
 8003f3c:	fb02 f303 	mul.w	r3, r2, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003f46:	69b9      	ldr	r1, [r7, #24]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 f9ed 	bl	8004328 <RTC_WriteTimeCounter>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e041      	b.n	8003fdc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f5e:	d00c      	beq.n	8003f7a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8003f60:	69fa      	ldr	r2, [r7, #28]
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	4413      	add	r3, r2
 8003f66:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003f68:	69f9      	ldr	r1, [r7, #28]
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f000 fa1c 	bl	80043a8 <RTC_WriteAlarmCounter>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e030      	b.n	8003fdc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003f7a:	69f9      	ldr	r1, [r7, #28]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 fa13 	bl	80043a8 <RTC_WriteAlarmCounter>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e027      	b.n	8003fdc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8003f8c:	6979      	ldr	r1, [r7, #20]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fabb 	bl	800450a <RTC_DateUpdate>
 8003f94:	e003      	b.n	8003f9e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	b2da      	uxtb	r2, r3
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01a      	beq.n	8003fda <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	781b      	ldrb	r3, [r3, #0]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f000 fa74 	bl	8004496 <RTC_ByteToBcd2>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	785b      	ldrb	r3, [r3, #1]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fa6b 	bl	8004496 <RTC_ByteToBcd2>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	789b      	ldrb	r3, [r3, #2]
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f000 fa62 	bl	8004496 <RTC_ByteToBcd2>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003fda:	2300      	movs	r3, #0
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3720      	adds	r7, #32
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	91a2b3c5 	.word	0x91a2b3c5
 8003fe8:	88888889 	.word	0x88888889
 8003fec:	aaaaaaab 	.word	0xaaaaaaab
 8003ff0:	00015180 	.word	0x00015180

08003ff4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b088      	sub	sp, #32
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	61fb      	str	r3, [r7, #28]
 8004004:	2300      	movs	r3, #0
 8004006:	61bb      	str	r3, [r7, #24]
 8004008:	2300      	movs	r3, #0
 800400a:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_RTC_SetDate+0x24>
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e097      	b.n	800414c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	7c1b      	ldrb	r3, [r3, #16]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d101      	bne.n	8004028 <HAL_RTC_SetDate+0x34>
 8004024:	2302      	movs	r3, #2
 8004026:	e091      	b.n	800414c <HAL_RTC_SetDate+0x158>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2201      	movs	r2, #1
 800402c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2202      	movs	r2, #2
 8004032:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10c      	bne.n	8004054 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	78da      	ldrb	r2, [r3, #3]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	785a      	ldrb	r2, [r3, #1]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	789a      	ldrb	r2, [r3, #2]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	739a      	strb	r2, [r3, #14]
 8004052:	e01a      	b.n	800408a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	78db      	ldrb	r3, [r3, #3]
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fa39 	bl	80044d0 <RTC_Bcd2ToByte>
 800405e:	4603      	mov	r3, r0
 8004060:	461a      	mov	r2, r3
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	785b      	ldrb	r3, [r3, #1]
 800406a:	4618      	mov	r0, r3
 800406c:	f000 fa30 	bl	80044d0 <RTC_Bcd2ToByte>
 8004070:	4603      	mov	r3, r0
 8004072:	461a      	mov	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	789b      	ldrb	r3, [r3, #2]
 800407c:	4618      	mov	r0, r3
 800407e:	f000 fa27 	bl	80044d0 <RTC_Bcd2ToByte>
 8004082:	4603      	mov	r3, r0
 8004084:	461a      	mov	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	7bdb      	ldrb	r3, [r3, #15]
 800408e:	4618      	mov	r0, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	7b59      	ldrb	r1, [r3, #13]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	7b9b      	ldrb	r3, [r3, #14]
 8004098:	461a      	mov	r2, r3
 800409a:	f000 fb11 	bl	80046c0 <RTC_WeekDayNum>
 800409e:	4603      	mov	r3, r0
 80040a0:	461a      	mov	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	7b1a      	ldrb	r2, [r3, #12]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f90a 	bl	80042c8 <RTC_ReadTimeCounter>
 80040b4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4a26      	ldr	r2, [pc, #152]	@ (8004154 <HAL_RTC_SetDate+0x160>)
 80040ba:	fba2 2303 	umull	r2, r3, r2, r3
 80040be:	0adb      	lsrs	r3, r3, #11
 80040c0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	2b18      	cmp	r3, #24
 80040c6:	d93a      	bls.n	800413e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	4a23      	ldr	r2, [pc, #140]	@ (8004158 <HAL_RTC_SetDate+0x164>)
 80040cc:	fba2 2303 	umull	r2, r3, r2, r3
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	4a22      	ldr	r2, [pc, #136]	@ (800415c <HAL_RTC_SetDate+0x168>)
 80040d4:	fb02 f303 	mul.w	r3, r2, r3
 80040d8:	69fa      	ldr	r2, [r7, #28]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80040de:	69f9      	ldr	r1, [r7, #28]
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f921 	bl	8004328 <RTC_WriteTimeCounter>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d007      	beq.n	80040fc <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2204      	movs	r2, #4
 80040f0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e027      	b.n	800414c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f93a 	bl	8004376 <RTC_ReadAlarmCounter>
 8004102:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800410a:	d018      	beq.n	800413e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	429a      	cmp	r2, r3
 8004112:	d214      	bcs.n	800413e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800411a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800411e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004120:	69b9      	ldr	r1, [r7, #24]
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f000 f940 	bl	80043a8 <RTC_WriteAlarmCounter>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2204      	movs	r2, #4
 8004132:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e006      	b.n	800414c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2201      	movs	r2, #1
 8004142:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800414a:	2300      	movs	r3, #0
}
 800414c:	4618      	mov	r0, r3
 800414e:	3720      	adds	r7, #32
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	91a2b3c5 	.word	0x91a2b3c5
 8004158:	aaaaaaab 	.word	0xaaaaaaab
 800415c:	00015180 	.word	0x00015180

08004160 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
  RTC_TimeTypeDef stime = {0U};
 800416c:	f107 0314 	add.w	r3, r7, #20
 8004170:	2100      	movs	r1, #0
 8004172:	460a      	mov	r2, r1
 8004174:	801a      	strh	r2, [r3, #0]
 8004176:	460a      	mov	r2, r1
 8004178:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_RTC_GetDate+0x26>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_RTC_GetDate+0x2a>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e03a      	b.n	8004200 <HAL_RTC_GetDate+0xa0>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800418a:	f107 0314 	add.w	r3, r7, #20
 800418e:	2200      	movs	r2, #0
 8004190:	4619      	mov	r1, r3
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f7ff fe56 	bl	8003e44 <HAL_RTC_GetTime>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_RTC_GetDate+0x42>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e02e      	b.n	8004200 <HAL_RTC_GetDate+0xa0>
  }

  /* Fill the structure fields with the read parameters */
  sDate->WeekDay  = hrtc->DateToUpdate.WeekDay;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	7b1a      	ldrb	r2, [r3, #12]
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	701a      	strb	r2, [r3, #0]
  sDate->Year     = hrtc->DateToUpdate.Year;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	7bda      	ldrb	r2, [r3, #15]
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	70da      	strb	r2, [r3, #3]
  sDate->Month    = hrtc->DateToUpdate.Month;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	7b5a      	ldrb	r2, [r3, #13]
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	705a      	strb	r2, [r3, #1]
  sDate->Date     = hrtc->DateToUpdate.Date;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	7b9a      	ldrb	r2, [r3, #14]
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	709a      	strb	r2, [r3, #2]

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d01a      	beq.n	80041fe <HAL_RTC_GetDate+0x9e>
  {
    /* Convert the date structure parameters to BCD format */
    sDate->Year   = (uint8_t)RTC_ByteToBcd2(sDate->Year);
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	78db      	ldrb	r3, [r3, #3]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f000 f962 	bl	8004496 <RTC_ByteToBcd2>
 80041d2:	4603      	mov	r3, r0
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	70da      	strb	r2, [r3, #3]
    sDate->Month  = (uint8_t)RTC_ByteToBcd2(sDate->Month);
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	785b      	ldrb	r3, [r3, #1]
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 f959 	bl	8004496 <RTC_ByteToBcd2>
 80041e4:	4603      	mov	r3, r0
 80041e6:	461a      	mov	r2, r3
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	705a      	strb	r2, [r3, #1]
    sDate->Date   = (uint8_t)RTC_ByteToBcd2(sDate->Date);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	789b      	ldrb	r3, [r3, #2]
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 f950 	bl	8004496 <RTC_ByteToBcd2>
 80041f6:	4603      	mov	r3, r0
 80041f8:	461a      	mov	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80041fe:	2300      	movs	r3, #0
}
 8004200:	4618      	mov	r0, r3
 8004202:	3718      	adds	r7, #24
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0302 	and.w	r3, r3, #2
 800421a:	2b00      	cmp	r3, #0
 800421c:	d011      	beq.n	8004242 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00a      	beq.n	8004242 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f000 f815 	bl	800425c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0202 	bic.w	r2, r2, #2
 8004240:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004242:	4b05      	ldr	r3, [pc, #20]	@ (8004258 <HAL_RTC_AlarmIRQHandler+0x50>)
 8004244:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004248:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2201      	movs	r2, #1
 800424e:	745a      	strb	r2, [r3, #17]
}
 8004250:	bf00      	nop
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}
 8004258:	40010400 	.word	0x40010400

0800425c <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	bc80      	pop	{r7}
 800426c:	4770      	bx	lr

0800426e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800426e:	b580      	push	{r7, lr}
 8004270:	b084      	sub	sp, #16
 8004272:	af00      	add	r7, sp, #0
 8004274:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004276:	2300      	movs	r3, #0
 8004278:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e01d      	b.n	80042c0 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 0208 	bic.w	r2, r2, #8
 8004292:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004294:	f7fd ff64 	bl	8002160 <HAL_GetTick>
 8004298:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800429a:	e009      	b.n	80042b0 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800429c:	f7fd ff60 	bl	8002160 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80042aa:	d901      	bls.n	80042b0 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e007      	b.n	80042c0 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f003 0308 	and.w	r3, r3, #8
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0ee      	beq.n	800429c <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b087      	sub	sp, #28
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80042d0:	2300      	movs	r3, #0
 80042d2:	827b      	strh	r3, [r7, #18]
 80042d4:	2300      	movs	r3, #0
 80042d6:	823b      	strh	r3, [r7, #16]
 80042d8:	2300      	movs	r3, #0
 80042da:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80042dc:	2300      	movs	r3, #0
 80042de:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69db      	ldr	r3, [r3, #28]
 80042ee:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80042f8:	8a7a      	ldrh	r2, [r7, #18]
 80042fa:	8a3b      	ldrh	r3, [r7, #16]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d008      	beq.n	8004312 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004300:	8a3b      	ldrh	r3, [r7, #16]
 8004302:	041a      	lsls	r2, r3, #16
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	b29b      	uxth	r3, r3
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	e004      	b.n	800431c <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8004312:	8a7b      	ldrh	r3, [r7, #18]
 8004314:	041a      	lsls	r2, r3, #16
 8004316:	89fb      	ldrh	r3, [r7, #14]
 8004318:	4313      	orrs	r3, r2
 800431a:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800431c:	697b      	ldr	r3, [r7, #20]
}
 800431e:	4618      	mov	r0, r3
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 f85d 	bl	80043f6 <RTC_EnterInitMode>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	73fb      	strb	r3, [r7, #15]
 8004346:	e011      	b.n	800436c <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	0c12      	lsrs	r2, r2, #16
 8004350:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	b292      	uxth	r2, r2
 800435a:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f000 f872 	bl	8004446 <RTC_ExitInitMode>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800436c:	7bfb      	ldrb	r3, [r7, #15]
}
 800436e:	4618      	mov	r0, r3
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004376:	b480      	push	{r7}
 8004378:	b085      	sub	sp, #20
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	81fb      	strh	r3, [r7, #14]
 8004382:	2300      	movs	r3, #0
 8004384:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004394:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004396:	89fb      	ldrh	r3, [r7, #14]
 8004398:	041a      	lsls	r2, r3, #16
 800439a:	89bb      	ldrh	r3, [r7, #12]
 800439c:	4313      	orrs	r3, r2
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3714      	adds	r7, #20
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bc80      	pop	{r7}
 80043a6:	4770      	bx	lr

080043a8 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f81d 	bl	80043f6 <RTC_EnterInitMode>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	73fb      	strb	r3, [r7, #15]
 80043c6:	e011      	b.n	80043ec <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	0c12      	lsrs	r2, r2, #16
 80043d0:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	b292      	uxth	r2, r2
 80043da:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80043dc:	6878      	ldr	r0, [r7, #4]
 80043de:	f000 f832 	bl	8004446 <RTC_ExitInitMode>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d001      	beq.n	80043ec <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b084      	sub	sp, #16
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004402:	f7fd fead 	bl	8002160 <HAL_GetTick>
 8004406:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004408:	e009      	b.n	800441e <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800440a:	f7fd fea9 	bl	8002160 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004418:	d901      	bls.n	800441e <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e00f      	b.n	800443e <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0320 	and.w	r3, r3, #32
 8004428:	2b00      	cmp	r3, #0
 800442a:	d0ee      	beq.n	800440a <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685a      	ldr	r2, [r3, #4]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0210 	orr.w	r2, r2, #16
 800443a:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	4618      	mov	r0, r3
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}

08004446 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f022 0210 	bic.w	r2, r2, #16
 8004460:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004462:	f7fd fe7d 	bl	8002160 <HAL_GetTick>
 8004466:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004468:	e009      	b.n	800447e <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800446a:	f7fd fe79 	bl	8002160 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004478:	d901      	bls.n	800447e <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e007      	b.n	800448e <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ee      	beq.n	800446a <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800448c:	2300      	movs	r3, #0
}
 800448e:	4618      	mov	r0, r3
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004496:	b480      	push	{r7}
 8004498:	b085      	sub	sp, #20
 800449a:	af00      	add	r7, sp, #0
 800449c:	4603      	mov	r3, r0
 800449e:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80044a0:	2300      	movs	r3, #0
 80044a2:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80044a4:	e005      	b.n	80044b2 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	3301      	adds	r3, #1
 80044aa:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	3b0a      	subs	r3, #10
 80044b0:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80044b2:	79fb      	ldrb	r3, [r7, #7]
 80044b4:	2b09      	cmp	r3, #9
 80044b6:	d8f6      	bhi.n	80044a6 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	011b      	lsls	r3, r3, #4
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	79fb      	ldrb	r3, [r7, #7]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	b2db      	uxtb	r3, r3
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr

080044d0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	4603      	mov	r3, r0
 80044d8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	091b      	lsrs	r3, r3, #4
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	461a      	mov	r2, r3
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	4413      	add	r3, r2
 80044fe:	b2db      	uxtb	r3, r3
}
 8004500:	4618      	mov	r0, r3
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	bc80      	pop	{r7}
 8004508:	4770      	bx	lr

0800450a <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800450a:	b580      	push	{r7, lr}
 800450c:	b086      	sub	sp, #24
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
 8004512:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	2300      	movs	r3, #0
 800451a:	613b      	str	r3, [r7, #16]
 800451c:	2300      	movs	r3, #0
 800451e:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 8004520:	2300      	movs	r3, #0
 8004522:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	7bdb      	ldrb	r3, [r3, #15]
 8004528:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	7b5b      	ldrb	r3, [r3, #13]
 800452e:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	7b9b      	ldrb	r3, [r3, #14]
 8004534:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8004536:	2300      	movs	r3, #0
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	e06f      	b.n	800461c <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d011      	beq.n	8004566 <RTC_DateUpdate+0x5c>
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	2b03      	cmp	r3, #3
 8004546:	d00e      	beq.n	8004566 <RTC_DateUpdate+0x5c>
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	2b05      	cmp	r3, #5
 800454c:	d00b      	beq.n	8004566 <RTC_DateUpdate+0x5c>
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	2b07      	cmp	r3, #7
 8004552:	d008      	beq.n	8004566 <RTC_DateUpdate+0x5c>
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	2b08      	cmp	r3, #8
 8004558:	d005      	beq.n	8004566 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	2b0a      	cmp	r3, #10
 800455e:	d002      	beq.n	8004566 <RTC_DateUpdate+0x5c>
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	2b0c      	cmp	r3, #12
 8004564:	d117      	bne.n	8004596 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2b1e      	cmp	r3, #30
 800456a:	d803      	bhi.n	8004574 <RTC_DateUpdate+0x6a>
      {
        day++;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	3301      	adds	r3, #1
 8004570:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004572:	e050      	b.n	8004616 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	2b0c      	cmp	r3, #12
 8004578:	d005      	beq.n	8004586 <RTC_DateUpdate+0x7c>
        {
          month++;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	3301      	adds	r3, #1
 800457e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004580:	2301      	movs	r3, #1
 8004582:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8004584:	e047      	b.n	8004616 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8004586:	2301      	movs	r3, #1
 8004588:	613b      	str	r3, [r7, #16]
          day = 1U;
 800458a:	2301      	movs	r3, #1
 800458c:	60fb      	str	r3, [r7, #12]
          year++;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	3301      	adds	r3, #1
 8004592:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8004594:	e03f      	b.n	8004616 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	2b04      	cmp	r3, #4
 800459a:	d008      	beq.n	80045ae <RTC_DateUpdate+0xa4>
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	2b06      	cmp	r3, #6
 80045a0:	d005      	beq.n	80045ae <RTC_DateUpdate+0xa4>
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	2b09      	cmp	r3, #9
 80045a6:	d002      	beq.n	80045ae <RTC_DateUpdate+0xa4>
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	2b0b      	cmp	r3, #11
 80045ac:	d10c      	bne.n	80045c8 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2b1d      	cmp	r3, #29
 80045b2:	d803      	bhi.n	80045bc <RTC_DateUpdate+0xb2>
      {
        day++;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	3301      	adds	r3, #1
 80045b8:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80045ba:	e02c      	b.n	8004616 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	3301      	adds	r3, #1
 80045c0:	613b      	str	r3, [r7, #16]
        day = 1U;
 80045c2:	2301      	movs	r3, #1
 80045c4:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80045c6:	e026      	b.n	8004616 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d123      	bne.n	8004616 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b1b      	cmp	r3, #27
 80045d2:	d803      	bhi.n	80045dc <RTC_DateUpdate+0xd2>
      {
        day++;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	3301      	adds	r3, #1
 80045d8:	60fb      	str	r3, [r7, #12]
 80045da:	e01c      	b.n	8004616 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2b1c      	cmp	r3, #28
 80045e0:	d111      	bne.n	8004606 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	4618      	mov	r0, r3
 80045e8:	f000 f838 	bl	800465c <RTC_IsLeapYear>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <RTC_DateUpdate+0xf0>
        {
          day++;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	3301      	adds	r3, #1
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	e00d      	b.n	8004616 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	3301      	adds	r3, #1
 80045fe:	613b      	str	r3, [r7, #16]
          day = 1U;
 8004600:	2301      	movs	r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	e007      	b.n	8004616 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2b1d      	cmp	r3, #29
 800460a:	d104      	bne.n	8004616 <RTC_DateUpdate+0x10c>
      {
        month++;
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	3301      	adds	r3, #1
 8004610:	613b      	str	r3, [r7, #16]
        day = 1U;
 8004612:	2301      	movs	r3, #1
 8004614:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	3301      	adds	r3, #1
 800461a:	60bb      	str	r3, [r7, #8]
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d38b      	bcc.n	800453c <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	b2da      	uxtb	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	b2da      	uxtb	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	b2da      	uxtb	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	4619      	mov	r1, r3
 8004646:	6978      	ldr	r0, [r7, #20]
 8004648:	f000 f83a 	bl	80046c0 <RTC_WeekDayNum>
 800464c:	4603      	mov	r3, r0
 800464e:	461a      	mov	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	731a      	strb	r2, [r3, #12]
}
 8004654:	bf00      	nop
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
 8004662:	4603      	mov	r3, r0
 8004664:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8004666:	88fb      	ldrh	r3, [r7, #6]
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	e01d      	b.n	80046b2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8004676:	88fb      	ldrh	r3, [r7, #6]
 8004678:	4a10      	ldr	r2, [pc, #64]	@ (80046bc <RTC_IsLeapYear+0x60>)
 800467a:	fba2 1203 	umull	r1, r2, r2, r3
 800467e:	0952      	lsrs	r2, r2, #5
 8004680:	2164      	movs	r1, #100	@ 0x64
 8004682:	fb01 f202 	mul.w	r2, r1, r2
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800468e:	2301      	movs	r3, #1
 8004690:	e00f      	b.n	80046b2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8004692:	88fb      	ldrh	r3, [r7, #6]
 8004694:	4a09      	ldr	r2, [pc, #36]	@ (80046bc <RTC_IsLeapYear+0x60>)
 8004696:	fba2 1203 	umull	r1, r2, r2, r3
 800469a:	09d2      	lsrs	r2, r2, #7
 800469c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80046a0:	fb01 f202 	mul.w	r2, r1, r2
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e000      	b.n	80046b2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80046b0:	2300      	movs	r3, #0
  }
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bc80      	pop	{r7}
 80046ba:	4770      	bx	lr
 80046bc:	51eb851f 	.word	0x51eb851f

080046c0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	70fb      	strb	r3, [r7, #3]
 80046cc:	4613      	mov	r3, r2
 80046ce:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80046d0:	2300      	movs	r3, #0
 80046d2:	60bb      	str	r3, [r7, #8]
 80046d4:	2300      	movs	r3, #0
 80046d6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80046de:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80046e0:	78fb      	ldrb	r3, [r7, #3]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d82d      	bhi.n	8004742 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80046e6:	78fa      	ldrb	r2, [r7, #3]
 80046e8:	4613      	mov	r3, r2
 80046ea:	005b      	lsls	r3, r3, #1
 80046ec:	4413      	add	r3, r2
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	1a9b      	subs	r3, r3, r2
 80046f2:	4a2c      	ldr	r2, [pc, #176]	@ (80047a4 <RTC_WeekDayNum+0xe4>)
 80046f4:	fba2 2303 	umull	r2, r3, r2, r3
 80046f8:	085a      	lsrs	r2, r3, #1
 80046fa:	78bb      	ldrb	r3, [r7, #2]
 80046fc:	441a      	add	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	441a      	add	r2, r3
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	3b01      	subs	r3, #1
 8004706:	089b      	lsrs	r3, r3, #2
 8004708:	441a      	add	r2, r3
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	3b01      	subs	r3, #1
 800470e:	4926      	ldr	r1, [pc, #152]	@ (80047a8 <RTC_WeekDayNum+0xe8>)
 8004710:	fba1 1303 	umull	r1, r3, r1, r3
 8004714:	095b      	lsrs	r3, r3, #5
 8004716:	1ad2      	subs	r2, r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	3b01      	subs	r3, #1
 800471c:	4922      	ldr	r1, [pc, #136]	@ (80047a8 <RTC_WeekDayNum+0xe8>)
 800471e:	fba1 1303 	umull	r1, r3, r1, r3
 8004722:	09db      	lsrs	r3, r3, #7
 8004724:	4413      	add	r3, r2
 8004726:	1d1a      	adds	r2, r3, #4
 8004728:	4b20      	ldr	r3, [pc, #128]	@ (80047ac <RTC_WeekDayNum+0xec>)
 800472a:	fba3 1302 	umull	r1, r3, r3, r2
 800472e:	1ad1      	subs	r1, r2, r3
 8004730:	0849      	lsrs	r1, r1, #1
 8004732:	440b      	add	r3, r1
 8004734:	0899      	lsrs	r1, r3, #2
 8004736:	460b      	mov	r3, r1
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	1a5b      	subs	r3, r3, r1
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e029      	b.n	8004796 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	4613      	mov	r3, r2
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	4413      	add	r3, r2
 800474a:	00db      	lsls	r3, r3, #3
 800474c:	1a9b      	subs	r3, r3, r2
 800474e:	4a15      	ldr	r2, [pc, #84]	@ (80047a4 <RTC_WeekDayNum+0xe4>)
 8004750:	fba2 2303 	umull	r2, r3, r2, r3
 8004754:	085a      	lsrs	r2, r3, #1
 8004756:	78bb      	ldrb	r3, [r7, #2]
 8004758:	441a      	add	r2, r3
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	441a      	add	r2, r3
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	089b      	lsrs	r3, r3, #2
 8004762:	441a      	add	r2, r3
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	4910      	ldr	r1, [pc, #64]	@ (80047a8 <RTC_WeekDayNum+0xe8>)
 8004768:	fba1 1303 	umull	r1, r3, r1, r3
 800476c:	095b      	lsrs	r3, r3, #5
 800476e:	1ad2      	subs	r2, r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	490d      	ldr	r1, [pc, #52]	@ (80047a8 <RTC_WeekDayNum+0xe8>)
 8004774:	fba1 1303 	umull	r1, r3, r1, r3
 8004778:	09db      	lsrs	r3, r3, #7
 800477a:	4413      	add	r3, r2
 800477c:	1c9a      	adds	r2, r3, #2
 800477e:	4b0b      	ldr	r3, [pc, #44]	@ (80047ac <RTC_WeekDayNum+0xec>)
 8004780:	fba3 1302 	umull	r1, r3, r3, r2
 8004784:	1ad1      	subs	r1, r2, r3
 8004786:	0849      	lsrs	r1, r1, #1
 8004788:	440b      	add	r3, r1
 800478a:	0899      	lsrs	r1, r3, #2
 800478c:	460b      	mov	r3, r1
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	1a5b      	subs	r3, r3, r1
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	b2db      	uxtb	r3, r3
}
 800479a:	4618      	mov	r0, r3
 800479c:	3714      	adds	r7, #20
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr
 80047a4:	38e38e39 	.word	0x38e38e39
 80047a8:	51eb851f 	.word	0x51eb851f
 80047ac:	24924925 	.word	0x24924925

080047b0 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d027      	beq.n	8004816 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f003 0301 	and.w	r3, r3, #1
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d020      	beq.n	8004816 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f003 0304 	and.w	r3, r3, #4
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f824 	bl	8004830 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f06f 0204 	mvn.w	r2, #4
 80047f0:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2204      	movs	r2, #4
 80047f6:	745a      	strb	r2, [r3, #17]
 80047f8:	e005      	b.n	8004806 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f80f 	bl	800481e <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 0201 	bic.w	r2, r2, #1
 8004814:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8004826:	bf00      	nop
 8004828:	370c      	adds	r7, #12
 800482a:	46bd      	mov	sp, r7
 800482c:	bc80      	pop	{r7}
 800482e:	4770      	bx	lr

08004830 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	bc80      	pop	{r7}
 8004840:	4770      	bx	lr
	...

08004844 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004854:	4b07      	ldr	r3, [pc, #28]	@ (8004874 <HAL_RTCEx_BKUPWrite+0x30>)
 8004856:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4413      	add	r3, r2
 8004860:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	b292      	uxth	r2, r2
 8004868:	601a      	str	r2, [r3, #0]
}
 800486a:	bf00      	nop
 800486c:	371c      	adds	r7, #28
 800486e:	46bd      	mov	sp, r7
 8004870:	bc80      	pop	{r7}
 8004872:	4770      	bx	lr
 8004874:	40006c00 	.word	0x40006c00

08004878 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004886:	2300      	movs	r3, #0
 8004888:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 800488a:	4b08      	ldr	r3, [pc, #32]	@ (80048ac <HAL_RTCEx_BKUPRead+0x34>)
 800488c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	4413      	add	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	b29b      	uxth	r3, r3
 800489e:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80048a0:	68bb      	ldr	r3, [r7, #8]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr
 80048ac:	40006c00 	.word	0x40006c00

080048b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e076      	b.n	80049b0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d108      	bne.n	80048dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048d2:	d009      	beq.n	80048e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	61da      	str	r2, [r3, #28]
 80048da:	e005      	b.n	80048e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d106      	bne.n	8004908 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7fd fab0 	bl	8001e68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2202      	movs	r2, #2
 800490c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800491e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	431a      	orrs	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496c:	ea42 0103 	orr.w	r1, r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004974:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	0c1a      	lsrs	r2, r3, #16
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f002 0204 	and.w	r2, r2, #4
 800498e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	69da      	ldr	r2, [r3, #28]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800499e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	60f8      	str	r0, [r7, #12]
 80049c0:	60b9      	str	r1, [r7, #8]
 80049c2:	603b      	str	r3, [r7, #0]
 80049c4:	4613      	mov	r3, r2
 80049c6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049c8:	f7fd fbca 	bl	8002160 <HAL_GetTick>
 80049cc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80049ce:	88fb      	ldrh	r3, [r7, #6]
 80049d0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d001      	beq.n	80049e2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80049de:	2302      	movs	r3, #2
 80049e0:	e12a      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <HAL_SPI_Transmit+0x36>
 80049e8:	88fb      	ldrh	r3, [r7, #6]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e122      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_SPI_Transmit+0x48>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e11b      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2200      	movs	r2, #0
 8004a14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	88fa      	ldrh	r2, [r7, #6]
 8004a20:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	88fa      	ldrh	r2, [r7, #6]
 8004a26:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2200      	movs	r2, #0
 8004a38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a4e:	d10f      	bne.n	8004a70 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a5e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a6e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a7a:	2b40      	cmp	r3, #64	@ 0x40
 8004a7c:	d007      	beq.n	8004a8e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a8c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a96:	d152      	bne.n	8004b3e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d002      	beq.n	8004aa6 <HAL_SPI_Transmit+0xee>
 8004aa0:	8b7b      	ldrh	r3, [r7, #26]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d145      	bne.n	8004b32 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aaa:	881a      	ldrh	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab6:	1c9a      	adds	r2, r3, #2
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004aca:	e032      	b.n	8004b32 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 0302 	and.w	r3, r3, #2
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d112      	bne.n	8004b00 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ade:	881a      	ldrh	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004aea:	1c9a      	adds	r2, r3, #2
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	3b01      	subs	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004afe:	e018      	b.n	8004b32 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b00:	f7fd fb2e 	bl	8002160 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d803      	bhi.n	8004b18 <HAL_SPI_Transmit+0x160>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b16:	d102      	bne.n	8004b1e <HAL_SPI_Transmit+0x166>
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d109      	bne.n	8004b32 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e082      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1c7      	bne.n	8004acc <HAL_SPI_Transmit+0x114>
 8004b3c:	e053      	b.n	8004be6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d002      	beq.n	8004b4c <HAL_SPI_Transmit+0x194>
 8004b46:	8b7b      	ldrh	r3, [r7, #26]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d147      	bne.n	8004bdc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	330c      	adds	r3, #12
 8004b56:	7812      	ldrb	r2, [r2, #0]
 8004b58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	1c5a      	adds	r2, r3, #1
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b72:	e033      	b.n	8004bdc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d113      	bne.n	8004baa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	7812      	ldrb	r2, [r2, #0]
 8004b8e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b94:	1c5a      	adds	r2, r3, #1
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ba8:	e018      	b.n	8004bdc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004baa:	f7fd fad9 	bl	8002160 <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d803      	bhi.n	8004bc2 <HAL_SPI_Transmit+0x20a>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bc0:	d102      	bne.n	8004bc8 <HAL_SPI_Transmit+0x210>
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d109      	bne.n	8004bdc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bd8:	2303      	movs	r3, #3
 8004bda:	e02d      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1c6      	bne.n	8004b74 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004be6:	69fa      	ldr	r2, [r7, #28]
 8004be8:	6839      	ldr	r1, [r7, #0]
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f000 f8b0 	bl	8004d50 <SPI_EndRxTxTransaction>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2220      	movs	r2, #32
 8004bfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10a      	bne.n	8004c1a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c04:	2300      	movs	r3, #0
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e000      	b.n	8004c38 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004c36:	2300      	movs	r3, #0
  }
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3720      	adds	r7, #32
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	603b      	str	r3, [r7, #0]
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c50:	f7fd fa86 	bl	8002160 <HAL_GetTick>
 8004c54:	4602      	mov	r2, r0
 8004c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c58:	1a9b      	subs	r3, r3, r2
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c60:	f7fd fa7e 	bl	8002160 <HAL_GetTick>
 8004c64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c66:	4b39      	ldr	r3, [pc, #228]	@ (8004d4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	015b      	lsls	r3, r3, #5
 8004c6c:	0d1b      	lsrs	r3, r3, #20
 8004c6e:	69fa      	ldr	r2, [r7, #28]
 8004c70:	fb02 f303 	mul.w	r3, r2, r3
 8004c74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c76:	e054      	b.n	8004d22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c7e:	d050      	beq.n	8004d22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c80:	f7fd fa6e 	bl	8002160 <HAL_GetTick>
 8004c84:	4602      	mov	r2, r0
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	69fa      	ldr	r2, [r7, #28]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d902      	bls.n	8004c96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d13d      	bne.n	8004d12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ca4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cae:	d111      	bne.n	8004cd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cb8:	d004      	beq.n	8004cc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cc2:	d107      	bne.n	8004cd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cdc:	d10f      	bne.n	8004cfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cec:	601a      	str	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e017      	b.n	8004d42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	bf0c      	ite	eq
 8004d32:	2301      	moveq	r3, #1
 8004d34:	2300      	movne	r3, #0
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	461a      	mov	r2, r3
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d19b      	bne.n	8004c78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3720      	adds	r7, #32
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	2000041c 	.word	0x2000041c

08004d50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af02      	add	r7, sp, #8
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2201      	movs	r2, #1
 8004d64:	2102      	movs	r1, #2
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	f7ff ff6a 	bl	8004c40 <SPI_WaitFlagStateUntilTimeout>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d007      	beq.n	8004d82 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d76:	f043 0220 	orr.w	r2, r3, #32
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e013      	b.n	8004daa <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	2180      	movs	r1, #128	@ 0x80
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f7ff ff57 	bl	8004c40 <SPI_WaitFlagStateUntilTimeout>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d007      	beq.n	8004da8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d9c:	f043 0220 	orr.w	r2, r3, #32
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e000      	b.n	8004daa <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <sniprintf>:
 8004db4:	b40c      	push	{r2, r3}
 8004db6:	b530      	push	{r4, r5, lr}
 8004db8:	4b18      	ldr	r3, [pc, #96]	@ (8004e1c <sniprintf+0x68>)
 8004dba:	1e0c      	subs	r4, r1, #0
 8004dbc:	681d      	ldr	r5, [r3, #0]
 8004dbe:	b09d      	sub	sp, #116	@ 0x74
 8004dc0:	da08      	bge.n	8004dd4 <sniprintf+0x20>
 8004dc2:	238b      	movs	r3, #139	@ 0x8b
 8004dc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dc8:	602b      	str	r3, [r5, #0]
 8004dca:	b01d      	add	sp, #116	@ 0x74
 8004dcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004dd0:	b002      	add	sp, #8
 8004dd2:	4770      	bx	lr
 8004dd4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004dd8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004ddc:	f04f 0300 	mov.w	r3, #0
 8004de0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004de2:	bf0c      	ite	eq
 8004de4:	4623      	moveq	r3, r4
 8004de6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004dea:	9304      	str	r3, [sp, #16]
 8004dec:	9307      	str	r3, [sp, #28]
 8004dee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004df2:	9002      	str	r0, [sp, #8]
 8004df4:	9006      	str	r0, [sp, #24]
 8004df6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	ab21      	add	r3, sp, #132	@ 0x84
 8004dfe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e00:	a902      	add	r1, sp, #8
 8004e02:	9301      	str	r3, [sp, #4]
 8004e04:	f000 f992 	bl	800512c <_svfiprintf_r>
 8004e08:	1c43      	adds	r3, r0, #1
 8004e0a:	bfbc      	itt	lt
 8004e0c:	238b      	movlt	r3, #139	@ 0x8b
 8004e0e:	602b      	strlt	r3, [r5, #0]
 8004e10:	2c00      	cmp	r4, #0
 8004e12:	d0da      	beq.n	8004dca <sniprintf+0x16>
 8004e14:	2200      	movs	r2, #0
 8004e16:	9b02      	ldr	r3, [sp, #8]
 8004e18:	701a      	strb	r2, [r3, #0]
 8004e1a:	e7d6      	b.n	8004dca <sniprintf+0x16>
 8004e1c:	20000428 	.word	0x20000428

08004e20 <memset>:
 8004e20:	4603      	mov	r3, r0
 8004e22:	4402      	add	r2, r0
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d100      	bne.n	8004e2a <memset+0xa>
 8004e28:	4770      	bx	lr
 8004e2a:	f803 1b01 	strb.w	r1, [r3], #1
 8004e2e:	e7f9      	b.n	8004e24 <memset+0x4>

08004e30 <__errno>:
 8004e30:	4b01      	ldr	r3, [pc, #4]	@ (8004e38 <__errno+0x8>)
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	20000428 	.word	0x20000428

08004e3c <__libc_init_array>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	2600      	movs	r6, #0
 8004e40:	4d0c      	ldr	r5, [pc, #48]	@ (8004e74 <__libc_init_array+0x38>)
 8004e42:	4c0d      	ldr	r4, [pc, #52]	@ (8004e78 <__libc_init_array+0x3c>)
 8004e44:	1b64      	subs	r4, r4, r5
 8004e46:	10a4      	asrs	r4, r4, #2
 8004e48:	42a6      	cmp	r6, r4
 8004e4a:	d109      	bne.n	8004e60 <__libc_init_array+0x24>
 8004e4c:	f000 fe62 	bl	8005b14 <_init>
 8004e50:	2600      	movs	r6, #0
 8004e52:	4d0a      	ldr	r5, [pc, #40]	@ (8004e7c <__libc_init_array+0x40>)
 8004e54:	4c0a      	ldr	r4, [pc, #40]	@ (8004e80 <__libc_init_array+0x44>)
 8004e56:	1b64      	subs	r4, r4, r5
 8004e58:	10a4      	asrs	r4, r4, #2
 8004e5a:	42a6      	cmp	r6, r4
 8004e5c:	d105      	bne.n	8004e6a <__libc_init_array+0x2e>
 8004e5e:	bd70      	pop	{r4, r5, r6, pc}
 8004e60:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e64:	4798      	blx	r3
 8004e66:	3601      	adds	r6, #1
 8004e68:	e7ee      	b.n	8004e48 <__libc_init_array+0xc>
 8004e6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e6e:	4798      	blx	r3
 8004e70:	3601      	adds	r6, #1
 8004e72:	e7f2      	b.n	8004e5a <__libc_init_array+0x1e>
 8004e74:	08005bc4 	.word	0x08005bc4
 8004e78:	08005bc4 	.word	0x08005bc4
 8004e7c:	08005bc4 	.word	0x08005bc4
 8004e80:	08005bc8 	.word	0x08005bc8

08004e84 <__retarget_lock_acquire_recursive>:
 8004e84:	4770      	bx	lr

08004e86 <__retarget_lock_release_recursive>:
 8004e86:	4770      	bx	lr

08004e88 <_free_r>:
 8004e88:	b538      	push	{r3, r4, r5, lr}
 8004e8a:	4605      	mov	r5, r0
 8004e8c:	2900      	cmp	r1, #0
 8004e8e:	d040      	beq.n	8004f12 <_free_r+0x8a>
 8004e90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e94:	1f0c      	subs	r4, r1, #4
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	bfb8      	it	lt
 8004e9a:	18e4      	addlt	r4, r4, r3
 8004e9c:	f000 f8de 	bl	800505c <__malloc_lock>
 8004ea0:	4a1c      	ldr	r2, [pc, #112]	@ (8004f14 <_free_r+0x8c>)
 8004ea2:	6813      	ldr	r3, [r2, #0]
 8004ea4:	b933      	cbnz	r3, 8004eb4 <_free_r+0x2c>
 8004ea6:	6063      	str	r3, [r4, #4]
 8004ea8:	6014      	str	r4, [r2, #0]
 8004eaa:	4628      	mov	r0, r5
 8004eac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004eb0:	f000 b8da 	b.w	8005068 <__malloc_unlock>
 8004eb4:	42a3      	cmp	r3, r4
 8004eb6:	d908      	bls.n	8004eca <_free_r+0x42>
 8004eb8:	6820      	ldr	r0, [r4, #0]
 8004eba:	1821      	adds	r1, r4, r0
 8004ebc:	428b      	cmp	r3, r1
 8004ebe:	bf01      	itttt	eq
 8004ec0:	6819      	ldreq	r1, [r3, #0]
 8004ec2:	685b      	ldreq	r3, [r3, #4]
 8004ec4:	1809      	addeq	r1, r1, r0
 8004ec6:	6021      	streq	r1, [r4, #0]
 8004ec8:	e7ed      	b.n	8004ea6 <_free_r+0x1e>
 8004eca:	461a      	mov	r2, r3
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	b10b      	cbz	r3, 8004ed4 <_free_r+0x4c>
 8004ed0:	42a3      	cmp	r3, r4
 8004ed2:	d9fa      	bls.n	8004eca <_free_r+0x42>
 8004ed4:	6811      	ldr	r1, [r2, #0]
 8004ed6:	1850      	adds	r0, r2, r1
 8004ed8:	42a0      	cmp	r0, r4
 8004eda:	d10b      	bne.n	8004ef4 <_free_r+0x6c>
 8004edc:	6820      	ldr	r0, [r4, #0]
 8004ede:	4401      	add	r1, r0
 8004ee0:	1850      	adds	r0, r2, r1
 8004ee2:	4283      	cmp	r3, r0
 8004ee4:	6011      	str	r1, [r2, #0]
 8004ee6:	d1e0      	bne.n	8004eaa <_free_r+0x22>
 8004ee8:	6818      	ldr	r0, [r3, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	4408      	add	r0, r1
 8004eee:	6010      	str	r0, [r2, #0]
 8004ef0:	6053      	str	r3, [r2, #4]
 8004ef2:	e7da      	b.n	8004eaa <_free_r+0x22>
 8004ef4:	d902      	bls.n	8004efc <_free_r+0x74>
 8004ef6:	230c      	movs	r3, #12
 8004ef8:	602b      	str	r3, [r5, #0]
 8004efa:	e7d6      	b.n	8004eaa <_free_r+0x22>
 8004efc:	6820      	ldr	r0, [r4, #0]
 8004efe:	1821      	adds	r1, r4, r0
 8004f00:	428b      	cmp	r3, r1
 8004f02:	bf01      	itttt	eq
 8004f04:	6819      	ldreq	r1, [r3, #0]
 8004f06:	685b      	ldreq	r3, [r3, #4]
 8004f08:	1809      	addeq	r1, r1, r0
 8004f0a:	6021      	streq	r1, [r4, #0]
 8004f0c:	6063      	str	r3, [r4, #4]
 8004f0e:	6054      	str	r4, [r2, #4]
 8004f10:	e7cb      	b.n	8004eaa <_free_r+0x22>
 8004f12:	bd38      	pop	{r3, r4, r5, pc}
 8004f14:	20000a90 	.word	0x20000a90

08004f18 <sbrk_aligned>:
 8004f18:	b570      	push	{r4, r5, r6, lr}
 8004f1a:	4e0f      	ldr	r6, [pc, #60]	@ (8004f58 <sbrk_aligned+0x40>)
 8004f1c:	460c      	mov	r4, r1
 8004f1e:	6831      	ldr	r1, [r6, #0]
 8004f20:	4605      	mov	r5, r0
 8004f22:	b911      	cbnz	r1, 8004f2a <sbrk_aligned+0x12>
 8004f24:	f000 fba8 	bl	8005678 <_sbrk_r>
 8004f28:	6030      	str	r0, [r6, #0]
 8004f2a:	4621      	mov	r1, r4
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	f000 fba3 	bl	8005678 <_sbrk_r>
 8004f32:	1c43      	adds	r3, r0, #1
 8004f34:	d103      	bne.n	8004f3e <sbrk_aligned+0x26>
 8004f36:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004f3a:	4620      	mov	r0, r4
 8004f3c:	bd70      	pop	{r4, r5, r6, pc}
 8004f3e:	1cc4      	adds	r4, r0, #3
 8004f40:	f024 0403 	bic.w	r4, r4, #3
 8004f44:	42a0      	cmp	r0, r4
 8004f46:	d0f8      	beq.n	8004f3a <sbrk_aligned+0x22>
 8004f48:	1a21      	subs	r1, r4, r0
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	f000 fb94 	bl	8005678 <_sbrk_r>
 8004f50:	3001      	adds	r0, #1
 8004f52:	d1f2      	bne.n	8004f3a <sbrk_aligned+0x22>
 8004f54:	e7ef      	b.n	8004f36 <sbrk_aligned+0x1e>
 8004f56:	bf00      	nop
 8004f58:	20000a8c 	.word	0x20000a8c

08004f5c <_malloc_r>:
 8004f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f60:	1ccd      	adds	r5, r1, #3
 8004f62:	f025 0503 	bic.w	r5, r5, #3
 8004f66:	3508      	adds	r5, #8
 8004f68:	2d0c      	cmp	r5, #12
 8004f6a:	bf38      	it	cc
 8004f6c:	250c      	movcc	r5, #12
 8004f6e:	2d00      	cmp	r5, #0
 8004f70:	4606      	mov	r6, r0
 8004f72:	db01      	blt.n	8004f78 <_malloc_r+0x1c>
 8004f74:	42a9      	cmp	r1, r5
 8004f76:	d904      	bls.n	8004f82 <_malloc_r+0x26>
 8004f78:	230c      	movs	r3, #12
 8004f7a:	6033      	str	r3, [r6, #0]
 8004f7c:	2000      	movs	r0, #0
 8004f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005058 <_malloc_r+0xfc>
 8004f86:	f000 f869 	bl	800505c <__malloc_lock>
 8004f8a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f8e:	461c      	mov	r4, r3
 8004f90:	bb44      	cbnz	r4, 8004fe4 <_malloc_r+0x88>
 8004f92:	4629      	mov	r1, r5
 8004f94:	4630      	mov	r0, r6
 8004f96:	f7ff ffbf 	bl	8004f18 <sbrk_aligned>
 8004f9a:	1c43      	adds	r3, r0, #1
 8004f9c:	4604      	mov	r4, r0
 8004f9e:	d158      	bne.n	8005052 <_malloc_r+0xf6>
 8004fa0:	f8d8 4000 	ldr.w	r4, [r8]
 8004fa4:	4627      	mov	r7, r4
 8004fa6:	2f00      	cmp	r7, #0
 8004fa8:	d143      	bne.n	8005032 <_malloc_r+0xd6>
 8004faa:	2c00      	cmp	r4, #0
 8004fac:	d04b      	beq.n	8005046 <_malloc_r+0xea>
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	4639      	mov	r1, r7
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	eb04 0903 	add.w	r9, r4, r3
 8004fb8:	f000 fb5e 	bl	8005678 <_sbrk_r>
 8004fbc:	4581      	cmp	r9, r0
 8004fbe:	d142      	bne.n	8005046 <_malloc_r+0xea>
 8004fc0:	6821      	ldr	r1, [r4, #0]
 8004fc2:	4630      	mov	r0, r6
 8004fc4:	1a6d      	subs	r5, r5, r1
 8004fc6:	4629      	mov	r1, r5
 8004fc8:	f7ff ffa6 	bl	8004f18 <sbrk_aligned>
 8004fcc:	3001      	adds	r0, #1
 8004fce:	d03a      	beq.n	8005046 <_malloc_r+0xea>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	442b      	add	r3, r5
 8004fd4:	6023      	str	r3, [r4, #0]
 8004fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	bb62      	cbnz	r2, 8005038 <_malloc_r+0xdc>
 8004fde:	f8c8 7000 	str.w	r7, [r8]
 8004fe2:	e00f      	b.n	8005004 <_malloc_r+0xa8>
 8004fe4:	6822      	ldr	r2, [r4, #0]
 8004fe6:	1b52      	subs	r2, r2, r5
 8004fe8:	d420      	bmi.n	800502c <_malloc_r+0xd0>
 8004fea:	2a0b      	cmp	r2, #11
 8004fec:	d917      	bls.n	800501e <_malloc_r+0xc2>
 8004fee:	1961      	adds	r1, r4, r5
 8004ff0:	42a3      	cmp	r3, r4
 8004ff2:	6025      	str	r5, [r4, #0]
 8004ff4:	bf18      	it	ne
 8004ff6:	6059      	strne	r1, [r3, #4]
 8004ff8:	6863      	ldr	r3, [r4, #4]
 8004ffa:	bf08      	it	eq
 8004ffc:	f8c8 1000 	streq.w	r1, [r8]
 8005000:	5162      	str	r2, [r4, r5]
 8005002:	604b      	str	r3, [r1, #4]
 8005004:	4630      	mov	r0, r6
 8005006:	f000 f82f 	bl	8005068 <__malloc_unlock>
 800500a:	f104 000b 	add.w	r0, r4, #11
 800500e:	1d23      	adds	r3, r4, #4
 8005010:	f020 0007 	bic.w	r0, r0, #7
 8005014:	1ac2      	subs	r2, r0, r3
 8005016:	bf1c      	itt	ne
 8005018:	1a1b      	subne	r3, r3, r0
 800501a:	50a3      	strne	r3, [r4, r2]
 800501c:	e7af      	b.n	8004f7e <_malloc_r+0x22>
 800501e:	6862      	ldr	r2, [r4, #4]
 8005020:	42a3      	cmp	r3, r4
 8005022:	bf0c      	ite	eq
 8005024:	f8c8 2000 	streq.w	r2, [r8]
 8005028:	605a      	strne	r2, [r3, #4]
 800502a:	e7eb      	b.n	8005004 <_malloc_r+0xa8>
 800502c:	4623      	mov	r3, r4
 800502e:	6864      	ldr	r4, [r4, #4]
 8005030:	e7ae      	b.n	8004f90 <_malloc_r+0x34>
 8005032:	463c      	mov	r4, r7
 8005034:	687f      	ldr	r7, [r7, #4]
 8005036:	e7b6      	b.n	8004fa6 <_malloc_r+0x4a>
 8005038:	461a      	mov	r2, r3
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	42a3      	cmp	r3, r4
 800503e:	d1fb      	bne.n	8005038 <_malloc_r+0xdc>
 8005040:	2300      	movs	r3, #0
 8005042:	6053      	str	r3, [r2, #4]
 8005044:	e7de      	b.n	8005004 <_malloc_r+0xa8>
 8005046:	230c      	movs	r3, #12
 8005048:	4630      	mov	r0, r6
 800504a:	6033      	str	r3, [r6, #0]
 800504c:	f000 f80c 	bl	8005068 <__malloc_unlock>
 8005050:	e794      	b.n	8004f7c <_malloc_r+0x20>
 8005052:	6005      	str	r5, [r0, #0]
 8005054:	e7d6      	b.n	8005004 <_malloc_r+0xa8>
 8005056:	bf00      	nop
 8005058:	20000a90 	.word	0x20000a90

0800505c <__malloc_lock>:
 800505c:	4801      	ldr	r0, [pc, #4]	@ (8005064 <__malloc_lock+0x8>)
 800505e:	f7ff bf11 	b.w	8004e84 <__retarget_lock_acquire_recursive>
 8005062:	bf00      	nop
 8005064:	20000a88 	.word	0x20000a88

08005068 <__malloc_unlock>:
 8005068:	4801      	ldr	r0, [pc, #4]	@ (8005070 <__malloc_unlock+0x8>)
 800506a:	f7ff bf0c 	b.w	8004e86 <__retarget_lock_release_recursive>
 800506e:	bf00      	nop
 8005070:	20000a88 	.word	0x20000a88

08005074 <__ssputs_r>:
 8005074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005078:	461f      	mov	r7, r3
 800507a:	688e      	ldr	r6, [r1, #8]
 800507c:	4682      	mov	sl, r0
 800507e:	42be      	cmp	r6, r7
 8005080:	460c      	mov	r4, r1
 8005082:	4690      	mov	r8, r2
 8005084:	680b      	ldr	r3, [r1, #0]
 8005086:	d82d      	bhi.n	80050e4 <__ssputs_r+0x70>
 8005088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800508c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005090:	d026      	beq.n	80050e0 <__ssputs_r+0x6c>
 8005092:	6965      	ldr	r5, [r4, #20]
 8005094:	6909      	ldr	r1, [r1, #16]
 8005096:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800509a:	eba3 0901 	sub.w	r9, r3, r1
 800509e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050a2:	1c7b      	adds	r3, r7, #1
 80050a4:	444b      	add	r3, r9
 80050a6:	106d      	asrs	r5, r5, #1
 80050a8:	429d      	cmp	r5, r3
 80050aa:	bf38      	it	cc
 80050ac:	461d      	movcc	r5, r3
 80050ae:	0553      	lsls	r3, r2, #21
 80050b0:	d527      	bpl.n	8005102 <__ssputs_r+0x8e>
 80050b2:	4629      	mov	r1, r5
 80050b4:	f7ff ff52 	bl	8004f5c <_malloc_r>
 80050b8:	4606      	mov	r6, r0
 80050ba:	b360      	cbz	r0, 8005116 <__ssputs_r+0xa2>
 80050bc:	464a      	mov	r2, r9
 80050be:	6921      	ldr	r1, [r4, #16]
 80050c0:	f000 faf8 	bl	80056b4 <memcpy>
 80050c4:	89a3      	ldrh	r3, [r4, #12]
 80050c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80050ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050ce:	81a3      	strh	r3, [r4, #12]
 80050d0:	6126      	str	r6, [r4, #16]
 80050d2:	444e      	add	r6, r9
 80050d4:	6026      	str	r6, [r4, #0]
 80050d6:	463e      	mov	r6, r7
 80050d8:	6165      	str	r5, [r4, #20]
 80050da:	eba5 0509 	sub.w	r5, r5, r9
 80050de:	60a5      	str	r5, [r4, #8]
 80050e0:	42be      	cmp	r6, r7
 80050e2:	d900      	bls.n	80050e6 <__ssputs_r+0x72>
 80050e4:	463e      	mov	r6, r7
 80050e6:	4632      	mov	r2, r6
 80050e8:	4641      	mov	r1, r8
 80050ea:	6820      	ldr	r0, [r4, #0]
 80050ec:	f000 faaa 	bl	8005644 <memmove>
 80050f0:	2000      	movs	r0, #0
 80050f2:	68a3      	ldr	r3, [r4, #8]
 80050f4:	1b9b      	subs	r3, r3, r6
 80050f6:	60a3      	str	r3, [r4, #8]
 80050f8:	6823      	ldr	r3, [r4, #0]
 80050fa:	4433      	add	r3, r6
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005102:	462a      	mov	r2, r5
 8005104:	f000 fae4 	bl	80056d0 <_realloc_r>
 8005108:	4606      	mov	r6, r0
 800510a:	2800      	cmp	r0, #0
 800510c:	d1e0      	bne.n	80050d0 <__ssputs_r+0x5c>
 800510e:	4650      	mov	r0, sl
 8005110:	6921      	ldr	r1, [r4, #16]
 8005112:	f7ff feb9 	bl	8004e88 <_free_r>
 8005116:	230c      	movs	r3, #12
 8005118:	f8ca 3000 	str.w	r3, [sl]
 800511c:	89a3      	ldrh	r3, [r4, #12]
 800511e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005126:	81a3      	strh	r3, [r4, #12]
 8005128:	e7e9      	b.n	80050fe <__ssputs_r+0x8a>
	...

0800512c <_svfiprintf_r>:
 800512c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005130:	4698      	mov	r8, r3
 8005132:	898b      	ldrh	r3, [r1, #12]
 8005134:	4607      	mov	r7, r0
 8005136:	061b      	lsls	r3, r3, #24
 8005138:	460d      	mov	r5, r1
 800513a:	4614      	mov	r4, r2
 800513c:	b09d      	sub	sp, #116	@ 0x74
 800513e:	d510      	bpl.n	8005162 <_svfiprintf_r+0x36>
 8005140:	690b      	ldr	r3, [r1, #16]
 8005142:	b973      	cbnz	r3, 8005162 <_svfiprintf_r+0x36>
 8005144:	2140      	movs	r1, #64	@ 0x40
 8005146:	f7ff ff09 	bl	8004f5c <_malloc_r>
 800514a:	6028      	str	r0, [r5, #0]
 800514c:	6128      	str	r0, [r5, #16]
 800514e:	b930      	cbnz	r0, 800515e <_svfiprintf_r+0x32>
 8005150:	230c      	movs	r3, #12
 8005152:	603b      	str	r3, [r7, #0]
 8005154:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005158:	b01d      	add	sp, #116	@ 0x74
 800515a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800515e:	2340      	movs	r3, #64	@ 0x40
 8005160:	616b      	str	r3, [r5, #20]
 8005162:	2300      	movs	r3, #0
 8005164:	9309      	str	r3, [sp, #36]	@ 0x24
 8005166:	2320      	movs	r3, #32
 8005168:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800516c:	2330      	movs	r3, #48	@ 0x30
 800516e:	f04f 0901 	mov.w	r9, #1
 8005172:	f8cd 800c 	str.w	r8, [sp, #12]
 8005176:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005310 <_svfiprintf_r+0x1e4>
 800517a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800517e:	4623      	mov	r3, r4
 8005180:	469a      	mov	sl, r3
 8005182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005186:	b10a      	cbz	r2, 800518c <_svfiprintf_r+0x60>
 8005188:	2a25      	cmp	r2, #37	@ 0x25
 800518a:	d1f9      	bne.n	8005180 <_svfiprintf_r+0x54>
 800518c:	ebba 0b04 	subs.w	fp, sl, r4
 8005190:	d00b      	beq.n	80051aa <_svfiprintf_r+0x7e>
 8005192:	465b      	mov	r3, fp
 8005194:	4622      	mov	r2, r4
 8005196:	4629      	mov	r1, r5
 8005198:	4638      	mov	r0, r7
 800519a:	f7ff ff6b 	bl	8005074 <__ssputs_r>
 800519e:	3001      	adds	r0, #1
 80051a0:	f000 80a7 	beq.w	80052f2 <_svfiprintf_r+0x1c6>
 80051a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051a6:	445a      	add	r2, fp
 80051a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80051aa:	f89a 3000 	ldrb.w	r3, [sl]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 809f 	beq.w	80052f2 <_svfiprintf_r+0x1c6>
 80051b4:	2300      	movs	r3, #0
 80051b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80051ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051be:	f10a 0a01 	add.w	sl, sl, #1
 80051c2:	9304      	str	r3, [sp, #16]
 80051c4:	9307      	str	r3, [sp, #28]
 80051c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80051ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80051cc:	4654      	mov	r4, sl
 80051ce:	2205      	movs	r2, #5
 80051d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051d4:	484e      	ldr	r0, [pc, #312]	@ (8005310 <_svfiprintf_r+0x1e4>)
 80051d6:	f000 fa5f 	bl	8005698 <memchr>
 80051da:	9a04      	ldr	r2, [sp, #16]
 80051dc:	b9d8      	cbnz	r0, 8005216 <_svfiprintf_r+0xea>
 80051de:	06d0      	lsls	r0, r2, #27
 80051e0:	bf44      	itt	mi
 80051e2:	2320      	movmi	r3, #32
 80051e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051e8:	0711      	lsls	r1, r2, #28
 80051ea:	bf44      	itt	mi
 80051ec:	232b      	movmi	r3, #43	@ 0x2b
 80051ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051f2:	f89a 3000 	ldrb.w	r3, [sl]
 80051f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80051f8:	d015      	beq.n	8005226 <_svfiprintf_r+0xfa>
 80051fa:	4654      	mov	r4, sl
 80051fc:	2000      	movs	r0, #0
 80051fe:	f04f 0c0a 	mov.w	ip, #10
 8005202:	9a07      	ldr	r2, [sp, #28]
 8005204:	4621      	mov	r1, r4
 8005206:	f811 3b01 	ldrb.w	r3, [r1], #1
 800520a:	3b30      	subs	r3, #48	@ 0x30
 800520c:	2b09      	cmp	r3, #9
 800520e:	d94b      	bls.n	80052a8 <_svfiprintf_r+0x17c>
 8005210:	b1b0      	cbz	r0, 8005240 <_svfiprintf_r+0x114>
 8005212:	9207      	str	r2, [sp, #28]
 8005214:	e014      	b.n	8005240 <_svfiprintf_r+0x114>
 8005216:	eba0 0308 	sub.w	r3, r0, r8
 800521a:	fa09 f303 	lsl.w	r3, r9, r3
 800521e:	4313      	orrs	r3, r2
 8005220:	46a2      	mov	sl, r4
 8005222:	9304      	str	r3, [sp, #16]
 8005224:	e7d2      	b.n	80051cc <_svfiprintf_r+0xa0>
 8005226:	9b03      	ldr	r3, [sp, #12]
 8005228:	1d19      	adds	r1, r3, #4
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	9103      	str	r1, [sp, #12]
 800522e:	2b00      	cmp	r3, #0
 8005230:	bfbb      	ittet	lt
 8005232:	425b      	neglt	r3, r3
 8005234:	f042 0202 	orrlt.w	r2, r2, #2
 8005238:	9307      	strge	r3, [sp, #28]
 800523a:	9307      	strlt	r3, [sp, #28]
 800523c:	bfb8      	it	lt
 800523e:	9204      	strlt	r2, [sp, #16]
 8005240:	7823      	ldrb	r3, [r4, #0]
 8005242:	2b2e      	cmp	r3, #46	@ 0x2e
 8005244:	d10a      	bne.n	800525c <_svfiprintf_r+0x130>
 8005246:	7863      	ldrb	r3, [r4, #1]
 8005248:	2b2a      	cmp	r3, #42	@ 0x2a
 800524a:	d132      	bne.n	80052b2 <_svfiprintf_r+0x186>
 800524c:	9b03      	ldr	r3, [sp, #12]
 800524e:	3402      	adds	r4, #2
 8005250:	1d1a      	adds	r2, r3, #4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	9203      	str	r2, [sp, #12]
 8005256:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800525a:	9305      	str	r3, [sp, #20]
 800525c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005314 <_svfiprintf_r+0x1e8>
 8005260:	2203      	movs	r2, #3
 8005262:	4650      	mov	r0, sl
 8005264:	7821      	ldrb	r1, [r4, #0]
 8005266:	f000 fa17 	bl	8005698 <memchr>
 800526a:	b138      	cbz	r0, 800527c <_svfiprintf_r+0x150>
 800526c:	2240      	movs	r2, #64	@ 0x40
 800526e:	9b04      	ldr	r3, [sp, #16]
 8005270:	eba0 000a 	sub.w	r0, r0, sl
 8005274:	4082      	lsls	r2, r0
 8005276:	4313      	orrs	r3, r2
 8005278:	3401      	adds	r4, #1
 800527a:	9304      	str	r3, [sp, #16]
 800527c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005280:	2206      	movs	r2, #6
 8005282:	4825      	ldr	r0, [pc, #148]	@ (8005318 <_svfiprintf_r+0x1ec>)
 8005284:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005288:	f000 fa06 	bl	8005698 <memchr>
 800528c:	2800      	cmp	r0, #0
 800528e:	d036      	beq.n	80052fe <_svfiprintf_r+0x1d2>
 8005290:	4b22      	ldr	r3, [pc, #136]	@ (800531c <_svfiprintf_r+0x1f0>)
 8005292:	bb1b      	cbnz	r3, 80052dc <_svfiprintf_r+0x1b0>
 8005294:	9b03      	ldr	r3, [sp, #12]
 8005296:	3307      	adds	r3, #7
 8005298:	f023 0307 	bic.w	r3, r3, #7
 800529c:	3308      	adds	r3, #8
 800529e:	9303      	str	r3, [sp, #12]
 80052a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052a2:	4433      	add	r3, r6
 80052a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052a6:	e76a      	b.n	800517e <_svfiprintf_r+0x52>
 80052a8:	460c      	mov	r4, r1
 80052aa:	2001      	movs	r0, #1
 80052ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80052b0:	e7a8      	b.n	8005204 <_svfiprintf_r+0xd8>
 80052b2:	2300      	movs	r3, #0
 80052b4:	f04f 0c0a 	mov.w	ip, #10
 80052b8:	4619      	mov	r1, r3
 80052ba:	3401      	adds	r4, #1
 80052bc:	9305      	str	r3, [sp, #20]
 80052be:	4620      	mov	r0, r4
 80052c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052c4:	3a30      	subs	r2, #48	@ 0x30
 80052c6:	2a09      	cmp	r2, #9
 80052c8:	d903      	bls.n	80052d2 <_svfiprintf_r+0x1a6>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0c6      	beq.n	800525c <_svfiprintf_r+0x130>
 80052ce:	9105      	str	r1, [sp, #20]
 80052d0:	e7c4      	b.n	800525c <_svfiprintf_r+0x130>
 80052d2:	4604      	mov	r4, r0
 80052d4:	2301      	movs	r3, #1
 80052d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80052da:	e7f0      	b.n	80052be <_svfiprintf_r+0x192>
 80052dc:	ab03      	add	r3, sp, #12
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	462a      	mov	r2, r5
 80052e2:	4638      	mov	r0, r7
 80052e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005320 <_svfiprintf_r+0x1f4>)
 80052e6:	a904      	add	r1, sp, #16
 80052e8:	f3af 8000 	nop.w
 80052ec:	1c42      	adds	r2, r0, #1
 80052ee:	4606      	mov	r6, r0
 80052f0:	d1d6      	bne.n	80052a0 <_svfiprintf_r+0x174>
 80052f2:	89ab      	ldrh	r3, [r5, #12]
 80052f4:	065b      	lsls	r3, r3, #25
 80052f6:	f53f af2d 	bmi.w	8005154 <_svfiprintf_r+0x28>
 80052fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052fc:	e72c      	b.n	8005158 <_svfiprintf_r+0x2c>
 80052fe:	ab03      	add	r3, sp, #12
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	462a      	mov	r2, r5
 8005304:	4638      	mov	r0, r7
 8005306:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <_svfiprintf_r+0x1f4>)
 8005308:	a904      	add	r1, sp, #16
 800530a:	f000 f87d 	bl	8005408 <_printf_i>
 800530e:	e7ed      	b.n	80052ec <_svfiprintf_r+0x1c0>
 8005310:	08005b8e 	.word	0x08005b8e
 8005314:	08005b94 	.word	0x08005b94
 8005318:	08005b98 	.word	0x08005b98
 800531c:	00000000 	.word	0x00000000
 8005320:	08005075 	.word	0x08005075

08005324 <_printf_common>:
 8005324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005328:	4616      	mov	r6, r2
 800532a:	4698      	mov	r8, r3
 800532c:	688a      	ldr	r2, [r1, #8]
 800532e:	690b      	ldr	r3, [r1, #16]
 8005330:	4607      	mov	r7, r0
 8005332:	4293      	cmp	r3, r2
 8005334:	bfb8      	it	lt
 8005336:	4613      	movlt	r3, r2
 8005338:	6033      	str	r3, [r6, #0]
 800533a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800533e:	460c      	mov	r4, r1
 8005340:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005344:	b10a      	cbz	r2, 800534a <_printf_common+0x26>
 8005346:	3301      	adds	r3, #1
 8005348:	6033      	str	r3, [r6, #0]
 800534a:	6823      	ldr	r3, [r4, #0]
 800534c:	0699      	lsls	r1, r3, #26
 800534e:	bf42      	ittt	mi
 8005350:	6833      	ldrmi	r3, [r6, #0]
 8005352:	3302      	addmi	r3, #2
 8005354:	6033      	strmi	r3, [r6, #0]
 8005356:	6825      	ldr	r5, [r4, #0]
 8005358:	f015 0506 	ands.w	r5, r5, #6
 800535c:	d106      	bne.n	800536c <_printf_common+0x48>
 800535e:	f104 0a19 	add.w	sl, r4, #25
 8005362:	68e3      	ldr	r3, [r4, #12]
 8005364:	6832      	ldr	r2, [r6, #0]
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	42ab      	cmp	r3, r5
 800536a:	dc2b      	bgt.n	80053c4 <_printf_common+0xa0>
 800536c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005370:	6822      	ldr	r2, [r4, #0]
 8005372:	3b00      	subs	r3, #0
 8005374:	bf18      	it	ne
 8005376:	2301      	movne	r3, #1
 8005378:	0692      	lsls	r2, r2, #26
 800537a:	d430      	bmi.n	80053de <_printf_common+0xba>
 800537c:	4641      	mov	r1, r8
 800537e:	4638      	mov	r0, r7
 8005380:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005384:	47c8      	blx	r9
 8005386:	3001      	adds	r0, #1
 8005388:	d023      	beq.n	80053d2 <_printf_common+0xae>
 800538a:	6823      	ldr	r3, [r4, #0]
 800538c:	6922      	ldr	r2, [r4, #16]
 800538e:	f003 0306 	and.w	r3, r3, #6
 8005392:	2b04      	cmp	r3, #4
 8005394:	bf14      	ite	ne
 8005396:	2500      	movne	r5, #0
 8005398:	6833      	ldreq	r3, [r6, #0]
 800539a:	f04f 0600 	mov.w	r6, #0
 800539e:	bf08      	it	eq
 80053a0:	68e5      	ldreq	r5, [r4, #12]
 80053a2:	f104 041a 	add.w	r4, r4, #26
 80053a6:	bf08      	it	eq
 80053a8:	1aed      	subeq	r5, r5, r3
 80053aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80053ae:	bf08      	it	eq
 80053b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053b4:	4293      	cmp	r3, r2
 80053b6:	bfc4      	itt	gt
 80053b8:	1a9b      	subgt	r3, r3, r2
 80053ba:	18ed      	addgt	r5, r5, r3
 80053bc:	42b5      	cmp	r5, r6
 80053be:	d11a      	bne.n	80053f6 <_printf_common+0xd2>
 80053c0:	2000      	movs	r0, #0
 80053c2:	e008      	b.n	80053d6 <_printf_common+0xb2>
 80053c4:	2301      	movs	r3, #1
 80053c6:	4652      	mov	r2, sl
 80053c8:	4641      	mov	r1, r8
 80053ca:	4638      	mov	r0, r7
 80053cc:	47c8      	blx	r9
 80053ce:	3001      	adds	r0, #1
 80053d0:	d103      	bne.n	80053da <_printf_common+0xb6>
 80053d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053da:	3501      	adds	r5, #1
 80053dc:	e7c1      	b.n	8005362 <_printf_common+0x3e>
 80053de:	2030      	movs	r0, #48	@ 0x30
 80053e0:	18e1      	adds	r1, r4, r3
 80053e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80053ec:	4422      	add	r2, r4
 80053ee:	3302      	adds	r3, #2
 80053f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80053f4:	e7c2      	b.n	800537c <_printf_common+0x58>
 80053f6:	2301      	movs	r3, #1
 80053f8:	4622      	mov	r2, r4
 80053fa:	4641      	mov	r1, r8
 80053fc:	4638      	mov	r0, r7
 80053fe:	47c8      	blx	r9
 8005400:	3001      	adds	r0, #1
 8005402:	d0e6      	beq.n	80053d2 <_printf_common+0xae>
 8005404:	3601      	adds	r6, #1
 8005406:	e7d9      	b.n	80053bc <_printf_common+0x98>

08005408 <_printf_i>:
 8005408:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800540c:	7e0f      	ldrb	r7, [r1, #24]
 800540e:	4691      	mov	r9, r2
 8005410:	2f78      	cmp	r7, #120	@ 0x78
 8005412:	4680      	mov	r8, r0
 8005414:	460c      	mov	r4, r1
 8005416:	469a      	mov	sl, r3
 8005418:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800541a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800541e:	d807      	bhi.n	8005430 <_printf_i+0x28>
 8005420:	2f62      	cmp	r7, #98	@ 0x62
 8005422:	d80a      	bhi.n	800543a <_printf_i+0x32>
 8005424:	2f00      	cmp	r7, #0
 8005426:	f000 80d1 	beq.w	80055cc <_printf_i+0x1c4>
 800542a:	2f58      	cmp	r7, #88	@ 0x58
 800542c:	f000 80b8 	beq.w	80055a0 <_printf_i+0x198>
 8005430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005434:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005438:	e03a      	b.n	80054b0 <_printf_i+0xa8>
 800543a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800543e:	2b15      	cmp	r3, #21
 8005440:	d8f6      	bhi.n	8005430 <_printf_i+0x28>
 8005442:	a101      	add	r1, pc, #4	@ (adr r1, 8005448 <_printf_i+0x40>)
 8005444:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005448:	080054a1 	.word	0x080054a1
 800544c:	080054b5 	.word	0x080054b5
 8005450:	08005431 	.word	0x08005431
 8005454:	08005431 	.word	0x08005431
 8005458:	08005431 	.word	0x08005431
 800545c:	08005431 	.word	0x08005431
 8005460:	080054b5 	.word	0x080054b5
 8005464:	08005431 	.word	0x08005431
 8005468:	08005431 	.word	0x08005431
 800546c:	08005431 	.word	0x08005431
 8005470:	08005431 	.word	0x08005431
 8005474:	080055b3 	.word	0x080055b3
 8005478:	080054df 	.word	0x080054df
 800547c:	0800556d 	.word	0x0800556d
 8005480:	08005431 	.word	0x08005431
 8005484:	08005431 	.word	0x08005431
 8005488:	080055d5 	.word	0x080055d5
 800548c:	08005431 	.word	0x08005431
 8005490:	080054df 	.word	0x080054df
 8005494:	08005431 	.word	0x08005431
 8005498:	08005431 	.word	0x08005431
 800549c:	08005575 	.word	0x08005575
 80054a0:	6833      	ldr	r3, [r6, #0]
 80054a2:	1d1a      	adds	r2, r3, #4
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6032      	str	r2, [r6, #0]
 80054a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054b0:	2301      	movs	r3, #1
 80054b2:	e09c      	b.n	80055ee <_printf_i+0x1e6>
 80054b4:	6833      	ldr	r3, [r6, #0]
 80054b6:	6820      	ldr	r0, [r4, #0]
 80054b8:	1d19      	adds	r1, r3, #4
 80054ba:	6031      	str	r1, [r6, #0]
 80054bc:	0606      	lsls	r6, r0, #24
 80054be:	d501      	bpl.n	80054c4 <_printf_i+0xbc>
 80054c0:	681d      	ldr	r5, [r3, #0]
 80054c2:	e003      	b.n	80054cc <_printf_i+0xc4>
 80054c4:	0645      	lsls	r5, r0, #25
 80054c6:	d5fb      	bpl.n	80054c0 <_printf_i+0xb8>
 80054c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80054cc:	2d00      	cmp	r5, #0
 80054ce:	da03      	bge.n	80054d8 <_printf_i+0xd0>
 80054d0:	232d      	movs	r3, #45	@ 0x2d
 80054d2:	426d      	negs	r5, r5
 80054d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054d8:	230a      	movs	r3, #10
 80054da:	4858      	ldr	r0, [pc, #352]	@ (800563c <_printf_i+0x234>)
 80054dc:	e011      	b.n	8005502 <_printf_i+0xfa>
 80054de:	6821      	ldr	r1, [r4, #0]
 80054e0:	6833      	ldr	r3, [r6, #0]
 80054e2:	0608      	lsls	r0, r1, #24
 80054e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80054e8:	d402      	bmi.n	80054f0 <_printf_i+0xe8>
 80054ea:	0649      	lsls	r1, r1, #25
 80054ec:	bf48      	it	mi
 80054ee:	b2ad      	uxthmi	r5, r5
 80054f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80054f2:	6033      	str	r3, [r6, #0]
 80054f4:	bf14      	ite	ne
 80054f6:	230a      	movne	r3, #10
 80054f8:	2308      	moveq	r3, #8
 80054fa:	4850      	ldr	r0, [pc, #320]	@ (800563c <_printf_i+0x234>)
 80054fc:	2100      	movs	r1, #0
 80054fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005502:	6866      	ldr	r6, [r4, #4]
 8005504:	2e00      	cmp	r6, #0
 8005506:	60a6      	str	r6, [r4, #8]
 8005508:	db05      	blt.n	8005516 <_printf_i+0x10e>
 800550a:	6821      	ldr	r1, [r4, #0]
 800550c:	432e      	orrs	r6, r5
 800550e:	f021 0104 	bic.w	r1, r1, #4
 8005512:	6021      	str	r1, [r4, #0]
 8005514:	d04b      	beq.n	80055ae <_printf_i+0x1a6>
 8005516:	4616      	mov	r6, r2
 8005518:	fbb5 f1f3 	udiv	r1, r5, r3
 800551c:	fb03 5711 	mls	r7, r3, r1, r5
 8005520:	5dc7      	ldrb	r7, [r0, r7]
 8005522:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005526:	462f      	mov	r7, r5
 8005528:	42bb      	cmp	r3, r7
 800552a:	460d      	mov	r5, r1
 800552c:	d9f4      	bls.n	8005518 <_printf_i+0x110>
 800552e:	2b08      	cmp	r3, #8
 8005530:	d10b      	bne.n	800554a <_printf_i+0x142>
 8005532:	6823      	ldr	r3, [r4, #0]
 8005534:	07df      	lsls	r7, r3, #31
 8005536:	d508      	bpl.n	800554a <_printf_i+0x142>
 8005538:	6923      	ldr	r3, [r4, #16]
 800553a:	6861      	ldr	r1, [r4, #4]
 800553c:	4299      	cmp	r1, r3
 800553e:	bfde      	ittt	le
 8005540:	2330      	movle	r3, #48	@ 0x30
 8005542:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005546:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800554a:	1b92      	subs	r2, r2, r6
 800554c:	6122      	str	r2, [r4, #16]
 800554e:	464b      	mov	r3, r9
 8005550:	4621      	mov	r1, r4
 8005552:	4640      	mov	r0, r8
 8005554:	f8cd a000 	str.w	sl, [sp]
 8005558:	aa03      	add	r2, sp, #12
 800555a:	f7ff fee3 	bl	8005324 <_printf_common>
 800555e:	3001      	adds	r0, #1
 8005560:	d14a      	bne.n	80055f8 <_printf_i+0x1f0>
 8005562:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005566:	b004      	add	sp, #16
 8005568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	f043 0320 	orr.w	r3, r3, #32
 8005572:	6023      	str	r3, [r4, #0]
 8005574:	2778      	movs	r7, #120	@ 0x78
 8005576:	4832      	ldr	r0, [pc, #200]	@ (8005640 <_printf_i+0x238>)
 8005578:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	6831      	ldr	r1, [r6, #0]
 8005580:	061f      	lsls	r7, r3, #24
 8005582:	f851 5b04 	ldr.w	r5, [r1], #4
 8005586:	d402      	bmi.n	800558e <_printf_i+0x186>
 8005588:	065f      	lsls	r7, r3, #25
 800558a:	bf48      	it	mi
 800558c:	b2ad      	uxthmi	r5, r5
 800558e:	6031      	str	r1, [r6, #0]
 8005590:	07d9      	lsls	r1, r3, #31
 8005592:	bf44      	itt	mi
 8005594:	f043 0320 	orrmi.w	r3, r3, #32
 8005598:	6023      	strmi	r3, [r4, #0]
 800559a:	b11d      	cbz	r5, 80055a4 <_printf_i+0x19c>
 800559c:	2310      	movs	r3, #16
 800559e:	e7ad      	b.n	80054fc <_printf_i+0xf4>
 80055a0:	4826      	ldr	r0, [pc, #152]	@ (800563c <_printf_i+0x234>)
 80055a2:	e7e9      	b.n	8005578 <_printf_i+0x170>
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	f023 0320 	bic.w	r3, r3, #32
 80055aa:	6023      	str	r3, [r4, #0]
 80055ac:	e7f6      	b.n	800559c <_printf_i+0x194>
 80055ae:	4616      	mov	r6, r2
 80055b0:	e7bd      	b.n	800552e <_printf_i+0x126>
 80055b2:	6833      	ldr	r3, [r6, #0]
 80055b4:	6825      	ldr	r5, [r4, #0]
 80055b6:	1d18      	adds	r0, r3, #4
 80055b8:	6961      	ldr	r1, [r4, #20]
 80055ba:	6030      	str	r0, [r6, #0]
 80055bc:	062e      	lsls	r6, r5, #24
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	d501      	bpl.n	80055c6 <_printf_i+0x1be>
 80055c2:	6019      	str	r1, [r3, #0]
 80055c4:	e002      	b.n	80055cc <_printf_i+0x1c4>
 80055c6:	0668      	lsls	r0, r5, #25
 80055c8:	d5fb      	bpl.n	80055c2 <_printf_i+0x1ba>
 80055ca:	8019      	strh	r1, [r3, #0]
 80055cc:	2300      	movs	r3, #0
 80055ce:	4616      	mov	r6, r2
 80055d0:	6123      	str	r3, [r4, #16]
 80055d2:	e7bc      	b.n	800554e <_printf_i+0x146>
 80055d4:	6833      	ldr	r3, [r6, #0]
 80055d6:	2100      	movs	r1, #0
 80055d8:	1d1a      	adds	r2, r3, #4
 80055da:	6032      	str	r2, [r6, #0]
 80055dc:	681e      	ldr	r6, [r3, #0]
 80055de:	6862      	ldr	r2, [r4, #4]
 80055e0:	4630      	mov	r0, r6
 80055e2:	f000 f859 	bl	8005698 <memchr>
 80055e6:	b108      	cbz	r0, 80055ec <_printf_i+0x1e4>
 80055e8:	1b80      	subs	r0, r0, r6
 80055ea:	6060      	str	r0, [r4, #4]
 80055ec:	6863      	ldr	r3, [r4, #4]
 80055ee:	6123      	str	r3, [r4, #16]
 80055f0:	2300      	movs	r3, #0
 80055f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80055f6:	e7aa      	b.n	800554e <_printf_i+0x146>
 80055f8:	4632      	mov	r2, r6
 80055fa:	4649      	mov	r1, r9
 80055fc:	4640      	mov	r0, r8
 80055fe:	6923      	ldr	r3, [r4, #16]
 8005600:	47d0      	blx	sl
 8005602:	3001      	adds	r0, #1
 8005604:	d0ad      	beq.n	8005562 <_printf_i+0x15a>
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	079b      	lsls	r3, r3, #30
 800560a:	d413      	bmi.n	8005634 <_printf_i+0x22c>
 800560c:	68e0      	ldr	r0, [r4, #12]
 800560e:	9b03      	ldr	r3, [sp, #12]
 8005610:	4298      	cmp	r0, r3
 8005612:	bfb8      	it	lt
 8005614:	4618      	movlt	r0, r3
 8005616:	e7a6      	b.n	8005566 <_printf_i+0x15e>
 8005618:	2301      	movs	r3, #1
 800561a:	4632      	mov	r2, r6
 800561c:	4649      	mov	r1, r9
 800561e:	4640      	mov	r0, r8
 8005620:	47d0      	blx	sl
 8005622:	3001      	adds	r0, #1
 8005624:	d09d      	beq.n	8005562 <_printf_i+0x15a>
 8005626:	3501      	adds	r5, #1
 8005628:	68e3      	ldr	r3, [r4, #12]
 800562a:	9903      	ldr	r1, [sp, #12]
 800562c:	1a5b      	subs	r3, r3, r1
 800562e:	42ab      	cmp	r3, r5
 8005630:	dcf2      	bgt.n	8005618 <_printf_i+0x210>
 8005632:	e7eb      	b.n	800560c <_printf_i+0x204>
 8005634:	2500      	movs	r5, #0
 8005636:	f104 0619 	add.w	r6, r4, #25
 800563a:	e7f5      	b.n	8005628 <_printf_i+0x220>
 800563c:	08005b9f 	.word	0x08005b9f
 8005640:	08005bb0 	.word	0x08005bb0

08005644 <memmove>:
 8005644:	4288      	cmp	r0, r1
 8005646:	b510      	push	{r4, lr}
 8005648:	eb01 0402 	add.w	r4, r1, r2
 800564c:	d902      	bls.n	8005654 <memmove+0x10>
 800564e:	4284      	cmp	r4, r0
 8005650:	4623      	mov	r3, r4
 8005652:	d807      	bhi.n	8005664 <memmove+0x20>
 8005654:	1e43      	subs	r3, r0, #1
 8005656:	42a1      	cmp	r1, r4
 8005658:	d008      	beq.n	800566c <memmove+0x28>
 800565a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800565e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005662:	e7f8      	b.n	8005656 <memmove+0x12>
 8005664:	4601      	mov	r1, r0
 8005666:	4402      	add	r2, r0
 8005668:	428a      	cmp	r2, r1
 800566a:	d100      	bne.n	800566e <memmove+0x2a>
 800566c:	bd10      	pop	{r4, pc}
 800566e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005672:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005676:	e7f7      	b.n	8005668 <memmove+0x24>

08005678 <_sbrk_r>:
 8005678:	b538      	push	{r3, r4, r5, lr}
 800567a:	2300      	movs	r3, #0
 800567c:	4d05      	ldr	r5, [pc, #20]	@ (8005694 <_sbrk_r+0x1c>)
 800567e:	4604      	mov	r4, r0
 8005680:	4608      	mov	r0, r1
 8005682:	602b      	str	r3, [r5, #0]
 8005684:	f7fc fcba 	bl	8001ffc <_sbrk>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_sbrk_r+0x1a>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_sbrk_r+0x1a>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	20000a84 	.word	0x20000a84

08005698 <memchr>:
 8005698:	4603      	mov	r3, r0
 800569a:	b510      	push	{r4, lr}
 800569c:	b2c9      	uxtb	r1, r1
 800569e:	4402      	add	r2, r0
 80056a0:	4293      	cmp	r3, r2
 80056a2:	4618      	mov	r0, r3
 80056a4:	d101      	bne.n	80056aa <memchr+0x12>
 80056a6:	2000      	movs	r0, #0
 80056a8:	e003      	b.n	80056b2 <memchr+0x1a>
 80056aa:	7804      	ldrb	r4, [r0, #0]
 80056ac:	3301      	adds	r3, #1
 80056ae:	428c      	cmp	r4, r1
 80056b0:	d1f6      	bne.n	80056a0 <memchr+0x8>
 80056b2:	bd10      	pop	{r4, pc}

080056b4 <memcpy>:
 80056b4:	440a      	add	r2, r1
 80056b6:	4291      	cmp	r1, r2
 80056b8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80056bc:	d100      	bne.n	80056c0 <memcpy+0xc>
 80056be:	4770      	bx	lr
 80056c0:	b510      	push	{r4, lr}
 80056c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056c6:	4291      	cmp	r1, r2
 80056c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056cc:	d1f9      	bne.n	80056c2 <memcpy+0xe>
 80056ce:	bd10      	pop	{r4, pc}

080056d0 <_realloc_r>:
 80056d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056d4:	4607      	mov	r7, r0
 80056d6:	4614      	mov	r4, r2
 80056d8:	460d      	mov	r5, r1
 80056da:	b921      	cbnz	r1, 80056e6 <_realloc_r+0x16>
 80056dc:	4611      	mov	r1, r2
 80056de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056e2:	f7ff bc3b 	b.w	8004f5c <_malloc_r>
 80056e6:	b92a      	cbnz	r2, 80056f4 <_realloc_r+0x24>
 80056e8:	f7ff fbce 	bl	8004e88 <_free_r>
 80056ec:	4625      	mov	r5, r4
 80056ee:	4628      	mov	r0, r5
 80056f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056f4:	f000 f81a 	bl	800572c <_malloc_usable_size_r>
 80056f8:	4284      	cmp	r4, r0
 80056fa:	4606      	mov	r6, r0
 80056fc:	d802      	bhi.n	8005704 <_realloc_r+0x34>
 80056fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005702:	d8f4      	bhi.n	80056ee <_realloc_r+0x1e>
 8005704:	4621      	mov	r1, r4
 8005706:	4638      	mov	r0, r7
 8005708:	f7ff fc28 	bl	8004f5c <_malloc_r>
 800570c:	4680      	mov	r8, r0
 800570e:	b908      	cbnz	r0, 8005714 <_realloc_r+0x44>
 8005710:	4645      	mov	r5, r8
 8005712:	e7ec      	b.n	80056ee <_realloc_r+0x1e>
 8005714:	42b4      	cmp	r4, r6
 8005716:	4622      	mov	r2, r4
 8005718:	4629      	mov	r1, r5
 800571a:	bf28      	it	cs
 800571c:	4632      	movcs	r2, r6
 800571e:	f7ff ffc9 	bl	80056b4 <memcpy>
 8005722:	4629      	mov	r1, r5
 8005724:	4638      	mov	r0, r7
 8005726:	f7ff fbaf 	bl	8004e88 <_free_r>
 800572a:	e7f1      	b.n	8005710 <_realloc_r+0x40>

0800572c <_malloc_usable_size_r>:
 800572c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005730:	1f18      	subs	r0, r3, #4
 8005732:	2b00      	cmp	r3, #0
 8005734:	bfbc      	itt	lt
 8005736:	580b      	ldrlt	r3, [r1, r0]
 8005738:	18c0      	addlt	r0, r0, r3
 800573a:	4770      	bx	lr

0800573c <log>:
 800573c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800573e:	4604      	mov	r4, r0
 8005740:	460d      	mov	r5, r1
 8005742:	f000 f835 	bl	80057b0 <__ieee754_log>
 8005746:	4622      	mov	r2, r4
 8005748:	4606      	mov	r6, r0
 800574a:	460f      	mov	r7, r1
 800574c:	462b      	mov	r3, r5
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	f7fb f953 	bl	80009fc <__aeabi_dcmpun>
 8005756:	b998      	cbnz	r0, 8005780 <log+0x44>
 8005758:	2200      	movs	r2, #0
 800575a:	2300      	movs	r3, #0
 800575c:	4620      	mov	r0, r4
 800575e:	4629      	mov	r1, r5
 8005760:	f7fb f942 	bl	80009e8 <__aeabi_dcmpgt>
 8005764:	b960      	cbnz	r0, 8005780 <log+0x44>
 8005766:	2200      	movs	r2, #0
 8005768:	2300      	movs	r3, #0
 800576a:	4620      	mov	r0, r4
 800576c:	4629      	mov	r1, r5
 800576e:	f7fb f913 	bl	8000998 <__aeabi_dcmpeq>
 8005772:	b140      	cbz	r0, 8005786 <log+0x4a>
 8005774:	f7ff fb5c 	bl	8004e30 <__errno>
 8005778:	2322      	movs	r3, #34	@ 0x22
 800577a:	2600      	movs	r6, #0
 800577c:	4f06      	ldr	r7, [pc, #24]	@ (8005798 <log+0x5c>)
 800577e:	6003      	str	r3, [r0, #0]
 8005780:	4630      	mov	r0, r6
 8005782:	4639      	mov	r1, r7
 8005784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005786:	f7ff fb53 	bl	8004e30 <__errno>
 800578a:	2321      	movs	r3, #33	@ 0x21
 800578c:	6003      	str	r3, [r0, #0]
 800578e:	4803      	ldr	r0, [pc, #12]	@ (800579c <log+0x60>)
 8005790:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005794:	f000 b804 	b.w	80057a0 <nan>
 8005798:	fff00000 	.word	0xfff00000
 800579c:	08005b93 	.word	0x08005b93

080057a0 <nan>:
 80057a0:	2000      	movs	r0, #0
 80057a2:	4901      	ldr	r1, [pc, #4]	@ (80057a8 <nan+0x8>)
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	7ff80000 	.word	0x7ff80000
 80057ac:	00000000 	.word	0x00000000

080057b0 <__ieee754_log>:
 80057b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057b4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	460d      	mov	r5, r1
 80057be:	b087      	sub	sp, #28
 80057c0:	da24      	bge.n	800580c <__ieee754_log+0x5c>
 80057c2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 80057c6:	4304      	orrs	r4, r0
 80057c8:	d108      	bne.n	80057dc <__ieee754_log+0x2c>
 80057ca:	2200      	movs	r2, #0
 80057cc:	2300      	movs	r3, #0
 80057ce:	2000      	movs	r0, #0
 80057d0:	49cb      	ldr	r1, [pc, #812]	@ (8005b00 <__ieee754_log+0x350>)
 80057d2:	f7fa ffa3 	bl	800071c <__aeabi_ddiv>
 80057d6:	b007      	add	sp, #28
 80057d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057dc:	2900      	cmp	r1, #0
 80057de:	da04      	bge.n	80057ea <__ieee754_log+0x3a>
 80057e0:	f7fa fcba 	bl	8000158 <__aeabi_dsub>
 80057e4:	2200      	movs	r2, #0
 80057e6:	2300      	movs	r3, #0
 80057e8:	e7f3      	b.n	80057d2 <__ieee754_log+0x22>
 80057ea:	2200      	movs	r2, #0
 80057ec:	4bc5      	ldr	r3, [pc, #788]	@ (8005b04 <__ieee754_log+0x354>)
 80057ee:	f7fa fe6b 	bl	80004c8 <__aeabi_dmul>
 80057f2:	460b      	mov	r3, r1
 80057f4:	460d      	mov	r5, r1
 80057f6:	4602      	mov	r2, r0
 80057f8:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 80057fc:	48c2      	ldr	r0, [pc, #776]	@ (8005b08 <__ieee754_log+0x358>)
 80057fe:	4285      	cmp	r5, r0
 8005800:	dd06      	ble.n	8005810 <__ieee754_log+0x60>
 8005802:	4610      	mov	r0, r2
 8005804:	4619      	mov	r1, r3
 8005806:	f7fa fca9 	bl	800015c <__adddf3>
 800580a:	e7e4      	b.n	80057d6 <__ieee754_log+0x26>
 800580c:	2100      	movs	r1, #0
 800580e:	e7f5      	b.n	80057fc <__ieee754_log+0x4c>
 8005810:	152c      	asrs	r4, r5, #20
 8005812:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8005816:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800581a:	440c      	add	r4, r1
 800581c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8005820:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8005824:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8005828:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800582c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8005830:	ea41 0305 	orr.w	r3, r1, r5
 8005834:	4610      	mov	r0, r2
 8005836:	4619      	mov	r1, r3
 8005838:	2200      	movs	r2, #0
 800583a:	4bb4      	ldr	r3, [pc, #720]	@ (8005b0c <__ieee754_log+0x35c>)
 800583c:	f7fa fc8c 	bl	8000158 <__aeabi_dsub>
 8005840:	1cab      	adds	r3, r5, #2
 8005842:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005846:	2b02      	cmp	r3, #2
 8005848:	4682      	mov	sl, r0
 800584a:	468b      	mov	fp, r1
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8005854:	dc53      	bgt.n	80058fe <__ieee754_log+0x14e>
 8005856:	2300      	movs	r3, #0
 8005858:	f7fb f89e 	bl	8000998 <__aeabi_dcmpeq>
 800585c:	b1d0      	cbz	r0, 8005894 <__ieee754_log+0xe4>
 800585e:	2c00      	cmp	r4, #0
 8005860:	f000 8120 	beq.w	8005aa4 <__ieee754_log+0x2f4>
 8005864:	4620      	mov	r0, r4
 8005866:	f7fa fdc5 	bl	80003f4 <__aeabi_i2d>
 800586a:	a391      	add	r3, pc, #580	@ (adr r3, 8005ab0 <__ieee754_log+0x300>)
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	4606      	mov	r6, r0
 8005872:	460f      	mov	r7, r1
 8005874:	f7fa fe28 	bl	80004c8 <__aeabi_dmul>
 8005878:	a38f      	add	r3, pc, #572	@ (adr r3, 8005ab8 <__ieee754_log+0x308>)
 800587a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587e:	4604      	mov	r4, r0
 8005880:	460d      	mov	r5, r1
 8005882:	4630      	mov	r0, r6
 8005884:	4639      	mov	r1, r7
 8005886:	f7fa fe1f 	bl	80004c8 <__aeabi_dmul>
 800588a:	4602      	mov	r2, r0
 800588c:	460b      	mov	r3, r1
 800588e:	4620      	mov	r0, r4
 8005890:	4629      	mov	r1, r5
 8005892:	e7b8      	b.n	8005806 <__ieee754_log+0x56>
 8005894:	a38a      	add	r3, pc, #552	@ (adr r3, 8005ac0 <__ieee754_log+0x310>)
 8005896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589a:	4650      	mov	r0, sl
 800589c:	4659      	mov	r1, fp
 800589e:	f7fa fe13 	bl	80004c8 <__aeabi_dmul>
 80058a2:	4602      	mov	r2, r0
 80058a4:	460b      	mov	r3, r1
 80058a6:	2000      	movs	r0, #0
 80058a8:	4999      	ldr	r1, [pc, #612]	@ (8005b10 <__ieee754_log+0x360>)
 80058aa:	f7fa fc55 	bl	8000158 <__aeabi_dsub>
 80058ae:	4652      	mov	r2, sl
 80058b0:	4606      	mov	r6, r0
 80058b2:	460f      	mov	r7, r1
 80058b4:	465b      	mov	r3, fp
 80058b6:	4650      	mov	r0, sl
 80058b8:	4659      	mov	r1, fp
 80058ba:	f7fa fe05 	bl	80004c8 <__aeabi_dmul>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4630      	mov	r0, r6
 80058c4:	4639      	mov	r1, r7
 80058c6:	f7fa fdff 	bl	80004c8 <__aeabi_dmul>
 80058ca:	4606      	mov	r6, r0
 80058cc:	460f      	mov	r7, r1
 80058ce:	b914      	cbnz	r4, 80058d6 <__ieee754_log+0x126>
 80058d0:	4632      	mov	r2, r6
 80058d2:	463b      	mov	r3, r7
 80058d4:	e0a0      	b.n	8005a18 <__ieee754_log+0x268>
 80058d6:	4620      	mov	r0, r4
 80058d8:	f7fa fd8c 	bl	80003f4 <__aeabi_i2d>
 80058dc:	a374      	add	r3, pc, #464	@ (adr r3, 8005ab0 <__ieee754_log+0x300>)
 80058de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e2:	4680      	mov	r8, r0
 80058e4:	4689      	mov	r9, r1
 80058e6:	f7fa fdef 	bl	80004c8 <__aeabi_dmul>
 80058ea:	a373      	add	r3, pc, #460	@ (adr r3, 8005ab8 <__ieee754_log+0x308>)
 80058ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f0:	4604      	mov	r4, r0
 80058f2:	460d      	mov	r5, r1
 80058f4:	4640      	mov	r0, r8
 80058f6:	4649      	mov	r1, r9
 80058f8:	f7fa fde6 	bl	80004c8 <__aeabi_dmul>
 80058fc:	e0a5      	b.n	8005a4a <__ieee754_log+0x29a>
 80058fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005902:	f7fa fc2b 	bl	800015c <__adddf3>
 8005906:	4602      	mov	r2, r0
 8005908:	460b      	mov	r3, r1
 800590a:	4650      	mov	r0, sl
 800590c:	4659      	mov	r1, fp
 800590e:	f7fa ff05 	bl	800071c <__aeabi_ddiv>
 8005912:	e9cd 0100 	strd	r0, r1, [sp]
 8005916:	4620      	mov	r0, r4
 8005918:	f7fa fd6c 	bl	80003f4 <__aeabi_i2d>
 800591c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005920:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005924:	4610      	mov	r0, r2
 8005926:	4619      	mov	r1, r3
 8005928:	f7fa fdce 	bl	80004c8 <__aeabi_dmul>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005934:	f7fa fdc8 	bl	80004c8 <__aeabi_dmul>
 8005938:	a363      	add	r3, pc, #396	@ (adr r3, 8005ac8 <__ieee754_log+0x318>)
 800593a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593e:	4680      	mov	r8, r0
 8005940:	4689      	mov	r9, r1
 8005942:	f7fa fdc1 	bl	80004c8 <__aeabi_dmul>
 8005946:	a362      	add	r3, pc, #392	@ (adr r3, 8005ad0 <__ieee754_log+0x320>)
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	f7fa fc06 	bl	800015c <__adddf3>
 8005950:	4642      	mov	r2, r8
 8005952:	464b      	mov	r3, r9
 8005954:	f7fa fdb8 	bl	80004c8 <__aeabi_dmul>
 8005958:	a35f      	add	r3, pc, #380	@ (adr r3, 8005ad8 <__ieee754_log+0x328>)
 800595a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595e:	f7fa fbfd 	bl	800015c <__adddf3>
 8005962:	4642      	mov	r2, r8
 8005964:	464b      	mov	r3, r9
 8005966:	f7fa fdaf 	bl	80004c8 <__aeabi_dmul>
 800596a:	a35d      	add	r3, pc, #372	@ (adr r3, 8005ae0 <__ieee754_log+0x330>)
 800596c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005970:	f7fa fbf4 	bl	800015c <__adddf3>
 8005974:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005978:	f7fa fda6 	bl	80004c8 <__aeabi_dmul>
 800597c:	a35a      	add	r3, pc, #360	@ (adr r3, 8005ae8 <__ieee754_log+0x338>)
 800597e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005982:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005986:	4640      	mov	r0, r8
 8005988:	4649      	mov	r1, r9
 800598a:	f7fa fd9d 	bl	80004c8 <__aeabi_dmul>
 800598e:	a358      	add	r3, pc, #352	@ (adr r3, 8005af0 <__ieee754_log+0x340>)
 8005990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005994:	f7fa fbe2 	bl	800015c <__adddf3>
 8005998:	4642      	mov	r2, r8
 800599a:	464b      	mov	r3, r9
 800599c:	f7fa fd94 	bl	80004c8 <__aeabi_dmul>
 80059a0:	a355      	add	r3, pc, #340	@ (adr r3, 8005af8 <__ieee754_log+0x348>)
 80059a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a6:	f7fa fbd9 	bl	800015c <__adddf3>
 80059aa:	4642      	mov	r2, r8
 80059ac:	464b      	mov	r3, r9
 80059ae:	f7fa fd8b 	bl	80004c8 <__aeabi_dmul>
 80059b2:	4602      	mov	r2, r0
 80059b4:	460b      	mov	r3, r1
 80059b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059ba:	f7fa fbcf 	bl	800015c <__adddf3>
 80059be:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80059c2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80059c6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80059ca:	3551      	adds	r5, #81	@ 0x51
 80059cc:	4335      	orrs	r5, r6
 80059ce:	2d00      	cmp	r5, #0
 80059d0:	4680      	mov	r8, r0
 80059d2:	4689      	mov	r9, r1
 80059d4:	dd48      	ble.n	8005a68 <__ieee754_log+0x2b8>
 80059d6:	2200      	movs	r2, #0
 80059d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005b10 <__ieee754_log+0x360>)
 80059da:	4650      	mov	r0, sl
 80059dc:	4659      	mov	r1, fp
 80059de:	f7fa fd73 	bl	80004c8 <__aeabi_dmul>
 80059e2:	4652      	mov	r2, sl
 80059e4:	465b      	mov	r3, fp
 80059e6:	f7fa fd6f 	bl	80004c8 <__aeabi_dmul>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4606      	mov	r6, r0
 80059f0:	460f      	mov	r7, r1
 80059f2:	4640      	mov	r0, r8
 80059f4:	4649      	mov	r1, r9
 80059f6:	f7fa fbb1 	bl	800015c <__adddf3>
 80059fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80059fe:	f7fa fd63 	bl	80004c8 <__aeabi_dmul>
 8005a02:	4680      	mov	r8, r0
 8005a04:	4689      	mov	r9, r1
 8005a06:	b964      	cbnz	r4, 8005a22 <__ieee754_log+0x272>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	4639      	mov	r1, r7
 8005a10:	f7fa fba2 	bl	8000158 <__aeabi_dsub>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	4650      	mov	r0, sl
 8005a1a:	4659      	mov	r1, fp
 8005a1c:	f7fa fb9c 	bl	8000158 <__aeabi_dsub>
 8005a20:	e6d9      	b.n	80057d6 <__ieee754_log+0x26>
 8005a22:	a323      	add	r3, pc, #140	@ (adr r3, 8005ab0 <__ieee754_log+0x300>)
 8005a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a2c:	f7fa fd4c 	bl	80004c8 <__aeabi_dmul>
 8005a30:	a321      	add	r3, pc, #132	@ (adr r3, 8005ab8 <__ieee754_log+0x308>)
 8005a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a36:	4604      	mov	r4, r0
 8005a38:	460d      	mov	r5, r1
 8005a3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a3e:	f7fa fd43 	bl	80004c8 <__aeabi_dmul>
 8005a42:	4642      	mov	r2, r8
 8005a44:	464b      	mov	r3, r9
 8005a46:	f7fa fb89 	bl	800015c <__adddf3>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	4630      	mov	r0, r6
 8005a50:	4639      	mov	r1, r7
 8005a52:	f7fa fb81 	bl	8000158 <__aeabi_dsub>
 8005a56:	4652      	mov	r2, sl
 8005a58:	465b      	mov	r3, fp
 8005a5a:	f7fa fb7d 	bl	8000158 <__aeabi_dsub>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	4620      	mov	r0, r4
 8005a64:	4629      	mov	r1, r5
 8005a66:	e7d9      	b.n	8005a1c <__ieee754_log+0x26c>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	4650      	mov	r0, sl
 8005a6e:	4659      	mov	r1, fp
 8005a70:	f7fa fb72 	bl	8000158 <__aeabi_dsub>
 8005a74:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a78:	f7fa fd26 	bl	80004c8 <__aeabi_dmul>
 8005a7c:	4606      	mov	r6, r0
 8005a7e:	460f      	mov	r7, r1
 8005a80:	2c00      	cmp	r4, #0
 8005a82:	f43f af25 	beq.w	80058d0 <__ieee754_log+0x120>
 8005a86:	a30a      	add	r3, pc, #40	@ (adr r3, 8005ab0 <__ieee754_log+0x300>)
 8005a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a90:	f7fa fd1a 	bl	80004c8 <__aeabi_dmul>
 8005a94:	a308      	add	r3, pc, #32	@ (adr r3, 8005ab8 <__ieee754_log+0x308>)
 8005a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	460d      	mov	r5, r1
 8005a9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aa2:	e729      	b.n	80058f8 <__ieee754_log+0x148>
 8005aa4:	2000      	movs	r0, #0
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	e695      	b.n	80057d6 <__ieee754_log+0x26>
 8005aaa:	bf00      	nop
 8005aac:	f3af 8000 	nop.w
 8005ab0:	fee00000 	.word	0xfee00000
 8005ab4:	3fe62e42 	.word	0x3fe62e42
 8005ab8:	35793c76 	.word	0x35793c76
 8005abc:	3dea39ef 	.word	0x3dea39ef
 8005ac0:	55555555 	.word	0x55555555
 8005ac4:	3fd55555 	.word	0x3fd55555
 8005ac8:	df3e5244 	.word	0xdf3e5244
 8005acc:	3fc2f112 	.word	0x3fc2f112
 8005ad0:	96cb03de 	.word	0x96cb03de
 8005ad4:	3fc74664 	.word	0x3fc74664
 8005ad8:	94229359 	.word	0x94229359
 8005adc:	3fd24924 	.word	0x3fd24924
 8005ae0:	55555593 	.word	0x55555593
 8005ae4:	3fe55555 	.word	0x3fe55555
 8005ae8:	d078c69f 	.word	0xd078c69f
 8005aec:	3fc39a09 	.word	0x3fc39a09
 8005af0:	1d8e78af 	.word	0x1d8e78af
 8005af4:	3fcc71c5 	.word	0x3fcc71c5
 8005af8:	9997fa04 	.word	0x9997fa04
 8005afc:	3fd99999 	.word	0x3fd99999
 8005b00:	c3500000 	.word	0xc3500000
 8005b04:	43500000 	.word	0x43500000
 8005b08:	7fefffff 	.word	0x7fefffff
 8005b0c:	3ff00000 	.word	0x3ff00000
 8005b10:	3fe00000 	.word	0x3fe00000

08005b14 <_init>:
 8005b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b16:	bf00      	nop
 8005b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b1a:	bc08      	pop	{r3}
 8005b1c:	469e      	mov	lr, r3
 8005b1e:	4770      	bx	lr

08005b20 <_fini>:
 8005b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b22:	bf00      	nop
 8005b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b26:	bc08      	pop	{r3}
 8005b28:	469e      	mov	lr, r3
 8005b2a:	4770      	bx	lr
