sch2hdl,-intstyle,ise,-family,xc9500,-verilog,C:/ncue_logic_design/project1/add_sub.vf,-w,C:/ncue_logic_design/project1/add_sub.sch
