v 4
file . "jk.vhdl" "cad6424e64043541c3ed5e51a5dc7b6bc0dff2be" "20240219171515.856":
  entity jk at 1( 0) + 0 on 21;
  architecture behaviour of jk at 11( 134) + 0 on 22;
file . "jk_tb.vhdl" "4623018a8684ffba56cddf86be4e9d299eb33cc2" "20240219171516.091":
  entity jk_flip_flop_tb at 1( 0) + 0 on 23;
  architecture behaviour of jk_flip_flop_tb at 7( 92) + 0 on 24;
