Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 29 11:14:05 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cronometro_con_display_timing_summary_routed.rpt -pb cronometro_con_display_timing_summary_routed.pb -rpx cronometro_con_display_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_con_display
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               22          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (14)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Cron/funzione_set/FSM_onehot_stato_corrente_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Cron/funzione_set/stato_uscita.bottone_premuto_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: debouncer_set/CLEARED_BTN_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.736        0.000                      0                  311        0.214        0.000                      0                  311        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.736        0.000                      0                  311        0.214        0.000                      0                  311        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.917    debouncer_set/cont
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.453    14.825    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[21]/C
                         clock pessimism              0.272    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.408    14.653    debouncer_set/debouncer.cont_reg[21]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.917    debouncer_set/cont
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.453    14.825    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[22]/C
                         clock pessimism              0.272    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.408    14.653    debouncer_set/debouncer.cont_reg[22]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.917    debouncer_set/cont
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.453    14.825    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[24]/C
                         clock pessimism              0.272    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.408    14.653    debouncer_set/debouncer.cont_reg[24]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.917    debouncer_set/cont
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.453    14.825    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  debouncer_set/debouncer.cont_reg[25]/C
                         clock pessimism              0.272    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X11Y42         FDRE (Setup_fdre_C_CE)      -0.408    14.653    debouncer_set/debouncer.cont_reg[25]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[26]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[26]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[27]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[27]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[28]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[28]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[29]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[29]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[30]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[30]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 debouncer_set/debouncer.cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_set/debouncer.cont_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.996ns (20.760%)  route 3.802ns (79.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.568     5.120    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  debouncer_set/debouncer.cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.539 r  debouncer_set/debouncer.cont_reg[8]/Q
                         net (fo=2, routed)           0.829     6.368    debouncer_set/debouncer.cont_reg_n_0_[8]
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.299     6.667 r  debouncer_set/FSM_sequential_btn_state[1]_i_4/O
                         net (fo=1, routed)           1.023     7.690    debouncer_set/FSM_sequential_btn_state[1]_i_4_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.814 r  debouncer_set/FSM_sequential_btn_state[1]_i_2/O
                         net (fo=36, routed)          1.269     9.082    debouncer_set/FSM_sequential_btn_state[1]_i_2_n_0
    SLICE_X9Y40          LUT3 (Prop_lut3_I1_O)        0.154     9.236 r  debouncer_set/debouncer.cont[31]_i_2/O
                         net (fo=32, routed)          0.681     9.918    debouncer_set/cont
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.454    14.826    debouncer_set/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  debouncer_set/debouncer.cont_reg[31]/C
                         clock pessimism              0.272    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.408    14.654    debouncer_set/debouncer.cont_reg[31]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  4.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Cron/cont_ore/contatore/counter_0/u_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_ore/contatore/counter_1/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.592     1.505    Cron/cont_ore/contatore/counter_0/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_0/u_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  Cron/cont_ore/contatore/counter_0/u_reg/Q
                         net (fo=6, routed)           0.132     1.779    Cron/cont_ore/contatore/counter_1/u_reg_5
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.824 r  Cron/cont_ore/contatore/counter_1/u_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    Cron/cont_ore/contatore/counter_1/u_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_1/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.020    Cron/cont_ore/contatore/counter_1/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_1/u_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.609    Cron/cont_ore/contatore/counter_1/u_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dis/freq_div/conteggio_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_div/conteggio_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.509    dis/freq_div/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  dis/freq_div/conteggio_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  dis/freq_div/conteggio_reg[6]/Q
                         net (fo=7, routed)           0.128     1.801    dis/freq_div/conteggio_reg_n_0_[6]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.048     1.849 r  dis/freq_div/conteggio[7]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dis/freq_div/conteggio[7]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  dis/freq_div/conteggio_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.025    dis/freq_div/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dis/freq_div/conteggio_reg[7]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105     1.627    dis/freq_div/conteggio_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dis/freq_div/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_div/conteggio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.509    dis/freq_div/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  dis/freq_div/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  dis/freq_div/conteggio_reg[4]/Q
                         net (fo=5, routed)           0.098     1.735    dis/freq_div/conteggio_reg_n_0_[4]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.099     1.834 r  dis/freq_div/conteggio[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.834    dis/freq_div/conteggio[5]_i_1__1_n_0
    SLICE_X3Y41          FDRE                                         r  dis/freq_div/conteggio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.025    dis/freq_div/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  dis/freq_div/conteggio_reg[5]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.092     1.601    dis/freq_div/conteggio_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 debouncer_reset/FSM_sequential_btn_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_reset/FSM_sequential_btn_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.212ns (57.560%)  route 0.156ns (42.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    debouncer_reset/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debouncer_reset/FSM_sequential_btn_state_reg[0]/Q
                         net (fo=5, routed)           0.156     1.829    debouncer_reset/btn_state__0[0]
    SLICE_X3Y38          LUT4 (Prop_lut4_I1_O)        0.048     1.877 r  debouncer_reset/FSM_sequential_btn_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    debouncer_reset/FSM_sequential_btn_state[1]_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.024    debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.107     1.631    debouncer_reset/FSM_sequential_btn_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.404%)  route 0.162ns (43.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.507    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Cron/cont_secondi/contatore/conteggio_reg[1]/Q
                         net (fo=9, routed)           0.162     1.833    Cron/cont_secondi/contatore/Q[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  Cron/cont_secondi/contatore/conteggio[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    Cron/cont_secondi/contatore/conteggio[2]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[2]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.092     1.632    Cron/cont_secondi/contatore/conteggio_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debouncer_reset/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.006%)  route 0.186ns (49.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  debouncer_reset/CLEARED_BTN_reg/Q
                         net (fo=14, routed)          0.186     1.835    Cron/funzione_set/conn_res
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.045     1.880 r  Cron/funzione_set/FSM_onehot_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.880    Cron/funzione_set/FSM_onehot_stato_corrente[1]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     2.022    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.091     1.634    Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Cron/funzione_set/set_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/cont_ore/contatore/counter_4/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.388%)  route 0.169ns (47.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.506    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Cron/funzione_set/set_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Cron/funzione_set/set_out_reg/Q
                         net (fo=23, routed)          0.169     1.816    Cron/cont_ore/contatore/counter_3/temp_set
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  Cron/cont_ore/contatore/counter_3/u_i_1__3/O
                         net (fo=1, routed)           0.000     1.861    Cron/cont_ore/contatore/counter_4/u_reg_1
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.020    Cron/cont_ore/contatore/counter_4/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     1.612    Cron/cont_ore/contatore/counter_4/u_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dis/freq_div/conteggio_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/freq_div/conteggio_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.192ns (53.258%)  route 0.169ns (46.742%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.596     1.509    dis/freq_div/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dis/freq_div/conteggio_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dis/freq_div/conteggio_reg[7]/Q
                         net (fo=6, routed)           0.169     1.819    dis/freq_div/conteggio_reg_n_0_[7]
    SLICE_X3Y40          LUT5 (Prop_lut5_I0_O)        0.051     1.870 r  dis/freq_div/conteggio[9]_i_1/O
                         net (fo=1, routed)           0.000     1.870    dis/freq_div/conteggio[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  dis/freq_div/conteggio_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.867     2.025    dis/freq_div/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  dis/freq_div/conteggio_reg[9]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.107     1.616    dis/freq_div/conteggio_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis/contatore/conteggio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.227%)  route 0.181ns (49.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          0.181     1.831    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I1_O)        0.042     1.873 r  dis/contatore/conteggio[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    dis/contatore/conteggio[2]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.024    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.107     1.615    dis/contatore/conteggio_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debouncer_reset/FSM_sequential_btn_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_reset/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.211%)  route 0.156ns (42.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    debouncer_reset/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debouncer_reset/FSM_sequential_btn_state_reg[0]/Q
                         net (fo=5, routed)           0.156     1.829    debouncer_reset/btn_state__0[0]
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.045     1.874 r  debouncer_reset/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    debouncer_reset/CLEARED_BTN_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.024    debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/CLEARED_BTN_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.091     1.615    debouncer_reset/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     Cron/cont_ore/contatore/counter_0/u_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y37     Cron/cont_ore/contatore/counter_1/u_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y37     Cron/cont_ore/contatore/counter_2/u_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35     Cron/cont_minuti/contatore/conteggio_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35     Cron/cont_minuti/contatore/conteggio_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35     Cron/cont_minuti/contatore/conteggio_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     Cron/cont_minuti/contatore/conteggio_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     Cron/cont_minuti/contatore/conteggio_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 set_switch_2[3]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.690ns  (logic 0.944ns (20.131%)  route 3.746ns (79.869%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  set_switch_2[3] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[3]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  set_switch_2_IBUF[3]_inst/O
                         net (fo=1, routed)           3.746     4.690    Cron/funzione_set/conteggio_reg[5]_0[3]
    SLICE_X5Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[2]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.636ns  (logic 0.952ns (20.537%)  route 3.684ns (79.463%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  set_switch_2[2] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[2]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  set_switch_2_IBUF[2]_inst/O
                         net (fo=1, routed)           3.684     4.636    Cron/funzione_set/conteggio_reg[5]_0[2]
    SLICE_X5Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[5]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.481ns (45.670%)  route 1.762ns (54.330%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  set_switch_2[5] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[5]
    T13                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  set_switch_2_IBUF[5]_inst/O
                         net (fo=1, routed)           1.762     3.243    Cron/funzione_set/conteggio_reg[5]_0[5]
    SLICE_X1Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[3]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_h_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 1.469ns (46.186%)  route 1.711ns (53.814%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  set_switch_1[3] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  set_switch_1_IBUF[3]_inst/O
                         net (fo=2, routed)           1.711     3.180    Cron/funzione_set/conteggio_reg[5][3]
    SLICE_X3Y37          LDCE                                         r  Cron/funzione_set/temp_v_set_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[4]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.097ns  (logic 1.474ns (47.597%)  route 1.623ns (52.403%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  set_switch_1[4] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  set_switch_1_IBUF[4]_inst/O
                         net (fo=2, routed)           1.623     3.097    Cron/funzione_set/conteggio_reg[5][4]
    SLICE_X4Y36          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[0]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.995ns  (logic 1.482ns (49.462%)  route 1.514ns (50.538%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_switch_2[0] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  set_switch_2_IBUF[0]_inst/O
                         net (fo=1, routed)           1.514     2.995    Cron/funzione_set/conteggio_reg[5]_0[0]
    SLICE_X2Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[0]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_h_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.959ns  (logic 1.491ns (50.382%)  route 1.468ns (49.618%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  set_switch_1[0] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  set_switch_1_IBUF[0]_inst/O
                         net (fo=2, routed)           1.468     2.959    Cron/funzione_set/conteggio_reg[5][0]
    SLICE_X3Y37          LDCE                                         r  Cron/funzione_set/temp_v_set_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[4]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_h_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.904ns  (logic 1.474ns (50.763%)  route 1.430ns (49.237%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  set_switch_1[4] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  set_switch_1_IBUF[4]_inst/O
                         net (fo=2, routed)           1.430     2.904    Cron/funzione_set/conteggio_reg[5][4]
    SLICE_X3Y37          LDCE                                         r  Cron/funzione_set/temp_v_set_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[3]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.847ns  (logic 1.469ns (51.595%)  route 1.378ns (48.405%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  set_switch_1[3] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  set_switch_1_IBUF[3]_inst/O
                         net (fo=2, routed)           1.378     2.847    Cron/funzione_set/conteggio_reg[5][3]
    SLICE_X4Y36          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[4]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.843ns  (logic 1.476ns (51.930%)  route 1.366ns (48.070%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  set_switch_2[4] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[4]
    R16                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  set_switch_2_IBUF[4]_inst/O
                         net (fo=1, routed)           1.366     2.843    Cron/funzione_set/conteggio_reg[5]_0[4]
    SLICE_X2Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 set_switch_1[2]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_h_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.238ns (40.205%)  route 0.354ns (59.795%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  set_switch_1[2] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  set_switch_1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.354     0.592    Cron/funzione_set/conteggio_reg[5][2]
    SLICE_X3Y37          LDCE                                         r  Cron/funzione_set/temp_v_set_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/stato_uscita.bottone_premuto_reg/G
                            (positive level-sensitive latch)
  Destination:            Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.220ns (35.926%)  route 0.392ns (64.075%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          LDCE                         0.000     0.000 r  Cron/funzione_set/stato_uscita.bottone_premuto_reg/G
    SLICE_X6Y40          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Cron/funzione_set/stato_uscita.bottone_premuto_reg/Q
                         net (fo=3, routed)           0.273     0.451    Cron/funzione_set/bottone_premuto
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.042     0.493 r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.612    Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[1]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.253ns (40.867%)  route 0.366ns (59.133%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  set_switch_2[1] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[1]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  set_switch_2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.366     0.619    Cron/funzione_set/conteggio_reg[5]_0[1]
    SLICE_X4Y38          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[2]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.238ns (35.741%)  route 0.428ns (64.259%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  set_switch_1[2] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  set_switch_1_IBUF[2]_inst/O
                         net (fo=2, routed)           0.428     0.666    Cron/funzione_set/conteggio_reg[5][2]
    SLICE_X4Y36          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/stato_uscita.bottone_premuto_reg/G
                            (positive level-sensitive latch)
  Destination:            Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.221ns (32.716%)  route 0.455ns (67.284%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          LDCE                         0.000     0.000 r  Cron/funzione_set/stato_uscita.bottone_premuto_reg/G
    SLICE_X6Y40          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Cron/funzione_set/stato_uscita.bottone_premuto_reg/Q
                         net (fo=3, routed)           0.275     0.453    Cron/funzione_set/bottone_premuto
    SLICE_X5Y40          LUT4 (Prop_lut4_I1_O)        0.043     0.496 r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.180     0.676    Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[1]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_h_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.252ns (36.698%)  route 0.435ns (63.302%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  set_switch_1[1] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  set_switch_1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.435     0.687    Cron/funzione_set/conteggio_reg[5][1]
    SLICE_X5Y38          LDCE                                         r  Cron/funzione_set/temp_v_set_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[5]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.259ns (36.404%)  route 0.452ns (63.596%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  set_switch_1[5] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  set_switch_1_IBUF[5]_inst/O
                         net (fo=1, routed)           0.452     0.711    Cron/funzione_set/conteggio_reg[5][5]
    SLICE_X1Y36          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[1]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.252ns (33.784%)  route 0.494ns (66.216%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  set_switch_1[1] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  set_switch_1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.494     0.746    Cron/funzione_set/conteggio_reg[5][1]
    SLICE_X2Y38          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_1[0]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.259ns (33.030%)  route 0.524ns (66.970%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  set_switch_1[0] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_1[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  set_switch_1_IBUF[0]_inst/O
                         net (fo=2, routed)           0.524     0.783    Cron/funzione_set/conteggio_reg[5][0]
    SLICE_X2Y38          LDCE                                         r  Cron/funzione_set/temp_v_set_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 set_switch_2[4]
                            (input port)
  Destination:            Cron/funzione_set/temp_v_set_m_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.244ns (30.151%)  route 0.565ns (69.849%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  set_switch_2[4] (IN)
                         net (fo=0)                   0.000     0.000    set_switch_2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  set_switch_2_IBUF[4]_inst/O
                         net (fo=1, routed)           0.565     0.810    Cron/funzione_set/conteggio_reg[5]_0[4]
    SLICE_X2Y34          LDCE                                         r  Cron/funzione_set/temp_v_set_m_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.192ns  (logic 4.488ns (40.095%)  route 6.705ns (59.905%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124     6.813 r  dis/contatore/catodi_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.747     7.560    Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_1
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.182     8.866    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.123    10.113    Cron/cont_minuti/contatore/sel0[2]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124    10.237 r  Cron/cont_minuti/contatore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.609    12.846    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    16.381 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.381    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.998ns  (logic 4.724ns (42.957%)  route 6.274ns (57.043%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.632     5.184    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456     5.640 r  Cron/cont_minuti/contatore/conteggio_reg[2]/Q
                         net (fo=9, routed)           0.896     6.536    Cron/cont_minuti/contatore/minutes[2]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.660 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_22/O
                         net (fo=2, routed)           0.818     7.478    dis/contatore/catodi_OBUF[6]_inst_i_6_1
    SLICE_X3Y36          LUT5 (Prop_lut5_I1_O)        0.154     7.632 r  dis/contatore/catodi_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.641     8.273    dis/contatore/catodi_OBUF[6]_inst_i_20_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.327     8.600 r  dis/contatore/catodi_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.580    10.179    Cron/cont_minuti/contatore/catodi[6][0]
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124    10.303 r  Cron/cont_minuti/contatore/catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.339    12.643    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    16.182 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.182    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 4.488ns (40.861%)  route 6.495ns (59.139%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124     6.813 r  dis/contatore/catodi_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.747     7.560    Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_1
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.182     8.866    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.185    10.175    Cron/cont_minuti/contatore/sel0[2]
    SLICE_X0Y22          LUT6 (Prop_lut6_I4_O)        0.124    10.299 r  Cron/cont_minuti/contatore/catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.337    12.636    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    16.171 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.171    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.507ns  (logic 4.470ns (42.541%)  route 6.037ns (57.459%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124     6.813 r  dis/contatore/catodi_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.747     7.560    Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_1
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.182     8.866    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.397    10.387    Cron/cont_minuti/contatore/sel0[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I3_O)        0.124    10.511 r  Cron/cont_minuti/contatore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    12.178    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    15.696 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.696    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.836ns (46.171%)  route 5.639ns (53.829%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.152     6.841 r  dis/contatore/catodi_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.860     7.701    Cron/cont_ore/contatore/counter_1/catodi_OBUF[6]_inst_i_7
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.360     8.061 r  Cron/cont_ore/contatore/counter_1/catodi_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.815     9.876    Cron/cont_minuti/contatore/catodi[0]_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.332    10.208 r  Cron/cont_minuti/contatore/catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.919    12.127    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    15.664 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.664    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.408ns  (logic 4.490ns (43.146%)  route 5.917ns (56.854%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124     6.813 r  dis/contatore/catodi_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.747     7.560    Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_1
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.182     8.866    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.142    10.132    Cron/cont_minuti/contatore/sel0[2]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.124    10.256 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.802    12.058    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    15.596 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.596    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.082ns  (logic 4.458ns (44.211%)  route 5.625ns (55.789%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  dis/contatore/conteggio_reg[1]/Q
                         net (fo=20, routed)          1.045     6.689    dis/contatore/conteggio_reg[1]_0
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.124     6.813 r  dis/contatore/catodi_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.747     7.560    Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_1
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.684 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.182     8.866    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.739     9.729    Cron/cont_minuti/contatore/sel0[2]
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.853 r  Cron/cont_minuti/contatore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.913    11.766    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    15.271 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.271    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.242ns (46.022%)  route 4.975ns (53.978%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419     5.608 r  dis/contatore/conteggio_reg[2]/Q
                         net (fo=20, routed)          1.088     6.696    dis/contatore/conteggio_reg[2]_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.299     6.995 r  dis/contatore/anodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.888    10.882    anodi_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    14.406 r  anodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.406    anodi[6]
    K2                                                                r  anodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 4.497ns (51.838%)  route 4.178ns (48.162%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.419     5.608 f  dis/contatore/conteggio_reg[2]/Q
                         net (fo=20, routed)          1.088     6.696    dis/contatore/conteggio_reg[2]_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.329     7.025 r  dis/contatore/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.090    10.115    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749    13.864 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.864    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 4.341ns (51.213%)  route 4.135ns (48.787%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.637     5.189    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=19, routed)          1.211     6.855    dis/contatore/conteggio_reg[0]_1
    SLICE_X2Y36          LUT3 (Prop_lut3_I0_O)        0.146     7.001 r  dis/contatore/anodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.924     9.926    anodi_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.739    13.664 r  anodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.664    anodi[7]
    U13                                                               r  anodi[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/FSM_onehot_stato_prossimo_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.506    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=5, routed)           0.164     1.811    Cron/funzione_set/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X5Y40          LDCE                                         r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/FSM_onehot_stato_corrente_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/temp_set_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.713%)  route 0.194ns (60.287%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.507    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[2]/Q
                         net (fo=6, routed)           0.194     1.830    Cron/funzione_set/temp_set_out__0
    SLICE_X4Y39          LDCE                                         r  Cron/funzione_set/temp_set_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.189ns (44.221%)  route 0.238ns (55.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.507    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=7, routed)           0.119     1.767    Cron/funzione_set/FSM_onehot_stato_corrente_reg_n_0_[0]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.048     1.815 r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     1.935    Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.190ns (38.812%)  route 0.300ns (61.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.507    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=7, routed)           0.120     1.768    Cron/funzione_set/FSM_onehot_stato_corrente_reg_n_0_[0]
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.049     1.817 r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]_i_1/O
                         net (fo=1, routed)           0.180     1.997    Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  Cron/funzione_set/FSM_onehot_stato_prossimo_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cron/funzione_set/stato_uscita.bottone_premuto_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.186ns (31.762%)  route 0.400ns (68.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.507    Cron/funzione_set/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Cron/funzione_set/FSM_onehot_stato_corrente_reg[0]/Q
                         net (fo=7, routed)           0.259     1.907    Cron/funzione_set/FSM_onehot_stato_corrente_reg_n_0_[0]
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.045     1.952 r  Cron/funzione_set/temp_v_set_s_reg[5]_i_1/O
                         net (fo=13, routed)          0.141     2.093    Cron/funzione_set/temp_v_set_s
    SLICE_X6Y40          LDCE                                         r  Cron/funzione_set/stato_uscita.bottone_premuto_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.422ns (66.481%)  route 0.717ns (33.519%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  dis/contatore/conteggio_reg[0]/Q
                         net (fo=19, routed)          0.296     1.945    dis/contatore/conteggio_reg[0]_1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.990 r  dis/contatore/anodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.421     2.411    anodi_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.647 r  anodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.647    anodi[4]
    P14                                                               r  anodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.442ns (65.185%)  route 0.770ns (34.815%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=19, routed)          0.242     1.892    dis/contatore/conteggio_reg[0]_1
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.045     1.937 r  dis/contatore/anodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.465    anodi_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.720 r  anodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.720    anodi[1]
    J18                                                               r  anodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_secondi/contatore/conteggio_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.470ns (65.947%)  route 0.759ns (34.053%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.504    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_secondi/contatore/conteggio_reg[4]/Q
                         net (fo=8, routed)           0.116     1.761    Cron/cont_secondi/contatore/seconds[4]
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  Cron/cont_secondi/contatore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.279     2.085    Cron/cont_minuti/contatore/catodi[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.045     2.130 r  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.495    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.734 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.734    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cron/cont_minuti/contatore/conteggio_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.450ns (64.256%)  route 0.806ns (35.744%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.591     1.504    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Cron/cont_minuti/contatore/conteggio_reg[5]/Q
                         net (fo=8, routed)           0.162     1.807    Cron/cont_minuti/contatore/minutes[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.045     1.852 f  Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.326     2.178    Cron/cont_minuti/contatore/catodi_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y23          LUT6 (Prop_lut6_I2_O)        0.045     2.223 r  Cron/cont_minuti/contatore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.542    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.761 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.761    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dis/contatore/conteggio_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.424ns (62.227%)  route 0.864ns (37.773%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.508    dis/contatore/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  dis/contatore/conteggio_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  dis/contatore/conteggio_reg[0]/Q
                         net (fo=19, routed)          0.305     1.954    dis/contatore/conteggio_reg[0]_1
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.045     1.999 r  dis/contatore/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.559    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.797 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.797    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.254ns  (logic 1.660ns (31.593%)  route 3.594ns (68.407%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.594     5.100    debouncer_reset/reset_IBUF
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.154     5.254 r  debouncer_reset/debouncer.cont[5]_i_1__0/O
                         net (fo=1, routed)           0.000     5.254    debouncer_reset/debouncer.cont[5]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.517     4.889    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 1.630ns (31.200%)  route 3.594ns (68.800%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.594     5.100    debouncer_reset/reset_IBUF
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     5.224 r  debouncer_reset/debouncer.cont[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.224    debouncer_reset/debouncer.cont[4]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.517     4.889    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.658ns (31.802%)  route 3.555ns (68.198%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.555     5.061    debouncer_reset/reset_IBUF
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.152     5.213 r  debouncer_reset/debouncer.cont[23]_i_1__0/O
                         net (fo=1, routed)           0.000     5.213    debouncer_reset/debouncer.cont[23]_i_1__0_n_0
    SLICE_X0Y40          FDRE                                         r  debouncer_reset/debouncer.cont_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.520     4.892    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  debouncer_reset/debouncer.cont_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.630ns (31.433%)  route 3.555ns (68.567%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.555     5.061    debouncer_reset/reset_IBUF
    SLICE_X0Y40          LUT4 (Prop_lut4_I3_O)        0.124     5.185 r  debouncer_reset/debouncer.cont[20]_i_1__0/O
                         net (fo=1, routed)           0.000     5.185    debouncer_reset/debouncer.cont[20]_i_1__0_n_0
    SLICE_X0Y40          FDRE                                         r  debouncer_reset/debouncer.cont_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.520     4.892    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  debouncer_reset/debouncer.cont_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.132ns  (logic 1.656ns (32.267%)  route 3.476ns (67.733%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.476     4.982    debouncer_reset/reset_IBUF
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.150     5.132 r  debouncer_reset/debouncer.cont[19]_i_1__0/O
                         net (fo=1, routed)           0.000     5.132    debouncer_reset/debouncer.cont[19]_i_1__0_n_0
    SLICE_X0Y39          FDRE                                         r  debouncer_reset/debouncer.cont_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.520     4.892    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  debouncer_reset/debouncer.cont_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.106ns  (logic 1.630ns (31.922%)  route 3.476ns (68.078%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.476     4.982    debouncer_reset/reset_IBUF
    SLICE_X0Y39          LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  debouncer_reset/debouncer.cont[15]_i_1__0/O
                         net (fo=1, routed)           0.000     5.106    debouncer_reset/debouncer.cont[15]_i_1__0_n_0
    SLICE_X0Y39          FDRE                                         r  debouncer_reset/debouncer.cont_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.520     4.892    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  debouncer_reset/debouncer.cont_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/FSM_sequential_btn_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.073ns  (logic 1.658ns (32.679%)  route 3.415ns (67.321%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=17, routed)          3.415     4.921    debouncer_reset/reset_IBUF
    SLICE_X3Y38          LUT4 (Prop_lut4_I3_O)        0.152     5.073 r  debouncer_reset/FSM_sequential_btn_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.073    debouncer_reset/FSM_sequential_btn_state[1]_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.519     4.891    debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/FSM_sequential_btn_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.630ns (32.306%)  route 3.415ns (67.694%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  reset_IBUF_inst/O
                         net (fo=17, routed)          3.415     4.921    debouncer_reset/reset_IBUF
    SLICE_X3Y38          LUT5 (Prop_lut5_I1_O)        0.124     5.045 r  debouncer_reset/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     5.045    debouncer_reset/CLEARED_BTN_i_1__0_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.519     4.891    debouncer_reset/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer_reset/CLEARED_BTN_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.630ns (33.717%)  route 3.204ns (66.283%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.204     4.710    debouncer_reset/reset_IBUF
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.834 r  debouncer_reset/debouncer.cont[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.834    debouncer_reset/debouncer.cont[2]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.517     4.889    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            debouncer_reset/debouncer.cont_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.830ns  (logic 1.630ns (33.745%)  route 3.200ns (66.256%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  reset_IBUF_inst/O
                         net (fo=17, routed)          3.200     4.706    debouncer_reset/reset_IBUF
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.124     4.830 r  debouncer_reset/debouncer.cont[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.830    debouncer_reset/debouncer.cont[0]_i_1__0_n_0
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.517     4.889    debouncer_reset/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  debouncer_reset/debouncer.cont_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_s_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.203ns (59.718%)  route 0.137ns (40.282%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_s_reg[3]/G
    SLICE_X4Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_s_reg[3]/Q
                         net (fo=1, routed)           0.137     0.295    Cron/cont_secondi/contatore/conteggio_reg[5]_2[2]
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     0.340 r  Cron/cont_secondi/contatore/conteggio[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    Cron/cont_secondi/contatore/conteggio[3]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[3]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_m_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.203ns (58.137%)  route 0.146ns (41.863%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_m_reg[3]/G
    SLICE_X5Y34          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_m_reg[3]/Q
                         net (fo=1, routed)           0.146     0.304    Cron/cont_minuti/contatore/conteggio_reg[5]_1[2]
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.045     0.349 r  Cron/cont_minuti/contatore/conteggio[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    Cron/cont_minuti/contatore/conteggio[3]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.018    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[3]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_m_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.203ns (56.651%)  route 0.155ns (43.349%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_m_reg[2]/G
    SLICE_X5Y34          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_m_reg[2]/Q
                         net (fo=1, routed)           0.155     0.313    Cron/cont_minuti/contatore/conteggio_reg[5]_1[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  Cron/cont_minuti/contatore/conteggio[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    Cron/cont_minuti/contatore/conteggio[2]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[2]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_m_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.223ns (59.019%)  route 0.155ns (40.981%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_m_reg[4]/G
    SLICE_X2Y34          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Cron/funzione_set/temp_v_set_m_reg[4]/Q
                         net (fo=1, routed)           0.155     0.333    Cron/cont_minuti/contatore/conteggio_reg[5]_1[3]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.045     0.378 r  Cron/cont_minuti/contatore/conteggio[4]_i_1/O
                         net (fo=1, routed)           0.000     0.378    Cron/cont_minuti/contatore/conteggio[4]_i_1_n_0
    SLICE_X4Y34          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.860     2.018    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[4]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_m_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_minuti/contatore/conteggio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.203ns (53.265%)  route 0.178ns (46.735%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_m_reg[1]/G
    SLICE_X4Y38          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_m_reg[1]/Q
                         net (fo=1, routed)           0.178     0.336    Cron/cont_minuti/contatore/conteggio_reg[5]_1[0]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.045     0.381 r  Cron/cont_minuti/contatore/conteggio[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Cron/cont_minuti/contatore/conteggio[1]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_minuti/contatore/clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  Cron/cont_minuti/contatore/conteggio_reg[1]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_s_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.223ns (53.584%)  route 0.193ns (46.416%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_s_reg[1]/G
    SLICE_X2Y38          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Cron/funzione_set/temp_v_set_s_reg[1]/Q
                         net (fo=1, routed)           0.193     0.371    Cron/cont_secondi/contatore/conteggio_reg[5]_2[0]
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.045     0.416 r  Cron/cont_secondi/contatore/conteggio[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.416    Cron/cont_secondi/contatore/conteggio[1]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.864     2.022    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[1]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_s_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.203ns (48.216%)  route 0.218ns (51.784%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_s_reg[4]/G
    SLICE_X4Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_s_reg[4]/Q
                         net (fo=1, routed)           0.218     0.376    Cron/cont_secondi/contatore/conteggio_reg[5]_2[3]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.421 r  Cron/cont_secondi/contatore/conteggio[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.421    Cron/cont_secondi/contatore/conteggio[4]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[4]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_s_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.203ns (47.244%)  route 0.227ns (52.756%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_s_reg[2]/G
    SLICE_X4Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_s_reg[2]/Q
                         net (fo=1, routed)           0.227     0.385    Cron/cont_secondi/contatore/conteggio_reg[5]_2[1]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.430 r  Cron/cont_secondi/contatore/conteggio[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.430    Cron/cont_secondi/contatore/conteggio[2]_i_1__0_n_0
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.019    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[2]/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_h_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_ore/contatore/counter_4/u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.265ns (57.850%)  route 0.193ns (42.150%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_h_reg[4]/G
    SLICE_X3Y37          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Cron/funzione_set/temp_v_set_h_reg[4]/Q
                         net (fo=1, routed)           0.193     0.413    Cron/cont_ore/contatore/counter_3/Q[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.458 r  Cron/cont_ore/contatore/counter_3/u_i_1__3/O
                         net (fo=1, routed)           0.000     0.458    Cron/cont_ore/contatore/counter_4/u_reg_1
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.862     2.020    Cron/cont_ore/contatore/counter_4/clk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  Cron/cont_ore/contatore/counter_4/u_reg/C

Slack:                    inf
  Source:                 Cron/funzione_set/temp_v_set_s_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Cron/cont_secondi/contatore/conteggio_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.203ns (43.176%)  route 0.267ns (56.824%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          LDCE                         0.000     0.000 r  Cron/funzione_set/temp_v_set_s_reg[5]/G
    SLICE_X1Y36          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Cron/funzione_set/temp_v_set_s_reg[5]/Q
                         net (fo=1, routed)           0.267     0.425    Cron/cont_secondi/contatore/conteggio_reg[5]_2[4]
    SLICE_X3Y36          LUT5 (Prop_lut5_I4_O)        0.045     0.470 r  Cron/cont_secondi/contatore/conteggio[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.470    Cron/cont_secondi/contatore/conteggio[5]_i_2__0_n_0
    SLICE_X3Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.021    Cron/cont_secondi/contatore/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  Cron/cont_secondi/contatore/conteggio_reg[5]/C





