{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686671294207 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686671294207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 17:48:13 2023 " "Processing started: Tue Jun 13 17:48:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686671294207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671294207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671294208 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671294208 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671294936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686671295036 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686671295036 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "histogram.qsys " "Elaborating Platform Designer system entity \"histogram.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671312631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:39 Progress: Loading histogram/histogram.qsys " "2023.06.13.17:48:39 Progress: Loading histogram/histogram.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671319743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:40 Progress: Reading input file " "2023.06.13.17:48:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671320636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:40 Progress: Adding histogram_internal_inst \[histogram_internal 1.0\] " "2023.06.13.17:48:40 Progress: Adding histogram_internal_inst \[histogram_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671320755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:42 Progress: Parameterizing module histogram_internal_inst " "2023.06.13.17:48:42 Progress: Parameterizing module histogram_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671322598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:42 Progress: Building connections " "2023.06.13.17:48:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671322603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:42 Progress: Parameterizing connections " "2023.06.13.17:48:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671322604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:42 Progress: Validating " "2023.06.13.17:48:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671322653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.17:48:42 Progress: Done reading input file " "2023.06.13.17:48:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671322823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Histogram: Generating histogram \"histogram\" for QUARTUS_SYNTH " "Histogram: Generating histogram \"histogram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671324266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Histogram_internal_inst: \"histogram\" instantiated histogram_internal \"histogram_internal_inst\" " "Histogram_internal_inst: \"histogram\" instantiated histogram_internal \"histogram_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671326849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Histogram: Done \"histogram\" with 2 modules, 178 files " "Histogram: Done \"histogram\" with 2 modules, 178 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671326987 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "histogram.qsys " "Finished elaborating Platform Designer system entity \"histogram.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671327760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671327956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671327971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671327992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671327992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/histogram/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/histogram/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328023 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328023 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/histogram/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328028 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/histogram/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/histogram/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/histogram/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/histogram/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/histogram/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/histogram/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328084 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/histogram/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/histogram/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328096 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/histogram/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/histogram/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (histogram) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (histogram)" {  } { { "db/ip/histogram/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/histogram/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/histogram/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/histogram/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/histogram/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/histogram/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/histogram/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328182 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/histogram/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/histogram/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/histogram/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/histogram/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671328205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/histogram/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/histogram/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328209 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/histogram/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328209 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/histogram/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/histogram/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/histogram/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/histogram/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328282 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328282 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/histogram/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/histogram/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/histogram/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/histogram/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/histogram/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/histogram/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671328389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/histogram/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686671328402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/histogram/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/histogram/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/histogram/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/histogram/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/histogram/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/histogram/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/histogram/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/histogram/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/histogram/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/histogram/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/histogram/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/histogram/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328541 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/histogram/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328541 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/histogram/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328541 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/histogram/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_runOnce_branch " "Found entity 1: histogram_B0_runOnce_branch" {  } { { "db/ip/histogram/submodules/histogram_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_runOnce_merge " "Found entity 1: histogram_B0_runOnce_merge" {  } { { "db/ip/histogram/submodules/histogram_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B0_runOnce_merge_reg " "Found entity 1: histogram_B0_runOnce_merge_reg" {  } { { "db/ip/histogram/submodules/histogram_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_start_branch " "Found entity 1: histogram_B1_start_branch" {  } { { "db/ip/histogram/submodules/histogram_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_start_merge " "Found entity 1: histogram_B1_start_merge" {  } { { "db/ip/histogram/submodules/histogram_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B1_start_merge_reg " "Found entity 1: histogram_B1_start_merge_reg" {  } { { "db/ip/histogram/submodules/histogram_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B2_branch " "Found entity 1: histogram_B2_branch" {  } { { "db/ip/histogram/submodules/histogram_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B2_merge " "Found entity 1: histogram_B2_merge" {  } { { "db/ip/histogram/submodules/histogram_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B2_merge_reg " "Found entity 1: histogram_B2_merge_reg" {  } { { "db/ip/histogram/submodules/histogram_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B3_branch " "Found entity 1: histogram_B3_branch" {  } { { "db/ip/histogram/submodules/histogram_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_B3_merge " "Found entity 1: histogram_B3_merge" {  } { { "db/ip/histogram/submodules/histogram_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B0_runOnce " "Found entity 1: histogram_bb_B0_runOnce" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B0_runOnce_stall_region " "Found entity 1: histogram_bb_B0_runOnce_stall_region" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B1_start " "Found entity 1: histogram_bb_B1_start" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B1_start_stall_region " "Found entity 1: histogram_bb_B1_start_stall_region" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B2 " "Found entity 1: histogram_bb_B2" {  } { { "db/ip/histogram/submodules/histogram_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B2_sr_1 " "Found entity 1: histogram_bb_B2_sr_1" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B2_stall_region " "Found entity 1: histogram_bb_B2_stall_region" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B3 " "Found entity 1: histogram_bb_B3" {  } { { "db/ip/histogram/submodules/histogram_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B3_sr_0 " "Found entity 1: histogram_bb_B3_sr_0" {  } { { "db/ip/histogram/submodules/histogram_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_bb_B3_stall_region " "Found entity 1: histogram_bb_B3_stall_region" {  } { { "db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_function " "Found entity 1: histogram_function" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_function_wrapper " "Found entity 1: histogram_function_wrapper" {  } { { "db/ip/histogram/submodules/histogram_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_iord_bl_call_unnamed_histogram2_histogram0 " "Found entity 1: histogram_i_iord_bl_call_unnamed_histogram2_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_iowr_bl_return_unnamed_histogram11_histogram0 " "Found entity 1: histogram_i_iowr_bl_return_unnamed_histogram11_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0 " "Found entity 1: histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_mem_lm1_0 " "Found entity 1: histogram_i_llvm_fpga_mem_lm1_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_mem_lm22_0 " "Found entity 1: histogram_i_llvm_fpga_mem_lm22_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_mem_lm43_0 " "Found entity 1: histogram_i_llvm_fpga_mem_lm43_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_mem_memdep_0 " "Found entity 1: histogram_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going13_0 " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going13_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going13_1_sr " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going13_1_sr" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going_4_reg " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going_4_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pipeline_keep_going_4_sr " "Found entity 1: histogram_i_llvm_fpga_pipeline_keep_going_4_sr" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_4_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0 " "Found entity 1: histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671328993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671328993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg " "Found entity 1: histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i32_i_041_pop7_0 " "Found entity 1: histogram_i_llvm_fpga_pop_i32_i_041_pop7_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg " "Found entity 1: histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 " "Found entity 1: histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg " "Found entity 1: histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0 " "Found entity 1: histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg " "Found entity 1: histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i4_initerations_pop9_0 " "Found entity 1: histogram_i_llvm_fpga_pop_i4_initerations_pop9_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg " "Found entity 1: histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: histogram_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg " "Found entity 1: histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0 " "Found entity 1: histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg " "Found entity 1: histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_notexitcond14_0 " "Found entity 1: histogram_i_llvm_fpga_push_i1_notexitcond14_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: histogram_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_41_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i1_notexitcond_41_reg " "Found entity 1: histogram_i_llvm_fpga_push_i1_notexitcond_41_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i32_i_041_push7_0 " "Found entity 1: histogram_i_llvm_fpga_push_i32_i_041_push7_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg " "Found entity 1: histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 " "Found entity 1: histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg " "Found entity 1: histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i4_cleanups_push10_0 " "Found entity 1: histogram_i_llvm_fpga_push_i4_cleanups_push10_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg " "Found entity 1: histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i4_initerations_push9_0 " "Found entity 1: histogram_i_llvm_fpga_push_i4_initerations_push9_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg " "Found entity 1: histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: histogram_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg " "Found entity 1: histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: histogram_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0 " "Found entity 1: histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0 " "Found entity 1: histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0 " "Found entity 1: histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/histogram_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_internal " "Found entity 1: histogram_internal" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329355 ""} { "Info" "ISGN_ENTITY_NAME" "2 histogram_internal_ic_2279474832706600798 " "Found entity 2: histogram_internal_ic_2279474832706600798" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_loop_limiter_0 " "Found entity 1: histogram_loop_limiter_0" {  } { { "db/ip/histogram/submodules/histogram_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_readdata_reg_lm1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_readdata_reg_lm1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_readdata_reg_lm1_0 " "Found entity 1: histogram_readdata_reg_lm1_0" {  } { { "db/ip/histogram/submodules/histogram_readdata_reg_lm1_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_readdata_reg_lm1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_readdata_reg_lm22_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_readdata_reg_lm22_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_readdata_reg_lm22_1 " "Found entity 1: histogram_readdata_reg_lm22_1" {  } { { "db/ip/histogram/submodules/histogram_readdata_reg_lm22_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_readdata_reg_lm22_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/histogram_readdata_reg_lm43_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/histogram_readdata_reg_lm43_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 histogram_readdata_reg_lm43_2 " "Found entity 1: histogram_readdata_reg_lm43_2" {  } { { "db/ip/histogram/submodules/histogram_readdata_reg_lm43_2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_readdata_reg_lm43_2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329394 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686671329416 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686671329416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/histogram/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/histogram/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/histogram/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/histogram/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/histogram/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/histogram/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/histogram/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/histogram/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/histogram/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/histogram/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/histogram/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/histogram/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/histogram/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329689 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/histogram/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/histogram/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/histogram/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/histogram/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/histogram/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/histogram/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (histogram) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (histogram)" {  } { { "db/ip/histogram/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/histogram/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/histogram/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/histogram/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/histogram/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/histogram/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329821 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/histogram/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329821 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/histogram/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329821 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/histogram/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/histogram/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686671329918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/histogram/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/histogram/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/histogram/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329939 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/histogram/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/histogram/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329958 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/histogram/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/histogram/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329984 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/histogram/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671329999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671329999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/histogram/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/histogram/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330025 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/histogram/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/histogram/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686671330036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/histogram/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686671330037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/histogram/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/histogram/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330039 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/histogram/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/histogram/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/histogram/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330054 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/histogram/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330054 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/histogram/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330054 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686671330067 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686671330067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/histogram/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/histogram/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/histogram/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671330092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671330092 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686671330273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686671330629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram histogram:histogram_inst " "Elaborating entity \"histogram\" for hierarchy \"histogram:histogram_inst\"" {  } { { "quartus_compile.sv" "histogram_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_internal histogram:histogram_inst\|histogram_internal:histogram_internal_inst " "Elaborating entity \"histogram_internal\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\"" {  } { { "db/ip/histogram/histogram.v" "histogram_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_function_wrapper histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal " "Elaborating entity \"histogram_function_wrapper\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "histogram_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_function histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function " "Elaborating entity \"histogram_function\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\"" {  } { { "db/ip/histogram/submodules/histogram_function_wrapper.sv" "thehistogram_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function_wrapper.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_histogram1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B3_sr_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x " "Elaborating entity \"histogram_bb_B3_sr_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3_sr_0:thebb_histogram_B3_sr_0_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going_4_sr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going_4_sr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_histogram4_sr\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thei_llvm_fpga_pipeline_keep_going_histogram4_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B2 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2 " "Elaborating entity \"histogram_bb_B2\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671330951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B2_branch histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_B2_branch:thehistogram_B2_branch " "Elaborating entity \"histogram_B2_branch\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_B2_branch:thehistogram_B2_branch\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2.sv" "thehistogram_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B2_merge histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_B2_merge:thehistogram_B2_merge " "Elaborating entity \"histogram_B2_merge\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_B2_merge:thehistogram_B2_merge\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2.sv" "thehistogram_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B2_stall_region histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region " "Elaborating entity \"histogram_bb_B2_stall_region\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2.sv" "thebb_histogram_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331333 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331346 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331362 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686671331428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671331440 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671331440 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671331499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671331500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671331500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671331569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671331569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331678 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331701 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331718 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist17_i_first_cleanup_xor_or_histogram19_q_34_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 1665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram22\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast42497_histogram1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_ffwddst.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ffwddst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_mem_lm22_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24 " "Elaborating entity \"histogram_i_llvm_fpga_mem_lm22_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_lm22_histogram24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_readdata_reg_lm22_1 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1 " "Elaborating entity \"histogram_readdata_reg_lm22_1\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|histogram_readdata_reg_lm22_1:thereaddata_reg_lm22_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" "thereaddata_reg_lm22_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1 " "Elaborating entity \"lsu_top\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" "thei_llvm_fpga_mem_lm22_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331823 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671331831 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671331831 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/histogram/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/histogram/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331866 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686671331868 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686671331871 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331902 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671331912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671331913 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332076 ""}  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671332076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671332140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671332140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332142 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 871 0 0 } } { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm22_0.sv" 244 0 0 } } { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 1926 0 0 } } { "db/ip/histogram/submodules/histogram_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2.sv" 233 0 0 } } { "db/ip/histogram/submodules/histogram_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 315 0 0 } } { "db/ip/histogram/submodules/histogram_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function_wrapper.sv" 220 0 0 } } { "db/ip/histogram/submodules/histogram_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 120 0 0 } } { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 42 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686671332145 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332219 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332242 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332264 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332287 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332377 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671332377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671332426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671332426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24\|lsu_top:thei_llvm_fpga_mem_lm22_histogram1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332478 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_lm22_0:thei_llvm_fpga_mem_lm22_histogram24|lsu_top:thei_llvm_fpga_mem_lm22_histogram1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332653 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671332665 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686671332726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671332748 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671332748 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671332797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_c272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_c272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_c272 " "Found entity 1: altera_syncram_c272" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671332797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671332797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_c272 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated " "Elaborating entity \"altera_syncram_c272\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7b4 " "Found entity 1: altsyncram_n7b4" {  } { { "db/altsyncram_n7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altsyncram_n7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671332879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671332879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n7b4 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1 " "Elaborating entity \"altsyncram_n7b4\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_mem_lm22_histogram24_out_o_readdata_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1\"" {  } { { "db/altera_syncram_c272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_mem_lm43_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28 " "Elaborating entity \"histogram_i_llvm_fpga_mem_lm43_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_lm43_histogram28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_readdata_reg_lm43_2 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28\|histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2 " "Elaborating entity \"histogram_readdata_reg_lm43_2\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm43_0:thei_llvm_fpga_mem_lm43_histogram28\|histogram_readdata_reg_lm43_2:thereaddata_reg_lm43_histogram2\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv" "thereaddata_reg_lm43_histogram2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm43_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671332978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671333332 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671333344 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686671333429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671333452 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671333452 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_o272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671333508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_o272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_o272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_o272 " "Found entity 1: altera_syncram_o272" {  } { { "db/altera_syncram_o272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671333509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671333509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_o272 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated " "Elaborating entity \"altera_syncram_o272\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38b4 " "Found entity 1: altsyncram_38b4" {  } { { "db/altsyncram_38b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altsyncram_38b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671333590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671333590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38b4 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\|altsyncram_38b4:altsyncram1 " "Elaborating entity \"altsyncram_38b4\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_o272:auto_generated\|altsyncram_38b4:altsyncram1\"" {  } { { "db/altera_syncram_o272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_o272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_mem_memdep_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30 " "Elaborating entity \"histogram_i_llvm_fpga_mem_memdep_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_memdep_histogram30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1 " "Elaborating entity \"lsu_top\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_memdep_0.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333697 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671333706 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/histogram/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671333706 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/histogram/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333733 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686671333735 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671333736 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686671333741 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/histogram/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671333894 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671333912 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30|lsu_top:thei_llvm_fpga_mem_memdep_histogram1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671333991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671334010 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671334010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671334071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671334071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_histogram30\|lsu_top:thei_llvm_fpga_mem_memdep_histogram1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31 " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31\|histogram_i_llvm_fpga_push_i1_memdep_phi_push8_31_reg:thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push8_histogram31_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_memdep_phi_push8_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i4_initerations_push9_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7 " "Elaborating entity \"histogram_i_llvm_fpga_push_i4_initerations_push9_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i4_initerations_push9_histogram7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" "thei_llvm_fpga_push_i4_initerations_push9_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334321 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334321 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|acl_push:thei_llvm_fpga_push_i4_initerations_push9_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_initerations_push9_0:thei_llvm_fpga_push_i4_initerations_push9_histogram7\|histogram_i_llvm_fpga_push_i4_initerations_push9_7_reg:thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" "thei_llvm_fpga_push_i4_initerations_push9_histogram7_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_initerations_push9_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i4_initerations_pop9_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5 " "Elaborating entity \"histogram_i_llvm_fpga_pop_i4_initerations_pop9_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_histogram5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1 " "Elaborating entity \"acl_pop\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5\|acl_pop:thei_llvm_fpga_pop_i4_initerations_pop9_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_0:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5\|histogram_i_llvm_fpga_pop_i4_initerations_pop9_5_reg:thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" "thei_llvm_fpga_pop_i4_initerations_pop9_histogram5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_initerations_pop9_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i33_unnamed_8_histogram0:thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37 " "Elaborating entity \"histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334512 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334513 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|acl_push:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37\|histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_37_reg:thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" "thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_histogram37_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i33_fpga_indvars_iv_push6_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11 " "Elaborating entity \"histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1 " "Elaborating entity \"acl_pop\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11\|acl_pop:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11\|histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_11_reg:thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" "thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_histogram11_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i4_cleanups_push10_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44 " "Elaborating entity \"histogram_i_llvm_fpga_push_i4_cleanups_push10_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i4_cleanups_push10_histogram44" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44\|histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i4_cleanups_push10_0:thei_llvm_fpga_push_i4_cleanups_push10_histogram44\|histogram_i_llvm_fpga_push_i4_cleanups_push10_44_reg:thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv" "thei_llvm_fpga_push_i4_cleanups_push10_histogram44_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i4_cleanups_push10_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0 " "Elaborating entity \"histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0\|histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0_reg:thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" "thei_llvm_fpga_pop_i4_cleanups_pop10_histogram0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i4_cleanups_pop10_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_notexitcond_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41 " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i1_notexitcond_histogram41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 2940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334765 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334766 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|acl_push:thei_llvm_fpga_push_i1_notexitcond_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_notexitcond_41_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|histogram_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_histogram41_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_notexitcond_41_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_histogram41\|histogram_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_histogram41_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_histogram41_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram38\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp404_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_dest_i1_cmp404_0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334872 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334872 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334881 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334884 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334893 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334896 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334897 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i1_cmp404_histogram38_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334918 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334933 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334937 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334938 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334939 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334943 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671334944 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_dest_i33_unnamed_histogram8_histogram10_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|dspba_delay_ver:i_masked_histogram45_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|dspba_delay_ver:i_masked_histogram45_delay\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "i_masked_histogram45_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "theredist10_i_masked_histogram45_q_97_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671334986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671334997 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335010 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686671335062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671335073 ""}  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686671335073 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671335132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671335134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671335134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686671335195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671335195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/histogram/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335290 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335315 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335333 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist10_i_masked_histogram45_q_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335399 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335413 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335499 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335516 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335536 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist14_i_llvm_fpga_pipeline_keep_going_histogram4_out_data_out_97_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_lastiniteration_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9 " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i1_lastiniteration_histogram9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335594 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335594 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_histogram9\|histogram_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_histogram9_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_lastiniteration_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4 " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pipeline_keep_going_histogram4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going_4_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going_4_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|histogram_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_histogram4_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_histogram4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_pop:pop1\"" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_push:push\"" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_push:push\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_histogram1\|acl_push:push\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_histogram4\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going_0.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast486_histogram17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i32_i_041_push7_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33 " "Elaborating entity \"histogram_i_llvm_fpga_push_i32_i_041_push7_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_push_i32_i_041_push7_histogram33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" "thei_llvm_fpga_push_i32_i_041_push7_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335836 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671335836 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|acl_push:thei_llvm_fpga_push_i32_i_041_push7_histogram1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_push_i32_i_041_push7_0:thei_llvm_fpga_push_i32_i_041_push7_histogram33\|histogram_i_llvm_fpga_push_i32_i_041_push7_33_reg:thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" "thei_llvm_fpga_push_i32_i_041_push7_histogram33_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i32_i_041_push7_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i32_i_041_pop7_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15 " "Elaborating entity \"histogram_i_llvm_fpga_pop_i32_i_041_pop7_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i32_i_041_pop7_histogram15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15\|acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1 " "Elaborating entity \"acl_pop\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15\|acl_pop:thei_llvm_fpga_pop_i32_i_041_pop7_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" "thei_llvm_fpga_pop_i32_i_041_pop7_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_0:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15\|histogram_i_llvm_fpga_pop_i32_i_041_pop7_15_reg:thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" "thei_llvm_fpga_pop_i32_i_041_pop7_histogram15_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i32_i_041_pop7_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/histogram/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671335996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/histogram/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336034 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/histogram/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336045 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336127 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336148 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/histogram/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336186 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_data_fifo:theredist20_histogram_B2_merge_reg_aunroll_x_out_data_out_0_tpl_95_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336212 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336215 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336217 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336220 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336224 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336229 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336230 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_3_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_i1_cmp405_0:thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_i1_cmp405_histogram13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336261 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336261 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336263 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336268 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336270 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336274 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686671336274 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B2_merge_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x " "Elaborating entity \"histogram_B2_merge_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_B2_merge_reg:thehistogram_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thehistogram_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336294 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336294 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336296 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/histogram/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336296 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B2:thebb_histogram_B2|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region|acl_valid_fifo_counter:thebubble_out_histogram_B2_merge_reg_aunroll_x_5_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast46508_histogram26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20 " "Elaborating entity \"histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20\|histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_20_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop8_histogram20_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_i1_memdep_phi_pop8_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_mem_lm1_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21 " "Elaborating entity \"histogram_i_llvm_fpga_mem_lm1_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_lm1_histogram21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b2_stall_region.sv" 5086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_readdata_reg_lm1_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21\|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0 " "Elaborating entity \"histogram_readdata_reg_lm1_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2:thebb_histogram_B2\|histogram_bb_B2_stall_region:thebb_histogram_B2_stall_region\|histogram_i_llvm_fpga_mem_lm1_0:thei_llvm_fpga_mem_lm1_histogram21\|histogram_readdata_reg_lm1_0:thereaddata_reg_lm1_histogram0\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv" "thereaddata_reg_lm1_histogram0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_mem_lm1_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B2_sr_1 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x " "Elaborating entity \"histogram_bb_B2_sr_1\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B2_sr_1:thebb_histogram_B2_sr_1_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_loop_limiter_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0 " "Elaborating entity \"histogram_loop_limiter_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "theloop_limiter_histogram0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/histogram/submodules/histogram_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336807 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336807 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336807 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671336807 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_loop_limiter_0:theloop_limiter_histogram0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_loop_limiter_0:theloop_limiter_histogram0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going13_1_sr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_histogram1_sr " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going13_1_sr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_histogram1_sr\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thei_llvm_fpga_pipeline_keep_going13_histogram1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B1_start histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start " "Elaborating entity \"histogram_bb_B1_start\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_start_merge histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_B1_start_merge:thehistogram_B1_start_merge " "Elaborating entity \"histogram_B1_start_merge\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_B1_start_merge:thehistogram_B1_start_merge\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start.sv" "thehistogram_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_start_branch histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_B1_start_branch:thehistogram_B1_start_branch " "Elaborating entity \"histogram_B1_start_branch\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_B1_start_branch:thehistogram_B1_start_branch\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start.sv" "thehistogram_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B1_start_stall_region histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region " "Elaborating entity \"histogram_bb_B1_start_stall_region\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start.sv" "thebb_histogram_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B1_start_merge_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_B1_start_merge_reg:thehistogram_B1_start_merge_reg " "Elaborating entity \"histogram_B1_start_merge_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_B1_start_merge_reg:thehistogram_B1_start_merge_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thehistogram_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x " "Elaborating entity \"histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671336992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x " "Elaborating entity \"histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pipeline_keep_going13_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1 " "Elaborating entity \"histogram_i_llvm_fpga_pipeline_keep_going13_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "thei_llvm_fpga_pipeline_keep_going13_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv" "thei_llvm_fpga_pipeline_keep_going13_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pipeline_keep_going13_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671337044 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671337047 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_histogram1\|acl_staging_reg:asr\"" {  } { { "db/ip/histogram/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_i1_notexitcond14_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2 " "Elaborating entity \"histogram_i_llvm_fpga_push_i1_notexitcond14_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2\"" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "thei_llvm_fpga_push_i1_notexitcond14_histogram2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2\|acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_logic_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_histogram2\|acl_push:thei_llvm_fpga_push_i1_notexitcond14_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv" "thei_llvm_fpga_push_i1_notexitcond14_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_i1_notexitcond14_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x " "Elaborating entity \"histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x\|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671337140 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671337147 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B1_start:thebb_histogram_B1_start|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region|histogram_i_sfc_s_c0_in_wt_entry_s_c0_enter1_histogram0:thei_sfc_s_c0_in_wt_entry_histograms_c0_enter1_histogram0_aunroll_x|histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_histogram0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_histograms_c0_exit_histogram1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1 " "Elaborating entity \"histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1\|histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram14\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv" "thei_llvm_fpga_ffwd_source_i1_unnamed_histogram6_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i1_unnamed_6_histogram0.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram19\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv" "thei_llvm_fpga_ffwd_source_i33_unnamed_histogram7_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_ffwd_source_i33_unnamed_7_histogram0.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram5_histogram13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram4_histogram12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11 " "Elaborating entity \"histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_histogram0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_histogram3_histogram11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_iord_bl_call_unnamed_histogram2_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x " "Elaborating entity \"histogram_i_iord_bl_call_unnamed_histogram2_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" "thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b1_start_stall_region.sv" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_iord_bl_call_unnamed_histogram2_histogram0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/histogram/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B1_start:thebb_histogram_B1_start\|histogram_bb_B1_start_stall_region:thebb_histogram_B1_start_stall_region\|histogram_i_iord_bl_call_unnamed_histogram2_histogram0:thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/histogram/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B3 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3 " "Elaborating entity \"histogram_bb_B3\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B3_merge histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_B3_merge:thehistogram_B3_merge " "Elaborating entity \"histogram_B3_merge\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_B3_merge:thehistogram_B3_merge\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b3.sv" "thehistogram_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B3_branch histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_B3_branch:thehistogram_B3_branch " "Elaborating entity \"histogram_B3_branch\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_B3_branch:thehistogram_B3_branch\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b3.sv" "thehistogram_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B3_stall_region histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region " "Elaborating entity \"histogram_bb_B3_stall_region\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b3.sv" "thebb_histogram_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_token_i1_throttle_push_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1 " "Elaborating entity \"histogram_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1 " "Elaborating entity \"acl_push\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/histogram/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|histogram_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_histogram1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_iowr_bl_return_unnamed_histogram11_histogram0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0 " "Elaborating entity \"histogram_i_iowr_bl_return_unnamed_histogram11_histogram0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" "thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b3_stall_region.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0\|hld_iowr:theiowr\"" {  } { { "db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_iowr_bl_return_unnamed_histogram11_histogram0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/histogram/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337616 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/histogram/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671337617 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|histogram_bb_B3:thebb_histogram_B3|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region|histogram_i_iowr_bl_return_unnamed_histogram11_histogram0:thei_iowr_bl_return_histogram_unnamed_histogram11_histogram0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B1_start_x\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thehistogram_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337632 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671337633 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337644 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671337651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B2_x\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thehistogram_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337671 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686671337672 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_function_wrapper:histogram_internal|histogram_function:thehistogram_function|hld_loop_profiler:thehistogram_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|hld_loop_profiler:thehistogram_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337682 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671337685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B0_runOnce histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce " "Elaborating entity \"histogram_bb_B0_runOnce\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\"" {  } { { "db/ip/histogram/submodules/histogram_function.sv" "thebb_histogram_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function.sv" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_runOnce_branch histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_B0_runOnce_branch:thehistogram_B0_runOnce_branch " "Elaborating entity \"histogram_B0_runOnce_branch\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_B0_runOnce_branch:thehistogram_B0_runOnce_branch\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" "thehistogram_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_bb_B0_runOnce_stall_region histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region " "Elaborating entity \"histogram_bb_B0_runOnce_stall_region\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" "thebb_histogram_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_runOnce_merge_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_B0_runOnce_merge_reg:thehistogram_B0_runOnce_merge_reg " "Elaborating entity \"histogram_B0_runOnce_merge_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_B0_runOnce_merge_reg:thehistogram_B0_runOnce_merge_reg\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" "thehistogram_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_token_i1_wt_limpush_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1 " "Elaborating entity \"histogram_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_histogram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg " "Elaborating entity \"histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1\|histogram_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_histogram1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0 " "Elaborating entity \"histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg " "Elaborating entity \"histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_bb_B0_runOnce_stall_region:thebb_histogram_B0_runOnce_stall_region\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0\|histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg\"" {  } { { "db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_histogram0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_B0_runOnce_merge histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_B0_runOnce_merge:thehistogram_B0_runOnce_merge " "Elaborating entity \"histogram_B0_runOnce_merge\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B0_runOnce:thebb_histogram_B0_runOnce\|histogram_B0_runOnce_merge:thehistogram_B0_runOnce_merge\"" {  } { { "db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" "thehistogram_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/histogram/submodules/histogram_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_function_wrapper.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram_internal_ic_2279474832706600798 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"histogram_internal_ic_2279474832706600798\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671337856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 histogram_internal.v(372) " "Verilog HDL assignment warning at histogram_internal.v(372): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671337867 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338011 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 353 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671338013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338020 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 361 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671338022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338047 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 365 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671338048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338054 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 370 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671338055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671338062 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671338096 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671338117 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "m\[3\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/histogram/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671338142 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/histogram/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/histogram/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686671338189 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/histogram/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/histogram/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686671338200 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/histogram/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/histogram/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686671338232 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338297 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338304 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338321 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/histogram/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686671338322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_internal_ic_2279474832706600798:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/histogram/submodules/histogram_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/histogram_internal.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/histogram/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671338413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/histogram/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686671338414 "|quartus_compile|histogram:histogram_inst|histogram_internal:histogram_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686671341018 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686671341018 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686671341018 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686671341018 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "72 " "72 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686671346719 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686671346798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671346976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "666 " "Implemented 666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "260 " "Implemented 260 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686671347210 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686671347210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "333 " "Implemented 333 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686671347210 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686671347210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686671347210 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "histogram_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671347227 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_address\[0\] GND " "Pin \"histogram:histogram_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_address\[1\] GND " "Pin \"histogram:histogram_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"histogram:histogram_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"histogram:histogram_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"histogram:histogram_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "histogram:histogram_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"histogram:histogram_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/histogram/histogram.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/histogram.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686671349589 "|quartus_compile|histogram:histogram_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686671349589 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686671349946 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"histogram:histogram_inst\|histogram_internal:histogram_internal_inst\|histogram_function_wrapper:histogram_internal\|histogram_function:thehistogram_function\|histogram_bb_B3:thebb_histogram_B3\|histogram_bb_B3_stall_region:thebb_histogram_B3_stall_region\|histogram_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_histogram1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/histogram/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/db/ip/histogram/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686671351745 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686671351745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "556 " "556 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686671351842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4350 " "Implemented 4350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "260 " "Implemented 260 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686671351927 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686671351927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3701 " "Implemented 3701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686671351927 ""} { "Info" "ICUT_CUT_TM_RAMS" "317 " "Implemented 317 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686671351927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686671351927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/histogram/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671352529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5034 " "Peak virtual memory: 5034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686671353672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 17:49:13 2023 " "Processing ended: Tue Jun 13 17:49:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686671353672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686671353672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686671353672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686671353672 ""}
