{%- import 'snippet.j2' as snippet -%}

{% set py = import_('builtins') %}
{% set bitw = import_from('pygears.typing', 'bitw') %}

{% call snippet.module_with_intf_structs(module_name, intfs, intfs, comment) %}

   logic                          addr_reg_valid;
   logic                          reg_empty;
   logic                          reg_ready;

   assign reg_ready = reg_empty | dout.ready;
   assign reg_empty = !addr_reg_valid;

   always @(posedge clk)
     begin
        if(rst) begin
           addr_reg_valid <= '0;
        end else if (reg_ready) begin
           addr_reg_valid <= addr.valid;
        end
     end

{% if params['dflt'] is none -%}
  {% if py.isinstance(params['data'], py.dict) %}
   logic [{{_dout_t.width-1}}:0] memory [0:{{py.max(params['data'].keys())}}];
  {% else %}
   logic [{{_dout_t.width-1}}:0] memory [0:{{len(params['data'])-1}}];
  {% endif -%}
{% else -%}
   logic [{{_dout_t.width-1}}:0] memory [0:{{2**_addr_t.width - 1}}];
{% endif %}

   always @(posedge clk)
     begin
        if (reg_ready) begin
           dout_s <= memory[addr_s];
        end
     end

   initial begin
       addr_reg_valid = '0;

{% if params['dflt'] is none -%}

  {% if py.isinstance(params['data'], py.dict) -%}
    {% for key, val in params['data'].items() %}
      memory[{{key}}] = {{max(1, params['dtype'].width)}}'d{{params['dtype'](val).code()}};
    {% endfor %}
  {% else -%}

    {% py %}
    from pygears import reg
    import os
    mem_path = os.path.join(reg['svgen/conf']['outdir'], module_name + '.hex')
    with open(mem_path, 'w') as f:
        for d in params['data']:
            v = params['dtype'](d).code()
            f.write("{0:#0{1}x}\n".format(v, 2 + params['dtype'].width//4)[2:])

    print(f'$readmemh("{mem_path}", memory);')

    {% endpy %}
  {% endif -%}

{% else -%}

  {% if py.isinstance(params['data'], py.dict) -%}
    {% for i in range(2**_addr_t.width) %}
      {% if i in params['data'] %}
      memory[{{i}}] = {{max(1, params['dtype'].width)}}'d{{params['dtype'](params['data'][i]).code()}};
      {% else -%}
      memory[{{i}}] = {{max(1, params['dtype'].width)}}'d{{params['dtype'](params['dflt']).code()}};
      {% endif -%}
    {% endfor %}
  {% else -%}
    {% for i in range(2**_addr_t.width) %}
      {% if i < len(params['data']) %}
      memory[{{i}}] = {{max(1, params['dtype'].width)}}'d{{params['dtype'](params['data'][i]).code()}};
      {% else -%}
      memory[{{i}}] = {{max(1, params['dtype'].width)}}'d{{params['dtype'](params['dflt']).code()}};
      {% endif -%}
    {% endfor %}
  {% endif -%}

{% endif -%}

   end

   assign addr.ready = reg_ready;
   assign dout.valid = addr_reg_valid;

{% endcall %}
