// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_fadd_32ns_32bkb.h"
#include "conv_fmul_32ns_32cud.h"
#include "conv_fcmp_32ns_32dEe.h"
#include "conv_mac_muladd_4eOg.h"
#include "conv_conv_weights.h"
#include "conv_conv_bias.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<11> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_conv_weights* conv_weights_U;
    conv_conv_bias* conv_bias_U;
    conv_fadd_32ns_32bkb<1,4,32,32,32>* conv_fadd_32ns_32bkb_U1;
    conv_fmul_32ns_32cud<1,2,32,32,32>* conv_fmul_32ns_32cud_U2;
    conv_fcmp_32ns_32dEe<1,2,32,32,1>* conv_fcmp_32ns_32dEe_U3;
    conv_mac_muladd_4eOg<1,1,4,5,4,8>* conv_mac_muladd_4eOg_U4;
    conv_mac_muladd_4eOg<1,1,4,5,4,8>* conv_mac_muladd_4eOg_U5;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > conv_weights_address0;
    sc_signal< sc_logic > conv_weights_ce0;
    sc_signal< sc_lv<32> > conv_weights_q0;
    sc_signal< sc_lv<4> > conv_bias_address0;
    sc_signal< sc_logic > conv_bias_ce0;
    sc_signal< sc_lv<32> > conv_bias_q0;
    sc_signal< sc_lv<6> > indvar_flatten21_reg_231;
    sc_signal< sc_lv<2> > wr_0_reg_242;
    sc_signal< sc_lv<5> > indvar_flatten_reg_253;
    sc_signal< sc_lv<2> > wc_0_reg_264;
    sc_signal< sc_lv<32> > w_sum_2_reg_275;
    sc_signal< sc_lv<3> > ch_0_reg_287;
    sc_signal< sc_lv<1> > icmp_ln8_fu_315_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > add_ln8_fu_321_p2;
    sc_signal< sc_lv<11> > add_ln8_reg_808;
    sc_signal< sc_lv<1> > icmp_ln11_fu_333_p2;
    sc_signal< sc_lv<1> > icmp_ln11_reg_813;
    sc_signal< sc_lv<4> > select_ln35_1_fu_347_p3;
    sc_signal< sc_lv<4> > select_ln35_1_reg_818;
    sc_signal< sc_lv<5> > select_ln35_2_fu_389_p3;
    sc_signal< sc_lv<5> > select_ln35_2_reg_824;
    sc_signal< sc_lv<4> > select_ln35_3_fu_397_p3;
    sc_signal< sc_lv<4> > select_ln35_3_reg_829;
    sc_signal< sc_lv<64> > zext_ln26_fu_416_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_837;
    sc_signal< sc_lv<11> > zext_ln35_2_fu_420_p1;
    sc_signal< sc_lv<11> > zext_ln35_2_reg_842;
    sc_signal< sc_lv<11> > conv_out_addr_reg_847;
    sc_signal< sc_lv<1> > icmp_ln18_fu_448_p2;
    sc_signal< sc_lv<1> > icmp_ln18_reg_852;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln18_reg_852_pp0_iter1_reg;
    sc_signal< sc_lv<6> > add_ln18_1_fu_454_p2;
    sc_signal< sc_lv<6> > add_ln18_1_reg_856;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln21_fu_466_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_861;
    sc_signal< sc_lv<2> > select_ln18_1_fu_480_p3;
    sc_signal< sc_lv<2> > select_ln18_1_reg_866;
    sc_signal< sc_lv<3> > select_ln21_fu_544_p3;
    sc_signal< sc_lv<3> > select_ln21_reg_872;
    sc_signal< sc_lv<2> > select_ln21_1_fu_556_p3;
    sc_signal< sc_lv<2> > select_ln21_1_reg_878;
    sc_signal< sc_lv<4> > select_ln21_2_fu_612_p3;
    sc_signal< sc_lv<4> > select_ln21_2_reg_883;
    sc_signal< sc_lv<5> > add_ln21_fu_648_p2;
    sc_signal< sc_lv<5> > add_ln21_reg_893;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > conv_weights_load_reg_903;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > grp_fu_304_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_913;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<3> > ch_fu_707_p2;
    sc_signal< sc_lv<3> > ch_reg_918;
    sc_signal< sc_lv<5> > select_ln21_3_fu_712_p3;
    sc_signal< sc_lv<5> > select_ln21_3_reg_923;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<5> > f_fu_718_p2;
    sc_signal< sc_lv<5> > f_reg_938;
    sc_signal< sc_lv<9> > select_ln11_fu_729_p3;
    sc_signal< sc_lv<9> > select_ln11_reg_943;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > w_sum_reg_953;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<11> > indvar_flatten43_reg_175;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<4> > r_0_reg_186;
    sc_signal< sc_lv<9> > indvar_flatten29_reg_197;
    sc_signal< sc_lv<4> > c_0_reg_209;
    sc_signal< sc_lv<5> > f_0_reg_220;
    sc_signal< sc_lv<6> > ap_phi_mux_indvar_flatten21_phi_fu_235_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_wr_0_phi_fu_246_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_indvar_flatten_phi_fu_257_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_wc_0_phi_fu_268_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_2_phi_fu_279_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_ch_0_phi_fu_291_p4;
    sc_signal< sc_lv<64> > zext_ln35_4_fu_434_p1;
    sc_signal< sc_lv<64> > zext_ln26_8_fu_643_p1;
    sc_signal< sc_lv<64> > zext_ln26_9_fu_702_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_298_p0;
    sc_signal< sc_lv<32> > grp_fu_298_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<4> > r_fu_327_p2;
    sc_signal< sc_lv<1> > icmp_ln14_fu_365_p2;
    sc_signal< sc_lv<1> > xor_ln35_fu_359_p2;
    sc_signal< sc_lv<4> > select_ln35_fu_339_p3;
    sc_signal< sc_lv<1> > and_ln35_fu_371_p2;
    sc_signal< sc_lv<1> > or_ln35_fu_383_p2;
    sc_signal< sc_lv<4> > c_fu_377_p2;
    sc_signal< sc_lv<8> > grp_fu_785_p3;
    sc_signal< sc_lv<12> > zext_ln35_3_fu_424_p1;
    sc_signal< sc_lv<12> > tmp_3_cast_fu_409_p3;
    sc_signal< sc_lv<12> > add_ln35_1_fu_428_p2;
    sc_signal< sc_lv<4> > zext_ln21_fu_439_p1;
    sc_signal< sc_lv<2> > wr_fu_460_p2;
    sc_signal< sc_lv<4> > tmp_5_fu_492_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_500_p1;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_488_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_504_p2;
    sc_signal< sc_lv<1> > icmp_ln24_fu_520_p2;
    sc_signal< sc_lv<1> > xor_ln18_fu_514_p2;
    sc_signal< sc_lv<2> > select_ln18_fu_472_p3;
    sc_signal< sc_lv<1> > and_ln18_fu_526_p2;
    sc_signal< sc_lv<1> > or_ln21_fu_538_p2;
    sc_signal< sc_lv<2> > wc_fu_532_p2;
    sc_signal< sc_lv<6> > zext_ln21_2_fu_564_p1;
    sc_signal< sc_lv<6> > sext_ln26_fu_510_p1;
    sc_signal< sc_lv<6> > add_ln26_1_fu_568_p2;
    sc_signal< sc_lv<4> > trunc_ln26_fu_574_p1;
    sc_signal< sc_lv<7> > p_shl_fu_578_p3;
    sc_signal< sc_lv<7> > tmp_2_fu_586_p3;
    sc_signal< sc_lv<4> > zext_ln21_1_fu_552_p1;
    sc_signal< sc_lv<4> > add_ln26_fu_443_p2;
    sc_signal< sc_lv<4> > add_ln26_2_fu_600_p2;
    sc_signal< sc_lv<4> > select_ln18_2_fu_605_p3;
    sc_signal< sc_lv<7> > zext_ln26_4_fu_620_p1;
    sc_signal< sc_lv<7> > sub_ln26_1_fu_594_p2;
    sc_signal< sc_lv<7> > add_ln26_4_fu_624_p2;
    sc_signal< sc_lv<11> > tmp_13_cast_fu_630_p3;
    sc_signal< sc_lv<11> > add_ln26_5_fu_638_p2;
    sc_signal< sc_lv<4> > zext_ln18_fu_654_p1;
    sc_signal< sc_lv<4> > add_ln18_fu_657_p2;
    sc_signal< sc_lv<8> > grp_fu_794_p3;
    sc_signal< sc_lv<9> > tmp_3_fu_676_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_669_p3;
    sc_signal< sc_lv<11> > zext_ln26_6_fu_683_p1;
    sc_signal< sc_lv<11> > zext_ln26_7_fu_693_p1;
    sc_signal< sc_lv<11> > sub_ln26_2_fu_687_p2;
    sc_signal< sc_lv<11> > add_ln26_6_fu_696_p2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<9> > add_ln11_1_fu_723_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_736_p1;
    sc_signal< sc_lv<8> > tmp_fu_739_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_749_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_759_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_753_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_765_p2;
    sc_signal< sc_lv<1> > grp_fu_309_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_771_p2;
    sc_signal< sc_lv<4> > grp_fu_785_p0;
    sc_signal< sc_lv<5> > grp_fu_785_p1;
    sc_signal< sc_lv<4> > grp_fu_785_p2;
    sc_signal< sc_lv<4> > grp_fu_794_p0;
    sc_signal< sc_lv<5> > grp_fu_794_p1;
    sc_signal< sc_lv<4> > grp_fu_794_p2;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_785_p00;
    sc_signal< sc_lv<8> > grp_fu_785_p20;
    sc_signal< sc_lv<8> > grp_fu_794_p00;
    sc_signal< sc_lv<8> > grp_fu_794_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_pp0_stage1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage2;
    static const sc_lv<12> ap_ST_fsm_pp0_stage3;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const sc_lv<12> ap_ST_fsm_state14;
    static const sc_lv<12> ap_ST_fsm_state15;
    static const sc_lv<12> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_790;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<9> ap_const_lv9_B0;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_B;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln11_1_fu_723_p2();
    void thread_add_ln18_1_fu_454_p2();
    void thread_add_ln18_fu_657_p2();
    void thread_add_ln21_fu_648_p2();
    void thread_add_ln26_1_fu_568_p2();
    void thread_add_ln26_2_fu_600_p2();
    void thread_add_ln26_4_fu_624_p2();
    void thread_add_ln26_5_fu_638_p2();
    void thread_add_ln26_6_fu_696_p2();
    void thread_add_ln26_fu_443_p2();
    void thread_add_ln35_1_fu_428_p2();
    void thread_add_ln8_fu_321_p2();
    void thread_and_ln18_fu_526_p2();
    void thread_and_ln34_fu_771_p2();
    void thread_and_ln35_fu_371_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ch_0_phi_fu_291_p4();
    void thread_ap_phi_mux_indvar_flatten21_phi_fu_235_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_257_p4();
    void thread_ap_phi_mux_w_sum_2_phi_fu_279_p4();
    void thread_ap_phi_mux_wc_0_phi_fu_268_p4();
    void thread_ap_phi_mux_wr_0_phi_fu_246_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_736_p1();
    void thread_c_fu_377_p2();
    void thread_ch_fu_707_p2();
    void thread_conv_bias_address0();
    void thread_conv_bias_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_address0();
    void thread_conv_weights_ce0();
    void thread_f_fu_718_p2();
    void thread_grp_fu_298_p0();
    void thread_grp_fu_298_p1();
    void thread_grp_fu_785_p0();
    void thread_grp_fu_785_p00();
    void thread_grp_fu_785_p1();
    void thread_grp_fu_785_p2();
    void thread_grp_fu_785_p20();
    void thread_grp_fu_794_p0();
    void thread_grp_fu_794_p00();
    void thread_grp_fu_794_p1();
    void thread_grp_fu_794_p2();
    void thread_grp_fu_794_p20();
    void thread_icmp_ln11_fu_333_p2();
    void thread_icmp_ln14_fu_365_p2();
    void thread_icmp_ln18_fu_448_p2();
    void thread_icmp_ln21_fu_466_p2();
    void thread_icmp_ln24_fu_520_p2();
    void thread_icmp_ln34_1_fu_759_p2();
    void thread_icmp_ln34_fu_753_p2();
    void thread_icmp_ln8_fu_315_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_or_ln21_fu_538_p2();
    void thread_or_ln34_fu_765_p2();
    void thread_or_ln35_fu_383_p2();
    void thread_p_shl_cast_fu_669_p3();
    void thread_p_shl_fu_578_p3();
    void thread_r_fu_327_p2();
    void thread_select_ln11_fu_729_p3();
    void thread_select_ln18_1_fu_480_p3();
    void thread_select_ln18_2_fu_605_p3();
    void thread_select_ln18_fu_472_p3();
    void thread_select_ln21_1_fu_556_p3();
    void thread_select_ln21_2_fu_612_p3();
    void thread_select_ln21_3_fu_712_p3();
    void thread_select_ln21_fu_544_p3();
    void thread_select_ln35_1_fu_347_p3();
    void thread_select_ln35_2_fu_389_p3();
    void thread_select_ln35_3_fu_397_p3();
    void thread_select_ln35_fu_339_p3();
    void thread_sext_ln26_fu_510_p1();
    void thread_sub_ln26_1_fu_594_p2();
    void thread_sub_ln26_2_fu_687_p2();
    void thread_sub_ln26_fu_504_p2();
    void thread_tmp_13_cast_fu_630_p3();
    void thread_tmp_2_fu_586_p3();
    void thread_tmp_3_cast_fu_409_p3();
    void thread_tmp_3_fu_676_p3();
    void thread_tmp_5_fu_492_p3();
    void thread_tmp_fu_739_p4();
    void thread_trunc_ln26_fu_574_p1();
    void thread_trunc_ln34_fu_749_p1();
    void thread_wc_fu_532_p2();
    void thread_wr_fu_460_p2();
    void thread_xor_ln18_fu_514_p2();
    void thread_xor_ln35_fu_359_p2();
    void thread_zext_ln18_fu_654_p1();
    void thread_zext_ln21_1_fu_552_p1();
    void thread_zext_ln21_2_fu_564_p1();
    void thread_zext_ln21_fu_439_p1();
    void thread_zext_ln26_1_fu_488_p1();
    void thread_zext_ln26_2_fu_500_p1();
    void thread_zext_ln26_4_fu_620_p1();
    void thread_zext_ln26_6_fu_683_p1();
    void thread_zext_ln26_7_fu_693_p1();
    void thread_zext_ln26_8_fu_643_p1();
    void thread_zext_ln26_9_fu_702_p1();
    void thread_zext_ln26_fu_416_p1();
    void thread_zext_ln35_2_fu_420_p1();
    void thread_zext_ln35_3_fu_424_p1();
    void thread_zext_ln35_4_fu_434_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
