==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-nix.c_get_keysym_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44670
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44670
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44670
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22164 ; free virtual = 44670
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22161 ; free virtual = 44668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22161 ; free virtual = 44668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.17 seconds; current allocated memory: 113.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 113.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 113.550 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22159 ; free virtual = 44666
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversmediapciivtvivtv-yuv.c_ivtv_yuv_window_setup_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-nix.c_get_keysym_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:01 ; elapsed = 01:07:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:01 ; elapsed = 01:07:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37352
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'get_keysym' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.obs-studiolibobsobs-nix.c_get_keysym_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:10:15 ; elapsed = 01:08:18 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26841 ; free virtual = 37352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:10:15 ; elapsed = 01:08:18 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26841 ; free virtual = 37352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:10:17 ; elapsed = 01:08:20 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:10:17 ; elapsed = 01:08:20 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37352
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:18 ; elapsed = 01:08:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37353
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:18 ; elapsed = 01:08:21 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26842 ; free virtual = 37353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_keysym' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_keysym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 154.93 seconds; current allocated memory: 177.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 177.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_keysym' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_keysym/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_keysym' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'get_keysym/key' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_keysym'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 177.715 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:20 ; elapsed = 01:08:23 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26841 ; free virtual = 37352
INFO: [VHDL 208-304] Generating VHDL RTL for get_keysym.
INFO: [VLOG 209-307] Generating Verilog RTL for get_keysym.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.obs-studiolibobsobs-windows.c_get_virtual_key_with_main.c/solution1'.
