INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ArithmeticLogicUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArithmeticLogicUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2938] 'programCounterAddressOut' is already implicitly declared on line 75 [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:90]
WARNING: [VRFC 10-3380] identifier 'bus' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-3380] identifier 'instructionOut' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-3380] identifier 'currentFlags' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:38]
WARNING: [VRFC 10-3380] identifier 'programCounterCountUp' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:39]
WARNING: [VRFC 10-3380] identifier 'programCounterJump' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:40]
WARNING: [VRFC 10-3380] identifier 'loadInstruction' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:41]
WARNING: [VRFC 10-3380] identifier 'loadMemoryAddress' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:42]
WARNING: [VRFC 10-3380] identifier 'StackCountUp' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:43]
WARNING: [VRFC 10-3380] identifier 'StackCountDown' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:44]
WARNING: [VRFC 10-3380] identifier 'RegFileWriteEnable' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:45]
WARNING: [VRFC 10-3380] identifier 'RegFileWriteAddress' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:46]
WARNING: [VRFC 10-3380] identifier 'ReadAddressA' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:47]
WARNING: [VRFC 10-3380] identifier 'ReadAddressB' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:48]
WARNING: [VRFC 10-3380] identifier 'functionSelect' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-3380] identifier 'overwriteFlagsMask' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-3380] identifier 'setFlagBits' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-3380] identifier 'RAMWriteRead' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-3380] identifier 'bSource' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-3380] identifier 'busDrive' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-3380] identifier 'RAMdataIn' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-3380] identifier 'RAMdataOut' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-3380] identifier 'RAMaddress' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-3380] identifier 'result' is used before its declaration [/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/CPU.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ControlLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlLogic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/MemoryAddressRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryAddressRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sources_1/new/StackPointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StackPointer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/uraniumnutt/Documents/VerilogProjects/ENGR228FinalProject/CPU228/CPU228.srcs/sim_1/new/CPUTestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUTestbench
