Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:12:34 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_39/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.810      -12.029                     25                 3073       -0.080       -0.680                     40                 3073        1.725        0.000                       0                  3074  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.810      -12.029                     25                 3073       -0.080       -0.680                     40                 3073        1.725        0.000                       0                  3074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.810ns,  Total Violation      -12.029ns
Hold  :           40  Failing Endpoints,  Worst Slack       -0.080ns,  Total Violation       -0.680ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 genblk1[201].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.949ns (41.654%)  route 2.730ns (58.346%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.765ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.698ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.801     2.762    genblk1[201].reg_in/CLK
    SLICE_X120Y534       FDRE                                         r  genblk1[201].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y534       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.841 r  genblk1[201].reg_in/reg_out_reg[3]/Q
                         net (fo=5, estimated)        0.157     2.998    genblk1[201].reg_in/x_reg[201][3]
    SLICE_X119Y534       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.088 r  genblk1[201].reg_in/reg_out[7]_i_1753/O
                         net (fo=1, routed)           0.013     3.101    conv/mul99/reg_out[7]_i_1741[0]
    SLICE_X119Y534       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     3.342 r  conv/mul99/reg_out_reg[7]_i_1197/O[7]
                         net (fo=1, estimated)        0.411     3.753    genblk1[200].reg_in/reg_out_reg[7]_i_1184[6]
    SLICE_X122Y533       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.804 r  genblk1[200].reg_in/reg_out[7]_i_1734/O
                         net (fo=1, routed)           0.010     3.814    conv/add000187/reg_out[7]_i_734_1[6]
    SLICE_X122Y533       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.929 r  conv/add000187/reg_out_reg[7]_i_1185/CO[7]
                         net (fo=1, estimated)        0.026     3.955    conv/add000187/reg_out_reg[7]_i_1185_n_0
    SLICE_X122Y534       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.011 r  conv/add000187/reg_out_reg[7]_i_1184/O[0]
                         net (fo=1, estimated)        0.345     4.356    conv/add000187/reg_out_reg[7]_i_1184_n_15
    SLICE_X121Y533       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     4.407 r  conv/add000187/reg_out[7]_i_726/O
                         net (fo=1, routed)           0.025     4.432    conv/add000187/reg_out[7]_i_726_n_0
    SLICE_X121Y533       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.616 r  conv/add000187/reg_out_reg[7]_i_402/O[5]
                         net (fo=2, estimated)        0.452     5.068    conv/add000187/reg_out_reg[7]_i_402_n_10
    SLICE_X125Y531       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     5.120 r  conv/add000187/reg_out[7]_i_405/O
                         net (fo=1, routed)           0.016     5.136    conv/add000187/reg_out[7]_i_405_n_0
    SLICE_X125Y531       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     5.253 r  conv/add000187/reg_out_reg[7]_i_206/CO[7]
                         net (fo=1, estimated)        0.026     5.279    conv/add000187/reg_out_reg[7]_i_206_n_0
    SLICE_X125Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.335 r  conv/add000187/reg_out_reg[23]_i_247/O[0]
                         net (fo=2, estimated)        0.235     5.570    conv/add000187/reg_out_reg[23]_i_247_n_15
    SLICE_X123Y531       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.609 r  conv/add000187/reg_out[23]_i_250/O
                         net (fo=1, routed)           0.015     5.624    conv/add000187/reg_out[23]_i_250_n_0
    SLICE_X123Y531       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.741 r  conv/add000187/reg_out_reg[23]_i_128/CO[7]
                         net (fo=1, estimated)        0.026     5.767    conv/add000187/reg_out_reg[23]_i_128_n_0
    SLICE_X123Y532       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.823 r  conv/add000187/reg_out_reg[23]_i_127/O[0]
                         net (fo=2, estimated)        0.171     5.994    conv/add000187/reg_out_reg[23]_i_127_n_15
    SLICE_X124Y533       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.030 r  conv/add000187/reg_out[23]_i_131/O
                         net (fo=1, routed)           0.009     6.039    conv/add000187/reg_out[23]_i_131_n_0
    SLICE_X124Y533       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.053     6.092 r  conv/add000187/reg_out_reg[23]_i_68/O[1]
                         net (fo=1, estimated)        0.223     6.315    conv/add000187/reg_out_reg[23]_i_68_n_14
    SLICE_X124Y530       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     6.351 r  conv/add000187/reg_out[23]_i_42/O
                         net (fo=1, routed)           0.009     6.360    conv/add000187/reg_out[23]_i_42_n_0
    SLICE_X124Y530       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     6.474 r  conv/add000187/reg_out_reg[23]_i_25/O[2]
                         net (fo=1, estimated)        0.271     6.745    conv/add000187/reg_out_reg[23]_i_25_n_13
    SLICE_X123Y526       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037     6.782 r  conv/add000187/reg_out[23]_i_15/O
                         net (fo=1, routed)           0.021     6.803    conv/add000187/reg_out[23]_i_15_n_0
    SLICE_X123Y526       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     7.003 r  conv/add000187/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.232     7.235    conv/add000188/tmp07[0]_66[21]
    SLICE_X122Y527       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.270 r  conv/add000188/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     7.281    conv/add000188/reg_out[23]_i_5_n_0
    SLICE_X122Y527       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     7.415 r  conv/add000188/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.441    reg_out/D[23]
    SLICE_X122Y527       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.550     6.220    reg_out/CLK
    SLICE_X122Y527       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.422     6.642    
                         clock uncertainty           -0.035     6.607    
    SLICE_X122Y527       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.632    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 -0.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 demux/genblk1[323].z_reg[323][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[323].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Net Delay (Source):      1.577ns (routing 0.698ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.765ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.577     2.247    demux/CLK
    SLICE_X120Y539       FDRE                                         r  demux/genblk1[323].z_reg[323][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y539       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.305 r  demux/genblk1[323].z_reg[323][1]/Q
                         net (fo=1, estimated)        0.072     2.377    genblk1[323].reg_in/D[1]
    SLICE_X120Y540       FDRE                                         r  genblk1[323].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=3073, estimated)     1.790     2.751    genblk1[323].reg_in/CLK
    SLICE_X120Y540       FDRE                                         r  genblk1[323].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.356     2.395    
    SLICE_X120Y540       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.457    genblk1[323].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                 -0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X136Y520  genblk1[100].reg_in/reg_out_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y541  demux/genblk1[279].z_reg[279][1]/C



