

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.451 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100011|   100011|  0.500 ms|  0.500 ms|  100011|  100011|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1_VITIS_LOOP_14_1  |   100009|   100009|        20|         10|          1|  10000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     213|    130|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     365|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     578|    452|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_4ns_32s_32_5_1_U10    |mul_4ns_32s_32_5_1    |        0|   0|   51|    0|    0|
    |mul_7ns_9ns_15_3_1_U7     |mul_7ns_9ns_15_3_1    |        0|   1|    0|    0|    0|
    |sparsemux_7_2_32_1_1_U9   |sparsemux_7_2_32_1_1  |        0|   0|    0|   14|    0|
    |sparsemux_7_2_32_1_1_U11  |sparsemux_7_2_32_1_1  |        0|   0|    0|   14|    0|
    |urem_7ns_3ns_2_11_1_U8    |urem_7ns_3ns_2_11_1   |        0|   0|  162|  102|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   1|  213|  130|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+----------------+
    |              Instance             |             Module            |   Expression   |
    +-----------------------------------+-------------------------------+----------------+
    |am_addmul_7ns_7ns_9ns_17_4_1_U13   |am_addmul_7ns_7ns_9ns_17_4_1   |  (i0 + i1) * i2|
    |mac_muladd_7ns_7ns_7ns_14_4_1_U12  |mac_muladd_7ns_7ns_7ns_14_4_1  |    i0 * i1 + i2|
    +-----------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_264_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln15_1_fu_361_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln15_2_fu_196_p2   |         +|   0|  0|  17|          14|           1|
    |add_ln15_3_fu_239_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln14_fu_205_p2    |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln15_fu_190_p2    |      icmp|   0|  0|  17|          14|          14|
    |select_ln13_fu_211_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln15_fu_245_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 131|          84|          65|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  59|         11|    1|         11|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load             |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |data_1_address0                       |  20|          4|    7|         28|
    |data_2_address0                       |  20|          4|    7|         28|
    |data_address0                         |  20|          4|    7|         28|
    |i_1_fu_72                             |   9|          2|    7|         14|
    |indvar_flatten_fu_80                  |   9|          2|   14|         28|
    |j_1_fu_76                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 191|         39|   74|        199|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln15_1_reg_536                 |  32|   0|   32|          0|
    |add_ln15_2_reg_407                 |  14|   0|   14|          0|
    |add_ln15_3_reg_441                 |   7|   0|    7|          0|
    |add_ln15_reg_456                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |data_1_addr_2_reg_516              |   7|   0|    7|          0|
    |data_2_addr_2_reg_521              |   7|   0|    7|          0|
    |data_addr_2_reg_511                |   7|   0|    7|          0|
    |i_1_fu_72                          |   7|   0|    7|          0|
    |icmp_ln14_reg_412                  |   1|   0|    1|          0|
    |icmp_ln15_reg_403                  |   1|   0|    1|          0|
    |indvar_flatten_fu_80               |  14|   0|   14|          0|
    |j_1_fu_76                          |   7|   0|    7|          0|
    |j_1_load_reg_436                   |   7|   0|    7|          0|
    |mul_ln15_1_reg_526                 |  32|   0|   32|          0|
    |reg_160                            |  32|   0|   32|          0|
    |reg_164                            |  32|   0|   32|          0|
    |reg_168                            |  32|   0|   32|          0|
    |select_ln13_reg_417                |   7|   0|    7|          0|
    |select_ln13_reg_417_pp0_iter1_reg  |   7|   0|    7|          0|
    |tmp_1_reg_531                      |  32|   0|   32|          0|
    |tmp_2_reg_451                      |   6|   0|    6|          0|
    |tmp_3_reg_506                      |   7|   0|    7|          0|
    |tmp_reg_496                        |  32|   0|   32|          0|
    |trunc_ln13_reg_491                 |   2|   0|    2|          0|
    |urem_ln13_reg_486                  |   2|   0|    2|          0|
    |w_load_reg_466                     |   4|   0|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 365|   0|  365|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1|  return value|
|data_address0    |  out|    7|   ap_memory|                                           data|         array|
|data_ce0         |  out|    1|   ap_memory|                                           data|         array|
|data_we0         |  out|    1|   ap_memory|                                           data|         array|
|data_d0          |  out|   32|   ap_memory|                                           data|         array|
|data_q0          |   in|   32|   ap_memory|                                           data|         array|
|data_1_address0  |  out|    7|   ap_memory|                                         data_1|         array|
|data_1_ce0       |  out|    1|   ap_memory|                                         data_1|         array|
|data_1_we0       |  out|    1|   ap_memory|                                         data_1|         array|
|data_1_d0        |  out|   32|   ap_memory|                                         data_1|         array|
|data_1_q0        |   in|   32|   ap_memory|                                         data_1|         array|
|data_2_address0  |  out|    7|   ap_memory|                                         data_2|         array|
|data_2_ce0       |  out|    1|   ap_memory|                                         data_2|         array|
|data_2_we0       |  out|    1|   ap_memory|                                         data_2|         array|
|data_2_d0        |  out|   32|   ap_memory|                                         data_2|         array|
|data_2_q0        |   in|   32|   ap_memory|                                         data_2|         array|
|w_address0       |  out|   14|   ap_memory|                                              w|         array|
|w_ce0            |  out|    1|   ap_memory|                                              w|         array|
|w_q0             |   in|    4|   ap_memory|                                              w|         array|
+-----------------+-----+-----+------------+-----------------------------------------------+--------------+

