#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct  3 14:17:55 2023
# Process ID: 13956
# Current directory: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10656 C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.xpr
# Log file: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/vivado.log
# Journal file: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.xpr
INFO: [Project 1-313] Project file moved from 'C:/projets/esirem/soc/tp1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ai770741/Documents/TP_Brost/tp1/tp2/design_1_wrapper_behav.wcfg', nor could it be found using path 'C:/projets/esirem/soc/tp2/design_1_wrapper_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 802.160 ; gain = 169.746
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA'.
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /video_controller/fifo_generator_1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:module_ref:mux_rgb:1.0 - mux_rgb_0
Successfully read diagram <design_1> from BD file <C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 999.371 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA'.
set_property  ip_repo_paths  {c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA C:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1'. The path is contained within another repository.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1'. The path is contained within another repository.
set_property  ip_repo_paths  c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp1/Mire_VGA/solution1'.
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:mire:1.1 mire_0
endgroup
set_property location {3 486 -90} [get_bd_cells mire_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (25 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins mire_0/ap_clk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
connect_bd_net [get_bd_pins video_controller/red] [get_bd_pins mire_0/p_red]
endgroup
connect_bd_net [get_bd_pins video_controller/green] [get_bd_pins mire_0/p_green]
connect_bd_net [get_bd_pins video_controller/blue] [get_bd_pins mire_0/p_blue]
connect_bd_net [get_bd_pins mire_0/p_red_ap_ack] [get_bd_pins video_controller/data_ack]
connect_bd_net [get_bd_pins mire_0/p_green_ap_ack] [get_bd_pins video_controller/data_ack]
connect_bd_net [get_bd_pins mire_0/p_blue_ap_ack] [get_bd_pins video_controller/data_ack]
connect_bd_net [get_bd_pins mire_0/p_green_ap_vld] [get_bd_pins video_controller/data_vld]
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins mire_0/ap_start]
WARNING: [BD 41-1306] The connection to interface pin /mire_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [BD 41-927] Following properties on pin /mire_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/mux_rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mire_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct  3 14:32:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Oct  3 14:33:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/synth_1/runme.log
[Tue Oct  3 14:33:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/runme.log
set_property location {1225 -80} [get_bd_ports ap_idle_0]
write_hw_platform -fixed -force  -include_bit -file C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/top.xsa
undo
INFO: [Common 17-17] undo 'set_property location {1225 -80} [get_bd_ports ap_idle_0]'
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1208.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2452.121 ; gain = 1243.898
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_nets rst_clk_wiz_0_25M_peripheral_reset] [get_bd_cells rst_clk_wiz_0_25M]
connect_bd_net [get_bd_ports rst] [get_bd_pins mire_0/ap_rst]
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /mire_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp1\tp1\tp1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_controller/mux_rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mire_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct  3 14:52:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/synth_1/runme.log
[Tue Oct  3 14:52:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp1/tp1/tp1.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 15:11:56 2023...
