

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21'
================================================================
* Date:           Sat Dec  7 11:06:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |      101|      101|         3|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     181|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|      66|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      66|     253|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_152_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln58_fu_126_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln59_fu_207_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln64_1_fu_196_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln64_fu_186_p2       |         +|   0|  0|  12|           5|           5|
    |and_ln65_fu_263_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_120_p2      |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln59_fu_138_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln65_1_fu_251_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln65_fu_245_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln65_fu_257_p2        |        or|   0|  0|   2|           1|           1|
    |pool2_output_d0          |    select|   0|  0|  32|           1|          32|
    |select_ln58_1_fu_158_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln58_fu_144_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 181|          75|          69|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    4|          8|
    |i_fu_62                                |   9|          2|    4|          8|
    |indvar_flatten6_fu_66                  |   9|          2|    7|         14|
    |j_1_fu_58                              |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_fu_62                            |   4|   0|    4|          0|
    |indvar_flatten6_fu_66              |   7|   0|    7|          0|
    |j_1_fu_58                          |   4|   0|    4|          0|
    |value_reg_312                      |  32|   0|   32|          0|
    |zext_ln64_1_reg_302                |   7|   0|   64|         57|
    |zext_ln64_1_reg_302_pp0_iter1_reg  |   7|   0|   64|         57|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  66|   0|  180|        114|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|grp_fu_423_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21|  return value|
|conv2_output_address0  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce0       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q0        |   in|   32|   ap_memory|                                             conv2_output|         array|
|pool2_output_address0  |  out|    9|   ap_memory|                                             pool2_output|         array|
|pool2_output_ce0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_we0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_d0        |  out|   32|   ap_memory|                                             pool2_output|         array|
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.43>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 6 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 10 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %j_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_4.i17"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i7 %indvar_flatten6" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 13 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%icmp_ln58 = icmp_eq  i7 %indvar_flatten6_load, i7 100" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 15 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln58 = add i7 %indvar_flatten6_load, i7 1" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 16 'add' 'add_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc28.i20, void %_Z9maxpool2dPfS_ii.exit21.exitStub" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 17 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_1_load = load i4 %j_1" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 18 'load' 'j_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 19 'load' 'i_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln59 = icmp_eq  i4 %j_1_load, i4 10" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 20 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.18ns)   --->   "%select_ln58 = select i1 %icmp_ln59, i4 0, i4 %j_1_load" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 21 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%add_ln58_1 = add i4 %i_load, i4 1" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 22 'add' 'add_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.18ns)   --->   "%select_ln58_1 = select i1 %icmp_ln59, i4 %add_ln58_1, i4 %i_load" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 23 'select' 'select_ln58_1' <Predicate = (!icmp_ln58)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl2_mid2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln58_1, i3 0" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 24 'bitconcatenate' 'p_shl2_mid2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl3_mid2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln58_1, i1 0" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 25 'bitconcatenate' 'p_shl3_mid2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %select_ln58" [lenet_support.cpp:58->lenet_main.cpp:46]   --->   Operation 26 'zext' 'j_1_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln64 = add i5 %p_shl3_mid2, i5 %j_1_cast" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 27 'add' 'add_ln64' <Predicate = (!icmp_ln58)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %add_ln64" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 28 'zext' 'zext_ln64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln64_1 = add i7 %zext_ln64, i7 %p_shl2_mid2" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 29 'add' 'add_ln64_1' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i7 %add_ln64_1" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 30 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv2_output_addr = getelementptr i32 %conv2_output, i64 0, i64 %zext_ln64_1" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 31 'getelementptr' 'conv2_output_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.09ns)   --->   "%value = load i11 %conv2_output_addr" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 32 'load' 'value' <Predicate = (!icmp_ln58)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_1 : Operation 33 [1/1] (0.72ns)   --->   "%add_ln59 = add i4 %select_ln58, i4 1" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 33 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.40ns)   --->   "%store_ln59 = store i7 %add_ln58, i7 %indvar_flatten6" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 34 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 35 [1/1] (0.40ns)   --->   "%store_ln59 = store i4 %select_ln58_1, i4 %i" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 35 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 36 [1/1] (0.40ns)   --->   "%store_ln59 = store i4 %add_ln59, i4 %j_1" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 36 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.67>
ST_2 : Operation 37 [1/2] (1.09ns)   --->   "%value = load i11 %conv2_output_addr" [lenet_support.cpp:64->lenet_main.cpp:46]   --->   Operation 37 'load' 'value' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_2 : [1/1] (0.71ns)   --->   Input mux for Operation 38 '%tmp_4 = fcmp_ogt  i32 %value, i32 -inf'
ST_2 : Operation 38 [2/2] (1.85ns)   --->   "%tmp_4 = fcmp_ogt  i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 38 'fcmp' 'tmp_4' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_1_VITIS_LOOP_59_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 42 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %value" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 43 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln65, i32 23, i32 30" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %bitcast_ln65" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 45 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_3, i8 255" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 46 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.88ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23 0" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 47 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 48 'or' 'or_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (2.57ns)   --->   "%tmp_4 = fcmp_ogt  i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 49 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%and_ln65 = and i1 %or_ln65, i1 %tmp_4" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 50 'and' 'and_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_1 = select i1 %and_ln65, i32 %value, i32 -inf" [lenet_support.cpp:65->lenet_main.cpp:46]   --->   Operation 51 'select' 'max_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr i32 %pool2_output, i64 0, i64 %zext_ln64_1" [lenet_support.cpp:68->lenet_main.cpp:46]   --->   Operation 52 'getelementptr' 'pool2_output_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.09ns)   --->   "%store_ln68 = store i32 %max_1, i9 %pool2_output_addr" [lenet_support.cpp:68->lenet_main.cpp:46]   --->   Operation 53 'store' 'store_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br void %VITIS_LOOP_63_4.i17" [lenet_support.cpp:59->lenet_main.cpp:46]   --->   Operation 54 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pool2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 0100]
i                     (alloca           ) [ 0100]
indvar_flatten6       (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten6_load  (load             ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
icmp_ln58             (icmp             ) [ 0110]
add_ln58              (add              ) [ 0000]
br_ln58               (br               ) [ 0000]
j_1_load              (load             ) [ 0000]
i_load                (load             ) [ 0000]
icmp_ln59             (icmp             ) [ 0000]
select_ln58           (select           ) [ 0000]
add_ln58_1            (add              ) [ 0000]
select_ln58_1         (select           ) [ 0000]
p_shl2_mid2           (bitconcatenate   ) [ 0000]
p_shl3_mid2           (bitconcatenate   ) [ 0000]
j_1_cast              (zext             ) [ 0000]
add_ln64              (add              ) [ 0000]
zext_ln64             (zext             ) [ 0000]
add_ln64_1            (add              ) [ 0000]
zext_ln64_1           (zext             ) [ 0111]
conv2_output_addr     (getelementptr    ) [ 0110]
add_ln59              (add              ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
value                 (load             ) [ 0101]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
specloopname_ln59     (specloopname     ) [ 0000]
bitcast_ln65          (bitcast          ) [ 0000]
tmp_3                 (partselect       ) [ 0000]
trunc_ln65            (trunc            ) [ 0000]
icmp_ln65             (icmp             ) [ 0000]
icmp_ln65_1           (icmp             ) [ 0000]
or_ln65               (or               ) [ 0000]
tmp_4                 (fcmp             ) [ 0000]
and_ln65              (and              ) [ 0000]
max_1                 (select           ) [ 0000]
pool2_output_addr     (getelementptr    ) [ 0000]
store_ln68            (store            ) [ 0000]
br_ln59               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool2_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_58_1_VITIS_LOOP_59_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten6_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="conv2_output_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="pool2_output_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="2"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool2_output_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln68_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_flatten6_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln58_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="7" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln58_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_1_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln59_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln58_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln58_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="select_ln58_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_shl2_mid2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_shl3_mid2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_mid2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_1_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln64_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln64_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln64_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln64_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln59_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln59_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln59_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="4" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln59_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bitcast_ln65_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln65_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln65_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln65_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="0"/>
<pin id="253" dir="0" index="1" bw="23" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln65_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln65_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="max_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="j_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten6_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln58_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="302" class="1005" name="zext_ln64_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2"/>
<pin id="304" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln64_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="conv2_output_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="1"/>
<pin id="309" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv2_output_addr "/>
</bind>
</comp>

<comp id="312" class="1005" name="value_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="77" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="132" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="135" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="138" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="135" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="158" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="158" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="144" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="174" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="166" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="211"><net_src comp="144" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="126" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="158" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="207" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="244"><net_src comp="228" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="231" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="241" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="245" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="96" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="280"><net_src comp="58" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="287"><net_src comp="62" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="294"><net_src comp="66" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="301"><net_src comp="120" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="202" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="310"><net_src comp="70" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="315"><net_src comp="77" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool2_output | {3 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_21 : conv2_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln58 : 2
		add_ln58 : 2
		br_ln58 : 3
		j_1_load : 1
		i_load : 1
		icmp_ln59 : 2
		select_ln58 : 3
		add_ln58_1 : 2
		select_ln58_1 : 3
		p_shl2_mid2 : 4
		p_shl3_mid2 : 4
		j_1_cast : 4
		add_ln64 : 5
		zext_ln64 : 6
		add_ln64_1 : 7
		zext_ln64_1 : 8
		conv2_output_addr : 9
		value : 10
		add_ln59 : 4
		store_ln59 : 3
		store_ln59 : 4
		store_ln59 : 5
	State 2
		tmp_4 : 1
	State 3
		tmp_3 : 1
		trunc_ln65 : 1
		icmp_ln65 : 2
		icmp_ln65_1 : 2
		or_ln65 : 3
		and_ln65 : 3
		max_1 : 3
		store_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln58_fu_120   |    0    |    14   |
|   icmp   |   icmp_ln59_fu_138   |    0    |    12   |
|          |   icmp_ln65_fu_245   |    0    |    15   |
|          |  icmp_ln65_1_fu_251  |    0    |    30   |
|----------|----------------------|---------|---------|
|          |    add_ln58_fu_126   |    0    |    14   |
|          |   add_ln58_1_fu_152  |    0    |    12   |
|    add   |    add_ln64_fu_186   |    0    |    12   |
|          |   add_ln64_1_fu_196  |    0    |    14   |
|          |    add_ln59_fu_207   |    0    |    12   |
|----------|----------------------|---------|---------|
|          |  select_ln58_fu_144  |    0    |    4    |
|  select  | select_ln58_1_fu_158 |    0    |    4    |
|          |     max_1_fu_269     |    0    |    32   |
|----------|----------------------|---------|---------|
|    or    |    or_ln65_fu_257    |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln65_fu_263   |    0    |    2    |
|----------|----------------------|---------|---------|
|   fcmp   |       grp_fu_96      |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|  p_shl2_mid2_fu_166  |    0    |    0    |
|          |  p_shl3_mid2_fu_174  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    j_1_cast_fu_182   |    0    |    0    |
|   zext   |   zext_ln64_fu_192   |    0    |    0    |
|          |  zext_ln64_1_fu_202  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_3_fu_231     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln65_fu_241  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   179   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|conv2_output_addr_reg_307|   11   |
|        i_reg_284        |    4   |
|    icmp_ln58_reg_298    |    1   |
| indvar_flatten6_reg_291 |    7   |
|       j_1_reg_277       |    4   |
|      value_reg_312      |   32   |
|   zext_ln64_1_reg_302   |   64   |
+-------------------------+--------+
|          Total          |   123  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_96    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||  0.804  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   123  |   197  |
+-----------+--------+--------+--------+
