<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>precision-converters-firmware: /home/runner/work/precision-converters-firmware/precision-converters-firmware/projects/ad355xr_iio/app/app_config_stm32.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">precision-converters-firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_94a30a8e6188cddde37bc1c5a98fcc53.html">runner</a></li><li class="navelem"><a class="el" href="dir_84287fa28ad63517430bce9998aa5d62.html">work</a></li><li class="navelem"><a class="el" href="dir_0f09be7abd56ba180bdcebfc153b578d.html">precision-converters-firmware</a></li><li class="navelem"><a class="el" href="dir_e8009f5f12ed0979bc9e327694dc00d7.html">precision-converters-firmware</a></li><li class="navelem"><a class="el" href="dir_4d913478891b7066e9a280886964a434.html">projects</a></li><li class="navelem"><a class="el" href="dir_743426e7edbc6d3ccb1ca158bd4ced9d.html">ad355xr_iio</a></li><li class="navelem"><a class="el" href="dir_b0d5adec51aa669e53969fa101c3bed9.html">app</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">app_config_stm32.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file for STM32 platform configurations.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &quot;stm32_uart.h&quot;</code><br />
<code>#include &quot;stm32_spi.h&quot;</code><br />
<code>#include &quot;stm32_gpio.h&quot;</code><br />
<code>#include &quot;stm32_irq.h&quot;</code><br />
<code>#include &quot;stm32_pwm.h&quot;</code><br />
<code>#include &quot;stm32_gpio_irq.h&quot;</code><br />
<code>#include &quot;<a class="el" href="ad355xr__iio_2app_2app__config_8h_source.html">app_config.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for app_config_stm32.h:</div>
<div class="dyncontent">
<div class="center"><img src="ad355xr__iio_2app_2app__config__stm32_8h__incl.png" border="0" usemap="#a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8h" alt=""/></div>
<map name="a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8h" id="a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8h">
<area shape="rect" title="Header file for STM32 platform configurations." alt="" coords="1273,5,1537,76"/>
<area shape="rect" title=" " alt="" coords="976,273,1047,300"/>
<area shape="rect" title=" " alt="" coords="1156,124,1264,151"/>
<area shape="rect" title=" " alt="" coords="1289,124,1390,151"/>
<area shape="rect" title=" " alt="" coords="1415,124,1525,151"/>
<area shape="rect" title=" " alt="" coords="1550,124,1649,151"/>
<area shape="rect" title=" " alt="" coords="1673,124,1787,151"/>
<area shape="rect" title=" " alt="" coords="1812,124,1947,151"/>
<area shape="rect" href="ad355xr__iio_2app_2app__config_8h.html" title="Configuration file for AD355xr device application." alt="" coords="862,124,966,151"/>
<area shape="rect" href="common_8h.html" title=" " alt="" coords="1237,199,1327,225"/>
<area shape="rect" title=" " alt="" coords="539,199,644,225"/>
<area shape="rect" title=" " alt="" coords="668,199,779,225"/>
<area shape="rect" title=" " alt="" coords="803,199,899,225"/>
<area shape="rect" title=" " alt="" coords="923,199,1030,225"/>
<area shape="rect" href="ad355xr__iio_2app_2app__config__mbed_8h.html" title="Header file for Mbed platform configurations." alt="" coords="367,199,515,225"/>
<area shape="rect" title=" " alt="" coords="1639,273,1722,300"/>
<area shape="rect" title=" " alt="" coords="1747,273,1817,300"/>
<area shape="rect" title=" " alt="" coords="1071,273,1138,300"/>
<area shape="rect" title=" " alt="" coords="1162,273,1213,300"/>
<area shape="rect" title=" " alt="" coords="1237,273,1327,300"/>
<area shape="rect" title=" " alt="" coords="1352,273,1481,300"/>
<area shape="rect" title=" " alt="" coords="1506,273,1615,300"/>
<area shape="rect" title=" " alt="" coords="668,273,768,300"/>
<area shape="rect" title=" " alt="" coords="793,273,897,300"/>
<area shape="rect" title=" " alt="" coords="5,273,103,300"/>
<area shape="rect" title=" " alt="" coords="127,273,234,300"/>
<area shape="rect" title=" " alt="" coords="259,273,369,300"/>
<area shape="rect" title=" " alt="" coords="393,273,488,300"/>
<area shape="rect" title=" " alt="" coords="513,273,643,300"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="ad355xr__iio_2app_2app__config__stm32_8h__dep__incl.png" border="0" usemap="#a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8hdep" alt=""/></div>
<map name="a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8hdep" id="a_2home_2runner_2work_2precision-converters-firmware_2precision-converters-firmware_2projects_2ad355xr__iio_2app_2app__config__stm32_8hdep">
<area shape="rect" title="Header file for STM32 platform configurations." alt="" coords="5,5,269,76"/>
<area shape="rect" href="ad355xr__iio_2app_2app__config__stm32_8c.html" title="Application configurations module for STM32 platform." alt="" coords="6,124,269,195"/>
</map>
</div>
</div>
<p><a href="ad355xr__iio_2app_2app__config__stm32_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a53f88b148569ce9eaa56404b7b3c72f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a53f88b148569ce9eaa56404b7b3c72f2">HW_CARRIER_NAME</a>&#160;&#160;&#160;SDP_K1</td></tr>
<tr class="separator:a53f88b148569ce9eaa56404b7b3c72f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e35b6d28f9337234bdfd7f653836c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a26e35b6d28f9337234bdfd7f653836c5">APP_UART_HANDLE</a>&#160;&#160;&#160;&amp;<a class="el" href="ltc2672__iio_2_s_t_m32_2_core_2_src_2stm32f4xx__it_8c.html#a25a82fcf0cd24eb6d39977cb5864cec8">huart5</a></td></tr>
<tr class="separator:a26e35b6d28f9337234bdfd7f653836c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff4ff00d8f3375e4fb198270ae24597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#adff4ff00d8f3375e4fb198270ae24597">UART_IRQ_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></td></tr>
<tr class="separator:adff4ff00d8f3375e4fb198270ae24597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08bca59db4b190eaaea4d47b7562869c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a08bca59db4b190eaaea4d47b7562869c">RESET_PIN</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:a08bca59db4b190eaaea4d47b7562869c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed4280c556a9f6d63204cc3ad5b3523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1ed4280c556a9f6d63204cc3ad5b3523">RESET_PORT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a1ed4280c556a9f6d63204cc3ad5b3523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeb19f077f85e5fdea1e07eaaa6fa27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a3aeb19f077f85e5fdea1e07eaaa6fa27">LDAC_PIN</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a3aeb19f077f85e5fdea1e07eaaa6fa27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabf15d7088c102d4bf4ea543076c32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#adabf15d7088c102d4bf4ea543076c32b">LDAC_PORT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:adabf15d7088c102d4bf4ea543076c32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbef69587dce7d18293d7b36877e5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#accbef69587dce7d18293d7b36877e5c4">GPIO_TRIGGER_INT_PORT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:accbef69587dce7d18293d7b36877e5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff6a4a22ded0f6a357b6383121c3d94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aaff6a4a22ded0f6a357b6383121c3d94">SPI_DMA_TX_STOP_PWM_GPIO_PIN</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:aaff6a4a22ded0f6a357b6383121c3d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1569f551bb3c569c9d3782ba4eacaa18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1569f551bb3c569c9d3782ba4eacaa18">SPI_DMA_TX_STOP_PWM_GPIO_PORT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a1569f551bb3c569c9d3782ba4eacaa18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2264889066fc41987d29395b4772bd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a2264889066fc41987d29395b4772bd17">SPI_DEVICE_ID</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2264889066fc41987d29395b4772bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc78fc30202ccac1f51bc2daedc14d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a6dc78fc30202ccac1f51bc2daedc14d1">SPI_CSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a6dc78fc30202ccac1f51bc2daedc14d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba079e97fe22f8d442335d255d410ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aaba079e97fe22f8d442335d255d410ba">STM32_SPI_CS_PORT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aaba079e97fe22f8d442335d255d410ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2750824aad0c332b3dad1d0fe2ae9cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a2750824aad0c332b3dad1d0fe2ae9cc5">IRQ_CTRL_ID</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a2750824aad0c332b3dad1d0fe2ae9cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6beb114370125372ae6d3c4e467b4ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a6beb114370125372ae6d3c4e467b4ed2">TRIGGER_INT_ID</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a6beb114370125372ae6d3c4e467b4ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccd839538293e59fffb48844b260d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#acccd839538293e59fffb48844b260d43">trigger_gpio_handle</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acccd839538293e59fffb48844b260d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab29ed32a2b0bdf7ba6d4bd7c66411f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ab29ed32a2b0bdf7ba6d4bd7c66411f31">LDAC_GPIO_PRIORITY</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ab29ed32a2b0bdf7ba6d4bd7c66411f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174cdb7a2bd39444998a6b0bb60d6962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a174cdb7a2bd39444998a6b0bb60d6962">LDAC_PWM_ID</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a174cdb7a2bd39444998a6b0bb60d6962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61ece2b3c70699c65157be79771f096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ad61ece2b3c70699c65157be79771f096">LDAC_PWM_CHANNEL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ad61ece2b3c70699c65157be79771f096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f44ac9539ffdfde13dd799a419a358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a42f44ac9539ffdfde13dd799a419a358">LDAC_PWM_CLK_DIVIDER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a42f44ac9539ffdfde13dd799a419a358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2708cc22e5ed59ef1e2f4172d3b5f584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a2708cc22e5ed59ef1e2f4172d3b5f584">SPI_DMA_TX_STOP_PWM_ID</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a2708cc22e5ed59ef1e2f4172d3b5f584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422a2510f155f8c28e613c3a42980199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a422a2510f155f8c28e613c3a42980199">SPI_DMA_TX_STOP_PWM_PRESCALER</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a422a2510f155f8c28e613c3a42980199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31cd0c534e8083dc1dcf66192937bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ad31cd0c534e8083dc1dcf66192937bc0">SPI_DMA_TX_STOP_PWM_CHANNEL</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad31cd0c534e8083dc1dcf66192937bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283ee373ff679767ce3e45c3f33b0a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a283ee373ff679767ce3e45c3f33b0a30">SPI_DMA_TX_STOP_PWM_CLK_DIVIDER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a283ee373ff679767ce3e45c3f33b0a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a3cecf3246ca49585f55dbb7b9d435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ab8a3cecf3246ca49585f55dbb7b9d435">spi_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ltc2672__iio_2app_2app__config__stm32_8h.html#a5f3dc167565aa4172277c027f847a48f">stm32_spi_init_params</a></td></tr>
<tr class="separator:ab8a3cecf3246ca49585f55dbb7b9d435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5d8798f06049b674a7a6857301da7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7d5d8798f06049b674a7a6857301da7a">spi_extra_init_params_without_sw_csb</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7100130f9141b93dc6842d475c0017d9">stm32_spi_init_params_without_sw_csb</a></td></tr>
<tr class="separator:a7d5d8798f06049b674a7a6857301da7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0218303728bba1f6bc0b725266ccbbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a0218303728bba1f6bc0b725266ccbbd4">uart_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ltc2672__iio_2app_2app__config__stm32_8h.html#af17f32e64f9b5e345c8caf210d177b14">stm32_uart_init_params</a></td></tr>
<tr class="separator:a0218303728bba1f6bc0b725266ccbbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5414e3835148ac4ebb710a8e94778fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a5414e3835148ac4ebb710a8e94778fc7">ldac_pwm_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a3690af1355fa3833b4284df337b841ba">stm32_ldac_pwm_init_params</a></td></tr>
<tr class="separator:a5414e3835148ac4ebb710a8e94778fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe1a84a65b4db6c8e0e92472af4acd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aebe1a84a65b4db6c8e0e92472af4acd5">spi_dma_tx_stop_pwm_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1751c9083e3b182b807c0ea0b23df587">stm32_spi_dma_tx_stop_pwm_init_params</a></td></tr>
<tr class="separator:aebe1a84a65b4db6c8e0e92472af4acd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3fea1cda608de8ad5aec96d217fe0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7a3fea1cda608de8ad5aec96d217fe0a">gpio_ldac_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a32a6dcd83b6c4cd4f6012bdfb9dcc1cc">stm32_gpio_ldac_init_params</a></td></tr>
<tr class="separator:a7a3fea1cda608de8ad5aec96d217fe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01305146d5eb4809ae569d449317b09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a01305146d5eb4809ae569d449317b09b">spi_dma_tx_stop_pwm_gpio_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#af96f9d3aa543259fcc564e225696af47">stm32_spi_dma_tx_stop_pwm_gpio_init_params</a></td></tr>
<tr class="separator:a01305146d5eb4809ae569d449317b09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301d0f121f6894a5dca801490980d984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a301d0f121f6894a5dca801490980d984">gpio_reset_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aaedf5667d9339d17b5d273856cebb5fb">stm32_gpio_reset_init_params</a></td></tr>
<tr class="separator:a301d0f121f6894a5dca801490980d984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f771bc4cf07db397e9f94e0bf0e8836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1f771bc4cf07db397e9f94e0bf0e8836">ext_int_extra_init_params</a>&#160;&#160;&#160;<a class="el" href="ad777x__iio_2app_2app__config__stm32_8h.html#ae9b3636a64a6ddc6e338421a69ca0405">stm32_trigger_gpio_irq_init_params</a></td></tr>
<tr class="separator:a1f771bc4cf07db397e9f94e0bf0e8836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04bc428e5b1b6a119990825aeaeb888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#af04bc428e5b1b6a119990825aeaeb888">irq_platform_ops</a>&#160;&#160;&#160;stm32_gpio_irq_ops</td></tr>
<tr class="separator:af04bc428e5b1b6a119990825aeaeb888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79830dd38aaae12b8956a81b716f7fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a79830dd38aaae12b8956a81b716f7fa5">gpio_ops</a>&#160;&#160;&#160;stm32_gpio_ops</td></tr>
<tr class="separator:a79830dd38aaae12b8956a81b716f7fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa470d2a15f37bae689fd091f85b670a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aa470d2a15f37bae689fd091f85b670a1">spi_ops</a>&#160;&#160;&#160;stm32_spi_ops</td></tr>
<tr class="separator:aa470d2a15f37bae689fd091f85b670a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6ac61cf1859752ae6b375e319a55c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a9b6ac61cf1859752ae6b375e319a55c5">pwm_ops</a>&#160;&#160;&#160;stm32_pwm_ops</td></tr>
<tr class="separator:a9b6ac61cf1859752ae6b375e319a55c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc53ed106567a5a56e1bdf6aa73728bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#acc53ed106567a5a56e1bdf6aa73728bc">uart_ops</a>&#160;&#160;&#160;stm32_uart_ops</td></tr>
<tr class="separator:acc53ed106567a5a56e1bdf6aa73728bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88af31958ca4e8909227fb9982ddd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ab88af31958ca4e8909227fb9982ddd59">MAX_SAMPLING_RATE</a>&#160;&#160;&#160;21593</td></tr>
<tr class="separator:ab88af31958ca4e8909227fb9982ddd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3114e3cfbe48693f929e35094229bd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a3114e3cfbe48693f929e35094229bd1c">LDAC_PWM_DUTY_CYCLE</a>&#160;&#160;&#160;50</td></tr>
<tr class="separator:a3114e3cfbe48693f929e35094229bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f8a683fd3bf396cb721f0ea3b800d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aa7f8a683fd3bf396cb721f0ea3b800d9">MAX_SPI_SCLK</a>&#160;&#160;&#160;22500000</td></tr>
<tr class="separator:aa7f8a683fd3bf396cb721f0ea3b800d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f2a5a5e005fc4cfba957bb76c8f480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a19f2a5a5e005fc4cfba957bb76c8f480">LDAC_PWM_PRESCALER</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a19f2a5a5e005fc4cfba957bb76c8f480"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7b620d26aa25fd3cfeee7d28b59a4c0c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7b620d26aa25fd3cfeee7d28b59a4c0c">stm32_spi_dma_enable</a> (struct stm32_spi_desc *spidesc, struct iio_device_data *iio_dev_data, uint16_t num_of_bytes_transfer, uint8_t start_addr)</td></tr>
<tr class="memdesc:a7b620d26aa25fd3cfeee7d28b59a4c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables SPI DMA to move data from iio buffer to SPI TX buffer.  <a href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7b620d26aa25fd3cfeee7d28b59a4c0c">More...</a><br /></td></tr>
<tr class="separator:a7b620d26aa25fd3cfeee7d28b59a4c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f0a879cb24ef0d5b9b5b1f6751a53c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ad6f0a879cb24ef0d5b9b5b1f6751a53c">stm32_spi_dma_disable</a> (struct stm32_spi_desc *spidesc)</td></tr>
<tr class="memdesc:ad6f0a879cb24ef0d5b9b5b1f6751a53c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI DMA which move data from iio buffer to SPI TX buffer.  <a href="ad355xr__iio_2app_2app__config__stm32_8h.html#ad6f0a879cb24ef0d5b9b5b1f6751a53c">More...</a><br /></td></tr>
<tr class="separator:ad6f0a879cb24ef0d5b9b5b1f6751a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af17f32e64f9b5e345c8caf210d177b14"><td class="memItemLeft" align="right" valign="top">struct stm32_uart_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#af17f32e64f9b5e345c8caf210d177b14">stm32_uart_init_params</a></td></tr>
<tr class="separator:af17f32e64f9b5e345c8caf210d177b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b3636a64a6ddc6e338421a69ca0405"><td class="memItemLeft" align="right" valign="top">struct stm32_gpio_irq_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#ae9b3636a64a6ddc6e338421a69ca0405">stm32_trigger_gpio_irq_init_params</a></td></tr>
<tr class="separator:ae9b3636a64a6ddc6e338421a69ca0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3dc167565aa4172277c027f847a48f"><td class="memItemLeft" align="right" valign="top">struct stm32_spi_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a5f3dc167565aa4172277c027f847a48f">stm32_spi_init_params</a></td></tr>
<tr class="separator:a5f3dc167565aa4172277c027f847a48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7100130f9141b93dc6842d475c0017d9"><td class="memItemLeft" align="right" valign="top">struct stm32_spi_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7100130f9141b93dc6842d475c0017d9">stm32_spi_init_params_without_sw_csb</a></td></tr>
<tr class="separator:a7100130f9141b93dc6842d475c0017d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a6dcd83b6c4cd4f6012bdfb9dcc1cc"><td class="memItemLeft" align="right" valign="top">struct stm32_gpio_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a32a6dcd83b6c4cd4f6012bdfb9dcc1cc">stm32_gpio_ldac_init_params</a></td></tr>
<tr class="separator:a32a6dcd83b6c4cd4f6012bdfb9dcc1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96f9d3aa543259fcc564e225696af47"><td class="memItemLeft" align="right" valign="top">struct stm32_gpio_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#af96f9d3aa543259fcc564e225696af47">stm32_spi_dma_tx_stop_pwm_gpio_init_params</a></td></tr>
<tr class="separator:af96f9d3aa543259fcc564e225696af47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedf5667d9339d17b5d273856cebb5fb"><td class="memItemLeft" align="right" valign="top">struct stm32_gpio_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aaedf5667d9339d17b5d273856cebb5fb">stm32_gpio_reset_init_params</a></td></tr>
<tr class="separator:aaedf5667d9339d17b5d273856cebb5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3690af1355fa3833b4284df337b841ba"><td class="memItemLeft" align="right" valign="top">struct stm32_pwm_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a3690af1355fa3833b4284df337b841ba">stm32_ldac_pwm_init_params</a></td></tr>
<tr class="separator:a3690af1355fa3833b4284df337b841ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1751c9083e3b182b807c0ea0b23df587"><td class="memItemLeft" align="right" valign="top">struct stm32_pwm_init_param&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1751c9083e3b182b807c0ea0b23df587">stm32_spi_dma_tx_stop_pwm_init_params</a></td></tr>
<tr class="separator:a1751c9083e3b182b807c0ea0b23df587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a82fcf0cd24eb6d39977cb5864cec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___u_a_r_t___exported___types.html#ga5de4a49eb132735325e706f406c69d6e">UART_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a25a82fcf0cd24eb6d39977cb5864cec8">huart5</a></td></tr>
<tr class="separator:a25a82fcf0cd24eb6d39977cb5864cec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6222bae4d0328dd843ae099623b40b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a9c6222bae4d0328dd843ae099623b40b">hspi1</a></td></tr>
<tr class="separator:a9c6222bae4d0328dd843ae099623b40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85788cec5a97ee377e4ee2e74f026484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a85788cec5a97ee377e4ee2e74f026484">htim4</a></td></tr>
<tr class="separator:a85788cec5a97ee377e4ee2e74f026484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b335ecf7f55690eb05b1a20a56429b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a77b335ecf7f55690eb05b1a20a56429b">spi_dma_tx_stop_pwm_frquency</a> [<a class="el" href="ad717x__iio_2app_2app__config_8h.html#a4b41dfc84609ff0b3011e9fdc74ac8b8">NUMBER_OF_CHANNELS</a>]</td></tr>
<tr class="separator:a77b335ecf7f55690eb05b1a20a56429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file for STM32 platform configurations. </p>
<p>Copyright (c) 2023-2024 Analog Devices, Inc. All rights reserved.</p>
<p>This software is proprietary to Analog Devices, Inc. and its licensors. By using this software you agree to the terms of the associated Analog Devices Software License Agreement. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a26e35b6d28f9337234bdfd7f653836c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e35b6d28f9337234bdfd7f653836c5">&#9670;&nbsp;</a></span>APP_UART_HANDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define APP_UART_HANDLE&#160;&#160;&#160;&amp;<a class="el" href="ltc2672__iio_2_s_t_m32_2_core_2_src_2stm32f4xx__it_8c.html#a25a82fcf0cd24eb6d39977cb5864cec8">huart5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f771bc4cf07db397e9f94e0bf0e8836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f771bc4cf07db397e9f94e0bf0e8836">&#9670;&nbsp;</a></span>ext_int_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ext_int_extra_init_params&#160;&#160;&#160;<a class="el" href="ad777x__iio_2app_2app__config__stm32_8h.html#ae9b3636a64a6ddc6e338421a69ca0405">stm32_trigger_gpio_irq_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a3fea1cda608de8ad5aec96d217fe0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3fea1cda608de8ad5aec96d217fe0a">&#9670;&nbsp;</a></span>gpio_ldac_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define gpio_ldac_extra_init_params&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a32a6dcd83b6c4cd4f6012bdfb9dcc1cc">stm32_gpio_ldac_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79830dd38aaae12b8956a81b716f7fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79830dd38aaae12b8956a81b716f7fa5">&#9670;&nbsp;</a></span>gpio_ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define gpio_ops&#160;&#160;&#160;stm32_gpio_ops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301d0f121f6894a5dca801490980d984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301d0f121f6894a5dca801490980d984">&#9670;&nbsp;</a></span>gpio_reset_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define gpio_reset_extra_init_params&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#aaedf5667d9339d17b5d273856cebb5fb">stm32_gpio_reset_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbef69587dce7d18293d7b36877e5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbef69587dce7d18293d7b36877e5c4">&#9670;&nbsp;</a></span>GPIO_TRIGGER_INT_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_TRIGGER_INT_PORT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f88b148569ce9eaa56404b7b3c72f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f88b148569ce9eaa56404b7b3c72f2">&#9670;&nbsp;</a></span>HW_CARRIER_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_CARRIER_NAME&#160;&#160;&#160;SDP_K1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2750824aad0c332b3dad1d0fe2ae9cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2750824aad0c332b3dad1d0fe2ae9cc5">&#9670;&nbsp;</a></span>IRQ_CTRL_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_CTRL_ID&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af04bc428e5b1b6a119990825aeaeb888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04bc428e5b1b6a119990825aeaeb888">&#9670;&nbsp;</a></span>irq_platform_ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define irq_platform_ops&#160;&#160;&#160;stm32_gpio_irq_ops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab29ed32a2b0bdf7ba6d4bd7c66411f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab29ed32a2b0bdf7ba6d4bd7c66411f31">&#9670;&nbsp;</a></span>LDAC_GPIO_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_GPIO_PRIORITY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aeb19f077f85e5fdea1e07eaaa6fa27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aeb19f077f85e5fdea1e07eaaa6fa27">&#9670;&nbsp;</a></span>LDAC_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PIN&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabf15d7088c102d4bf4ea543076c32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabf15d7088c102d4bf4ea543076c32b">&#9670;&nbsp;</a></span>LDAC_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PORT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61ece2b3c70699c65157be79771f096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61ece2b3c70699c65157be79771f096">&#9670;&nbsp;</a></span>LDAC_PWM_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PWM_CHANNEL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f44ac9539ffdfde13dd799a419a358"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f44ac9539ffdfde13dd799a419a358">&#9670;&nbsp;</a></span>LDAC_PWM_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PWM_CLK_DIVIDER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3114e3cfbe48693f929e35094229bd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3114e3cfbe48693f929e35094229bd1c">&#9670;&nbsp;</a></span>LDAC_PWM_DUTY_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PWM_DUTY_CYCLE&#160;&#160;&#160;50</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5414e3835148ac4ebb710a8e94778fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5414e3835148ac4ebb710a8e94778fc7">&#9670;&nbsp;</a></span>ldac_pwm_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ldac_pwm_extra_init_params&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a3690af1355fa3833b4284df337b841ba">stm32_ldac_pwm_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a174cdb7a2bd39444998a6b0bb60d6962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174cdb7a2bd39444998a6b0bb60d6962">&#9670;&nbsp;</a></span>LDAC_PWM_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PWM_ID&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19f2a5a5e005fc4cfba957bb76c8f480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f2a5a5e005fc4cfba957bb76c8f480">&#9670;&nbsp;</a></span>LDAC_PWM_PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LDAC_PWM_PRESCALER&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab88af31958ca4e8909227fb9982ddd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88af31958ca4e8909227fb9982ddd59">&#9670;&nbsp;</a></span>MAX_SAMPLING_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_SAMPLING_RATE&#160;&#160;&#160;21593</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f8a683fd3bf396cb721f0ea3b800d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f8a683fd3bf396cb721f0ea3b800d9">&#9670;&nbsp;</a></span>MAX_SPI_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAX_SPI_SCLK&#160;&#160;&#160;22500000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b6ac61cf1859752ae6b375e319a55c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6ac61cf1859752ae6b375e319a55c5">&#9670;&nbsp;</a></span>pwm_ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define pwm_ops&#160;&#160;&#160;stm32_pwm_ops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08bca59db4b190eaaea4d47b7562869c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bca59db4b190eaaea4d47b7562869c">&#9670;&nbsp;</a></span>RESET_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET_PIN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ed4280c556a9f6d63204cc3ad5b3523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ed4280c556a9f6d63204cc3ad5b3523">&#9670;&nbsp;</a></span>RESET_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RESET_PORT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc78fc30202ccac1f51bc2daedc14d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc78fc30202ccac1f51bc2daedc14d1">&#9670;&nbsp;</a></span>SPI_CSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2264889066fc41987d29395b4772bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2264889066fc41987d29395b4772bd17">&#9670;&nbsp;</a></span>SPI_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DEVICE_ID&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad31cd0c534e8083dc1dcf66192937bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31cd0c534e8083dc1dcf66192937bc0">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_CHANNEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_CHANNEL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a283ee373ff679767ce3e45c3f33b0a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283ee373ff679767ce3e45c3f33b0a30">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_CLK_DIVIDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_CLK_DIVIDER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe1a84a65b4db6c8e0e92472af4acd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe1a84a65b4db6c8e0e92472af4acd5">&#9670;&nbsp;</a></span>spi_dma_tx_stop_pwm_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_dma_tx_stop_pwm_extra_init_params&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a1751c9083e3b182b807c0ea0b23df587">stm32_spi_dma_tx_stop_pwm_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01305146d5eb4809ae569d449317b09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01305146d5eb4809ae569d449317b09b">&#9670;&nbsp;</a></span>spi_dma_tx_stop_pwm_gpio_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_dma_tx_stop_pwm_gpio_extra_init_params&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#af96f9d3aa543259fcc564e225696af47">stm32_spi_dma_tx_stop_pwm_gpio_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff6a4a22ded0f6a357b6383121c3d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff6a4a22ded0f6a357b6383121c3d94">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_GPIO_PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_GPIO_PIN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1569f551bb3c569c9d3782ba4eacaa18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1569f551bb3c569c9d3782ba4eacaa18">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_GPIO_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_GPIO_PORT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2708cc22e5ed59ef1e2f4172d3b5f584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2708cc22e5ed59ef1e2f4172d3b5f584">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_ID&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422a2510f155f8c28e613c3a42980199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422a2510f155f8c28e613c3a42980199">&#9670;&nbsp;</a></span>SPI_DMA_TX_STOP_PWM_PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_DMA_TX_STOP_PWM_PRESCALER&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8a3cecf3246ca49585f55dbb7b9d435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a3cecf3246ca49585f55dbb7b9d435">&#9670;&nbsp;</a></span>spi_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_extra_init_params&#160;&#160;&#160;<a class="el" href="ltc2672__iio_2app_2app__config__stm32_8h.html#a5f3dc167565aa4172277c027f847a48f">stm32_spi_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d5d8798f06049b674a7a6857301da7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5d8798f06049b674a7a6857301da7a">&#9670;&nbsp;</a></span>spi_extra_init_params_without_sw_csb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_extra_init_params_without_sw_csb&#160;&#160;&#160;<a class="el" href="ad355xr__iio_2app_2app__config__stm32_8h.html#a7100130f9141b93dc6842d475c0017d9">stm32_spi_init_params_without_sw_csb</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa470d2a15f37bae689fd091f85b670a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa470d2a15f37bae689fd091f85b670a1">&#9670;&nbsp;</a></span>spi_ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define spi_ops&#160;&#160;&#160;stm32_spi_ops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaba079e97fe22f8d442335d255d410ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba079e97fe22f8d442335d255d410ba">&#9670;&nbsp;</a></span>STM32_SPI_CS_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SPI_CS_PORT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acccd839538293e59fffb48844b260d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccd839538293e59fffb48844b260d43">&#9670;&nbsp;</a></span>trigger_gpio_handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define trigger_gpio_handle&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6beb114370125372ae6d3c4e467b4ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6beb114370125372ae6d3c4e467b4ed2">&#9670;&nbsp;</a></span>TRIGGER_INT_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRIGGER_INT_ID&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0218303728bba1f6bc0b725266ccbbd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0218303728bba1f6bc0b725266ccbbd4">&#9670;&nbsp;</a></span>uart_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define uart_extra_init_params&#160;&#160;&#160;<a class="el" href="ltc2672__iio_2app_2app__config__stm32_8h.html#af17f32e64f9b5e345c8caf210d177b14">stm32_uart_init_params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff4ff00d8f3375e4fb198270ae24597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff4ff00d8f3375e4fb198270ae24597">&#9670;&nbsp;</a></span>UART_IRQ_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IRQ_ID&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc53ed106567a5a56e1bdf6aa73728bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc53ed106567a5a56e1bdf6aa73728bc">&#9670;&nbsp;</a></span>uart_ops</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define uart_ops&#160;&#160;&#160;stm32_uart_ops</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ad6f0a879cb24ef0d5b9b5b1f6751a53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f0a879cb24ef0d5b9b5b1f6751a53c">&#9670;&nbsp;</a></span>stm32_spi_dma_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t stm32_spi_dma_disable </td>
          <td>(</td>
          <td class="paramtype">struct stm32_spi_desc *&#160;</td>
          <td class="paramname"><em>spidesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable SPI DMA which move data from iio buffer to SPI TX buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">desc[in]-</td><td>Pointer to ad3552r device descriptor </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise </dd></dl>

</div>
</div>
<a id="a7b620d26aa25fd3cfeee7d28b59a4c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b620d26aa25fd3cfeee7d28b59a4c0c">&#9670;&nbsp;</a></span>stm32_spi_dma_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t stm32_spi_dma_enable </td>
          <td>(</td>
          <td class="paramtype">struct stm32_spi_desc *&#160;</td>
          <td class="paramname"><em>spidesc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct iio_device_data *&#160;</td>
          <td class="paramname"><em>iio_dev_data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>num_of_bytes_transfer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>start_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables SPI DMA to move data from iio buffer to SPI TX buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">desc[in]-</td><td>Pointer to ad3552r device descriptor </td></tr>
    <tr><td class="paramname">iio_dev_data[in]-</td><td>Pointer to IIO device data structure </td></tr>
    <tr><td class="paramname">num_of_bytes_transfer[in]-</td><td>number of bytes to transfer for each ldac cycle. </td></tr>
    <tr><td class="paramname">start_addr[in]-</td><td>starting address need to be transferred in streaming mode of ad3552r </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 in case of success, negative error code otherwise </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a9c6222bae4d0328dd843ae099623b40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6222bae4d0328dd843ae099623b40b">&#9670;&nbsp;</a></span>hspi1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_p_i___exported___types.html#gab633e49dd034de2f3a1fe79853d78d18">SPI_HandleTypeDef</a> hspi1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a85788cec5a97ee377e4ee2e74f026484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85788cec5a97ee377e4ee2e74f026484">&#9670;&nbsp;</a></span>htim4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a> htim4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a25a82fcf0cd24eb6d39977cb5864cec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a82fcf0cd24eb6d39977cb5864cec8">&#9670;&nbsp;</a></span>huart5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___u_a_r_t___exported___types.html#ga5de4a49eb132735325e706f406c69d6e">UART_HandleTypeDef</a> huart5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a77b335ecf7f55690eb05b1a20a56429b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b335ecf7f55690eb05b1a20a56429b">&#9670;&nbsp;</a></span>spi_dma_tx_stop_pwm_frquency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t spi_dma_tx_stop_pwm_frquency[<a class="el" href="ad717x__iio_2app_2app__config_8h.html#a4b41dfc84609ff0b3011e9fdc74ac8b8">NUMBER_OF_CHANNELS</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a6dcd83b6c4cd4f6012bdfb9dcc1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a6dcd83b6c4cd4f6012bdfb9dcc1cc">&#9670;&nbsp;</a></span>stm32_gpio_ldac_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_gpio_init_param stm32_gpio_ldac_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aaedf5667d9339d17b5d273856cebb5fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedf5667d9339d17b5d273856cebb5fb">&#9670;&nbsp;</a></span>stm32_gpio_reset_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_gpio_init_param stm32_gpio_reset_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a3690af1355fa3833b4284df337b841ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3690af1355fa3833b4284df337b841ba">&#9670;&nbsp;</a></span>stm32_ldac_pwm_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_pwm_init_param stm32_ldac_pwm_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af96f9d3aa543259fcc564e225696af47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96f9d3aa543259fcc564e225696af47">&#9670;&nbsp;</a></span>stm32_spi_dma_tx_stop_pwm_gpio_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_gpio_init_param stm32_spi_dma_tx_stop_pwm_gpio_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1751c9083e3b182b807c0ea0b23df587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1751c9083e3b182b807c0ea0b23df587">&#9670;&nbsp;</a></span>stm32_spi_dma_tx_stop_pwm_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_pwm_init_param stm32_spi_dma_tx_stop_pwm_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f3dc167565aa4172277c027f847a48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f3dc167565aa4172277c027f847a48f">&#9670;&nbsp;</a></span>stm32_spi_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_spi_init_param stm32_spi_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7100130f9141b93dc6842d475c0017d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7100130f9141b93dc6842d475c0017d9">&#9670;&nbsp;</a></span>stm32_spi_init_params_without_sw_csb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_spi_init_param stm32_spi_init_params_without_sw_csb</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9b3636a64a6ddc6e338421a69ca0405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b3636a64a6ddc6e338421a69ca0405">&#9670;&nbsp;</a></span>stm32_trigger_gpio_irq_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_gpio_irq_init_param stm32_trigger_gpio_irq_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="af17f32e64f9b5e345c8caf210d177b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af17f32e64f9b5e345c8caf210d177b14">&#9670;&nbsp;</a></span>stm32_uart_init_params</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct stm32_uart_init_param stm32_uart_init_params</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
