Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jan 26 10:15:08 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Divisor_timing_summary_routed.rpt -pb Divisor_timing_summary_routed.pb -rpx Divisor_timing_summary_routed.rpx -warn_on_violation
| Design       : Divisor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.607        0.000                      0                   18        0.370        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.607        0.000                      0                   18        0.370        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 1.907ns (56.682%)  route 1.457ns (43.318%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  cuenta_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    cuenta_reg[12]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.523 r  cuenta_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.693     8.216    data0[16]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.307     8.523 r  cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     8.523    cuenta[16]
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.914ns (58.785%)  route 1.342ns (41.215%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  cuenta_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    cuenta_reg[12]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.531 r  cuenta_reg[16]_i_6/O[1]
                         net (fo=1, routed)           0.577     8.108    data0[14]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.306     8.414 r  cuenta[14]_i_1/O
                         net (fo=1, routed)           0.000     8.414    cuenta[14]
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.031    15.130    cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.790ns (55.708%)  route 1.423ns (44.292%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.406 r  cuenta_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.064    data0[12]
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.307     8.371 r  cuenta[12]_i_1/O
                         net (fo=1, routed)           0.000     8.371    cuenta[12]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031    15.130    cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.799ns (56.409%)  route 1.390ns (43.591%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  cuenta_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    cuenta_reg[12]_i_2_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.427 r  cuenta_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.625     8.052    data0[13]
    SLICE_X3Y44          LUT5 (Prop_lut5_I4_O)        0.295     8.347 r  cuenta[13]_i_1/O
                         net (fo=1, routed)           0.000     8.347    cuenta[13]
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.704ns (22.646%)  route 2.405ns (77.354%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           1.217     6.831    cuenta_reg_n_0_[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124     6.955 f  cuenta[16]_i_3/O
                         net (fo=17, routed)          1.188     8.143    cuenta[16]_i_3_n_0
    SLICE_X1Y44          LUT5 (Prop_lut5_I1_O)        0.124     8.267 r  aux_i_1/O
                         net (fo=1, routed)           0.000     8.267    aux_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  aux_reg/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.029    15.128    aux_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.682ns (54.153%)  route 1.424ns (45.847%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.310 r  cuenta_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.659     7.969    data0[9]
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.295     8.264 r  cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     8.264    cuenta[9]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.031    15.130    cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.673ns (54.222%)  route 1.412ns (45.778%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.289 r  cuenta_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.648     7.937    data0[8]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.307     8.244 r  cuenta[8]_i_1/O
                         net (fo=1, routed)           0.000     8.244    cuenta[8]
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.031    15.113    cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.797ns (58.716%)  route 1.264ns (41.284%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.414 r  cuenta_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.499     7.913    data0[10]
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.306     8.219 r  cuenta[10]_i_1/O
                         net (fo=1, routed)           0.000     8.219    cuenta[10]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[10]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.032    15.131    cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  6.912    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.704ns (23.636%)  route 2.274ns (76.364%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 f  cuenta_reg[0]/Q
                         net (fo=3, routed)           1.217     6.831    cuenta_reg_n_0_[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.124     6.955 r  cuenta[16]_i_3/O
                         net (fo=17, routed)          1.058     8.013    cuenta[16]_i_3_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.137 r  cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     8.137    cuenta[7]
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.029    15.111    cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.708ns (57.528%)  route 1.261ns (42.472%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.637     5.158    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  cuenta_reg[0]/Q
                         net (fo=3, routed)           0.765     6.379    cuenta_reg_n_0_[0]
    SLICE_X2Y41          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.974 r  cuenta_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    cuenta_reg[4]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  cuenta_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    cuenta_reg[8]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.330 r  cuenta_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.496     7.826    data0[11]
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.301     8.127 r  cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     8.127    cuenta[11]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[11]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y43          FDCE (Setup_fdce_C_D)        0.029    15.128    cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  7.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.321%)  route 0.247ns (51.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.738    cuenta_reg_n_0_[12]
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  cuenta[16]_i_4/O
                         net (fo=17, routed)          0.128     1.911    cuenta[16]_i_4_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.045     1.956 r  cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     1.956    cuenta[16]
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.625%)  route 0.264ns (53.375%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  cuenta_reg[1]/Q
                         net (fo=2, routed)           0.149     1.767    cuenta_reg_n_0_[1]
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.045     1.812 r  cuenta[16]_i_3/O
                         net (fo=17, routed)          0.115     1.928    cuenta[16]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.973 r  cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     1.973    cuenta[5]
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.092     1.585    cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.970%)  route 0.283ns (55.030%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  cuenta_reg[9]/Q
                         net (fo=2, routed)           0.213     1.832    cuenta_reg_n_0_[9]
    SLICE_X4Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  cuenta[16]_i_5/O
                         net (fo=17, routed)          0.070     1.947    cuenta[16]_i_5_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I3_O)        0.045     1.992 r  cuenta[8]_i_1/O
                         net (fo=1, routed)           0.000     1.992    cuenta[8]
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.092     1.604    cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.231ns (44.834%)  route 0.284ns (55.166%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cuenta_reg[6]/Q
                         net (fo=2, routed)           0.123     1.742    cuenta_reg_n_0_[6]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  cuenta[16]_i_2/O
                         net (fo=17, routed)          0.161     1.947    cuenta[16]_i_2_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.045     1.992 r  cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     1.992    cuenta[7]
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.091     1.603    cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.916%)  route 0.283ns (55.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cuenta_reg[6]/Q
                         net (fo=2, routed)           0.123     1.742    cuenta_reg_n_0_[6]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  cuenta[16]_i_2/O
                         net (fo=17, routed)          0.160     1.946    cuenta[16]_i_2_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.045     1.991 r  cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    cuenta[6]
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDCE (Hold_fdce_C_D)         0.092     1.569    cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.143%)  route 0.317ns (57.857%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cuenta_reg[6]/Q
                         net (fo=2, routed)           0.123     1.742    cuenta_reg_n_0_[6]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  cuenta[16]_i_2/O
                         net (fo=17, routed)          0.194     1.980    cuenta[16]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     2.025 r  cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     2.025    cuenta[9]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[9]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.092     1.586    cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 cuenta_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.231ns (40.330%)  route 0.342ns (59.670%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cuenta_reg[6]/Q
                         net (fo=2, routed)           0.123     1.742    cuenta_reg_n_0_[6]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  cuenta[16]_i_2/O
                         net (fo=17, routed)          0.218     2.005    cuenta[16]_i_2_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I0_O)        0.045     2.050 r  cuenta[12]_i_1/O
                         net (fo=1, routed)           0.000     2.050    cuenta[12]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.092     1.586    cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.231ns (39.968%)  route 0.347ns (60.032%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.738    cuenta_reg_n_0_[12]
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  cuenta[16]_i_4/O
                         net (fo=17, routed)          0.228     2.011    cuenta[16]_i_4_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.045     2.056 r  cuenta[10]_i_1/O
                         net (fo=1, routed)           0.000     2.056    cuenta[10]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[10]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.092     1.570    cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.102%)  route 0.375ns (61.898%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  cuenta_reg[1]/Q
                         net (fo=2, routed)           0.149     1.767    cuenta_reg_n_0_[1]
    SLICE_X3Y42          LUT5 (Prop_lut5_I4_O)        0.045     1.812 r  cuenta[16]_i_3/O
                         net (fo=17, routed)          0.226     2.038    cuenta[16]_i_3_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I1_O)        0.045     2.083 r  cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.083    cuenta[11]
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[11]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.091     1.585    cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuenta_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.231ns (37.497%)  route 0.385ns (62.503%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X3Y43          FDCE                                         r  cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cuenta_reg[12]/Q
                         net (fo=2, routed)           0.119     1.738    cuenta_reg_n_0_[12]
    SLICE_X3Y44          LUT4 (Prop_lut4_I0_O)        0.045     1.783 r  cuenta[16]_i_4/O
                         net (fo=17, routed)          0.266     2.049    cuenta[16]_i_4_n_0
    SLICE_X3Y44          LUT5 (Prop_lut5_I2_O)        0.045     2.094 r  cuenta[14]_i_1/O
                         net (fo=1, routed)           0.000     2.094    cuenta[14]
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y44          FDCE (Hold_fdce_C_D)         0.092     1.586    cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.508    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y44    aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44    cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    cuenta_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FoutDivide
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 3.976ns (49.884%)  route 3.994ns (50.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  aux_reg/Q
                         net (fo=1, routed)           3.994     9.610    FoutDivide_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.130 r  FoutDivide_OBUF_inst/O
                         net (fo=0)                   0.000    13.130    FoutDivide
    A14                                                               r  FoutDivide (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FoutDivide
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.362ns (52.456%)  route 1.234ns (47.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  aux_reg/Q
                         net (fo=1, routed)           1.234     2.854    FoutDivide_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     4.074 r  FoutDivide_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    FoutDivide
    A14                                                               r  FoutDivide (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 1.577ns (35.136%)  route 2.911ns (64.864%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.911     4.364    ce_IBUF
    SLICE_X1Y44          LUT5 (Prop_lut5_I4_O)        0.124     4.488 r  aux_i_1/O
                         net (fo=1, routed)           0.000     4.488    aux_i_1_n_0
    SLICE_X1Y44          FDCE                                         r  aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  aux_reg/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 1.453ns (32.825%)  route 2.973ns (67.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.973     4.426    ce_IBUF
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 1.453ns (32.825%)  route 2.973ns (67.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.973     4.426    ce_IBUF
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.335ns  (logic 1.453ns (33.518%)  route 2.882ns (66.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.882     4.335    ce_IBUF
    SLICE_X4Y44          FDCE                                         r  cuenta_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X4Y44          FDCE                                         r  cuenta_reg[15]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.453ns (36.423%)  route 2.536ns (63.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.989    ce_IBUF
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[13]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.453ns (36.423%)  route 2.536ns (63.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.989    ce_IBUF
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[14]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.453ns (36.423%)  route 2.536ns (63.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.536     3.989    ce_IBUF
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  cuenta_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aux_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.867ns  (logic 1.441ns (37.273%)  route 2.426ns (62.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=18, routed)          2.426     3.867    reset_IBUF
    SLICE_X1Y44          FDCE                                         f  aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  aux_reg/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 1.453ns (37.963%)  route 2.374ns (62.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.374     3.827    ce_IBUF
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 1.453ns (37.963%)  route 2.374ns (62.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  ce_IBUF_inst/O
                         net (fo=18, routed)          2.374     3.827    ce_IBUF
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.210ns (23.208%)  route 0.693ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.693     0.903    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.210ns (23.208%)  route 0.693ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.693     0.903    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.210ns (23.208%)  route 0.693ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.693     0.903    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.210ns (23.208%)  route 0.693ns (76.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.693     0.903    reset_IBUF
    SLICE_X3Y41          FDCE                                         f  cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.210ns (21.878%)  route 0.748ns (78.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.748     0.958    reset_IBUF
    SLICE_X3Y42          FDCE                                         f  cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.210ns (21.878%)  route 0.748ns (78.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.748     0.958    reset_IBUF
    SLICE_X3Y42          FDCE                                         f  cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.210ns (21.878%)  route 0.748ns (78.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.748     0.958    reset_IBUF
    SLICE_X3Y42          FDCE                                         f  cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.210ns (21.407%)  route 0.769ns (78.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.769     0.979    reset_IBUF
    SLICE_X4Y42          FDCE                                         f  cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.210ns (21.407%)  route 0.769ns (78.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=18, routed)          0.769     0.979    reset_IBUF
    SLICE_X4Y42          FDCE                                         f  cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.863     1.990    clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  cuenta_reg[8]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            cuenta_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.221ns (20.272%)  route 0.869ns (79.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ce_IBUF_inst/O
                         net (fo=18, routed)          0.869     1.090    ce_IBUF
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  cuenta_reg[1]/C





