//
// _RevProc_cc_
//
// Copyright (C) 2017-2023 Tactical Computing Laboratories, LLC
// All Rights Reserved
// contact@tactcomplabs.com
//
// See LICENSE in the top level directory for licensing details
//

#include "../include/RevProc.h"
#include "RevSysCalls.cc"

using namespace SST::RevCPU;
using MemSegment = RevMem::MemSegment;

RevProc::RevProc( unsigned Id,
                  RevOpts *Opts,
                  unsigned NumHarts,
                  RevMem *Mem,
                  RevLoader *Loader,
                  std::unordered_map<uint32_t, std::shared_ptr<RevThread>>& AssignedThreads,
                  std::function<uint32_t()> GetNewTID,
                  RevCoProc* CoProc,
                  SST::Output *Output )
  : Halted(false), Stalled(false), SingleStep(false),
    CrackFault(false), ALUFault(false), fault_width(0),
    id(Id), HartToDecode(0), HartToExec(0), Retired(0x00ull), 
    numHarts(NumHarts), opts(Opts), mem(Mem), loader(Loader), 
    AssignedThreads(AssignedThreads), GetNewThreadID(GetNewTID), 
    output(Output), feature(nullptr), PExec(nullptr), sfetch(nullptr) {

  // initialize the machine model for the target core
  std::string Machine;
  if( !Opts->GetMachineModel(id, Machine) )
    output->fatal(CALL_INFO, -1,
                  "Error: failed to retrieve the machine model for core=%u\n", id);

  unsigned MinCost = 0;
  unsigned MaxCost = 0;

  Opts->GetMemCost(Id, MinCost, MaxCost);

  if(CoProc){
    coProc = CoProc;
  }else{
    coProc = NULL;
  }

  // Create the Hart Objects
  for( size_t i=0; i<numHarts; i++ ){
    Harts.emplace_back(std::make_unique<RevHart>(i));
    HART_CTS.emplace_back(false);
    HART_CTE.emplace_back(false);
  }

  LSQueue = std::make_shared<std::unordered_map<uint64_t, MemReq>>();
  LSQueue->clear();

  featureUP = std::make_unique<RevFeature>(Machine, output, MinCost, MaxCost, Id);
  feature = featureUP.get();
  if( !feature )
    output->fatal(CALL_INFO, -1,
                  "Error: failed to create the RevFeature object for core=%u\n", id);

  unsigned Depth = 0;
  Opts->GetPrefetchDepth(Id, Depth);
  if( Depth == 0 ){
    Depth = 16;
  }

  sfetch = std::make_unique<RevPrefetcher>(Mem, feature, Depth, LSQueue, [=](const MemReq& req){ this->MarkLoadComplete(req); });
  if( !sfetch )
    output->fatal(CALL_INFO, -1,
                  "Error: failed to create the RevPrefetcher object for core=%u\n", id);

  // load the instruction tables
  if( !LoadInstructionTable() )
    output->fatal(CALL_INFO, -1,
                  "Error : failed to load instruction table for core=%u\n", id );

  // Initialize EcallTable
  InitEcallTable();
  if( Ecalls.size() <= 0 )
    output->fatal(CALL_INFO, -1,
                  "Error: failed to initialize the Ecall Table for core=%u\n", id );


  // reset the core
  if( !Reset() )
    output->fatal(CALL_INFO, -1,
                  "Error: failed to reset the core resources for core=%u\n", id );
}

bool RevProc::Halt(){
  if( Halted )
    return false;
  Halted = true;
  SingleStep = false;
  return true;
}

bool RevProc::Resume(){
  if( Halted ){
    Halted = false;
    SingleStep = false;
    return true;
  }
  return false;
}

bool RevProc::SingleStepHart(){
  if( SingleStep )
    return true;
  if( Halted ){
    Halted = false;
    SingleStep = true;
    return true;
  }else{
    // must be halted to single step
    return false;
  }
}

bool RevProc::EnableExt(RevExt* Ext, bool Opt){
  if( !Ext )
    output->fatal(CALL_INFO, -1, "Error: failed to initialize RISC-V extensions\n");

  output->verbose(CALL_INFO, 6, 0,
                  "Core %u ; Enabling extension=%s\n",
                  id, Ext->GetName().data());

  // add the extension to our vector of enabled objects
  Extensions.push_back(std::unique_ptr<RevExt>(Ext));

  // retrieve all the target instructions
  const std::vector<RevInstEntry>& IT = Ext->GetInstTable();

  // setup the mapping of InstTable to Ext objects
  InstTable.reserve(InstTable.size() + IT.size());

  for( unsigned i=0; i<IT.size(); i++ ){
    InstTable.push_back(IT[i]);
    auto ExtObj = std::pair<unsigned, unsigned>(Extensions.size()-1, i);
    EntryToExt.insert(
      std::pair<unsigned,
      std::pair<unsigned, unsigned>>(InstTable.size()-1, ExtObj));
  }

  // load the compressed instructions
  if( feature->IsModeEnabled(RV_C) ){
    output->verbose(CALL_INFO, 6, 0,
                    "Core %u ; Enabling compressed extension=%s\n",
                    id, Ext->GetName().data());

    std::vector<RevInstEntry> CT = Ext->GetCInstTable();
    InstTable.reserve(InstTable.size() + CT.size());

    for( unsigned i=0; i<CT.size(); i++ ){
      InstTable.push_back(CT[i]);
      std::pair<unsigned, unsigned> ExtObj =
        std::pair<unsigned, unsigned>(Extensions.size()-1, i);
      EntryToExt.insert(
        std::pair<unsigned,
        std::pair<unsigned, unsigned>>(InstTable.size()-1, ExtObj));
    }
    // load the optional compressed instructions
    if( Opt ){
      output->verbose(CALL_INFO, 6, 0,
                      "Core %u ; Enabling optional compressed extension=%s\n",
                      id, Ext->GetName().data());
      CT = Ext->GetOInstTable();

      InstTable.reserve(InstTable.size() + CT.size());

      for( unsigned i=0; i<CT.size(); i++ ){
        InstTable.push_back(CT[i]);
        std::pair<unsigned, unsigned> ExtObj =
          std::pair<unsigned, unsigned>(Extensions.size()-1, i);
        EntryToExt.insert(
          std::pair<unsigned,
          std::pair<unsigned, unsigned>>(InstTable.size()-1, ExtObj));
      }
    }
  }

  return true;
}

bool RevProc::SeedInstTable(){
  output->verbose(CALL_INFO, 6, 0,
                  "Core %u ; Seeding instruction table for machine model=%s\n",
                  id, feature->GetMachineModel().data());

  // I-Extension
  if( feature->IsModeEnabled(RV_I) ){
    if( feature->IsRV64() ){
      // load RV32I & RV64; no optional compressed
      EnableExt(new RV32I(feature, mem, output), false);
      EnableExt(new RV64I(feature, mem, output), false);
    }else{
      // load RV32I w/ optional compressed
      EnableExt(new RV32I(feature, mem, output), true);
    }
  }

  // M-Extension
  if( feature->IsModeEnabled(RV_M) ){
    EnableExt(new RV32M(feature, mem, output), false);
    if( feature->IsRV64() ){
      EnableExt(new RV64M(feature, mem, output), false);
    }
  }

  // A-Extension
  if( feature->IsModeEnabled(RV_A) ){
    EnableExt(new RV32A(feature, mem, output), false);
    if( feature->IsRV64() ){
      EnableExt(new RV64A(feature, mem, output), false);
    }
  }

  // F-Extension
  if( feature->IsModeEnabled(RV_F) ){
    if( !feature->IsModeEnabled(RV_D) && feature->IsRV32() ){
      EnableExt(new RV32F(feature, mem, output), true);
    }else{
      EnableExt(new RV32F(feature, mem, output), false);
      EnableExt(new RV64F(feature, mem, output), false);

    }
#if 0
    if( feature->IsRV64() ){
      EnableExt(new RV64D(feature, mem, output));
    }
#endif
  }

  // D-Extension
  if( feature->IsModeEnabled(RV_D) ){
    EnableExt(new RV32D(feature, mem, output), false);
    if( feature->IsRV64() ){
      EnableExt(new RV64D(feature, mem, output), false);
    }
  }

  // PAN Extension
  if( feature->IsModeEnabled(RV_P) ){
    EnableExt(new RV64P(feature, mem, output), false);
  }

  return true;
}

uint32_t RevProc::CompressCEncoding(RevInstEntry Entry){
  uint32_t Value = 0x00;

  Value |= Entry.opcode;
  Value |= uint32_t(Entry.funct2) << 2;
  Value |= uint32_t(Entry.funct3) << 4;
  Value |= uint32_t(Entry.funct4) << 8;
  Value |= uint32_t(Entry.funct6) << 12;

  return Value;
}

uint32_t RevProc::CompressEncoding(RevInstEntry Entry){
  uint32_t Value = 0x00;

  Value |= Entry.opcode;
  Value |= uint32_t(Entry.funct3)  << 8;
  Value |= uint32_t(Entry.funct7)  << 11;
  Value |= uint32_t(Entry.imm12)   << 18;
  Value |= uint32_t(Entry.fpcvtOp) << 30;  //this is a 5 bit field, but only the lower two bits are used, so it *just* fits
                                           //without going to a uint64

  return Value;
}

void RevProc::splitStr(const std::string& s,
                       char c,
                       std::vector<std::string>& v){
  std::string::size_type i = 0;
  std::string::size_type j = s.find(c);

  // catch strings with no delims
  if( j == std::string::npos ){
    v.push_back(s);
  }

  // break up the rest of the string
  while (j != std::string::npos) {
    v.push_back(s.substr(i, j-i));
    i = ++j;
    j = s.find(c, j);
    if (j == std::string::npos)
      v.push_back(s.substr(i, s.length()));
  }
}

std::string RevProc::ExtractMnemonic(RevInstEntry Entry){
  std::string Tmp = Entry.mnemonic;
  std::vector<std::string> vstr;
  splitStr(Tmp, ' ', vstr);

  return vstr[0];
}

bool RevProc::InitTableMapping(){
  output->verbose(CALL_INFO, 6, 0,
                  "Core %u ; Initializing table mapping for machine model=%s\n",
                  id, feature->GetMachineModel().data());

  for( unsigned i=0; i<InstTable.size(); i++ ){
    NameToEntry.insert(
      std::pair<std::string, unsigned>(ExtractMnemonic(InstTable[i]), i) );
    if( !InstTable[i].compressed ){
      // map normal instruction
      EncToEntry.insert(
        std::pair<uint32_t, unsigned>(CompressEncoding(InstTable[i]), i) );
      output->verbose(CALL_INFO, 6, 0,
                      "Core %u ; Table Entry %u = %s\n",
                      id,
                      CompressEncoding(InstTable[i]),
                      ExtractMnemonic(InstTable[i]).data() );
    }else{
      // map compressed instruction
      CEncToEntry.insert(
        std::pair<uint32_t, unsigned>(CompressCEncoding(InstTable[i]), i) );
      output->verbose(CALL_INFO, 6, 0,
                      "Core %u ; Compressed Table Entry %u = %s\n",
                      id,
                      CompressCEncoding(InstTable[i]),
                      ExtractMnemonic(InstTable[i]).data() );
    }
  }
  return true;
}

bool RevProc::ReadOverrideTables(){
  output->verbose(CALL_INFO, 6, 0,
                  "Core %u ; Reading override tables for machine model=%s\n",
                  id, feature->GetMachineModel().data());

  std::string Table;
  if( !opts->GetInstTable(id, Table) )
    return false;

  // if the length of the file name is 0, just return
  if( Table == "_REV_INTERNAL_" )
    return true;

  // open the file
  std::ifstream infile(Table);
  if( !infile.is_open() )
    output->fatal(CALL_INFO, -1, "Error: failed to read instruction table for core=%u\n", id);

  // read all the values
  std::string Inst;
  std::string Cost;
  unsigned Entry;
  std::map<std::string, unsigned>::iterator it;
  while( infile >> Inst >> Cost ){
    it = NameToEntry.find(Inst);
    if( it == NameToEntry.end() )
      output->fatal(CALL_INFO, -1, "Error: could not find instruction in table for map value=%s\n", Inst.data() );

    Entry = it->second;
    InstTable[Entry].cost = (unsigned)(std::stoi(Cost, nullptr, 0));
  }

  // close the file
  infile.close();

  return true;
}

bool RevProc::LoadInstructionTable(){
  // Stage 1: load the instruction table for each enable feature
  if( !SeedInstTable() )
    return false;

  // Stage 2: setup the internal mapping tables for performance
  if( !InitTableMapping() )
    return false;

  // Stage 3: examine the user-defined cost tables to see if we need to override the defaults
  if( !ReadOverrideTables() )
    return false;

  return true;
}

bool RevProc::Reset(){
  // Reset the AssignedThreads
  for( auto& Thread : AssignedThreads ){
    // TODO: Make sure this is the correct way to reset the thread
    // TODO: Fix this 
    Thread.second.reset();
  }

  Pipeline.clear();

  // empty the two HART_CT* queues
  //
  // while( !HART_CTS.empty() ){
  //   HART_CTS.pop();
  // }

  // while( !HART_CTE.empty() ){
  //   HART_CTE.pop();
  // }

  return true;
}

RevInst RevProc::DecodeCRInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct4  = InstTable[Entry].funct4;

  // registers
  CompInst.rd      = DECODE_RD(Inst);
  CompInst.rs1     = DECODE_RD(Inst);
  CompInst.rs2     = DECODE_LOWER_CRS2(Inst);
  CompInst.imm     = 0x00;

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCIInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rd      = DECODE_RD(Inst);
  CompInst.rs1     = DECODE_RD(Inst);
  CompInst.imm     = DECODE_LOWER_CRS2(Inst);
  CompInst.imm    |= ((Inst & 0b1000000000000)>>7);

  if((CompInst.opcode == 0b10) &&
     (CompInst.funct3 == 0b001)){
    // c.fldsp
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1100000) >> 2);        // [4:3]
    CompInst.imm |= ((Inst & 0b1000000000000) >> 7);  // [5]
    CompInst.imm |= ((Inst & 0b11100) << 4);          // [8:6]
  }else if( (CompInst.opcode == 0b10) &&
            (CompInst.funct3 == 0b010) ){
    // c.lwsp
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1110000) >> 2);        // [4:2]
    CompInst.imm |= ((Inst & 0b1000000000000) >> 7);  // [5]
    CompInst.imm |= ((Inst & 1100) << 4);             // [7:6]
  }else if( (CompInst.opcode == 0b10) &&
            (CompInst.funct3 == 0b011) ){
    CompInst.imm = 0;
    if( feature->IsRV64() ){
      // c.ldsp
      CompInst.imm =  ((Inst & 0b1100000) >> 2);        // [4:3]
      CompInst.imm |= ((Inst & 0b1000000000000) >> 7);  // [5]
      CompInst.imm |= ((Inst & 0b11100) << 4);          // [8:6]
    }else{
      // c.flwsp
      CompInst.imm =  ((Inst & 0b1110000) >> 2);        // [4:2]
      CompInst.imm |= ((Inst & 0b1000000000000) >> 7);  // [5]
      CompInst.imm |= ((Inst & 1100) << 4);             // [7:6]
    }
  }else if( (CompInst.opcode == 0b01) &&
            (CompInst.funct3 == 0b011) &&
            (CompInst.rd == 2)){
    // c.addi16sp
    // swizzle: nzimm[4|6|8:7|5] nzimm[9]
    CompInst.imm = 0;
    CompInst.imm = ((Inst & 0b1000000) >> 2); // bit 4
    CompInst.imm |= ((Inst & 0b100) << 3);    // bit 5
    CompInst.imm |= ((Inst & 0b100000) << 1); // bit 6
    CompInst.imm |= ((Inst & 0b11000) << 4);  // bit 8:7
    CompInst.imm |= ((Inst & 0b1000000000000) >> 3);  // bit 9
    if( (CompInst.imm & 0b1000000000) > 0 ){
      // sign extend
      CompInst.imm |= 0b11111111111111111111111000000000;
    }
  }else if( (CompInst.opcode == 0b01) &&
            (CompInst.funct3 == 0b011)  &&
            (CompInst.rd != 0) && (CompInst.rd != 2) ){
    // c.lui
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1111100) << 10);       // [16:12]
    CompInst.imm |= ((Inst & 0b1000000000000) << 5);  // [17]
    if( (CompInst.imm & 0b100000000000000000) > 0 ){
      // sign extend
      CompInst.imm |= 0b11111111111111000000000000000000;
    }
    CompInst.imm >>= 12;  //immd value will be re-aligned on execution
  }else if( (CompInst.opcode == 0b01) &&
            (CompInst.funct3 == 0b010) &&
            (CompInst.rd != 0) ){
    // c.li
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1111100) >> 2);        // [4:0]
    CompInst.imm |= ((Inst & 0b1000000000000) >> 7);  // [5]
    if( (CompInst.imm & 0b100000) > 0 ){
      // sign extend
      CompInst.imm |= 0b11111111111111111111111111000000;
    }
  }else if( (CompInst.imm & 0b100000) > 0 ){
    // sign extend
    CompInst.imm |= 0b11111111111111111111111111100000;
  }

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCSSInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rs2     = DECODE_LOWER_CRS2(Inst);
  CompInst.imm     = ((Inst & 0b1111110000000) >> 7);

  if( CompInst.funct3 == 0b101 ){
    // c.fsdsp
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1110000000000) >> 7);    // [5:3]
    CompInst.imm |= ((Inst & 0b1110000000) >> 1);       // [8:6]
  }else if( CompInst.funct3 == 0b110 ){
    // c.swsp
    CompInst.imm = 0;
    CompInst.imm =  ((Inst & 0b1111000000000) >> 7);    // [5:2]
    CompInst.imm |= ((Inst & 0b110000000) >> 1);        // [7:6]
  }else if( CompInst.funct3 == 0b111 ){
    CompInst.imm = 0;
    if( feature->IsRV64() ){
      // c.sdsp
      CompInst.imm =  ((Inst & 0b1110000000000) >> 7);    // [5:3]
      CompInst.imm |= ((Inst & 0b1110000000) >> 1);       // [8:6]
    }else{
      // c.fswsp
      CompInst.imm =  ((Inst & 0b1111000000000) >> 7);    // [5:2]
      CompInst.imm |= ((Inst & 0b110000000) >> 1);        // [7:6]
    }
  }

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCIWInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rd      = ((Inst & 0b11100) >> 2);
  CompInst.imm     = ((Inst & 0b1111111100000) >> 5);

  //swizzle: nzuimm[5:4|9:6|2|3]
  std::bitset<32> imm(CompInst.imm);
  std::bitset<32> tmp(0);
  tmp[0] = imm[1];
  tmp[1] = imm[0];
  tmp[2] = imm[6];
  tmp[3] = imm[7];
  tmp[4] = imm[2];
  tmp[5] = imm[3];
  tmp[6] = imm[4];
  tmp[7] = imm[5];

  CompInst.imm = tmp.to_ulong();

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCLInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rd      = ((Inst & 0b11100) >> 2);
  CompInst.rs1     = ((Inst & 0b1110000000) >> 7);

  if( CompInst.funct3 == 0b001 ){
    // c.fld
    CompInst.imm =  ((Inst & 0b1100000) << 1);        // [7:6]
    CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
  }else if( CompInst.funct3 == 0b010 ){
    // c.lw
    CompInst.imm =  ((Inst & 0b100000) << 1);         // [6]
    CompInst.imm |= ((Inst & 0b1000000) >> 4);        // [2]
    CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
  }else if( CompInst.funct3 == 0b011 ){
    if( feature->IsRV64() ){
      // c.ld
      CompInst.imm =  ((Inst & 0b1100000) << 1);        // [7:6]
      CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
    }else{
      // c.flw
      CompInst.imm =  ((Inst & 0b100000) << 1);         // [6]
      CompInst.imm |= ((Inst & 0b1000000) >> 4);        // [2]
      CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
    }
  }else if( CompInst.funct3 == 0b101 ){
    // c.fsd
    CompInst.imm =  ((Inst & 0b1100000) << 1);        // [7:6]
    CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
  }else if( CompInst.funct3 == 0b110 ){
    // c.sw
    CompInst.imm =  ((Inst & 0b100000) << 1);         // [6]
    CompInst.imm |= ((Inst & 0b1000000) >> 4);        // [2]
    CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
  }else if( CompInst.funct3 == 0b111 ){
    if( feature->IsRV64() ){
      // c.sd
      CompInst.imm =  ((Inst & 0b1100000) << 1);        // [7:6]
      CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
    }else{
      // c.fsw
      CompInst.imm =  ((Inst & 0b100000) << 1);         // [6]
      CompInst.imm |= ((Inst & 0b1000000) >> 4);        // [2]
      CompInst.imm |= ((Inst & 0b1110000000000) >> 7);  // [5:3]
    }
  }


  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCSInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rs2     = ((Inst & 0b011100) >> 2);
  CompInst.rs1     = ((Inst & 0b01110000000) >> 7);

  // The immd is pre-scaled in this instruction format
  if(CompInst.funct3 == 0b110){
    //c.sw
    CompInst.imm     = ((Inst & 0b0100000) << 1);         //offset[6]
    CompInst.imm    |= ((Inst & 0b01110000000000) >> 6);   //offset[5:3]
    CompInst.imm    |= ((Inst & 0b01000000) >> 4);          //offset[2]
  }else{
    if( feature->IsRV32() ){
      //c.fsw
      CompInst.imm     = ((Inst & 0b00100000) << 1);         //imm[6]
      CompInst.imm     = ((Inst & 0b01000000) << 4);         //imm[2]
      CompInst.imm    |= ((Inst & 0b01110000000000) >> 7); //imm[5:3]
    }else{
      //c.sd
      CompInst.imm     = ((Inst & 0b01100000) << 1);         //imm[7:6]
      CompInst.imm    |= ((Inst & 0b01110000000000) >> 7); //imm[5:3]
    }
  }

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCAInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct2  = InstTable[Entry].funct2;
  CompInst.funct6  = InstTable[Entry].funct6;

  // registers
  CompInst.rs2     = ((Inst & 0b11100) >> 2);
  CompInst.rs1     = ((Inst & 0b1110000000) >> 7);
  CompInst.rd      = ((Inst & 0b1110000000) >> 7);

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCBInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost);

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  CompInst.rs1     = ((Inst & 0b1110000000) >> 7);
  CompInst.offset  = ((Inst & 0b1111100) >> 2);
  CompInst.offset |= ((Inst & 0b1110000000000) >> 5);

  //swizzle: offset[8|4:3]  offset[7:6|2:1|5]
  std::bitset<16> tmp(0);
  // handle c.beqz/c.bnez offset
  if( (CompInst.opcode == 0b01) && (CompInst.funct3 >= 0b110) ){
    std::bitset<16> o(CompInst.offset);
    tmp[0] = o[1];
    tmp[1] = o[2];
    tmp[2] = o[5];
    tmp[3] = o[6];
    tmp[4] = o[0];
    tmp[5] = o[3];
    tmp[6] = o[4];
    tmp[7] = o[7];
  } else if( (CompInst.opcode == 0b01) && (CompInst.funct3 == 0b100)) {
    //We have a shift or a andi
    CompInst.rd = CompInst.rs1;
  }

  CompInst.offset = ((uint16_t)tmp.to_ulong()) << 1; // scale to corrrect position to be consistent with other compressed ops
  CompInst.imm = ((Inst & 0b01111100) >> 2);
  CompInst.imm |= ((Inst & 0b01000000000000) >> 7);


/*  // handle c.beqz/c.bnez offset
    if( (CompInst.opcode = 0b01) && (CompInst.funct3 >= 0b110) ){
    CompInst.offset = 0;  // reset it
    CompInst.offset = ((Inst & 0b11000) >> 2);          // [2:1]
    CompInst.offset |= ((Inst & 0b110000000000) >> 7);  // [4:3]
    CompInst.offset |= ((Inst & 0b100) << 3);           // [5]
    CompInst.offset |= ((Inst & 0b1100000) << 1);       // [7:6]
    CompInst.offset |= ((Inst & 0b1000000000000) >> 4); // [8]

    if( (CompInst.offset & 0b100000000) > 0 ){
    // sign extend
    CompInst.offset |= 0b11111111100000000;
    }
    }*/

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCJInst(uint16_t Inst, unsigned Entry) const {
  RevInst CompInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  CompInst.opcode  = InstTable[Entry].opcode;
  CompInst.funct3  = InstTable[Entry].funct3;

  // registers
  uint16_t offset = ((Inst & 0b1111111111100) >> 2);

  //swizzle bits offset[11|4|9:8|10|6|7|3:1|5]
  std::bitset<16> offsetBits(offset);
  std::bitset<16> target;
  target.reset();
  target[0] = offsetBits[1];
  target[1] = offsetBits[2];
  target[2] = offsetBits[3];
  target[3] = offsetBits[9];
  target[4] = offsetBits[0];
  target[5] = offsetBits[5];
  target[6] = offsetBits[4];
  target[7] = offsetBits[7];
  target[8] = offsetBits[8];
  target[9] = offsetBits[6];
  target[10] = offsetBits[10];
  CompInst.jumpTarget = ((u_int16_t)target.to_ulong()) << 1;
  //CompInst.jumpTarget = ((u_int16_t)target.to_ulong());

  CompInst.instSize = 2;
  CompInst.compressed = true;

  return CompInst;
}

RevInst RevProc::DecodeCompressed(uint32_t Inst) const {
  uint16_t TmpInst = (uint16_t)(Inst&0b1111111111111111);
  uint8_t opc     = 0;
  uint8_t funct2  = 0;
  uint8_t funct3  = 0;
  uint8_t funct4  = 0;
  uint8_t funct6  = 0;
  uint8_t l3      = 0;
  uint32_t Enc    = 0x00ul;
  uint64_t PC     = GetPC();

  if( !feature->HasCompressed() ){
    output->fatal(CALL_INFO, -1,
                  "Error: failed to decode instruction at PC=0x%" PRIx64 "; Compressed instructions not enabled!\n",
                  PC);

  }

  // decode the opcode
  opc = (TmpInst & 0b11);
  l3  = ((TmpInst & 0b1110000000000000)>>13);
  if( opc == 0b00 ){
    // quadrant 0
    funct3 = l3;
  }else if( opc == 0b01){
    // quadrant 1
    if( l3 <= 0b011 ){
      // upper portion: misc
      funct3 = l3;
    }else if( (l3 > 0b011) && (l3 < 0b101) ){
      // middle portion: arithmetics
      uint8_t opSelect = ((TmpInst & 0b110000000000) >> 10);
      if( opSelect == 0b11 ){
        funct6 = ((TmpInst & 0b1111110000000000) >> 10);
        funct2 = ((TmpInst & 0b01100000) >> 5 );
      }else{
        funct3 = l3;
        funct2 = opSelect;
      }
    }else{
      // lower power: jumps/branches
      funct3 = l3;
    }
  }else if( opc == 0b10){
    // quadrant 2
    if( l3 == 0b000 ){
      // slli{64}
      funct3 = l3;
    }else if( l3 < 0b100 ){
      // float/double/quad load
      funct3 = l3;
    }else if( l3 == 0b100 ){
      // jump, mv, break, add
      funct4 = ((TmpInst & 0b1111000000000000) >> 12);
    }else{
      // float/double/quad store
      funct3 = l3;
    }
  }

  Enc |= (uint32_t)(opc);
  Enc |= (uint32_t)(funct2 << 2);
  Enc |= (uint32_t)(funct3 << 4);
  Enc |= (uint32_t)(funct4 << 8);
  Enc |= (uint32_t)(funct6 << 12);

  bool isCoProcInst = false;
  auto it = CEncToEntry.find(Enc);
  if( it == CEncToEntry.end() ){
    if(coProc){
      isCoProcInst = coProc->IssueInst(feature, RegFile, mem, Inst);
    }
    if(isCoProcInst){
      //Create NOP - ADDI x0, x0 0
      uint8_t caddi_op= 0b01;
      Inst = 0;
      Enc = 0;
      Enc |= caddi_op;
      it = CEncToEntry.find(Enc);
    }else{
      output->fatal(CALL_INFO, -1,
                    "Error: failed to decode instruction at PC=0x%" PRIx64 "; Enc=%" PRIu32 "\n opc=%x; funct2=%x, funct3=%x, funct4=%x, funct6=%x\n",
                    PC,
                    Enc, opc, funct2, funct3, funct4, funct6 );
    }
  }

  unsigned Entry = it->second;
  if( Entry > (InstTable.size()-1) ){
    output->fatal(CALL_INFO, -1,
                  "Error: no entry in table for instruction at PC=0x%" PRIx64 "\
                  Opcode = %x Funct2 = %x Funct3 = %x Funct4 = %x Funct6 = %x Enc = %x \n", \
                  PC, opc, funct2, funct3, funct4, funct6, Enc );

  }

  RegFile->SetEntry(Entry);
  RegFile->SetTrigger(false);

  switch( InstTable[Entry].format ){
  case RVCTypeCR:
    return DecodeCRInst(TmpInst, Entry);
    break;
  case RVCTypeCI:
    return DecodeCIInst(TmpInst, Entry);
    break;
  case RVCTypeCSS:
    return DecodeCSSInst(TmpInst, Entry);
    break;
  case RVCTypeCIW:
    return DecodeCIWInst(TmpInst, Entry);
    break;
  case RVCTypeCL:
    return DecodeCLInst(TmpInst, Entry);
    break;
  case RVCTypeCS:
    return DecodeCSInst(TmpInst, Entry);
    break;
  case RVCTypeCA:
    return DecodeCAInst(TmpInst, Entry);
    break;
  case RVCTypeCB:
    return DecodeCBInst(TmpInst, Entry);
    break;
  case RVCTypeCJ:
    return DecodeCJInst(TmpInst, Entry);
    break;
  default:
    output->fatal(CALL_INFO, -1,
                  "Error: failed to decode instruction format at PC=%" PRIx64 ".", PC );
    break;
  }

  // we should never arrive here
  // we return a null instruction in order to forego a compiler warning
  return RevInst{};
}

RevInst RevProc::DecodeRInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = 0x0;
  DInst.funct7  = InstTable[Entry].funct7;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rdClass != RevRegClass::RegUNKNOWN ){
    DInst.rd  = DECODE_RD(Inst);
  }
  if( InstTable[Entry].rs1Class != RevRegClass::RegUNKNOWN ){
    DInst.rs1  = DECODE_RS1(Inst);
  }
  if( InstTable[Entry].rs2Class != RevRegClass::RegUNKNOWN ){
    DInst.rs2  = DECODE_RS2(Inst);
  }

  // imm
  if( (InstTable[Entry].imm == FImm) && (InstTable[Entry].rs2Class == RevRegClass::RegUNKNOWN)){
    DInst.imm  = DECODE_IMM12(Inst) & 0b011111;
  }else{
    DInst.imm     = 0x0;
  }

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  // Decode the atomic RL/AQ fields
  if( DInst.opcode == 0b0101111 ){
    DInst.rl = DECODE_RL(Inst);
    DInst.aq = DECODE_AQ(Inst);
  }

  // Decode any ancillary SP/DP float options
  if( IsFloat(Entry) ){
    DInst.rm = DECODE_FUNCT3(Inst);
  }

  DInst.compressed = false;

  return DInst;
}

RevInst RevProc::DecodeIInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = 0x0;
  DInst.funct7  = 0x0;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rdClass != RevRegClass::RegUNKNOWN ){
    DInst.rd  = DECODE_RD(Inst);
  }
  if( InstTable[Entry].rs1Class != RevRegClass::RegUNKNOWN ){
    DInst.rs1  = DECODE_RS1(Inst);
  }

  // imm
  DInst.imm     = DECODE_IMM12(Inst);

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  // Decode any ancillary SP/DP float options
  if( IsFloat(Entry) ){
    DInst.rm = DECODE_FUNCT3(Inst);
  }
  DInst.compressed = false;

  return DInst;
}

RevInst RevProc::DecodeSInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = 0x0;
  DInst.funct7  = 0x0;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rs1Class != RevRegClass::RegUNKNOWN ){
    DInst.rs1  = DECODE_RS1(Inst);
  }
  if( InstTable[Entry].rs2Class != RevRegClass::RegUNKNOWN ){
    DInst.rs2  = DECODE_RS2(Inst);
  }

  // imm
  DInst.imm     = (DECODE_RD(Inst) | (DECODE_FUNCT7(Inst)<<5));

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  // Decode any ancillary SP/DP float options
  if( IsFloat(Entry) ){
    DInst.rm = DECODE_FUNCT3(Inst);
  }

  DInst.compressed = false;
  return DInst;
}

RevInst RevProc::DecodeUInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = 0x0;
  DInst.funct2  = 0x0;
  DInst.funct7  = 0x0;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rdClass != RevRegClass::RegUNKNOWN ){
    DInst.rd  = DECODE_RD(Inst);
  }

  // imm
  DInst.imm     = DECODE_IMM20(Inst);

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  DInst.compressed = false;
  return DInst;
}

RevInst RevProc::DecodeBInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = 0x0;
  DInst.funct7  = 0x0;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rs1Class != RevRegClass::RegUNKNOWN ){
    DInst.rs1  = DECODE_RS1(Inst);
  }
  if( InstTable[Entry].rs2Class != RevRegClass::RegUNKNOWN ){
    DInst.rs2  = DECODE_RS2(Inst);
  }

  // imm
  DInst.imm =
    ( (Inst >> 19) & 0b1000000000000 ) | // [12]
    ( (Inst <<  4) &  0b100000000000 ) | // [11]
    ( (Inst >> 20) &   0b11111100000 ) | // [10:5]
    ( (Inst >>  7) &         0b11110 ) ; // [4:1]

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  DInst.compressed = false;
  return DInst;
}

RevInst RevProc::DecodeJInst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = 0x0;
  DInst.funct7  = 0x0;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rdClass != RevRegClass::RegUNKNOWN ){
    DInst.rd  = DECODE_RD(Inst);
  }

  // immA
  DInst.imm     =
    ( (Inst >> 11) & 0b100000000000000000000 ) | // imm[20]
    ( (Inst)       &  0b11111111000000000000 ) | // imm[19:12]
    ( (Inst >> 9)  &          0b100000000000 ) | // imm[11]
    ( (Inst >> 20) &           0b11111111110 ) ; // imm[10:1]

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  DInst.compressed = false;
  return DInst;
}

RevInst RevProc::DecodeR4Inst(uint32_t Inst, unsigned Entry) const {
  RevInst DInst;

  // cost
  RegFile->SetCost( InstTable[Entry].cost );

  // encodings
  DInst.opcode  = InstTable[Entry].opcode;
  DInst.funct3  = InstTable[Entry].funct3;
  DInst.funct2  = DECODE_FUNCT2(Inst);
  DInst.funct7  = InstTable[Entry].funct7;

  // registers
  DInst.rd      = 0x0;
  DInst.rs1     = 0x0;
  DInst.rs2     = 0x0;
  DInst.rs3     = 0x0;

  if( InstTable[Entry].rdClass != RevRegClass::RegUNKNOWN ){
    DInst.rd  = DECODE_RD(Inst);
  }
  if( InstTable[Entry].rs1Class != RevRegClass::RegUNKNOWN ){
    DInst.rs1  = DECODE_RS1(Inst);
  }
  if( InstTable[Entry].rs2Class != RevRegClass::RegUNKNOWN ){
    DInst.rs2  = DECODE_RS2(Inst);
  }
  if( InstTable[Entry].rs3Class != RevRegClass::RegUNKNOWN ){
    DInst.rs3  = DECODE_RS3(Inst);
  }

  // imm
  DInst.imm     = 0x0;

  // SP/DP Float
  DInst.fmt     = 0;
  DInst.rm      = 0;

  // Size
  DInst.instSize  = 4;

  DInst.compressed = false;
  return DInst;
}

bool RevProc::DebugReadReg(unsigned Idx, uint64_t *Value) const {
  if( !Halted )
    return false;
  if( Idx >= _REV_NUM_REGS_ ){
    return false;
  }
  RevRegFile* regFile = GetRegFile(HartToExec);
  *Value = regFile->GetX<uint64_t>(Idx);
  return true;
}

bool RevProc::DebugWriteReg(unsigned Idx, uint64_t Value) const {
  RevRegFile* regFile = GetRegFile(HartToExec);
  if( !Halted )
    return false;
  if( Idx >= _REV_NUM_REGS_ ){
    return false;
  }
  regFile->SetX(Idx, Value);
  return true;
}

bool RevProc::PrefetchInst(){
  uint64_t PC = RegFile->GetPC();

  // These are addresses that we can't decode
  // Return false back to the main program loop
  if( (PC == 0x00ull) ||
      (PC == _PAN_FWARE_JUMP_) ){
    return false;
  }

  return sfetch->IsAvail(PC);
}

RevInst RevProc::DecodeInst(){
  uint32_t Enc  = 0x00ul;
  uint32_t Inst = 0x00ul;
  uint64_t PC   = 0x00ull;
  bool Fetched  = false;

  // Stage 1: Retrieve the instruction
  PC = RegFile->GetPC();

  if( !sfetch->InstFetch(PC, Fetched, Inst) ){
    output->fatal(CALL_INFO, -1,
                  "Error: failed to retrieve prefetched instruction at PC=0x%" PRIx64 "\n",
                  PC);
  }

  if(0 != Inst){
    output->verbose(CALL_INFO, 6, 0,
                    "Core %u ; Thread %d; PC:InstPayload = 0x%" PRIx64 ":0x%" PRIx32 "\n",
                    id, HartToDecode, PC, Inst);
  }else{
    output->fatal(CALL_INFO, -1,
                  "Error: Core %u failed to decode instruction at PC=0x%" PRIx64 "; Inst=%" PRIu32 "\n",
                  id,
                  PC,
                  Inst );
  }

  // Stage 1a: handle the crack fault injection
  if( CrackFault ){
    uint64_t rval = RevRand(0, (uint32_t{1} << fault_width) - 1);
    Inst |= rval;

    // clear the fault
    CrackFault = false;
  }

  // Stage 2: Retrieve the opcode
  const uint32_t Opcode = Inst & 0b1111111;

  // If we find a compressed instruction, then take
  // the compressed decode path
  if( (Opcode&0b11) != 0b11 ){
    // this is a compressed instruction
    return DecodeCompressed(Inst);
  }

  // Stage 3: Determine if we have a funct3 field
  uint32_t Funct3 = 0x00ul;
  const uint32_t inst42 = ((Opcode&0b11100) >> 2);
  const uint32_t inst65 = ((Opcode&0b1100000) >> 5);

  if( (inst42 == 0b011) && (inst65 == 0b11) ){
    // JAL
    Funct3 = 0x00ul;
  }else if( (inst42 == 0b101) && (inst65 == 0b00) ){
    // AUIPC
    Funct3 = 0x00ul;
  }else if( (inst42 == 0b101) && (inst65 == 0b01) ){
    // LUI
    Funct3 = 0x00ul;
  }else{
    // Retrieve the field
    Funct3 = ((Inst&0b111000000000000) >> 12 );
  }

  // Stage 4: Determine if we have a funct7 field (R-Type and some specific I-Type)
  uint32_t Funct7 = 0x00ul;
  if( inst65 == 0b01 ) {
    if( (inst42 == 0b011) || (inst42 == 0b100) || (inst42 == 0b110) ){
      // R-Type encodings
      Funct7 = ((Inst >> 25) & 0b1111111);
      //Atomics have a smaller funct7 field - trim out the aq and rl fields
      if(Opcode == 0b0101111){
        Funct7 = (Funct7 &0b01111100) >> 2;
      }
    }
  }else if((inst65== 0b10) && (inst42 == 0b100)){
    // R-Type encodings
    Funct7 = ((Inst >> 25) & 0b1111111);
  }else if((inst65 == 0b00) && (inst42 == 0b110) && (Funct3 != 0)){
    // R-Type encodings
    Funct7 = ((Inst >> 25) & 0b1111111);
  }else if((inst65 == 0b00) && (inst42 == 0b100) && (Funct3 == 0b101)){
    // Special I-Type encoding for SRAI - also, Funct7 is only 6 bits in this case
    Funct7 = ((Inst >> 26) & 0b1111111);
  }

  uint32_t fcvtOp = 0;
  //Special encodings for FCVT instructions
  if( (0b1010011 == Opcode) && ((0b1100000 == Funct7) || (0b1101000 == Funct7)) ){
    fcvtOp =  DECODE_RS2(Inst);
  }

  // Stage 5: Determine if we have an imm12 field
  uint32_t Imm12 = 0x00ul;
  if( (inst42 == 0b100) && (inst65 == 0b11)  && (Funct3 == 0)){
    Imm12 = ((Inst >> 19) & 0b111111111111);
  }

  // Stage 6: Compress the encoding
  Enc |= Opcode;
  Enc |= (Funct3<<8);
  Enc |= (Funct7<<11);
  Enc |= (Imm12<<18);
  Enc |= (fcvtOp<<30);

  // Stage 7: Look up the value in the table
  bool isCoProcInst = false;
  std::map<uint32_t, unsigned>::iterator it;
  it = EncToEntry.find(Enc);
  if( it == EncToEntry.end() && ((Funct3 == 7) || (Funct3==1)) && (inst65 == 0b10)){
    //This is kind of a hack, but we may not have found the instruction becasue
    //  Funct3 is overloaded with rounding mode, so if this is a RV32F or RV64F
    //  set Funct3 to zero and check again
    Enc = 0;
    Enc |= Opcode;
    Enc |= (Funct7<<11);
    Enc |= (Imm12<<18);
    Enc |= (fcvtOp<<30);
    it = EncToEntry.find(Enc);
    if( it == EncToEntry.end() ){
      if(coProc){
        isCoProcInst = coProc->IssueInst(feature, RegFile, mem, Inst);
      }
      if(isCoProcInst){
        //Create NOP - ADDI x0, x0 0
        uint32_t addi_op= 0b0010011;
        Inst = 0;
        Enc = 0;
        Enc |= addi_op;
        it = EncToEntry.find(Enc);
      }else{
        // failed to decode the instruction
        output->fatal(CALL_INFO, -1,
                      "Error: failed to decode instruction at PC=0x%" PRIx64 "; Enc=%" PRIu32 "\n",
                      PC,
                      Enc );
      }
    }
  }else if(it == EncToEntry.end()){
    if(coProc){
      isCoProcInst = coProc->IssueInst(feature, RegFile, mem, Inst);
    }
    if(isCoProcInst){
      //Create NOP - ADDI x0, x0 0
      uint32_t addi_op= 0b0010011;
      Inst = 0;
      Enc = 0;
      Enc |= addi_op;
      it = EncToEntry.find(Enc);
    }else{
      // failed to decode the instruction
      output->fatal(CALL_INFO, -1,
                    "Error: failed to decode instruction at PC=0x%" PRIx64 "; Enc=%d\n",
                    PC,
                    Enc );
    }
  }

  unsigned Entry = it->second;

  if( Entry > (InstTable.size()-1) ){
    if(coProc){
      isCoProcInst = coProc->IssueInst(feature, RegFile, mem, Inst);
    }
    if(isCoProcInst){
      //Create NOP - ADDI x0, x0 0
      uint32_t addi_op= 0b0010011;
      Inst = 0;
      Enc = 0;
      Enc |= addi_op;
      it = EncToEntry.find(Enc);
      Entry = it->second;
    } else {
      output->fatal(CALL_INFO, -1,
                    "Error: no entry in table for instruction at PC=0x%" PRIx64 " \
                  Opcode = %x Funct3 = %x Funct7 = %x Imm12 = %x Enc = %x \n", \
                    PC, Opcode, Funct3, Funct7, Imm12, Enc );
    }

  }

  RegFile->SetEntry(Entry);
  RegFile->SetTrigger(false);


  // Stage 8: Do a full deocode using the target format
  switch( InstTable[Entry].format ){
  case RVTypeR:
    return DecodeRInst(Inst, Entry);
    break;
  case RVTypeI:
    return DecodeIInst(Inst, Entry);
    break;
  case RVTypeS:
    return DecodeSInst(Inst, Entry);
    break;
  case RVTypeU:
    return DecodeUInst(Inst, Entry);
    break;
  case RVTypeB:
    return DecodeBInst(Inst, Entry);
    break;
  case RVTypeJ:
    return DecodeJInst(Inst, Entry);
    break;
  case RVTypeR4:
    return DecodeR4Inst(Inst, Entry);
    break;
  default:
    output->fatal(CALL_INFO, -1,
                  "Error: failed to decode instruction format at PC=%" PRIx64 ".", PC );
    break;
  }

  // we should never arrive here
  // we return a null instruction to forego a compiler warning
  return RevInst{};
}

void RevProc::HandleRegFault(unsigned width){
  const char* RegPrefix;
  RevRegFile* regFile = GetRegFile(HartToExec);

  // select a register
  unsigned RegIdx = RevRand(0, _REV_NUM_REGS_ - 1);

  if(!feature->HasF() || RevRand(0, 1)){
    // X registers
    if( feature->IsRV32() ){
      regFile->RV32[RegIdx] |= RevRand(0, ~(~uint32_t{0} << width));
    }else{
      regFile->RV64[RegIdx] |= RevRand(0, ~(~uint64_t{0} << width));
    }
    RegPrefix = "x";
  }else{
    // F registers
    if( feature->HasD() ){
      uint64_t tmp;
      memcpy(&tmp, &regFile->DPF[RegIdx], sizeof(tmp));
      tmp |= RevRand(0, ~(~uint32_t{0} << width));
      memcpy(&regFile->DPF[RegIdx], &tmp, sizeof(tmp));
    }else{
      uint32_t tmp;
      memcpy(&tmp, &regFile->SPF[RegIdx], sizeof(tmp));
      tmp |= RevRand(0, ~(~uint64_t{0} << width));
      memcpy(&regFile->SPF[RegIdx], &tmp, sizeof(tmp));
    }
    RegPrefix = "f";
  }

  output->verbose(CALL_INFO, 5, 0,
                  "FAULT:REG: Register fault of %u bits into register %s%u\n",
                  width, RegPrefix, RegIdx);
}

void RevProc::HandleCrackFault(unsigned width){
  CrackFault = true;
  fault_width = width;
  output->verbose(CALL_INFO, 5, 0,
                  "FAULT:CRACK: Crack+Decode fault injected into next decode cycle\n");
}

void RevProc::HandleALUFault(unsigned width){
  ALUFault = true;
  fault_width = true;
  output->verbose(CALL_INFO, 5, 0,
                  "FAULT:ALU: ALU fault injected into next retire cycle\n");
}

bool RevProc::ThreadCanBeRemoved(const uint32_t& ThreadID) {
  auto* regFile = AssignedThreads.at(ThreadID)->GetRegFile();

  // Check the if regfile scoreboard is anything but clear 
  // if not, this thread has outstanding requests and can't be removed
  // TODO: (PRE-MERGE) Do this in a more ~Lee~ fashion
  if( feature->IsRV32() ){
    for( unsigned i=0; i<_REV_NUM_REGS_; i++ ){
      if( regFile->RV32_Scoreboard[i] || regFile->SPF_Scoreboard[i] ){
        return false;
      }
    }
  }

  // 64-bit
  else{
    for( unsigned i=0; i<_REV_NUM_REGS_; i++ ){
      if( regFile->RV64_Scoreboard[i] || regFile->DPF_Scoreboard[i] ){
        return false;
      }
    }
  }
  return true;
}

bool RevProc::DependencyCheck(uint16_t HartID, const RevInst* I) const {

  const auto* E = &InstTable[I->entry];
  const auto* regFile = GetRegFile(HartID);

  // check LS queue for outstanding load - ignore r0
  for(const auto& [reg, regClass] : {
      std::tie(I->rs1, E->rs1Class),
      std::tie(I->rs2, E->rs2Class),
      std::tie(I->rs3, E->rs3Class),
      std::tie(I->rd,  E->rdClass) }){
    if((reg != 0) && (regFile->GetLSQueue()->count(make_lsq_hash(reg,
                                                                 regClass,
                                                                 HartID))) > 0){
      return true;
    }
  }

  // Iterate through the source registers rs1, rs2, rs3 and find any dependency
  // based on the class of the source register and the associated scoreboard
  for(const auto& [reg, regClass] : {
      std::tie(I->rs1, E->rs1Class),
      std::tie(I->rs2, E->rs2Class),
      std::tie(I->rs3, E->rs3Class) }){
    if(reg < _REV_NUM_REGS_){
      switch(regClass){
      case RevRegClass::RegFLOAT:
        if(feature->HasD()){
          if(regFile->DPF_Scoreboard[reg]) return true;
        }else{
          if(regFile->SPF_Scoreboard[reg]) return true;
        }
        break;
      case RevRegClass::RegGPR:
        if(feature->IsRV32()){
          if(regFile->RV32_Scoreboard[reg]) return true;
        }else {
          if(regFile->RV64_Scoreboard[reg]) return true;
        }
        break;
      default:
        break;
      }
    }
  }
  return false;
}

/// Set or clear scoreboard based on register number and floating point
void RevProc::DependencySet(uint16_t HartID, uint16_t RegNum,
                            bool isFloat, bool value){
  RevRegFile* regFile = GetRegFile(HartID);
  if(isFloat){
    if(RegNum < _REV_NUM_REGS_){
      if(feature->HasD()){
        regFile->DPF_Scoreboard[RegNum] = value;
      }else{
        regFile->SPF_Scoreboard[RegNum] = value;
      }
    }
  }else{
    if(RegNum != 0 && RegNum < _REV_NUM_REGS_){
      if(feature->IsRV32()){
        regFile->RV32_Scoreboard[RegNum] = value;
      }else{
        regFile->RV64_Scoreboard[RegNum] = value;
      }
    }
  }
}

uint16_t RevProc::GetNextHartToDecode() {
  // pop the most recent item from the HART_CTS queue
  uint16_t NextHartID;
  for( size_t i=HartToDecode+1; i<Harts.size(); i++ ){
    if( HartHasThread(i) && Harts.at(i)->isReadyToDecode() ){
      NextHartID = i;
      break;
    }
    else {
      NextHartID = HartToDecode;
    }
  }
  if( NextHartID == HartToDecode ){
    // Check the beginning harts 
    for( size_t i=0; i<=HartToDecode; i++ ){
      if( HartHasThread(i) && Harts.at(i)->isReadyToDecode() ){
        NextHartID = i;
        break;
      }
    }
  }

  return NextHartID;
}

// TODO: Remove HART_CTE & HART_CTS if possible
// uint16_t RevProc::GetHartID() const {
//   uint16_t NextHartID = Harts.size() + 1;
//   // Look for next Hart that is CTS starting at the previous Hart
//   for( uint16_t i=HartToDecode; i<Harts.size(); i++ ){
//     if( Harts.at(i)->isReadyToDecode() ){
//       NextHartID = i;
//       break;
//     }
//   }
//   // If we still haven't found anything, look from the beginning
//   if( NextHartID > Harts.size() ){
//     for( uint16_t i=0; i<HartToDecode; i++ ){
//       if( Harts.at(i)->isReadyToDecode() ){
//         NextHartID = i;
//         break;
//       }
//     }
//   }
//   // Couldn't find anything, return the current HartToDecode
//   if( NextHartID > Harts.size() ){
//     NextHartID = HartToDecode;
//   }
//   // If we switched Hart's, let em know
//   if( NextHartID != HartToDecode ){
//     output->verbose(CALL_INFO, 6, 0,
//                     "Core %" PRIu32 "; Hart switch from %" PRIu16 " to %" PRIu16 "\n",
//                     id, HartToDecode, NextHartID);
//   }
//   return NextHartID;
// }

uint16_t RevProc::GetHartID()const{
  if( std::none_of(HART_CTS.begin(), HART_CTS.end(), [](bool x){ return true; } )){
    return HartToDecode;
  }

  uint16_t nextID = HartToDecode;
  if(HART_CTS[HartToDecode]){
    nextID = HartToDecode;
  }else{
    for(size_t tID = 0; tID < Harts.size(); tID++){
      nextID++;
      if(nextID >= Harts.size()){
        nextID = 0;
      }
      if(HART_CTS[nextID]){ break; };
    }
    output->verbose(CALL_INFO, 6, 0,
                    "Core %" PRIu16 "; Hart %" PRIu16 " switch from %" PRIu16 " to %" PRIu16 "\n",
                    id, HartToDecode, nextID);
  }
  return nextID;
}

void RevProc::MarkLoadComplete(const MemReq& req){

  auto it = LSQueue->find(make_lsq_hash(req.DestReg, req.RegType, req.Hart));
  if( it != LSQueue->end()){
    DependencyClear(it->second.Hart, it->second.DestReg, (it->second.RegType == RevRegClass::RegFLOAT));
    LSQueue->erase(it);
  }else if(0 != req.DestReg){ //instruction pre-fetch fills target x0, we can ignore these
    output->fatal(CALL_INFO, -1,
                  "Core %u ; Hart %u; Cannot find outstanding load for reg %u from address %" PRIx64 "\n",
                  id, req.Hart, req.DestReg, req.Addr);
  }
}

bool RevProc::ClockTick( SST::Cycle_t currentCycle ){
  RevInst Inst;

  bool rtn = false;
  Stats.totalCycles++;

#ifdef _REV_DEBUG_
  if((currentCycle % 100000000) == 0){
    std::cout << "Current Cycle: " << currentCycle <<  " PC: "
              << std::hex << ExecPC << std::dec << std::endl;
  }
#endif


  // Check for oversubsciprtion
  if( AssignedThreads.size() > Harts.size() ){
    output->fatal(CALL_INFO, 99, "Proc has become oversubscribed which is not currently supported\n");
  }

  // -- MAIN PROGRAM LOOP --
  //
  // If the clock is down to zero, then fetch the next instruction
  // else if the the instruction has not yet been triggered, execute it
  // else, wait until the counter is decremented to zero to retire the instruction
  //
  //

  for( size_t HartID=0; HartID<Harts.size(); HartID++ ){
    // TODO: Can probably make this nicer
    if( HartHasThread(HartID) ){
      HART_CTS[HartID] = (GetThreadOnHart(HartID)->GetRegFile()->cost == 0);
    } else {
      HART_CTS[HartID] = false;
    }
  }

  // TODO: Clean up
  if( std::any_of(HART_CTS.begin(), HART_CTS.end(), [](bool x){ return true; }) && (!Halted)) {
    // fetch the next instruction

    //Determine the active thread
    do {
      HartToDecode = GetHartID();
    } while( !HartHasThread(HartToDecode) && AssignedThreads.size() );

    // TODO: May be safe? May not be? 
    RegFile = GetThreadOnHart(HartToDecode)->GetRegFile();
    feature->SetHartToExec(HartToDecode);

    if( !PrefetchInst() ){
      Stalled = true;
      Stats.cyclesStalled++;
    }else{
      Stalled = false;
    }

    // If the next instruction is our special bounce address
    // DO NOT decode it.  It will decode to a bogus instruction.
    // We do not want to retire this instruction until we're ready
    if( (GetPC() != _PAN_FWARE_JUMP_) && (!Stalled) ){
      Inst = DecodeInst();
      Inst.entry = RegFile->GetEntry();
    }

    // Now that we have decoded the instruction, check for pipeline hazards
    if(Stalled || DependencyCheck(HartToDecode, &Inst)){
      RegFile->SetCost(0);         // We failed dependency check, so set cost to 0 - this will
      Stats.cyclesIdle_Pipeline++; // prevent the instruction from advancing to the next stage
      HART_CTE[HartToDecode] = false;
      HartToExec = _REV_INVALID_HART_ID_;
    }else {
      Stats.cyclesBusy++;
      HART_CTE[HartToDecode] = true;
      HartToExec = HartToDecode;
    }
    Inst.cost = RegFile->GetCost();
    Inst.entry = RegFile->GetEntry();
    rtn = true;
    ExecPC = GetPC();
  }

  if( ( (HartToExec != _REV_INVALID_HART_ID_) && !RegFile->GetTrigger()) && !Halted && HART_CTE[HartToExec] && HartHasThread(HartToExec)){
    // trigger the next instruction
    // HartToExec = HartToDecode;
    RegFile->SetTrigger(true);

    // pull the PC
    output->verbose(CALL_INFO, 6, 0,
                    "Core %" PRIu32 "; Hart %" PRIu32 "; Thread %" PRIu32 "; Executing PC= 0x%" PRIx64 "\n",
                    id, HartToExec, GetActiveThreadID(), ExecPC);

    // attempt to execute the instruction as long as it is NOT
    // the firmware jump PC
    if( ExecPC != _PAN_FWARE_JUMP_ ){

      // Find the instruction extension
      auto it = EntryToExt.find(RegFile->GetEntry());
      if( it == EntryToExt.end() ){
        // failed to find the extension
        output->fatal(CALL_INFO, -1,
                      "Error: failed to find the instruction extension at PC=%" PRIx64 ".", ExecPC );
      }

      // found the instruction extension
      std::pair<unsigned, unsigned> EToE = it->second;
      RevExt *Ext = Extensions[EToE.first].get();

      // -- BEGIN new pipelining implementation
      Pipeline.push_back(std::make_pair(HartToExec, Inst));

      if( (Ext->GetName() == "RV32F") ||
          (Ext->GetName() == "RV32D") ||
          (Ext->GetName() == "RV64F") ||
          (Ext->GetName() == "RV64D") ){
        Stats.floatsExec++;
      }

      // set the hazarding
      DependencySet(HartToExec, &(Pipeline.back().second));
      // -- END new pipelining implementation

      // execute the instruction
      if( !Ext->Execute(EToE.second, Pipeline.back().second, HartToExec, RegFile) ){
        output->fatal(CALL_INFO, -1,
                      "Error: failed to execute instruction at PC=%" PRIx64 ".", ExecPC );
      }

#ifdef __REV_DEEP_TRACE__
      if(feature->IsRV32()){
        std::cout << "RDT: Executed PC = " << std::hex << ExecPC
                  << " Inst: " << std::setw(23)
                  << InstTable[Inst.entry].mnemonic
                  << " r" << std::dec << (uint32_t)Inst.rd  << "= "
                  << std::hex << RegFile->RV32[Inst.rd]
                  << " r" << std::dec << (uint32_t)Inst.rs1 << "= "
                  << std::hex << RegFile->RV32[Inst.rs1]
                  << " r" << std::dec << (uint32_t)Inst.rs2 << "= "
                  << std::hex << RegFile->RV32[Inst.rs2]
                  << " imm = " << std::hex << Inst.imm
                  << std::endl;

      }else{
        std::cout << "RDT: Executed PC = " << std::hex << ExecPC \
                  << " Inst: " << std::setw(23)
                  << InstTable[Inst.entry].mnemonic
                  << " r" << std::dec << (uint32_t)Inst.rd  << "= "
                  << std::hex << RegFile->RV64[Inst.rd]
                  << " r" << std::dec << (uint32_t)Inst.rs1 << "= "
                  << std::hex << RegFile->RV64[Inst.rs1]
                  << " r" << std::dec << (uint32_t)Inst.rs2 << "= "
                  << std::hex << RegFile->RV64[Inst.rs2]
                  << " imm = " << std::hex << Inst.imm
                  << std::endl;
        std::cout << "RDT: Address of RD = 0x" << std::hex
                  << (uint64_t *)(&RegFile->RV64[Inst.rd])
                  << std::dec << std::endl;
      }
#endif

      /*
       * Exception Handling
       * - Currently this is only for ecall
       */
      if( (RegFile->RV64_SCAUSE == EXCEPTION_CAUSE::ECALL_USER_MODE) ||
          (RegFile->RV32_SCAUSE == EXCEPTION_CAUSE::ECALL_USER_MODE) ){
        // Ecall found
        output->verbose(CALL_INFO, 6, 0,
                        "Core %" PRIu16 "; HartID %" PRIu16 "; ThreadID %" PRIu32 " - Exception Raised: ECALL with code = %" PRIu64 "\n",
                        id, HartToExec, GetActiveThreadID(), RegFile->GetX<uint64_t>(RevReg::a7));
#ifdef _REV_DEBUG_
        //        std::cout << "Hart "<< HartToExec << " found ecall with code: "
        //                  << cRegFile->RV64[17] << std::endl;
#endif

        /* Execute system call on this RevProc */
        ExecEcall(Pipeline.back().second); //ExecEcall will also set the exception cause registers

#ifdef _REV_DEBUG_
        //        std::cout << "Hart "<< HartToExec << " returned from ecall with code: "
        //        << rc << std::endl;
#endif

        // } else {
        //   ExecEcall();
#ifdef _REV_DEBUG_
        //        std::cout << "Hart "<< HartToExec << " found ecall with code: "
        //                  << code << std::endl;
#endif

#ifdef _REV_DEBUG_
        //        std::cout << "Hart "<< HartToExec << " returned from ecall with code: "
        //                  << rc << std::endl;
#endif
        // }
      }

      // inject the ALU fault
      if( ALUFault ){
        // inject ALU fault
        RevExt *Ext = Extensions[EToE.first].get();
        if( (Ext->GetName() == "RV64F") ||
            (Ext->GetName() == "RV64D") ){
          // write an rv64 float rd
          uint64_t tmp;
          static_assert(sizeof(tmp) == sizeof(RegFile->DPF[Inst.rd]));
          memcpy(&tmp, &RegFile->DPF[Inst.rd], sizeof(tmp));
          tmp |= RevRand(0, ~(~uint64_t{0} << fault_width));
          memcpy(&RegFile->DPF[Inst.rd], &tmp, sizeof(tmp));
        }else if( (Ext->GetName() == "RV32F") ||
                  (Ext->GetName() == "RV32D") ){
          // write an rv32 float rd
          uint32_t tmp;
          static_assert(sizeof(tmp) == sizeof(RegFile->SPF[Inst.rd]));
          memcpy(&tmp, &RegFile->SPF[Inst.rd], sizeof(tmp));
          tmp |= RevRand(0, ~(uint32_t{0} << fault_width));
          memcpy(&RegFile->SPF[Inst.rd], &tmp, sizeof(tmp));
        }else{
          // write an X register
          uint64_t rval = RevRand(0, ~(~uint64_t{0} << fault_width));
          RegFile->SetX(Inst.rd, rval | RegFile->GetX<uint64_t>(Inst.rd));
        }

        // clear the fault
        ALUFault = false;
      }
    }

    // if this is a singlestep, clear the singlestep and halt
    if( SingleStep ){
      SingleStep = false;
      Halted = true;
    }

    rtn = true;
  }else{
    // wait until the counter has been decremented
    // note that this will continue to occur until the counter is drained
    // and the HART is halted
    output->verbose(CALL_INFO, 9, 0,
                    "Core %u ; No available thread to exec PC= 0x%" PRIx64 "\n",
                    id, ExecPC);
    rtn = true;
    Stats.cyclesIdle_Total++;
    if( std::any_of(HART_CTE.begin(), HART_CTE.end(), [](bool x){ return true; })) {
      Stats.cyclesIdle_MemoryFetch++;
    }
  }

  // Check for pipeline hazards
  if(!Pipeline.empty() &&
     (Pipeline.front().second.cost > 0)){
    Pipeline.front().second.cost--;
    if(Pipeline.front().second.cost == 0){ // &&
      // Ready to retire this instruction
      uint16_t HartID = Pipeline.front().first;
      output->verbose(CALL_INFO, 6, 0,
                      "Core %" PRIu16 "; Hart %" PRIu16 "; ThreadID %" PRIu32 "; Retiring PC= 0x%" PRIx64 "\n",
                      id, HartID, GetThreadOnHart(HartID)->GetThreadID(), ExecPC);
      Retired++;
      // guard with if 

      // Only clear the dependency if there is no outstanding load
      if((Pipeline.front().second.rd != 0) && 
        (RegFile->GetLSQueue()->count(make_lsq_hash(Pipeline.front().second.rd,
                                                                 InstTable[Pipeline.front().second.entry].rdClass,
                                                                 HartID))) == 0){
        DependencyClear(HartID, &(Pipeline.front().second));
      }
      Pipeline.erase(Pipeline.begin());
      GetRegFile(HartID)->SetCost(0);
    }else{
      // could not retire the instruction, bump the cost
      Pipeline.front().second.cost++;
    }
  }

  // Check for completion states and new tasks
  if( (GetPC() == _PAN_FWARE_JUMP_) || (GetPC() == 0x00ull) ){
    // look for more work on the execution queue
    // if no work is found, don't update the PC
    // just wait and spin
    // bool done = true;
    if( GetPC() == _PAN_FWARE_JUMP_ ){
      if( PExec != nullptr){
        uint64_t Addr = 0x00ull;
        unsigned Idx = 0;
        PanExec::PanStatus Status = PExec->GetNextEntry(&Addr, &Idx);
        switch( Status ){
        case PanExec::QExec:
          output->verbose(CALL_INFO, 5, 0,
                          "Core %u ; PAN Exec Jumping to PC= 0x%" PRIx64 "\n",
                          id, Addr);
          SetPC(Addr);
          // done = false;
          break;
        case PanExec::QNull:
          // no work to do; spin on the firmware jump PC
          output->verbose(CALL_INFO, 6, 0,
                          "Core %u ; No PAN work to do; Jumping to PC= 0x%" PRIx64 "\n",
                          id, ExecPC);
          // done = false;
          SetPC(_PAN_FWARE_JUMP_);
          break;
        case PanExec::QValid:
        case PanExec::QError:
          // done = true;
        default:
          break;
        }
      }
    }else if( GetPC() == 0x00ull ) {
      // std::cout << "PC IS ZERO" << std::endl;
      if( ThreadCanBeRemoved(GetThreadOnHart(HartToDecode)->GetThreadID())){
        GetThreadOnHart(HartToDecode)->SetState(ThreadState::DONE);
        HART_CTE[HartToDecode] = false;
        HART_CTS[HartToDecode] = false;
        ThreadsThatChangedState.emplace(GetThreadOnHart(HartToDecode));
      }
      // PAN execution contexts not enabled, this is our last PC
      // done = true;
    }

    // determine if we have any outstanding memory requests
    if( mem->outstandingRqsts() ){
      // done = false;
    }

    if( HartToExec != _REV_INVALID_HART_ID_ && HartHasThread(HartToExec) && ThreadCanBeRemoved(GetThreadOnHart(HartToExec)->GetThreadID()) ){
      output->verbose(CALL_INFO, 2, 0,
                      "Thread %" PRIu32 " is done\n", GetThreadOnHart(HartToExec)->GetThreadID());
      HART_CTE[HartToExec] = false;
      HART_CTS[HartToExec] = false;
      GetThreadOnHart(HartToExec)->SetState(ThreadState::DONE);
      ThreadsThatChangedState.emplace(GetThreadOnHart(HartToDecode));
      // done = true;
    }
  }

  return rtn;
}


//bool RevProc::ClockTick( SST::Cycle_t currentCycle ){
//  RevInst Inst;
//
//  bool rtn = false;
//  Stats.totalCycles++;
//
//  // Check for oversubsciprtion
//  if( AssignedThreads.size() > Harts.size() ){
//    output->fatal(CALL_INFO, 99, "Proc has become oversubscribed which is not currently supported\n");
//  }
//
//  // -- MAIN PROGRAM LOOP --
//  //
//  // If the clock is down to zero, then fetch the next instruction
//  // else if the the instruction has not yet been triggered, execute it
//  // else, wait until the counter is decremented to zero to retire the instruction
//  //
//  //
//
//  // See what hart has a thread that is ready to decode
//  for( const auto& Hart : Harts ){
//    const uint16_t& HartID = Hart->GetID();
//    if( HartHasThread(HartID) ){
//      auto& Thread = GetThreadOnHart(HartID);
//      Hart->SetReadyToDecode( (GetThreadOnHart(HartID)->GetRegFile()->cost == 0) );
//      std::cout << "Hart " << HartID << " has thread " << Hart->GetAssignedThreadID() << std::endl;
//    }
//  }
//
//  // Print out every LSQueue Entry 
//  std::cout << "=== REQUESTS === " << std::endl;
//  for( const auto& [hash, req] : *LSQueue ){
//    if( HartHasThread(req.Hart) ){
//      std::cout << "Hart " << req.Hart << " (Thread " << GetThreadOnHart(req.Hart)->GetThreadID() << ") has a req with hash = " << hash << std::endl;
//    }
//    else {
//      std::cout << "ERROR: There is a request for Hart " << req.Hart << " which does not have a thread" << std::endl;
//    }
//  }
//
//
//  // If we have any harts with threads that are ready to decode
//  // then lets decode 
//  if( AssignedThreads.size() && (!Halted)) {
//
//    //Determine the active thread
//    // TODO: Verify this change in logic works
//    // I don't think you need this 'GetHartID' function to achieve barrel 
//    // threading if the HART_CTS is a queue that you pop from
//    // however you may because you'll want to check if the Hart that was just 
//    // popped still has a thread assigned to it
//    // ... jury is still out
//    do {
//      HartToDecode = GetNextHartToDecode();
//    } while (!HartHasThread(HartToDecode) && AssignedThreads.size() ) ;
//    RegFile = RegFileOnHart(HartToDecode);
//
//    // fetch the next instruction
//    if( !PrefetchInst() ){
//      Stalled = true;
//      Stats.cyclesStalled++;
//    }else{
//      Stalled = false;
//    }
//
//    // If the next instruction is our special bounce address
//    // DO NOT decode it.  It will decode to a bogus instruction.
//    // We do not want to retire this instruction until we're ready
//    if( (GetPC() != _PAN_FWARE_JUMP_) && (!Stalled) ){
//      Inst = DecodeInst();
//      Inst.entry = RegFile->GetEntry();
//      // TODO: Verify that this should happen
//      Inst.hart = HartToDecode;
//    }
//
//    // Now that we have decoded the instruction, check for pipeline hazards
//    if(Stalled || DependencyCheck(HartToDecode, &Inst)){
//      RegFile->SetCost(0);         // We failed dependency check, so set cost to 0 - this will
//      Stats.cyclesIdle_Pipeline++; // prevent the instruction from advancing to the next stage
//      Harts.at(HartToDecode)->SetReadyToExecute(false);
//      HartToExec = _REV_INVALID_HART_ID_;
//    } else {
//      Stats.cyclesBusy++;
//      Harts.at(HartToDecode)->SetReadyToExecute(true);
//      HartToExec = HartToDecode;
//      feature->SetHartToExec(HartToExec);
//    }
//    Inst.cost = RegFile->GetCost();
//    Inst.entry = RegFile->GetEntry();
//    rtn = true;
//    ExecPC = GetPC();
//  }
//
//  if( ( (HartToExec != _REV_INVALID_HART_ID_) && !RegFile->GetTrigger()) && !Halted && Harts.at(HartToExec)->isReadyToExecute() ){
//    // trigger the next instruction
//    RegFile->SetTrigger(true);
//
//    // pull the PC
//    output->verbose(CALL_INFO, 6, 0,
//                    "Core %" PRIu32 "; Hart %" PRIu32 "; Thread %" PRIu32 "; Executing PC= 0x%" PRIx64 "\n",
//                    id, HartToExec, GetActiveThreadID(), ExecPC);
//
//    // attempt to execute the instruction as long as it is NOT
//    // the firmware jump PC
//    if( ExecPC != _PAN_FWARE_JUMP_ ){
//
//      // Find the instruction extension
//      auto it = EntryToExt.find(RegFile->GetEntry());
//      if( it == EntryToExt.end() ){
//        // failed to find the extension
//        output->fatal(CALL_INFO, -1,
//                      "Error: failed to find the instruction extension at PC=%" PRIx64 ".", ExecPC );
//      }
//
//      // found the instruction extension
//      std::pair<unsigned, unsigned> EToE = it->second;
//      RevExt *Ext = Extensions[EToE.first].get();
//
//      // -- BEGIN new pipelining implementation
//      Pipeline.push_back(std::make_pair(HartToExec, Inst));
//
//      if( (Ext->GetName() == "RV32F") ||
//          (Ext->GetName() == "RV32D") ||
//          (Ext->GetName() == "RV64F") ||
//          (Ext->GetName() == "RV64D") ){
//        Stats.floatsExec++;
//      }
//
//      // set the hazarding
//      DependencySet(HartToExec, &(Pipeline.back().second));
//      // -- END new pipelining implementation
//
//      // execute the instruction
//      if( !Ext->Execute(EToE.second, Pipeline.back().second, HartToExec, RegFile) ){
//        output->fatal(CALL_INFO, -1,
//                      "Error: failed to execute instruction at PC=%" PRIx64 ".", ExecPC );
//      }
//
//      // TODO: Maybe uneeded.... unless memh tests pass
//      Harts.at(HartToExec)->SetReadyToExecute(false);
//      Harts.at(HartToExec)->SetReadyToDecode(false);
//
//#ifdef __REV_DEEP_TRACE__
//      if(feature->IsRV32()){
//        std::cout << "RDT: Executed PC = " << std::hex << ExecPC
//                  << " Inst: " << std::setw(23)
//                  << InstTable[Inst.entry].mnemonic
//                  << " r" << std::dec << (uint32_t)Inst.rd  << "= "
//                  << std::hex << RegFile->RV32[Inst.rd]
//                  << " r" << std::dec << (uint32_t)Inst.rs1 << "= "
//                  << std::hex << RegFile->RV32[Inst.rs1]
//                  << " r" << std::dec << (uint32_t)Inst.rs2 << "= "
//                  << std::hex << RegFile->RV32[Inst.rs2]
//                  << " imm = " << std::hex << Inst.imm
//                  << std::endl;
//
//      }else{
//        std::cout << "RDT: Executed PC = " << std::hex << ExecPC \
//                  << " Inst: " << std::setw(23)
//                  << InstTable[Inst.entry].mnemonic
//                  << " r" << std::dec << (uint32_t)Inst.rd  << "= "
//                  << std::hex << RegFile->RV64[Inst.rd]
//                  << " r" << std::dec << (uint32_t)Inst.rs1 << "= "
//                  << std::hex << RegFile->RV64[Inst.rs1]
//                  << " r" << std::dec << (uint32_t)Inst.rs2 << "= "
//                  << std::hex << RegFile->RV64[Inst.rs2]
//                  << " imm = " << std::hex << Inst.imm
//                  << std::endl;
//        std::cout << "RDT: Address of RD = 0x" << std::hex
//                  << (uint64_t *)(&RegFile->RV64[Inst.rd])
//                  << std::dec << std::endl;
//      }
//#endif
//
//      /*
//       * Exception Handling
//       * - Currently this is only for ecall
//       */
//      if( (RegFile->RV64_SCAUSE == EXCEPTION_CAUSE::ECALL_USER_MODE) ||
//          (RegFile->RV32_SCAUSE == EXCEPTION_CAUSE::ECALL_USER_MODE) ){
//        // Ecall found
//        output->verbose(CALL_INFO, 6, 0,
//                        "Core %" PRIu16 "; HartID %" PRIu16 "; ThreadID %" PRIu32 " - Exception Raised: ECALL with code = %" PRIu64 "\n",
//                        id, feature->GetHartToExec(), GetActiveThreadID(), RegFile->GetX<uint64_t>(RevReg::a7));
//#ifdef _REV_DEBUG_
//        //        std::cout << "Hart "<< HartToExec << " found ecall with code: "
//        //                  << cRegFile->RV64[17] << std::endl;
//#endif
//
//        /* Execute system call on this RevProc */
//        ExecEcall(Pipeline.back().second); //ExecEcall will also set the exception cause registers
//
//#ifdef _REV_DEBUG_
//        //        std::cout << "Hart "<< HartToExec << " returned from ecall with code: "
//        //        << rc << std::endl;
//#endif
//
//        // } else {
//        //   ExecEcall();
//#ifdef _REV_DEBUG_
//        //        std::cout << "Hart "<< HartToExec << " found ecall with code: "
//        //                  << code << std::endl;
//#endif
//
//#ifdef _REV_DEBUG_
//        //        std::cout << "Hart "<< HartToExec << " returned from ecall with code: "
//        //                  << rc << std::endl;
//#endif
//        // }
//      }
//
//      // inject the ALU fault
//      if( ALUFault ){
//        // inject ALU fault
//        RevExt *Ext = Extensions[EToE.first].get();
//        if( (Ext->GetName() == "RV64F") ||
//            (Ext->GetName() == "RV64D") ){
//          // write an rv64 float rd
//          uint64_t tmp;
//          static_assert(sizeof(tmp) == sizeof(RegFile->DPF[Inst.rd]));
//          memcpy(&tmp, &RegFile->DPF[Inst.rd], sizeof(tmp));
//          tmp |= RevRand(0, ~(~uint64_t{0} << fault_width));
//          memcpy(&RegFile->DPF[Inst.rd], &tmp, sizeof(tmp));
//        }else if( (Ext->GetName() == "RV32F") ||
//                  (Ext->GetName() == "RV32D") ){
//          // write an rv32 float rd
//          uint32_t tmp;
//          static_assert(sizeof(tmp) == sizeof(RegFile->SPF[Inst.rd]));
//          memcpy(&tmp, &RegFile->SPF[Inst.rd], sizeof(tmp));
//          tmp |= RevRand(0, ~(uint32_t{0} << fault_width));
//          memcpy(&RegFile->SPF[Inst.rd], &tmp, sizeof(tmp));
//        }else{
//          // write an X register
//          uint64_t rval = RevRand(0, ~(~uint64_t{0} << fault_width));
//          RegFile->SetX(Inst.rd, rval | RegFile->GetX<uint64_t>(Inst.rd));
//        }
//
//        // clear the fault
//        ALUFault = false;
//      }
//    }
//
//    // if this is a singlestep, clear the singlestep and halt
//    if( SingleStep ){
//      SingleStep = false;
//      Halted = true;
//    }
//
//    rtn = true;
//  }else{
//    // wait until the counter has been decremented
//    // note that this will continue to occur until the counter is drained
//    // and the HART is halted
//    output->verbose(CALL_INFO, 9, 0,
//                    "Core %" PRIu16 " ; No available thread to exec PC= 0x%" PRIx64 "\n",
//                    id, ExecPC);
//    rtn = true;
//    Stats.cyclesIdle_Total++;
//    if(!HART_CTE.empty()){
//      Stats.cyclesIdle_MemoryFetch++;
//    }
//  }
//
//  // Check for pipeline hazards
//  if(!Pipeline.empty() &&
//     (Pipeline.front().second.cost > 0)){
//    Pipeline.front().second.cost--;
//    if(Pipeline.front().second.cost == 0){ // &&
//      // Ready to retire this instruction
//      uint16_t HartID = Pipeline.front().first;
//      uint32_t ThreadID = Harts.at(HartID)->GetAssignedThreadID();
//      output->verbose(CALL_INFO, 6, 0,
//                      "Core %" PRIu16 "; Hart %" PRIu16 "; ThreadID %" PRIu32 "; Retiring PC= 0x%" PRIx64 "\n",
//                      id, HartID, ThreadID, ExecPC);
//      if( NumReqs < LSQueue->size() ){
//        std::cout << "New Request found" << std::endl;
//        NumReqs = LSQueue->size();
//      }
//      Retired++;
//      DependencyClear(HartID, &(Pipeline.front().second));
//      Pipeline.erase(Pipeline.begin());
//      GetRegFile(HartID)->SetCost(0);
//    }else{
//      // could not retire the instruction, bump the cost
//      Pipeline.front().second.cost++;
//    }
//  }
//
//  // Check for completion states and new tasks
//  if( (GetPC() == _PAN_FWARE_JUMP_) || (GetPC() == 0x00ull) ){
//    // look for more work on the execution queue
//    // if no work is found, don't update the PC
//    // just wait and spin
//    // bool done = true;
//    if( GetPC() == _PAN_FWARE_JUMP_ ){
//      if( PExec != nullptr){
//        uint64_t Addr = 0x00ull;
//        unsigned Idx = 0;
//        PanExec::PanStatus Status = PExec->GetNextEntry(&Addr, &Idx);
//        switch( Status ){
//        case PanExec::QExec:
//          output->verbose(CALL_INFO, 5, 0,
//                          "Core %u ; PAN Exec Jumping to PC= 0x%" PRIx64 "\n",
//                          id, Addr);
//          SetPC(Addr);
//          // done = false;
//          break;
//        case PanExec::QNull:
//          // no work to do; spin on the firmware jump PC
//          output->verbose(CALL_INFO, 6, 0,
//                          "Core %u ; No PAN work to do; Jumping to PC= 0x%" PRIx64 "\n",
//                          id, ExecPC);
//          // done = false;
//          SetPC(_PAN_FWARE_JUMP_);
//          break;
//        case PanExec::QValid:
//        case PanExec::QError:
//          // done = true;
//        default:
//          break;
//        }
//      }
//    }else if( GetPC() == 0x00ull && ThreadCanBeRemoved(GetThreadOnHart(HartToDecode)->GetThreadID()) ){
//      // Thread has dependencies and cannot be removed
//      auto& Thread = GetThreadOnHart(HartToDecode);
//      Thread->SetState(ThreadState::DONE);
//      std::cout << Thread->to_string();
//      Harts.at(HartToExec)->UnassignThread();
//      ThreadsThatChangedState.emplace(Thread);
//    }
//
//    // determine if we have any outstanding memory requests
//    // TODO: Do we need this?
//    if( mem->outstandingRqsts() ){
//      // done = false;
//    }
//
//    if( HartToExec != _REV_INVALID_HART_ID_ && HartHasThread(HartToExec) ){ 
//      std::cout << "===> HartToExec has Thread: " << Harts.at(HartToExec)->GetAssignedThreadID() << std::endl;
//      auto& Thread = GetThreadOnHart(HartToExec);
//      if( ThreadCanBeRemoved(Thread->GetThreadID()) ){
//        output->verbose(CALL_INFO, 2, 0,
//                        // TODO: CLEAN UP
//                        "Thread %" PRIu32 " on core %" PRIu16 " on hart %" PRIu16 " is done\n", Thread->GetThreadID(), id, HartToExec );
//      
//        std::cout << Thread->to_string();
//        Harts.at(HartToExec)->UnassignThread();
//        AssignedThreads.at(Thread->GetThreadID())->SetState(ThreadState::DONE);
//        ThreadsThatChangedState.emplace(Thread);
//      }
//    }
//  }
//
//  return rtn;
//}


void RevProc::PrintStatSummary(){
  output->verbose(CALL_INFO, 2, 0, "Program execution complete\n");
  Stats.percentEff = float(Stats.cyclesBusy)/Stats.totalCycles;
  output->verbose(CALL_INFO, 2, 0,
                  "Program Stats: Total Cycles: %" PRIu64 " Busy Cycles: %" PRIu64
                  " Idle Cycles: %" PRIu64 " Eff: %f\n",
                  Stats.totalCycles, Stats.cyclesBusy,
                  Stats.cyclesIdle_Total, static_cast<double>(Stats.percentEff));
  output->verbose(CALL_INFO, 3, 0, "\t Bytes Read: %" PRIu32 " Bytes Written: %" PRIu32
                  " Floats Read: %" PRIu32 " Doubles Read %" PRIu32 " Floats Exec: %" PRIu64
                  " TLB Hits: %" PRIu64 " TLB Misses: %" PRIu64 " Inst Retired: %" PRIu64 "\n",
                  mem->memStats.bytesRead,
                  mem->memStats.bytesWritten,
                  mem->memStats.floatsRead,
                  mem->memStats.doublesRead,
                  Stats.floatsExec,
                  mem->memStats.TLBHits,
                  mem->memStats.TLBMisses,
                  Retired);
  return;
}

RevRegFile* RevProc::GetRegFile(uint16_t HartID) const{
  if( !HartHasThread(HartID) ){
    std::cout << "ThreadMemSegs: " << std::endl;
    for( auto Seg : mem->GetThreadMemSegs() ){
      std::cout << *Seg << std::endl;
    }
    output->fatal(CALL_INFO, 1,
                  "Tried to get RegFile for HartID = %d but there is no AssignedThread for that Hart\n", HartID);
  }
  return AssignedThreads.at(Harts.at(HartID)->GetAssignedThreadID())->GetRegFile();
}

void RevProc::CreateThread(uint32_t NewTID, uint64_t firstPC, void* arg){
  // tidAddr is the address we have to write the new thread's id to
  output->verbose(CALL_INFO, 2, 0,
                  "Creating new thread with PC = 0x%" PRIx64 "\n", firstPC);
  uint64_t ParentThreadID = GetActiveThreadID();


  // Create the new thread's memory
  std::shared_ptr<MemSegment> NewThreadMem = mem->AddThreadMem();


  // TODO: Copy TLS into new memory

  // Create a new RevThread Object
  std::shared_ptr<RevThread> NewThread =
    std::make_shared<RevThread>(NewTID,
                                ParentThreadID,
                                NewThreadMem->getBaseAddr()+_STACK_SIZE_,
                                firstPC, NewThreadMem,
                                feature);

  // Copy the arg to the new threads a0 register
  NewThread->GetRegFile()->SetX(RevReg::a0, reinterpret_cast<uintptr_t>(arg));

  // FIXME: 
  ThreadsThatChangedState.emplace(NewThread);

  return;
}

/* ========================================= */
/* System Call (ecall) Implementations Below */
/* ========================================= */
void RevProc::InitEcallTable(){
  Ecalls = {
    { 0,   &RevProc::ECALL_io_setup},               //  rev_io_setup(unsigned nr_reqs, aio_context_t  *ctx)
    { 1,   &RevProc::ECALL_io_destroy},             //  rev_io_destroy(aio_context_t ctx)
    { 2,   &RevProc::ECALL_io_submit},              //  rev_io_submit(aio_context_t, long, struct iocb  *  *)
    { 3,   &RevProc::ECALL_io_cancel},              //  rev_io_cancel(aio_context_t ctx_id, struct iocb  *iocb, struct io_event  *result)
    { 4,   &RevProc::ECALL_io_getevents},           //  rev_io_getevents(aio_context_t ctx_id, long min_nr, long nr, struct io_event  *events, struct __kernel_timespec  *timeout)
    { 5,   &RevProc::ECALL_setxattr},               //  rev_setxattr(const char  *path, const char  *name, const void  *value, size_t size, int flags)
    { 6,   &RevProc::ECALL_lsetxattr},              //  rev_lsetxattr(const char  *path, const char  *name, const void  *value, size_t size, int flags)
    { 7,   &RevProc::ECALL_fsetxattr},              //  rev_fsetxattr(int fd, const char  *name, const void  *value, size_t size, int flags)
    { 8,   &RevProc::ECALL_getxattr},               //  rev_getxattr(const char  *path, const char  *name, void  *value, size_t size)
    { 9,   &RevProc::ECALL_lgetxattr},              //  rev_lgetxattr(const char  *path, const char  *name, void  *value, size_t size)
    { 10,  &RevProc::ECALL_fgetxattr},              //  rev_fgetxattr(int fd, const char  *name, void  *value, size_t size)
    { 11,  &RevProc::ECALL_listxattr},              //  rev_listxattr(const char  *path, char  *list, size_t size)
    { 12,  &RevProc::ECALL_llistxattr},             //  rev_llistxattr(const char  *path, char  *list, size_t size)
    { 13,  &RevProc::ECALL_flistxattr},             //  rev_flistxattr(int fd, char  *list, size_t size)
    { 14,  &RevProc::ECALL_removexattr},            //  rev_removexattr(const char  *path, const char  *name)
    { 15,  &RevProc::ECALL_lremovexattr},           //  rev_lremovexattr(const char  *path, const char  *name)
    { 16,  &RevProc::ECALL_fremovexattr},           //  rev_fremovexattr(int fd, const char  *name)
    { 17,  &RevProc::ECALL_getcwd},                 //  rev_getcwd(char  *buf, unsigned long size)
    { 18,  &RevProc::ECALL_lookup_dcookie},         //  rev_lookup_dcookie(u64 cookie64, char  *buf, size_t len)
    { 19,  &RevProc::ECALL_eventfd2},               //  rev_eventfd2(unsigned int count, int flags)
    { 20,  &RevProc::ECALL_epoll_create1},          //  rev_epoll_create1(int flags)
    { 21,  &RevProc::ECALL_epoll_ctl},              //  rev_epoll_ctl(int epfd, int op, int fd, struct epoll_event  *event)
    { 22,  &RevProc::ECALL_epoll_pwait},            //  rev_epoll_pwait(int epfd, struct epoll_event  *events, int maxevents, int timeout, const sigset_t  *sigmask, size_t sigsetsize)
    { 23,  &RevProc::ECALL_dup},                    //  rev_dup(unsigned int fildes)
    { 24,  &RevProc::ECALL_dup3},                   //  rev_dup3(unsigned int oldfd, unsigned int newfd, int flags)
    { 25,  &RevProc::ECALL_fcntl64},                //  rev_fcntl64(unsigned int fd, unsigned int cmd, unsigned long arg)
    { 26,  &RevProc::ECALL_inotify_init1},          //  rev_inotify_init1(int flags)
    { 27,  &RevProc::ECALL_inotify_add_watch},      //  rev_inotify_add_watch(int fd, const char  *path, u32 mask)
    { 28,  &RevProc::ECALL_inotify_rm_watch},       //  rev_inotify_rm_watch(int fd, __s32 wd)
    { 29,  &RevProc::ECALL_ioctl},                  //  rev_ioctl(unsigned int fd, unsigned int cmd, unsigned long arg)
    { 30,  &RevProc::ECALL_ioprio_set},             //  rev_ioprio_set(int which, int who, int ioprio)
    { 31,  &RevProc::ECALL_ioprio_get},             //  rev_ioprio_get(int which, int who)
    { 32,  &RevProc::ECALL_flock},                  //  rev_flock(unsigned int fd, unsigned int cmd)
    { 33,  &RevProc::ECALL_mknodat},                //  rev_mknodat(int dfd, const char  * filename, umode_t mode, unsigned dev)
    { 34,  &RevProc::ECALL_mkdirat},                //  rev_mkdirat(int dfd, const char  * pathname, umode_t mode)
    { 35,  &RevProc::ECALL_unlinkat},               //  rev_unlinkat(int dfd, const char  * pathname, int flag)
    { 36,  &RevProc::ECALL_symlinkat},              //  rev_symlinkat(const char  * oldname, int newdfd, const char  * newname)
    { 37,  &RevProc::ECALL_linkat},                 //  rev_unlinkat(int dfd, const char  * pathname, int flag)
    { 38,  &RevProc::ECALL_renameat},               //  rev_renameat(int olddfd, const char  * oldname, int newdfd, const char  * newname)
    { 39,  &RevProc::ECALL_umount},                 //  rev_umount(char  *name, int flags)
    { 40,  &RevProc::ECALL_mount},                  //  rev_umount(char  *name, int flags)
    { 41,  &RevProc::ECALL_pivot_root},             //  rev_pivot_root(const char  *new_root, const char  *put_old)
    { 42,  &RevProc::ECALL_ni_syscall},             //  rev_ni_syscall(void)
    { 43,  &RevProc::ECALL_statfs64},               //  rev_statfs64(const char  *path, size_t sz, struct statfs64  *buf)
    { 44,  &RevProc::ECALL_fstatfs64},              //  rev_fstatfs64(unsigned int fd, size_t sz, struct statfs64  *buf)
    { 45,  &RevProc::ECALL_truncate64},             //  rev_truncate64(const char  *path, loff_t length)
    { 46,  &RevProc::ECALL_ftruncate64},            //  rev_ftruncate64(unsigned int fd, loff_t length)
    { 47,  &RevProc::ECALL_fallocate},              //  rev_fallocate(int fd, int mode, loff_t offset, loff_t len)
    { 48,  &RevProc::ECALL_faccessat},              //  rev_faccessat(int dfd, const char  *filename, int mode)
    { 49,  &RevProc::ECALL_chdir},                  //  rev_chdir(const char  *filename)
    { 50,  &RevProc::ECALL_fchdir},                 //  rev_fchdir(unsigned int fd)
    { 51,  &RevProc::ECALL_chroot},                 //  rev_chroot(const char  *filename)
    { 52,  &RevProc::ECALL_fchmod},                 //  rev_fchmod(unsigned int fd, umode_t mode)
    { 53,  &RevProc::ECALL_fchmodat},               //  rev_fchmodat(int dfd, const char  * filename, umode_t mode)
    { 54,  &RevProc::ECALL_fchownat},               //  rev_fchownat(int dfd, const char  *filename, uid_t user, gid_t group, int flag)
    { 55,  &RevProc::ECALL_fchown},                 //  rev_fchown(unsigned int fd, uid_t user, gid_t group)
    { 56,  &RevProc::ECALL_openat},                 //  rev_openat(int dfd, const char  *filename, int flags, umode_t mode)
    { 57,  &RevProc::ECALL_close},                  //  rev_close(unsigned int fd)
    { 58,  &RevProc::ECALL_vhangup},                //  rev_vhangup(void)
    { 59,  &RevProc::ECALL_pipe2},                  //  rev_pipe2(int  *fildes, int flags)
    { 60,  &RevProc::ECALL_quotactl},               //  rev_quotactl(unsigned int cmd, const char  *special, qid_t id, void  *addr)
    { 61,  &RevProc::ECALL_getdents64},             //  rev_getdents64(unsigned int fd, struct linux_dirent64  *dirent, unsigned int count)
    { 62,  &RevProc::ECALL_lseek},                  //  rev_llseek(unsigned int fd, unsigned long offset_high, unsigned long offset_low, loff_t  *result, unsigned int whence)
    { 63,  &RevProc::ECALL_read},                   //  rev_read(unsigned int fd, char  *buf, size_t count)
    { 64,  &RevProc::ECALL_write},                  //  rev_write(unsigned int fd, const char  *buf, size_t count)
    { 65,  &RevProc::ECALL_readv},                  //  rev_readv(unsigned long fd, const struct iovec  *vec, unsigned long vlen)
    { 66,  &RevProc::ECALL_writev},                 //  rev_writev(unsigned long fd, const struct iovec  *vec, unsigned long vlen)
    { 67,  &RevProc::ECALL_pread64},                //  rev_pread64(unsigned int fd, char  *buf, size_t count, loff_t pos)
    { 68,  &RevProc::ECALL_pwrite64},               //  rev_pwrite64(unsigned int fd, const char  *buf, size_t count, loff_t pos)
    { 69,  &RevProc::ECALL_preadv},                 //  rev_preadv(unsigned long fd, const struct iovec  *vec, unsigned long vlen, unsigned long pos_l, unsigned long pos_h)
    { 70,  &RevProc::ECALL_pwritev},                //  rev_pwritev(unsigned long fd, const struct iovec  *vec, unsigned long vlen, unsigned long pos_l, unsigned long pos_h)
    { 71,  &RevProc::ECALL_sendfile64},             //  rev_sendfile64(int out_fd, int in_fd, loff_t  *offset, size_t count)
    { 72,  &RevProc::ECALL_pselect6_time32},        //  rev_pselect6_time32(int, fd_set  *, fd_set  *, fd_set  *, struct old_timespec32  *, void  *)
    { 73,  &RevProc::ECALL_ppoll_time32},           //  rev_ppoll_time32(struct pollfd  *, unsigned int, struct old_timespec32  *, const sigset_t  *, size_t)
    { 74,  &RevProc::ECALL_signalfd4},              //  rev_signalfd4(int ufd, sigset_t  *user_mask, size_t sizemask, int flags)
    { 75,  &RevProc::ECALL_vmsplice},               //  rev_vmsplice(int fd, const struct iovec  *iov, unsigned long nr_segs, unsigned int flags)
    { 76,  &RevProc::ECALL_splice},                 //  rev_vmsplice(int fd, const struct iovec  *iov, unsigned long nr_segs, unsigned int flags)
    { 77,  &RevProc::ECALL_tee},                    //  rev_tee(int fdin, int fdout, size_t len, unsigned int flags)
    { 78,  &RevProc::ECALL_readlinkat},             //  rev_readlinkat(int dfd, const char  *path, char  *buf, int bufsiz)
    { 79,  &RevProc::ECALL_newfstatat},             //  rev_newfstatat(int dfd, const char  *filename, struct stat  *statbuf, int flag)
    { 80,  &RevProc::ECALL_newfstat},               //  rev_newfstat(unsigned int fd, struct stat  *statbuf)
    { 81,  &RevProc::ECALL_sync},                   //  rev_sync(void)
    { 82,  &RevProc::ECALL_fsync},                  //  rev_fsync(unsigned int fd)
    { 83,  &RevProc::ECALL_fdatasync},              //  rev_fdatasync(unsigned int fd)
    { 84,  &RevProc::ECALL_sync_file_range2},       //  rev_sync_file_range2(int fd, unsigned int flags, loff_t offset, loff_t nbytes)
    { 84,  &RevProc::ECALL_sync_file_range},        //  rev_sync_file_range(int fd, loff_t offset, loff_t nbytes, unsigned int flags)
    { 85,  &RevProc::ECALL_timerfd_create},         //  rev_timerfd_create(int clockid, int flags)
    { 86,  &RevProc::ECALL_timerfd_settime},        //  rev_timerfd_settime(int ufd, int flags, const struct __kernel_itimerspec  *utmr, struct __kernel_itimerspec  *otmr)
    { 87,  &RevProc::ECALL_timerfd_gettime},        //  rev_timerfd_gettime(int ufd, struct __kernel_itimerspec  *otmr)
    { 88,  &RevProc::ECALL_utimensat},              //  rev_utimensat(int dfd, const char  *filename, struct __kernel_timespec  *utimes, int flags)
    { 89,  &RevProc::ECALL_acct},                   //  rev_acct(const char  *name)
    { 90,  &RevProc::ECALL_capget},                 //  rev_capget(cap_user_header_t header, cap_user_data_t dataptr)
    { 91,  &RevProc::ECALL_capset},                 //  rev_capset(cap_user_header_t header, const cap_user_data_t data)
    { 92,  &RevProc::ECALL_personality},            //  rev_personality(unsigned int personality)
    { 93,  &RevProc::ECALL_exit},                   //  rev_exit(int error_code)
    { 94,  &RevProc::ECALL_exit_group},             //  rev_exit_group(int error_code)
    { 95,  &RevProc::ECALL_waitid},                 //  rev_waitid(int which, pid_t pid, struct siginfo  *infop, int options, struct rusage  *ru)
    { 96,  &RevProc::ECALL_set_tid_address},        //  rev_set_tid_address(int  *tidptr)
    { 97,  &RevProc::ECALL_unshare},                //  rev_unshare(unsigned long unshare_flags)
    { 98,  &RevProc::ECALL_futex},                  //  rev_futex(u32  *uaddr, int op, u32 val, struct __kernel_timespec  *utime, u32  *uaddr2, u32 val3)
    { 99,  &RevProc::ECALL_set_robust_list},        //  rev_set_robust_list(struct robust_list_head  *head, size_t len)
    { 100, &RevProc::ECALL_get_robust_list},        //  rev_get_robust_list(int pid, struct robust_list_head  *  *head_ptr, size_t  *len_ptr)
    { 101, &RevProc::ECALL_nanosleep},              //  rev_nanosleep(struct __kernel_timespec  *rqtp, struct __kernel_timespec  *rmtp)
    { 102, &RevProc::ECALL_getitimer},              //  rev_getitimer(int which, struct __kernel_old_itimerval  *value)
    { 103, &RevProc::ECALL_setitimer},              //  rev_setitimer(int which, struct __kernel_old_itimerval  *value, struct __kernel_old_itimerval  *ovalue)
    { 104, &RevProc::ECALL_kexec_load},             //  rev_kexec_load(unsigned long entry, unsigned long nr_segments, struct kexec_segment  *segments, unsigned long flags)
    { 105, &RevProc::ECALL_init_module},            //  rev_init_module(void  *umod, unsigned long len, const char  *uargs)
    { 106, &RevProc::ECALL_delete_module},          //  rev_delete_module(const char  *name_user, unsigned int flags)
    { 107, &RevProc::ECALL_timer_create},           //  rev_timer_create(clockid_t which_clock, struct sigevent  *timer_event_spec, timer_t  * created_timer_id)
    { 108, &RevProc::ECALL_timer_gettime},          //  rev_timer_gettime(timer_t timer_id, struct __kernel_itimerspec  *setting)
    { 109, &RevProc::ECALL_timer_getoverrun},       //  rev_timer_getoverrun(timer_t timer_id)
    { 110, &RevProc::ECALL_timer_settime},          //  rev_timer_settime(timer_t timer_id, int flags, const struct __kernel_itimerspec  *new_setting, struct __kernel_itimerspec  *old_setting)
    { 111, &RevProc::ECALL_timer_delete},           //  rev_timer_delete(timer_t timer_id)
    { 112, &RevProc::ECALL_clock_settime},          //  rev_clock_settime(clockid_t which_clock, const struct __kernel_timespec  *tp)
    { 113, &RevProc::ECALL_clock_gettime},          //  rev_clock_gettime(clockid_t which_clock, struct __kernel_timespec  *tp)
    { 114, &RevProc::ECALL_clock_getres},           //  rev_clock_getres(clockid_t which_clock, struct __kernel_timespec  *tp)
    { 115, &RevProc::ECALL_clock_nanosleep},        //  rev_clock_nanosleep(clockid_t which_clock, int flags, const struct __kernel_timespec  *rqtp, struct __kernel_timespec  *rmtp)
    { 116, &RevProc::ECALL_syslog},                 //  rev_syslog(int type, char  *buf, int len)
    { 117, &RevProc::ECALL_ptrace},                 //  rev_ptrace(long request, long pid, unsigned long addr, unsigned long data)
    { 118, &RevProc::ECALL_sched_setparam},         //  rev_sched_setparam(pid_t pid, struct sched_param  *param)
    { 119, &RevProc::ECALL_sched_setscheduler},     //  rev_sched_setscheduler(pid_t pid, int policy, struct sched_param  *param)
    { 120, &RevProc::ECALL_sched_getscheduler},     //  rev_sched_getscheduler(pid_t pid)
    { 121, &RevProc::ECALL_sched_getparam},         //  rev_sched_getparam(pid_t pid, struct sched_param  *param)
    { 122, &RevProc::ECALL_sched_setaffinity},      //  rev_sched_setaffinity(pid_t pid, unsigned int len, unsigned long  *user_mask_ptr)
    { 123, &RevProc::ECALL_sched_getaffinity},      //  rev_sched_getaffinity(pid_t pid, unsigned int len, unsigned long  *user_mask_ptr)
    { 124, &RevProc::ECALL_sched_yield},            //  rev_sched_yield(void)
    { 125, &RevProc::ECALL_sched_get_priority_max}, //  rev_sched_get_priority_max(int policy)
    { 126, &RevProc::ECALL_sched_get_priority_min}, //  rev_sched_get_priority_min(int policy)
    { 127, &RevProc::ECALL_sched_rr_get_interval},  //  rev_sched_rr_get_interval(pid_t pid, struct __kernel_timespec  *interval)
    { 128, &RevProc::ECALL_restart_syscall},        //  rev_restart_syscall(void)
    { 129, &RevProc::ECALL_kill},                   //  rev_kill(pid_t pid, int sig)
    { 130, &RevProc::ECALL_tkill},                  //  rev_tkill(pid_t pid, int sig)
    { 131, &RevProc::ECALL_tgkill},                 //  rev_tgkill(pid_t tgid, pid_t pid, int sig)
    { 132, &RevProc::ECALL_sigaltstack},            //  rev_sigaltstack(const struct sigaltstack  *uss, struct sigaltstack  *uoss)
    { 133, &RevProc::ECALL_rt_sigsuspend},          //  rev_rt_sigsuspend(sigset_t  *unewset, size_t sigsetsize)
    { 134, &RevProc::ECALL_rt_sigaction},           //  rev_rt_sigaction(int, const struct sigaction  *, struct sigaction  *, size_t)
    { 135, &RevProc::ECALL_rt_sigprocmask},         //  rev_rt_sigprocmask(int how, sigset_t  *set, sigset_t  *oset, size_t sigsetsize)
    { 136, &RevProc::ECALL_rt_sigpending},          //  rev_rt_sigpending(sigset_t  *set, size_t sigsetsize)
    { 137, &RevProc::ECALL_rt_sigtimedwait_time32}, //  rev_rt_sigtimedwait_time32(const sigset_t  *uthese, siginfo_t  *uinfo, const struct old_timespec32  *uts, size_t sigsetsize)
    { 138, &RevProc::ECALL_rt_sigqueueinfo},        //  rev_rt_sigqueueinfo(pid_t pid, int sig, siginfo_t  *uinfo)
    { 140, &RevProc::ECALL_setpriority},            //  rev_setpriority(int which, int who, int niceval)
    { 141, &RevProc::ECALL_getpriority},            //  rev_getpriority(int which, int who)
    { 142, &RevProc::ECALL_reboot},                 //  rev_reboot(int magic1, int magic2, unsigned int cmd, void  *arg)
    { 143, &RevProc::ECALL_setregid},               //  rev_setregid(gid_t rgid, gid_t egid)
    { 144, &RevProc::ECALL_setgid},                 //  rev_setgid(gid_t gid)
    { 145, &RevProc::ECALL_setreuid},               //  rev_setreuid(uid_t ruid, uid_t euid)
    { 146, &RevProc::ECALL_setuid},                 //  rev_setuid(uid_t uid)
    { 147, &RevProc::ECALL_setresuid},              //  rev_setresuid(uid_t ruid, uid_t euid, uid_t suid)
    { 148, &RevProc::ECALL_getresuid},              //  rev_getresuid(uid_t  *ruid, uid_t  *euid, uid_t  *suid)
    { 149, &RevProc::ECALL_setresgid},              //  rev_setresgid(gid_t rgid, gid_t egid, gid_t sgid)
    { 150, &RevProc::ECALL_getresgid},              //  rev_getresgid(gid_t  *rgid, gid_t  *egid, gid_t  *sgid)
    { 151, &RevProc::ECALL_setfsuid},               //  rev_setfsuid(uid_t uid)
    { 152, &RevProc::ECALL_setfsgid},               //  rev_setfsgid(gid_t gid)
    { 153, &RevProc::ECALL_times},                  //  rev_times(struct tms  *tbuf)
    { 154, &RevProc::ECALL_setpgid},                //  rev_setpgid(pid_t pid, pid_t pgid)
    { 155, &RevProc::ECALL_getpgid},                //  rev_getpgid(pid_t pid)
    { 156, &RevProc::ECALL_getsid},                 //  rev_getsid(pid_t pid)
    { 157, &RevProc::ECALL_setsid},                 //  rev_setsid(void)
    { 158, &RevProc::ECALL_getgroups},              //  rev_getgroups(int gidsetsize, gid_t  *grouplist)
    { 159, &RevProc::ECALL_setgroups},              //  rev_setgroups(int gidsetsize, gid_t  *grouplist)
    { 160, &RevProc::ECALL_newuname},               //  rev_newuname(struct new_utsname  *name)
    { 161, &RevProc::ECALL_sethostname},            //  rev_sethostname(char  *name, int len)
    { 162, &RevProc::ECALL_setdomainname},          //  rev_setdomainname(char  *name, int len)
    { 163, &RevProc::ECALL_getrlimit},              //  rev_getrlimit(unsigned int resource, struct rlimit  *rlim)
    { 164, &RevProc::ECALL_setrlimit},              //  rev_setrlimit(unsigned int resource, struct rlimit  *rlim)
    { 165, &RevProc::ECALL_getrusage},              //  rev_getrusage(int who, struct rusage  *ru)
    { 166, &RevProc::ECALL_umask},                  //  rev_umask(int mask)
    { 167, &RevProc::ECALL_prctl},                  //  rev_prctl(int option, unsigned long arg2, unsigned long arg3, unsigned long arg4, unsigned long arg5)
    { 168, &RevProc::ECALL_getcpu},                 //  rev_getcpu(unsigned  *cpu, unsigned  *node, struct getcpu_cache  *cache)
    { 169, &RevProc::ECALL_gettimeofday},           //  rev_gettimeofday(struct __kernel_old_timeval  *tv, struct timezone  *tz)
    { 170, &RevProc::ECALL_settimeofday},           //  rev_settimeofday(struct __kernel_old_timeval  *tv, struct timezone  *tz)
    { 171, &RevProc::ECALL_adjtimex},               //  rev_adjtimex(struct __kernel_timex  *txc_p)
    { 172, &RevProc::ECALL_getpid},                 //  rev_getpid(void)
    { 173, &RevProc::ECALL_getppid},                //  rev_getppid(void)
    { 174, &RevProc::ECALL_getuid},                 //  rev_getuid(void)
    { 175, &RevProc::ECALL_geteuid},                //  rev_geteuid(void)
    { 176, &RevProc::ECALL_getgid},                 //  rev_getgid(void)
    { 177, &RevProc::ECALL_getegid},                //  rev_getegid(void)
    { 178, &RevProc::ECALL_gettid},                 //  rev_gettid(void)
    { 179, &RevProc::ECALL_sysinfo},                //  rev_sysinfo(struct sysinfo  *info)
    { 180, &RevProc::ECALL_mq_open},                //  rev_mq_open(const char  *name, int oflag, umode_t mode, struct mq_attr  *attr)
    { 181, &RevProc::ECALL_mq_unlink},              //  rev_mq_unlink(const char  *name)
    { 182, &RevProc::ECALL_mq_timedsend},           //  rev_mq_timedsend(mqd_t mqdes, const char  *msg_ptr, size_t msg_len, unsigned int msg_prio, const struct __kernel_timespec  *abs_timeout)
    { 183, &RevProc::ECALL_mq_timedreceive},        //  rev_mq_timedreceive(mqd_t mqdes, char  *msg_ptr, size_t msg_len, unsigned int  *msg_prio, const struct __kernel_timespec  *abs_timeout)
    { 184, &RevProc::ECALL_mq_notify},              //  rev_mq_notify(mqd_t mqdes, const struct sigevent  *notification)
    { 185, &RevProc::ECALL_mq_getsetattr},          //  rev_mq_getsetattr(mqd_t mqdes, const struct mq_attr  *mqstat, struct mq_attr  *omqstat)
    { 186, &RevProc::ECALL_msgget},                 //  rev_msgget(key_t key, int msgflg)
    { 187, &RevProc::ECALL_msgctl},                 //  rev_old_msgctl(int msqid, int cmd, struct msqid_ds  *buf)
    { 188, &RevProc::ECALL_msgrcv},                 //  rev_msgrcv(int msqid, struct msgbuf  *msgp, size_t msgsz, long msgtyp, int msgflg)
    { 189, &RevProc::ECALL_msgsnd},                 //  rev_msgsnd(int msqid, struct msgbuf  *msgp, size_t msgsz, int msgflg)
    { 190, &RevProc::ECALL_semget},                 //  rev_semget(key_t key, int nsems, int semflg)
    { 191, &RevProc::ECALL_semctl},                 //  rev_semctl(int semid, int semnum, int cmd, unsigned long arg)
    { 192, &RevProc::ECALL_semtimedop},             //  rev_semtimedop(int semid, struct sembuf  *sops, unsigned nsops, const struct __kernel_timespec  *timeout)
    { 193, &RevProc::ECALL_semop},                  //  rev_semop(int semid, struct sembuf  *sops, unsigned nsops)
    { 194, &RevProc::ECALL_shmget},                 //  rev_shmget(key_t key, size_t size, int flag)
    { 195, &RevProc::ECALL_shmctl},                 //  rev_old_shmctl(int shmid, int cmd, struct shmid_ds  *buf)
    { 196, &RevProc::ECALL_shmat},                  //  rev_shmat(int shmid, char  *shmaddr, int shmflg)
    { 197, &RevProc::ECALL_shmdt},                  //  rev_shmdt(char  *shmaddr)
    { 198, &RevProc::ECALL_socket},                 //  rev_socket(int, int, int)
    { 199, &RevProc::ECALL_socketpair},             //  rev_socketpair(int, int, int, int  *)
    { 200, &RevProc::ECALL_bind},                   //  rev_bind(int, struct sockaddr  *, int)
    { 201, &RevProc::ECALL_listen},                 //  rev_listen(int, int)
    { 202, &RevProc::ECALL_accept},                 //  rev_accept(int, struct sockaddr  *, int  *)
    { 203, &RevProc::ECALL_connect},                //  rev_connect(int, struct sockaddr  *, int)
    { 204, &RevProc::ECALL_getsockname},            //  rev_getsockname(int, struct sockaddr  *, int  *)
    { 205, &RevProc::ECALL_getpeername},            //  rev_getpeername(int, struct sockaddr  *, int  *)
    { 206, &RevProc::ECALL_sendto},                 //  rev_sendto(int, void  *, size_t, unsigned, struct sockaddr  *, int)
    { 207, &RevProc::ECALL_recvfrom},               //  rev_recvfrom(int, void  *, size_t, unsigned, struct sockaddr  *, int  *)
    { 208, &RevProc::ECALL_setsockopt},             //  rev_setsockopt(int fd, int level, int optname, char  *optval, int optlen)
    { 209, &RevProc::ECALL_getsockopt},             //  rev_getsockopt(int fd, int level, int optname, char  *optval, int  *optlen)
    { 210, &RevProc::ECALL_shutdown},               //  rev_shutdown(int, int)
    { 211, &RevProc::ECALL_sendmsg},                //  rev_sendmsg(int fd, struct user_msghdr  *msg, unsigned flags)
    { 212, &RevProc::ECALL_recvmsg},                //  rev_recvmsg(int fd, struct user_msghdr  *msg, unsigned flags)
    { 213, &RevProc::ECALL_readahead},              //  rev_readahead(int fd, loff_t offset, size_t count)
    { 214, &RevProc::ECALL_brk},                    //  rev_brk(unsigned long brk)
    { 215, &RevProc::ECALL_munmap},                 //  rev_munmap(unsigned long addr, size_t len)
    { 216, &RevProc::ECALL_mremap},                 //  rev_mremap(unsigned long addr, unsigned long old_len, unsigned long new_len, unsigned long flags, unsigned long new_addr)
    { 217, &RevProc::ECALL_add_key},                //  rev_add_key(const char  *_type, const char  *_description, const void  *_payload, size_t plen, key_serial_t destringid)
    { 218, &RevProc::ECALL_request_key},            //  rev_request_key(const char  *_type, const char  *_description, const char  *_callout_info, key_serial_t destringid)
    { 219, &RevProc::ECALL_keyctl},                 //  rev_keyctl(int cmd, unsigned long arg2, unsigned long arg3, unsigned long arg4, unsigned long arg5)
    { 220, &RevProc::ECALL_clone},                  //  rev_clone(unsigned long, unsigned long, int  *, unsigned long, int  *)
    { 221, &RevProc::ECALL_execve},                 //  rev_execve(const char  *filename, const char  *const  *argv, const char  *const  *envp)
    { 222, &RevProc::ECALL_mmap},                   //  rev_old_mmap(struct mmap_arg_struct  *arg)
    { 223, &RevProc::ECALL_fadvise64_64},           //  rev_fadvise64_64(int fd, loff_t offset, loff_t len, int advice)
    { 224, &RevProc::ECALL_swapon},                 //  rev_swapon(const char  *specialfile, int swap_flags)
    { 225, &RevProc::ECALL_swapoff},                //  rev_swapoff(const char  *specialfile)
    { 226, &RevProc::ECALL_mprotect},               //  rev_mprotect(unsigned long start, size_t len, unsigned long prot)
    { 227, &RevProc::ECALL_msync},                  //  rev_msync(unsigned long start, size_t len, int flags)
    { 228, &RevProc::ECALL_mlock},                  //  rev_mlock(unsigned long start, size_t len)
    { 229, &RevProc::ECALL_munlock},                //  rev_munlock(unsigned long start, size_t len)
    { 230, &RevProc::ECALL_mlockall},               //  rev_mlockall(int flags)
    { 231, &RevProc::ECALL_munlockall},             //  rev_munlockall(void)
    { 232, &RevProc::ECALL_mincore},                //  rev_mincore(unsigned long start, size_t len, unsigned char  * vec)
    { 233, &RevProc::ECALL_madvise},                //  rev_madvise(unsigned long start, size_t len, int behavior)
    { 234, &RevProc::ECALL_remap_file_pages},       //  rev_remap_file_pages(unsigned long start, unsigned long size, unsigned long prot, unsigned long pgoff, unsigned long flags)
    { 235, &RevProc::ECALL_mbind},                  //  rev_mbind(unsigned long start, unsigned long len, unsigned long mode, const unsigned long  *nmask, unsigned long maxnode, unsigned flags)
    { 236, &RevProc::ECALL_get_mempolicy},          //  rev_get_mempolicy(int  *policy, unsigned long  *nmask, unsigned long maxnode, unsigned long addr, unsigned long flags)
    { 237, &RevProc::ECALL_set_mempolicy},          //  rev_set_mempolicy(int mode, const unsigned long  *nmask, unsigned long maxnode)
    { 238, &RevProc::ECALL_migrate_pages},          //  rev_migrate_pages(pid_t pid, unsigned long maxnode, const unsigned long  *from, const unsigned long  *to)
    { 239, &RevProc::ECALL_move_pages},             //  rev_move_pages(pid_t pid, unsigned long nr_pages, const void  *  *pages, const int  *nodes, int  *status, int flags)
    { 240, &RevProc::ECALL_rt_tgsigqueueinfo},      //  rev_rt_tgsigqueueinfo(pid_t tgid, pid_t pid, int sig, siginfo_t  *uinfo)
    { 241, &RevProc::ECALL_perf_event_open},        //  rev_perf_event_open(")
    { 242, &RevProc::ECALL_accept4},                //  rev_accept4(int, struct sockaddr  *, int  *, int)
    { 243, &RevProc::ECALL_recvmmsg_time32},        //  rev_recvmmsg_time32(int fd, struct mmsghdr  *msg, unsigned int vlen, unsigned flags, struct old_timespec32  *timeout)
    { 260, &RevProc::ECALL_wait4},                  //  rev_wait4(pid_t pid, int  *stat_addr, int options, struct rusage  *ru)
    { 261, &RevProc::ECALL_prlimit64},              //  rev_prlimit64(pid_t pid, unsigned int resource, const struct rlimit64  *new_rlim, struct rlimit64  *old_rlim)
    { 262, &RevProc::ECALL_fanotify_init},          //  rev_fanotify_init(unsigned int flags, unsigned int event_f_flags)
    { 263, &RevProc::ECALL_fanotify_mark},          //  rev_fanotify_mark(int fanotify_fd, unsigned int flags, u64 mask, int fd, const char  *pathname)
    { 264, &RevProc::ECALL_name_to_handle_at},      //  rev_name_to_handle_at(int dfd, const char  *name, struct file_handle  *handle, int  *mnt_id, int flag)
    { 265, &RevProc::ECALL_open_by_handle_at},      //  rev_open_by_handle_at(int mountdirfd, struct file_handle  *handle, int flags)
    { 266, &RevProc::ECALL_clock_adjtime},          //  rev_clock_adjtime(clockid_t which_clock, struct __kernel_timex  *tx)
    { 267, &RevProc::ECALL_syncfs},                 //  rev_syncfs(int fd)
    { 268, &RevProc::ECALL_setns},                  //  rev_setns(int fd, int nstype)
    { 269, &RevProc::ECALL_sendmmsg},               //  rev_sendmmsg(int fd, struct mmsghdr  *msg, unsigned int vlen, unsigned flags)
    { 270, &RevProc::ECALL_process_vm_readv},       //  rev_process_vm_readv(pid_t pid, const struct iovec  *lvec, unsigned long liovcnt, const struct iovec  *rvec, unsigned long riovcnt, unsigned long flags)
    { 271, &RevProc::ECALL_process_vm_writev},      //  rev_process_vm_writev(pid_t pid, const struct iovec  *lvec, unsigned long liovcnt, const struct iovec  *rvec, unsigned long riovcnt, unsigned long flags)
    { 272, &RevProc::ECALL_kcmp},                   //  rev_kcmp(pid_t pid1, pid_t pid2, int type, unsigned long idx1, unsigned long idx2)
    { 273, &RevProc::ECALL_finit_module},           //  rev_finit_module(int fd, const char  *uargs, int flags)
    { 274, &RevProc::ECALL_sched_setattr},          //  rev_sched_setattr(pid_t pid, struct sched_attr  *attr, unsigned int flags)
    { 275, &RevProc::ECALL_sched_getattr},          //  rev_sched_getattr(pid_t pid, struct sched_attr  *attr, unsigned int size, unsigned int flags)
    { 276, &RevProc::ECALL_renameat2},              //  rev_renameat2(int olddfd, const char  *oldname, int newdfd, const char  *newname, unsigned int flags)
    { 277, &RevProc::ECALL_seccomp},                //  rev_seccomp(unsigned int op, unsigned int flags, void  *uargs)
    { 278, &RevProc::ECALL_getrandom},              //  rev_getrandom(char  *buf, size_t count, unsigned int flags)
    { 279, &RevProc::ECALL_memfd_create},           //  rev_memfd_create(const char  *uname_ptr, unsigned int flags)
    { 280, &RevProc::ECALL_bpf},                    //  rev_bpf(int cmd, union bpf_attr *attr, unsigned int size)
    { 281, &RevProc::ECALL_execveat},               //  rev_execveat(int dfd, const char  *filename, const char  *const  *argv, const char  *const  *envp, int flags)
    { 282, &RevProc::ECALL_userfaultfd},            //  rev_userfaultfd(int flags)
    { 283, &RevProc::ECALL_membarrier},             //  rev_membarrier(int cmd, unsigned int flags, int cpu_id)
    { 284, &RevProc::ECALL_mlock2},                 //  rev_mlock2(unsigned long start, size_t len, int flags)
    { 285, &RevProc::ECALL_copy_file_range},        //  rev_copy_file_range(int fd_in, loff_t  *off_in, int fd_out, loff_t  *off_out, size_t len, unsigned int flags)
    { 286, &RevProc::ECALL_preadv2},                //  rev_preadv2(unsigned long fd, const struct iovec  *vec, unsigned long vlen, unsigned long pos_l, unsigned long pos_h, rwf_t flags)
    { 287, &RevProc::ECALL_pwritev2},               //  rev_pwritev2(unsigned long fd, const struct iovec  *vec, unsigned long vlen, unsigned long pos_l, unsigned long pos_h, rwf_t flags)
    { 288, &RevProc::ECALL_pkey_mprotect},          //  rev_pkey_mprotect(unsigned long start, size_t len, unsigned long prot, int pkey)
    { 289, &RevProc::ECALL_pkey_alloc},             //  rev_pkey_alloc(unsigned long flags, unsigned long init_val)
    { 290, &RevProc::ECALL_pkey_free},              //  rev_pkey_free(int pkey)
    { 291, &RevProc::ECALL_statx},                  //  rev_statx(int dfd, const char  *path, unsigned flags, unsigned mask, struct statx  *buffer)
    { 292, &RevProc::ECALL_io_pgetevents},          //  rev_io_pgetevents(aio_context_t ctx_id, long min_nr, long nr, struct io_event  *events, struct __kernel_timespec  *timeout, const struct __aio_sigset *sig)
    { 293, &RevProc::ECALL_rseq},                   //  rev_rseq(struct rseq  *rseq, uint32_t rseq_len, int flags, uint32_t sig)
    { 294, &RevProc::ECALL_kexec_file_load},        //  rev_kexec_file_load(int kernel_fd, int initrd_fd, unsigned long cmdline_len, const char  *cmdline_ptr, unsigned long flags)
    { 403, &RevProc::ECALL_clock_gettime},          //  rev_clock_gettime(clockid_t which_clock, struct __kernel_timespec  *tp)
    { 404, &RevProc::ECALL_clock_settime},          //  rev_clock_settime(clockid_t which_clock, const struct __kernel_timespec  *tp)
    { 405, &RevProc::ECALL_clock_adjtime},          //  rev_clock_adjtime(clockid_t which_clock, struct __kernel_timex  *tx)
    { 406, &RevProc::ECALL_clock_getres},           //  rev_clock_getres(clockid_t which_clock, struct __kernel_timespec  *tp)
    { 407, &RevProc::ECALL_clock_nanosleep},        //  rev_clock_nanosleep(clockid_t which_clock, int flags, const struct __kernel_timespec  *rqtp, struct __kernel_timespec  *rmtp)
    { 408, &RevProc::ECALL_timer_gettime},          //  rev_timer_gettime(timer_t timer_id, struct __kernel_itimerspec  *setting)
    { 409, &RevProc::ECALL_timer_settime},          //  rev_timer_settime(timer_t timer_id, int flags, const struct __kernel_itimerspec  *new_setting, struct __kernel_itimerspec  *old_setting)
    { 410, &RevProc::ECALL_timerfd_gettime},        //  rev_timerfd_gettime(int ufd, struct __kernel_itimerspec  *otmr)
    { 411, &RevProc::ECALL_timerfd_settime},        //  rev_timerfd_settime(int ufd, int flags, const struct __kernel_itimerspec  *utmr, struct __kernel_itimerspec  *otmr)
    { 412, &RevProc::ECALL_utimensat},              //  rev_utimensat(int dfd, const char  *filename, struct __kernel_timespec  *utimes, int flags)
    { 416, &RevProc::ECALL_io_pgetevents},          //  rev_io_pgetevents(aio_context_t ctx_id, long min_nr, long nr, struct io_event  *events, struct __kernel_timespec  *timeout, const struct __aio_sigset *sig)
    { 418, &RevProc::ECALL_mq_timedsend},           //  rev_mq_timedsend(mqd_t mqdes, const char  *msg_ptr, size_t msg_len, unsigned int msg_prio, const struct __kernel_timespec  *abs_timeout)
    { 419, &RevProc::ECALL_mq_timedreceive},        //  rev_mq_timedreceive(mqd_t mqdes, char  *msg_ptr, size_t msg_len, unsigned int  *msg_prio, const struct __kernel_timespec  *abs_timeout)
    { 420, &RevProc::ECALL_semtimedop},             //  rev_semtimedop(int semid, struct sembuf  *sops, unsigned nsops, const struct __kernel_timespec  *timeout)
    { 422, &RevProc::ECALL_futex},                  //  rev_futex(u32  *uaddr, int op, u32 val, struct __kernel_timespec  *utime, u32  *uaddr2, u32 val3)
    { 423, &RevProc::ECALL_sched_rr_get_interval},  //  rev_sched_rr_get_interval(pid_t pid, struct __kernel_timespec  *interval)
    { 424, &RevProc::ECALL_pidfd_send_signal},      //  rev_pidfd_send_signal(int pidfd, int sig, siginfo_t  *info, unsigned int flags)
    { 425, &RevProc::ECALL_io_uring_setup},         //  rev_io_uring_setup(u32 entries, struct io_uring_params  *p)
    { 426, &RevProc::ECALL_io_uring_enter},         //  rev_io_uring_enter(unsigned int fd, u32 to_submit, u32 min_complete, u32 flags, const sigset_t  *sig, size_t sigsz)
    { 427, &RevProc::ECALL_io_uring_register},      //  rev_io_uring_register(unsigned int fd, unsigned int op, void  *arg, unsigned int nr_args)
    { 428, &RevProc::ECALL_open_tree},              //  rev_open_tree(int dfd, const char  *path, unsigned flags)
    { 429, &RevProc::ECALL_move_mount},             //  rev_move_mount(int from_dfd, const char  *from_path, int to_dfd, const char  *to_path, unsigned int ms_flags)
    { 430, &RevProc::ECALL_fsopen},                 //  rev_fsopen(const char  *fs_name, unsigned int flags)
    { 431, &RevProc::ECALL_fsconfig},               //  rev_fsconfig(int fs_fd, unsigned int cmd, const char  *key, const void  *value, int aux)
    { 432, &RevProc::ECALL_fsmount},                //  rev_fsmount(int fs_fd, unsigned int flags, unsigned int ms_flags)
    { 433, &RevProc::ECALL_fspick},                 //  rev_fspick(int dfd, const char  *path, unsigned int flags)
    { 434, &RevProc::ECALL_pidfd_open},             //  rev_pidfd_open(pid_t pid, unsigned int flags)
    { 435, &RevProc::ECALL_clone3},                 //  rev_clone3(struct clone_args  *uargs, size_t size)
    { 436, &RevProc::ECALL_close_range},            //  rev_close_range(unsigned int fd, unsigned int max_fd, unsigned int flags)
    { 437, &RevProc::ECALL_openat2},                //  rev_openat2(int dfd, const char  *filename, struct open_how *how, size_t size)
    { 438, &RevProc::ECALL_pidfd_getfd},            //  rev_pidfd_getfd(int pidfd, int fd, unsigned int flags)
    { 439, &RevProc::ECALL_faccessat2},             //  rev_faccessat2(int dfd, const char  *filename, int mode, int flags)
    { 440, &RevProc::ECALL_process_madvise},        //  rev_process_madvise(int pidfd, const struct iovec  *vec, size_t vlen, int behavior, unsigned int flags)
    { 1000, &RevProc::ECALL_pthread_create},        //
    { 1001, &RevProc::ECALL_pthread_join},          //
  };
}

/*
 * This is the function that is called when an ECALL exception is detected inside ClockTick
 * - Currently the only way to set this exception is by Ext->Execute(....) an ECALL instruction
 *
 * Eventually this will be integrated into a TrapHandler however since ECALLs are the only
 * supported exceptions at this point there is no need just yet.
 */
void RevProc::ExecEcall(RevInst& inst){
  // a7 register = ecall code
  // TODO: Remove me 
  auto* RegFile = GetThreadOnHart(HartToExec)->GetRegFile();
  auto EcallCode = RegFile->GetX<uint64_t>(17);
  auto it = Ecalls.find(EcallCode);
  if( it != Ecalls.end() ){
    // call the function
    // TODO: Maybe change this with the new Hart infrastructure? 
    EcallStatus status = it->second(this, inst);

    // Trap handled... 0 cause registers
    RegFile->RV64_SCAUSE = uint64_t(status);
    RegFile->RV32_SCAUSE = uint32_t(status);

    // For now, rewind the PC and keep executing the ECALL until we
    // have completed
    if(EcallStatus::SUCCESS != status){
      RegFile->AdvancePC( -int32_t(inst.instSize) );
    }
  } else {
    output->fatal(CALL_INFO, -1, "Ecall Code = %" PRIu64 " not found", EcallCode);
  }
}

// TODO: Potentially add a faster way to find available Harts
// Also I don't think we ever get here without first knowing that there is a Hart available
// so maybe we can just assign the thread to the first available hart and be done with it
// but I'll need to think on it
void RevProc::AssignThread(const uint32_t& ThreadID){
  bool ThreadAssigned = false;
  // Check for available Hart 
  for( auto Hart : Harts ){
    // If the hart has no thread assigned to it, assign it
    // TODO: Make a function in RevProc that takes a Hart and checks if it has a Thread instead of the hart doing it
    if( (AssignedThreads.find(Hart->GetAssignedThreadID()) != AssignedThreads.end())){ 
      // Don't schedule 
    }
    else {
      Hart->AssignThread(ThreadID);
      ThreadAssigned = true;
      break;
    }
  }

  // If we weren't able 
  if( !ThreadAssigned ){
    output->fatal(CALL_INFO, 1, "Attempted to schedule thread %" PRIu32 " but no available harts were found.\n" 
                                "We should never have tried to schedule a thread on this Proc if it had no Harts available (ie. HartUtil == 100%%).\n"
                                "This is a bug\n", ThreadID);
  }

  return;
}

uint32_t RevProc::GetActiveThreadID(){
  uint32_t ActiveThreadID = 0;
  if( HartHasThread(HartToDecode) ){
    ActiveThreadID = Harts.at(HartToDecode)->GetAssignedThreadID();
  }
  else {
    output->fatal(CALL_INFO, 1, "HartToDecode = %" PRIu32 " and this hart currently has no thread assigned to it. This may be a bug\n", HartToDecode);
  }
  return ActiveThreadID;
}

// EOF
