#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x557248e78270 .scope module, "Memory_TB" "Memory_TB" 2 1;
 .timescale 0 0;
v0x557248ea3c90_0 .var "address", 5 0;
v0x557248ea3d70_0 .var "dataIn", 3 0;
v0x557248ea3e10_0 .net "dataOut", 3 0, v0x557248ea30a0_0;  1 drivers
v0x557248ea3eb0_0 .var "enable", 0 0;
v0x557248ea3f80_0 .var "readwrite", 0 0;
S_0x557248e4ecf0 .scope module, "uut" "Memory" 2 7, 3 1 0, S_0x557248e78270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "readwrite";
    .port_info 2 /INPUT 4 "dataIn";
    .port_info 3 /INPUT 6 "address";
    .port_info 4 /OUTPUT 4 "dataOut";
v0x557248e507b0_0 .net "address", 5 0, v0x557248ea3c90_0;  1 drivers
v0x557248e50ba0_0 .net "dataIn", 3 0, v0x557248ea3d70_0;  1 drivers
v0x557248ea30a0_0 .var "dataOut", 3 0;
v0x557248ea3160_0 .net "enable", 0 0, v0x557248ea3eb0_0;  1 drivers
v0x557248ea3220 .array "mem", 63 0, 3 0;
v0x557248ea3b30_0 .net "readwrite", 0 0, v0x557248ea3f80_0;  1 drivers
v0x557248ea3220_0 .array/port v0x557248ea3220, 0;
E_0x557248e8d680/0 .event edge, v0x557248ea3160_0, v0x557248ea3b30_0, v0x557248e507b0_0, v0x557248ea3220_0;
v0x557248ea3220_1 .array/port v0x557248ea3220, 1;
v0x557248ea3220_2 .array/port v0x557248ea3220, 2;
v0x557248ea3220_3 .array/port v0x557248ea3220, 3;
v0x557248ea3220_4 .array/port v0x557248ea3220, 4;
E_0x557248e8d680/1 .event edge, v0x557248ea3220_1, v0x557248ea3220_2, v0x557248ea3220_3, v0x557248ea3220_4;
v0x557248ea3220_5 .array/port v0x557248ea3220, 5;
v0x557248ea3220_6 .array/port v0x557248ea3220, 6;
v0x557248ea3220_7 .array/port v0x557248ea3220, 7;
v0x557248ea3220_8 .array/port v0x557248ea3220, 8;
E_0x557248e8d680/2 .event edge, v0x557248ea3220_5, v0x557248ea3220_6, v0x557248ea3220_7, v0x557248ea3220_8;
v0x557248ea3220_9 .array/port v0x557248ea3220, 9;
v0x557248ea3220_10 .array/port v0x557248ea3220, 10;
v0x557248ea3220_11 .array/port v0x557248ea3220, 11;
v0x557248ea3220_12 .array/port v0x557248ea3220, 12;
E_0x557248e8d680/3 .event edge, v0x557248ea3220_9, v0x557248ea3220_10, v0x557248ea3220_11, v0x557248ea3220_12;
v0x557248ea3220_13 .array/port v0x557248ea3220, 13;
v0x557248ea3220_14 .array/port v0x557248ea3220, 14;
v0x557248ea3220_15 .array/port v0x557248ea3220, 15;
v0x557248ea3220_16 .array/port v0x557248ea3220, 16;
E_0x557248e8d680/4 .event edge, v0x557248ea3220_13, v0x557248ea3220_14, v0x557248ea3220_15, v0x557248ea3220_16;
v0x557248ea3220_17 .array/port v0x557248ea3220, 17;
v0x557248ea3220_18 .array/port v0x557248ea3220, 18;
v0x557248ea3220_19 .array/port v0x557248ea3220, 19;
v0x557248ea3220_20 .array/port v0x557248ea3220, 20;
E_0x557248e8d680/5 .event edge, v0x557248ea3220_17, v0x557248ea3220_18, v0x557248ea3220_19, v0x557248ea3220_20;
v0x557248ea3220_21 .array/port v0x557248ea3220, 21;
v0x557248ea3220_22 .array/port v0x557248ea3220, 22;
v0x557248ea3220_23 .array/port v0x557248ea3220, 23;
v0x557248ea3220_24 .array/port v0x557248ea3220, 24;
E_0x557248e8d680/6 .event edge, v0x557248ea3220_21, v0x557248ea3220_22, v0x557248ea3220_23, v0x557248ea3220_24;
v0x557248ea3220_25 .array/port v0x557248ea3220, 25;
v0x557248ea3220_26 .array/port v0x557248ea3220, 26;
v0x557248ea3220_27 .array/port v0x557248ea3220, 27;
v0x557248ea3220_28 .array/port v0x557248ea3220, 28;
E_0x557248e8d680/7 .event edge, v0x557248ea3220_25, v0x557248ea3220_26, v0x557248ea3220_27, v0x557248ea3220_28;
v0x557248ea3220_29 .array/port v0x557248ea3220, 29;
v0x557248ea3220_30 .array/port v0x557248ea3220, 30;
v0x557248ea3220_31 .array/port v0x557248ea3220, 31;
v0x557248ea3220_32 .array/port v0x557248ea3220, 32;
E_0x557248e8d680/8 .event edge, v0x557248ea3220_29, v0x557248ea3220_30, v0x557248ea3220_31, v0x557248ea3220_32;
v0x557248ea3220_33 .array/port v0x557248ea3220, 33;
v0x557248ea3220_34 .array/port v0x557248ea3220, 34;
v0x557248ea3220_35 .array/port v0x557248ea3220, 35;
v0x557248ea3220_36 .array/port v0x557248ea3220, 36;
E_0x557248e8d680/9 .event edge, v0x557248ea3220_33, v0x557248ea3220_34, v0x557248ea3220_35, v0x557248ea3220_36;
v0x557248ea3220_37 .array/port v0x557248ea3220, 37;
v0x557248ea3220_38 .array/port v0x557248ea3220, 38;
v0x557248ea3220_39 .array/port v0x557248ea3220, 39;
v0x557248ea3220_40 .array/port v0x557248ea3220, 40;
E_0x557248e8d680/10 .event edge, v0x557248ea3220_37, v0x557248ea3220_38, v0x557248ea3220_39, v0x557248ea3220_40;
v0x557248ea3220_41 .array/port v0x557248ea3220, 41;
v0x557248ea3220_42 .array/port v0x557248ea3220, 42;
v0x557248ea3220_43 .array/port v0x557248ea3220, 43;
v0x557248ea3220_44 .array/port v0x557248ea3220, 44;
E_0x557248e8d680/11 .event edge, v0x557248ea3220_41, v0x557248ea3220_42, v0x557248ea3220_43, v0x557248ea3220_44;
v0x557248ea3220_45 .array/port v0x557248ea3220, 45;
v0x557248ea3220_46 .array/port v0x557248ea3220, 46;
v0x557248ea3220_47 .array/port v0x557248ea3220, 47;
v0x557248ea3220_48 .array/port v0x557248ea3220, 48;
E_0x557248e8d680/12 .event edge, v0x557248ea3220_45, v0x557248ea3220_46, v0x557248ea3220_47, v0x557248ea3220_48;
v0x557248ea3220_49 .array/port v0x557248ea3220, 49;
v0x557248ea3220_50 .array/port v0x557248ea3220, 50;
v0x557248ea3220_51 .array/port v0x557248ea3220, 51;
v0x557248ea3220_52 .array/port v0x557248ea3220, 52;
E_0x557248e8d680/13 .event edge, v0x557248ea3220_49, v0x557248ea3220_50, v0x557248ea3220_51, v0x557248ea3220_52;
v0x557248ea3220_53 .array/port v0x557248ea3220, 53;
v0x557248ea3220_54 .array/port v0x557248ea3220, 54;
v0x557248ea3220_55 .array/port v0x557248ea3220, 55;
v0x557248ea3220_56 .array/port v0x557248ea3220, 56;
E_0x557248e8d680/14 .event edge, v0x557248ea3220_53, v0x557248ea3220_54, v0x557248ea3220_55, v0x557248ea3220_56;
v0x557248ea3220_57 .array/port v0x557248ea3220, 57;
v0x557248ea3220_58 .array/port v0x557248ea3220, 58;
v0x557248ea3220_59 .array/port v0x557248ea3220, 59;
v0x557248ea3220_60 .array/port v0x557248ea3220, 60;
E_0x557248e8d680/15 .event edge, v0x557248ea3220_57, v0x557248ea3220_58, v0x557248ea3220_59, v0x557248ea3220_60;
v0x557248ea3220_61 .array/port v0x557248ea3220, 61;
v0x557248ea3220_62 .array/port v0x557248ea3220, 62;
v0x557248ea3220_63 .array/port v0x557248ea3220, 63;
E_0x557248e8d680/16 .event edge, v0x557248ea3220_61, v0x557248ea3220_62, v0x557248ea3220_63, v0x557248e50ba0_0;
E_0x557248e8d680 .event/or E_0x557248e8d680/0, E_0x557248e8d680/1, E_0x557248e8d680/2, E_0x557248e8d680/3, E_0x557248e8d680/4, E_0x557248e8d680/5, E_0x557248e8d680/6, E_0x557248e8d680/7, E_0x557248e8d680/8, E_0x557248e8d680/9, E_0x557248e8d680/10, E_0x557248e8d680/11, E_0x557248e8d680/12, E_0x557248e8d680/13, E_0x557248e8d680/14, E_0x557248e8d680/15, E_0x557248e8d680/16;
    .scope S_0x557248e4ecf0;
T_0 ;
    %wait E_0x557248e8d680;
    %load/vec4 v0x557248ea3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x557248ea3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557248e507b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557248ea3220, 4;
    %store/vec4 v0x557248ea30a0_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x557248e50ba0_0;
    %load/vec4 v0x557248e507b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x557248ea3220, 4, 0;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x557248ea30a0_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557248e78270;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557248ea3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557248ea3f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x557248ea3d70_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557248ea3eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557248ea3f80_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x557248ea3d70_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x557248ea3d70_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x557248ea3d70_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557248ea3f80_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 31 "$display", "read data at Address %d: %b", v0x557248ea3c90_0, v0x557248ea3e10_0 {0 0 0};
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "read data at Address %d: %b", v0x557248ea3c90_0, v0x557248ea3e10_0 {0 0 0};
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 37 "$display", "read data at Address %d: %b", v0x557248ea3c90_0, v0x557248ea3e10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557248ea3eb0_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x557248ea3c90_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 41 "$display", "when disabled, read data at Address %d: %b", v0x557248ea3c90_0, v0x557248ea3e10_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_tb.v";
    "memory.v";
