#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: liu
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Oct  5 11:52:38 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v(line number: 28)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7210_ctl.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7210_ctl.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7200_ctl.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7200_ctl.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v(line number: 23)] Analyzing module hdmi_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v successfully.
Executing : .rtl_analyze -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v
I: Verilog-0002: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop} D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v successfully.
I: Module "hdmi_loop" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 0.912s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v(line number: 23)] Elaborating module hdmi_loop
I: Module instance {hdmi_loop} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v(line number: 69)] Elaborating instance u_pll
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/hdmi_loop.v(line number: 75)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_loop.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_loop.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v(line number: 28)] Elaborating module iic_dri
I: Module instance {hdmi_loop.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx
I: Verilog-0003: [D:/PANGO_PROJECT/06_hdmi_loop/06_hdmi_loop/src/iic_dri.v(line number: 28)] Elaborating module iic_dri
I: Module instance {hdmi_loop.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
Executing : rtl-elaborate successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (96.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.038s wall, 0.047s user + 0.000s system = 0.047s CPU (122.9%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.179s wall, 0.078s user + 0.000s system = 0.078s CPU (43.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.028s wall, 0.016s user + 0.000s system = 0.016s CPU (56.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N45 (bmsWIDEMUX).
I: Constant propagation done on N52 (bmsWIDEMUX).
I: Constant propagation done on N58 (bmsWIDEMUX).
I: Constant propagation done on N66 (bmsWIDEMUX).
I: Constant propagation done on N73 (bmsWIDEMUX).
I: Constant propagation done on N80 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N142 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Sat Oct  5 11:52:40 2024
Action compile: Peak memory pool usage is 145 MB
