$date
	Sat Oct 22 21:42:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#556171
b10 !
1"
#556174
b10 &
b10 %
1$
#556175
0"
#556178
b1 &
b1 %
1#
#556182
b0 &
0#
b0 %
0$
#1569329
b1101 !
1"
#1569330
b1101 &
b1101 %
1$
#1569331
0"
#1569334
b101000 &
b101000 %
#1569338
b10100 &
b10100 %
#1569342
b1010 &
b1010 %
#1569346
b101 &
b101 %
#1569350
b10000 &
b10000 %
#1569354
b1000 &
b1000 %
#1569358
b100 &
b100 %
#1569362
b10 &
b10 %
#1569366
b1 &
1#
b1 %
#1569370
b0 &
b0 %
0#
0$
#2608074
b111 &
b111 %
1$
b111 !
1"
#2608075
0"
#2608078
b10110 &
b10110 %
#2608082
b1011 &
b1011 %
#2608086
b100010 &
b100010 %
#2608090
b10001 &
b10001 %
#2608094
b110100 &
b110100 %
#2608098
b11010 &
b11010 %
#2608102
b1101 &
b1101 %
#2608106
b101000 &
b101000 %
#2608110
b10100 &
b10100 %
#2608114
b1010 &
b1010 %
#2608118
b101 &
b101 %
#2608122
b10000 &
b10000 %
#2608126
b1000 &
b1000 %
#2608130
b100 &
b100 %
#2608134
b10 &
b10 %
#2608138
b1 &
b1 %
1#
#2608142
b0 &
0#
b0 %
0$
#4500012
