git clone --depth 1 --no-tags https://github.com/beafshar/MAC-gate-level.git f:/verilog_sva_gh_scraper/data/full_repos/360523405
git clone --depth 1 --no-tags https://github.com/sankaonfire/FIFO_MEM.git f:/verilog_sva_gh_scraper/data/full_repos/362913680
git clone --depth 1 --no-tags https://github.com/Prajwaljm/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/362732773
git clone --depth 1 --no-tags https://github.com/wwq825171465/myproject.git f:/verilog_sva_gh_scraper/data/full_repos/362075157
git clone --depth 1 --no-tags https://github.com/jaskarnmankoo/plot-four.git f:/verilog_sva_gh_scraper/data/full_repos/355689550
git clone --depth 1 --no-tags https://github.com/chenp1127/Sound-Display-and-Entertainment-System.git f:/verilog_sva_gh_scraper/data/full_repos/355661595
git clone --depth 1 --no-tags https://github.com/Alirezanooran77/digitallab.git f:/verilog_sva_gh_scraper/data/full_repos/353278305
git clone --depth 1 --no-tags https://github.com/jayhua267/Multiplier_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/353286193
git clone --depth 1 --no-tags https://github.com/xstephaniex/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/353516343
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/356285826
git clone --depth 1 --no-tags https://github.com/ProgrammerZL/SimpleSOC.git f:/verilog_sva_gh_scraper/data/full_repos/357003366
git clone --depth 1 --no-tags https://github.com/HungWen-Wang/NetFPGA-SUME-SRAM-file.git f:/verilog_sva_gh_scraper/data/full_repos/357064223
git clone --depth 1 --no-tags https://github.com/bassiriccardo97/ES-project---AXI4Lite-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/356554015
git clone --depth 1 --no-tags https://github.com/Revilo2157/ECE538Project.git f:/verilog_sva_gh_scraper/data/full_repos/362228547
git clone --depth 1 --no-tags https://github.com/esarmah100/UT_460M_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/363243454
git clone --depth 1 --no-tags https://github.com/mabrains/digital_pll_sky130_mabrains.git f:/verilog_sva_gh_scraper/data/full_repos/361331562
git clone --depth 1 --no-tags https://github.com/cbwang-dev/CA_lab.git f:/verilog_sva_gh_scraper/data/full_repos/361495575
git clone --depth 1 --no-tags https://github.com/cheonhoo-jeon/Nat_SCL_2021.git f:/verilog_sva_gh_scraper/data/full_repos/361339545
git clone --depth 1 --no-tags https://github.com/ray-qwer/RISCV_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/361732911
git clone --depth 1 --no-tags https://github.com/nxquangce/ld202.git f:/verilog_sva_gh_scraper/data/full_repos/355069741
git clone --depth 1 --no-tags https://github.com/MegaSoC/loongson-blocks.git f:/verilog_sva_gh_scraper/data/full_repos/354176358
git clone --depth 1 --no-tags https://github.com/zeronine117/VerilogModules.git f:/verilog_sva_gh_scraper/data/full_repos/353818887
git clone --depth 1 --no-tags https://github.com/Acosta-JJ/DP.git f:/verilog_sva_gh_scraper/data/full_repos/354808241
git clone --depth 1 --no-tags https://github.com/caverar/SoCTemplateLiteX.git f:/verilog_sva_gh_scraper/data/full_repos/354726484
git clone --depth 1 --no-tags https://github.com/hanjunma111/de1_soc_game.git f:/verilog_sva_gh_scraper/data/full_repos/354766750
git clone --depth 1 --no-tags https://github.com/GiantSweetroll/verilog-atm.git f:/verilog_sva_gh_scraper/data/full_repos/354841612
git clone --depth 1 --no-tags https://github.com/smidge1k/ELEC5200.git f:/verilog_sva_gh_scraper/data/full_repos/353855034
git clone --depth 1 --no-tags https://github.com/ChaseDevMac/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/358078637
git clone --depth 1 --no-tags https://github.com/ranar001/CS161L_lab.git f:/verilog_sva_gh_scraper/data/full_repos/358789697
git clone --depth 1 --no-tags https://github.com/LucasGFerraz/KingProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/359271443
git clone --depth 1 --no-tags https://github.com/KirtanKapadia/32-bit-Recursive-Karatsuba-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/359229948
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/357397293
git clone --depth 1 --no-tags https://github.com/zipotron/usb_fpga_displ.git f:/verilog_sva_gh_scraper/data/full_repos/357606786
git clone --depth 1 --no-tags https://github.com/KyubumShim45854/EE460M-Lab06.git f:/verilog_sva_gh_scraper/data/full_repos/358447120
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Cont-hexa.git f:/verilog_sva_gh_scraper/data/full_repos/358458922
git clone --depth 1 --no-tags https://github.com/pranavhegde006/CS206-DDCO_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/359718921
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Talking-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/359149249
git clone --depth 1 --no-tags https://github.com/wansinkuo/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/361393730
git clone --depth 1 --no-tags https://github.com/Edragon/FPGA_MAX10-1.git f:/verilog_sva_gh_scraper/data/full_repos/355499771
git clone --depth 1 --no-tags https://github.com/samarth1612/Learning-BlueSpec.git f:/verilog_sva_gh_scraper/data/full_repos/359530105
git clone --depth 1 --no-tags https://github.com/luweidangwin/FPGA-Scientific-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/357042506
git clone --depth 1 --no-tags https://github.com/stefaniafrunza/IF_ID-CN2.git f:/verilog_sva_gh_scraper/data/full_repos/356992499
git clone --depth 1 --no-tags https://github.com/ain2108/EC3331_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/357726336
git clone --depth 1 --no-tags https://github.com/ThomasJagielski/MADVLSI-Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/356286174
git clone --depth 1 --no-tags https://github.com/jianbow/EE354_MemoryTest.git f:/verilog_sva_gh_scraper/data/full_repos/356398734
git clone --depth 1 --no-tags https://github.com/zwm/can.git f:/verilog_sva_gh_scraper/data/full_repos/363099943
git clone --depth 1 --no-tags https://github.com/atul2907/Task1.git f:/verilog_sva_gh_scraper/data/full_repos/356801852
git clone --depth 1 --no-tags https://github.com/dmdsouza/EE162_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/356438718
git clone --depth 1 --no-tags https://github.com/PeterTowers/lab2-OAC.git f:/verilog_sva_gh_scraper/data/full_repos/360263008
git clone --depth 1 --no-tags https://github.com/Dictria/Basic_5_Stage_Pipeline-Xilinx_Airtx7-.git f:/verilog_sva_gh_scraper/data/full_repos/360239116
git clone --depth 1 --no-tags https://github.com/dastuer/HDB3_encoder-DBPSK_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/362752262
git clone --depth 1 --no-tags https://github.com/kotyadamohini/Distributed_Arithmetic-DA-.git f:/verilog_sva_gh_scraper/data/full_repos/363583998
git clone --depth 1 --no-tags https://github.com/FP-GAme/fpgame-src.git f:/verilog_sva_gh_scraper/data/full_repos/363659195
git clone --depth 1 --no-tags https://github.com/Fagonar96/ClockAlarm.git f:/verilog_sva_gh_scraper/data/full_repos/362697905
git clone --depth 1 --no-tags https://github.com/russellfriesenhahn/stc0_caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/361031492
git clone --depth 1 --no-tags https://github.com/MitchGranger/Vectors.git f:/verilog_sva_gh_scraper/data/full_repos/360896450
git clone --depth 1 --no-tags https://github.com/oscardhc03/000p.git f:/verilog_sva_gh_scraper/data/full_repos/361934706
git clone --depth 1 --no-tags https://github.com/ZydJankiel/UC_PROJEKT.git f:/verilog_sva_gh_scraper/data/full_repos/361675204
git clone --depth 1 --no-tags https://github.com/Revilo2157/ProjectAgain.git f:/verilog_sva_gh_scraper/data/full_repos/362396069
git clone --depth 1 --no-tags https://github.com/JohannesKauffmann/AudioVisualizer.git f:/verilog_sva_gh_scraper/data/full_repos/362471358
git clone --depth 1 --no-tags https://github.com/kharon4/compArchAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/358324293
git clone --depth 1 --no-tags https://github.com/eli-zhang/ECE4740-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/358345632
git clone --depth 1 --no-tags https://github.com/Skyb0rg007/FifthCPU.git f:/verilog_sva_gh_scraper/data/full_repos/358663366
git clone --depth 1 --no-tags https://github.com/mtr329/BUAA_CO_2020.git f:/verilog_sva_gh_scraper/data/full_repos/353317404
git clone --depth 1 --no-tags https://github.com/khyamling/YaNoC.git f:/verilog_sva_gh_scraper/data/full_repos/353436269
git clone --depth 1 --no-tags https://github.com/yanweicheng2/test.git f:/verilog_sva_gh_scraper/data/full_repos/353015903
git clone --depth 1 --no-tags https://github.com/zfqxuz/alu.git f:/verilog_sva_gh_scraper/data/full_repos/354532521
git clone --depth 1 --no-tags https://github.com/BrunoTarijon/LSC-WeirdProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/354658921
git clone --depth 1 --no-tags https://github.com/benagnes/ExecUnitVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/361228989
git clone --depth 1 --no-tags https://github.com/kraysang/ECE241-PROJECT-SODUKU.git f:/verilog_sva_gh_scraper/data/full_repos/362488612
git clone --depth 1 --no-tags https://github.com/oezeb/Syllabus-of-Digital-Logic-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/362521292
git clone --depth 1 --no-tags https://github.com/vscheyer/Irrigation_Control_Chip.git f:/verilog_sva_gh_scraper/data/full_repos/362273690
git clone --depth 1 --no-tags https://github.com/dsanchezlo/DivisorVerilogF.git f:/verilog_sva_gh_scraper/data/full_repos/362689733
git clone --depth 1 --no-tags https://github.com/Haggs3/SDUP_InvSqrt.git f:/verilog_sva_gh_scraper/data/full_repos/360295072
git clone --depth 1 --no-tags https://github.com/lixunwei/self-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/360975925
git clone --depth 1 --no-tags https://github.com/tetoblivion/one_trick_three_cpus.git f:/verilog_sva_gh_scraper/data/full_repos/360984495
git clone --depth 1 --no-tags https://github.com/prapty/CS-250B-Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/360997430
git clone --depth 1 --no-tags https://github.com/Sash-github-account/sci_acc_proj.git f:/verilog_sva_gh_scraper/data/full_repos/362237103
git clone --depth 1 --no-tags https://github.com/vshrotriya/Sorting_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/355887544
git clone --depth 1 --no-tags https://github.com/dsanchezlo/4th-Lab.-Digital-I.git f:/verilog_sva_gh_scraper/data/full_repos/356393453
git clone --depth 1 --no-tags https://github.com/sagnik-r/Computer-Organization-Laboratory-CS39001.git f:/verilog_sva_gh_scraper/data/full_repos/359866070
git clone --depth 1 --no-tags https://github.com/va7deo/demo68k.git f:/verilog_sva_gh_scraper/data/full_repos/359225242
git clone --depth 1 --no-tags https://github.com/electrophile27/router1x3protocal.git f:/verilog_sva_gh_scraper/data/full_repos/359706156
git clone --depth 1 --no-tags https://github.com/ICGNYN/MIPSverilog.git f:/verilog_sva_gh_scraper/data/full_repos/359756544
git clone --depth 1 --no-tags https://github.com/khyamling/traceNoC.git f:/verilog_sva_gh_scraper/data/full_repos/353692527
git clone --depth 1 --no-tags https://github.com/rykovv/custom_router.git f:/verilog_sva_gh_scraper/data/full_repos/356203181
git clone --depth 1 --no-tags https://github.com/julioCROS/Simple-processor-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/358318547
git clone --depth 1 --no-tags https://github.com/VTorres09/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/358445517
git clone --depth 1 --no-tags https://github.com/gilmonroy/sist1.git f:/verilog_sva_gh_scraper/data/full_repos/358474736
git clone --depth 1 --no-tags https://github.com/Saunsem/ECE483Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/355406704
git clone --depth 1 --no-tags https://github.com/yangyangguy/VerilogBasic.git f:/verilog_sva_gh_scraper/data/full_repos/356765265
git clone --depth 1 --no-tags https://github.com/gauripuranik/4-1-Mux.git f:/verilog_sva_gh_scraper/data/full_repos/357110500
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Tournament_Branch_Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/361639905
git clone --depth 1 --no-tags https://github.com/Soham-Das-2021/Level-1_2-bit_Branch_Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/361637859
git clone --depth 1 --no-tags https://github.com/kornalewski9715/Slot-machine.git f:/verilog_sva_gh_scraper/data/full_repos/355012330
git clone --depth 1 --no-tags https://github.com/calin-juganaru/smp.git f:/verilog_sva_gh_scraper/data/full_repos/354892899
git clone --depth 1 --no-tags https://github.com/BelfortXP/Radix-4_Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/355069181
git clone --depth 1 --no-tags https://github.com/williamtien23/HDL-Carry_Select_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/364084658
git clone --depth 1 --no-tags https://github.com/mfkiwl/Spinal.git f:/verilog_sva_gh_scraper/data/full_repos/363718241
git clone --depth 1 --no-tags https://github.com/caerus-timing/CANTimingAnalysis.git f:/verilog_sva_gh_scraper/data/full_repos/364057178
