/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:40:37 2024 GMT

INFO: Created design: hmac. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_subreg_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_util_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/pwrmgr_reg_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/pwrmgr_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_ram_1p_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_mubi_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_cipher_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_alert_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_count_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/jtag_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/entropy_src_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/edn_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/top_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/flash_ctrl_reg_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/flash_ctrl_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/flash_phy_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/hmac_reg_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/hmac_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/lc_ctrl_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/otp_ctrl_reg_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/otp_ctrl_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/ast_pkg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/hmac.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/hmac_core.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/hmac_reg_top.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_alert_sender.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_buf.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_diff_decode.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_fifo_sync.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_flop_2sync.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_generic_buf.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_generic_flop.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_generic_flop_2sync.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_intr_hw.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_packer.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_inv_39_32_dec.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_inv_39_32_enc.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_inv_64_57_dec.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_inv_64_57_enc.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_subreg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_subreg_ext.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/sha2.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/sha2_pad.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_adapter_reg.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_adapter_sram.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_cmd_intg_chk.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_data_integ_dec.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_data_integ_enc.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_err.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_err_resp.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_fifo_sync.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_rsp_intg_gen.sv
INFO: Adding SV_2012 /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/tlul_socket_1n.sv
INFO: Adding constraint file /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././raptor_sdc.sdc
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: hmac
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_pkg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_pkg.sv' to AST representation.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/.././rtl/prim_secded_pkg.sv:34: ERROR: syntax error, unexpected TOK_CONSTVAL
ERROR: ANL: Default parser failed, re-attempting with SV parser
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: hmac
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/hmac_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

2. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_reg_pkg.sv:7:1: Compile package "pwrmgr_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_pkg.sv:8:1: Compile package "pwrmgr_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:17:1: Compile package "prim_cipher_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_count_pkg.sv:8:1: Compile package "prim_count_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_pkg.sv:7:1: Compile package "hmac_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:6:1: Compile package "hmac_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/lc_ctrl_pkg.sv:6:1: Compile package "lc_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_reg_pkg.sv:7:1: Compile package "otp_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_pkg.sv:6:1: Compile package "otp_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Compile module "work@hmac".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:7:1: Compile module "work@hmac_core".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:8:1: Compile module "work@hmac_reg_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:32:1: Compile module "work@prim_alert_sender".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:16:1: Compile module "work@prim_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:19:1: Compile module "work@prim_diff_decode".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:13:1: Compile module "work@prim_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_buf.sv:6:1: Compile module "work@prim_generic_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:7:1: Compile module "work@prim_generic_flop".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop_2sync.sv:9:1: Compile module "work@prim_generic_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:10:1: Compile module "work@prim_intr_hw".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:8:1: Compile module "work@prim_packer".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:7:1: Compile module "work@prim_subreg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_ext.sv:7:1: Compile module "work@prim_subreg_ext".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:8:1: Compile module "work@sha2".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:9:1: Compile module "work@sha2_pad".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:10:1: Compile module "work@tlul_adapter_reg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:13:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:6:1: Compile module "work@tlul_err_resp".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:9:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:35:1: Compile module "work@tlul_socket_1n".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:41:17: Implicit port type (wire) for "sha_message_length".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:24:23: Implicit port type (wire) for "hw2reg_intr_state_de_o",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:19:27: Implicit port type (wire) for "ready_o".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:24:29: Implicit port type (wire) for "spare_req_o",
there are 1 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_done.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_fifo_empty.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_err.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:172:12: Compile generate block "work@hmac.u_tlul_adapter.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:206:12: Compile generate block "work@hmac.u_tlul_adapter.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:210:23: Compile generate block "work@hmac.u_tlul_adapter.gen_no_reads".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_err_code.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_lower.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_upper.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:460:42: Compile generate block "work@hmac.gen_alert_tx[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_n.gen_generic".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Top level module "work@hmac".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 9.
[NTE:EL0510] Nb instances: 98.
[NTE:EL0511] Nb leaf instances: 32.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 10
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:71: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:82: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:293: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:304: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:315: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:328: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:337: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:346: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:355: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:373: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:382: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:391: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:128: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:322: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:488: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:185: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:253: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:53: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:87: Post-decrementation operations are handled as pre-decrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:97: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:112: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:116: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:122: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:144: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:156: Post-incrementation operations are handled as pre-incrementation.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp'.
Generating RTLIL representation for module `$paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_diff_decode\AsyncOn=1'1'.
Generating RTLIL representation for module `$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf'.
Generating RTLIL representation for module `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg'.
Generating RTLIL representation for module `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender'.
Generating RTLIL representation for module `\sha2'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `\hmac'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg'.
Generating RTLIL representation for module `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1'.
Generating RTLIL representation for module `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `\hmac_core'.
Warning: reg '\sel_msglen' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:179.10-179.67.
Generating RTLIL representation for module `$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top'.
Generating RTLIL representation for module `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `\sha2_pad'.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:83: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:84: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:85: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
Generating RTLIL representation for module `\prim_secded_inv_64_57_dec'.
Generating RTLIL representation for module `$paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `\prim_generic_buf'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.
Generating RTLIL representation for module `$paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n'.

-- Running command `hierarchy -top hmac' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0

3.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Removed 0 unused modules.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.
Warning: Resizing cell port $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.u_socket.dev_select_i from 1 bits to 2 bits.
Warning: Resizing cell port $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.u_chk.data_i from 50 bits to 64 bits.
Warning: Resizing cell port hmac.u_sha2.digest from 256 bits to 32 bits.

Dumping file hier_info.json ...
 Process module "$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\\prim_fifo_sync"
 Process module "$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\\prim_subreg"
 Process module "$paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\\prim_fifo_sync"
 Process module "$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\\prim_alert_sender"
 Process module "$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\\prim_packer"
 Process module "$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\\tlul_rsp_intg_gen"
 Process module "$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\\hmac_reg_top"
 Process module "$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\\tlul_socket_1n"
 Process module "$paramod$58742bab91a003d79034aeb644264cbb951eb306\\prim_fifo_sync"
 Process module "$paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\\prim_fifo_sync"
 Process module "$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\\prim_subreg"
 Process module "$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\\tlul_fifo_sync"
 Process module "$paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\\prim_fifo_sync"
 Process module "$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\\prim_fifo_sync"
 Process module "$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\\prim_buf"
 Process module "$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\\tlul_adapter_sram"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_cmd_intg_chk"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_dec"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_data_integ_enc"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err"
 Process module "$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\\tlul_err_resp"
 Process module "$paramod$b652f3dfdeef7584c496ced680b0643f32807516\\tlul_adapter_reg"
 Process module "$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\\prim_fifo_sync"
 Process module "$paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\\tlul_fifo_sync"
 Process module "$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\\prim_subreg"
 Process module "$paramod$f519e51f824927b1da80ae7de12f65225cc31206\\prim_fifo_sync"
 Process module "$paramod\\prim_diff_decode\\AsyncOn=1'1"
 Process module "$paramod\\prim_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_generic_flop\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_generic_flop\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_generic_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'0"
 Process module "$paramod\\prim_generic_flop_2sync\\Width=s32'00000000000000000000000000000001\\ResetValue=1'1"
 Process module "$paramod\\prim_intr_hw\\Width=32'00000000000000000000000000000001\\FlopOutput=1'1"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000000001"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000000101"
 Process module "$paramod\\prim_subreg_ext\\DW=32'00000000000000000000000000100000"
 Process module "hmac_core"
 Process module "prim_generic_buf"
 Process module "prim_secded_inv_39_32_dec"
 Process module "prim_secded_inv_39_32_enc"
 Process module "prim_secded_inv_64_57_dec"
 Process module "prim_secded_inv_64_57_enc"
 Process module "sha2"
 Process module "sha2_pad"
Dumping file port_info.json ...

Warnings: 43 unique messages, 45 total
End of script. Logfile hash: a31f120628, CPU: user 14.84s system 0.68s, MEM: 990.51 MB peak
Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)
Time spent: 98% 2x read_systemverilog (15 sec), 0% 1x analyze (0 sec), ...
INFO: ANL: Design hmac is analyzed
INFO: ANL: Top Modules: hmac

INFO: ANL: Design hmac is analyzed
INFO: ANL: Top Modules: hmac

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: hmac
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s hmac.ys -l hmac_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/yosys -s hmac.ys -l hmac_synth.log

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `hmac.ys' --
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

1. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/results_dir/hmac/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_reg_pkg.sv:7:1: Compile package "pwrmgr_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/pwrmgr_pkg.sv:8:1: Compile package "pwrmgr_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_ram_1p_pkg.sv:6:1: Compile package "prim_ram_1p_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:17:1: Compile package "prim_cipher_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_count_pkg.sv:8:1: Compile package "prim_count_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/jtag_pkg.sv:6:1: Compile package "jtag_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/entropy_src_pkg.sv:7:1: Compile package "entropy_src_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/edn_pkg.sv:7:1: Compile package "edn_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_reg_pkg.sv:7:1: Compile package "flash_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:8:1: Compile package "flash_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_phy_pkg.sv:8:1: Compile package "flash_phy_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_pkg.sv:7:1: Compile package "hmac_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:6:1: Compile package "hmac_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/lc_ctrl_pkg.sv:6:1: Compile package "lc_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_reg_pkg.sv:7:1: Compile package "otp_ctrl_reg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/otp_ctrl_pkg.sv:6:1: Compile package "otp_ctrl_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/ast_pkg.sv:12:1: Compile package "ast_pkg".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FCLK_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:185:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242:1: Compile module "work@FIFO36K".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:299:1: Compile module "work@I_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:277:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:318:1: Compile module "work@I_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:336:1: Compile module "work@I_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358:1: Compile module "work@I_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372:1: Compile module "work@I_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:480:1: Compile module "work@LATCH".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:433:1: Compile module "work@LATCHN".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:401:1: Compile module "work@LATCHNR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:417:1: Compile module "work@LATCHNS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:448:1: Compile module "work@LATCHR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:464:1: Compile module "work@LATCHS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:495:1: Compile module "work@LUT1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:511:1: Compile module "work@LUT2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:527:1: Compile module "work@LUT3".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543:1: Compile module "work@LUT4".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559:1: Compile module "work@LUT5".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:575:1: Compile module "work@LUT6".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:591:1: Compile module "work@MIPI_RX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627:1: Compile module "work@MIPI_TX".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729:1: Compile module "work@O_BUF".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708:1: Compile module "work@O_BUFT".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:686:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750:1: Compile module "work@O_DDR".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768:1: Compile module "work@O_DELAY".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790:1: Compile module "work@O_FAB".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823:1: Compile module "work@O_SERDES".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:850:1: Compile module "work@PLL".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:902:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:929:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1027:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1043:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1160:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Compile module "work@hmac".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:7:1: Compile module "work@hmac_core".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:8:1: Compile module "work@hmac_reg_top".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:32:1: Compile module "work@prim_alert_sender".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:16:1: Compile module "work@prim_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:19:1: Compile module "work@prim_diff_decode".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:6:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:13:1: Compile module "work@prim_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_buf.sv:6:1: Compile module "work@prim_generic_buf".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:7:1: Compile module "work@prim_generic_flop".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop_2sync.sv:9:1: Compile module "work@prim_generic_flop_2sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:10:1: Compile module "work@prim_intr_hw".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:8:1: Compile module "work@prim_packer".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:7:1: Compile module "work@prim_secded_inv_39_32_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:7:1: Compile module "work@prim_secded_inv_39_32_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:7:1: Compile module "work@prim_secded_inv_64_57_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:7:1: Compile module "work@prim_secded_inv_64_57_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:7:1: Compile module "work@prim_subreg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg_ext.sv:7:1: Compile module "work@prim_subreg_ext".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:8:1: Compile module "work@sha2".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:9:1: Compile module "work@sha2_pad".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:10:1: Compile module "work@tlul_adapter_reg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:13:1: Compile module "work@tlul_adapter_sram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:3:1: Compile module "work@tlul_cmd_intg_chk".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_dec.sv:10:1: Compile module "work@tlul_data_integ_dec".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_data_integ_enc.sv:10:1: Compile module "work@tlul_data_integ_enc".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:7:1: Compile module "work@tlul_err".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:6:1: Compile module "work@tlul_err_resp".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:9:1: Compile module "work@tlul_fifo_sync".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:9:1: Compile module "work@tlul_rsp_intg_gen".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:35:1: Compile module "work@tlul_socket_1n".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:41:17: Implicit port type (wire) for "sha_message_length".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:21:27: Implicit port type (wire) for "wready",
there are 3 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:24:23: Implicit port type (wire) for "hw2reg_intr_state_de_o",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:19:27: Implicit port type (wire) for "ready_o".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:24:29: Implicit port type (wire) for "spare_req_o",
there are 1 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[3]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[4]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[5]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[6]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:136:34: Compile generate block "work@hmac.gen_key_digest[7]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_done.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_fifo_empty.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:39:24: Compile generate block "work@hmac.intr_hw_hmac_err.gen_flop_intr_output".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:122:14: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_depth_gt1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_msg_fifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:172:12: Compile generate block "work@hmac.u_tlul_adapter.gen_no_wordwidthadapt".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:206:12: Compile generate block "work@hmac.u_tlul_adapter.gen_writes_allowed".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:210:23: Compile generate block "work@hmac.u_tlul_adapter.gen_no_reads".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_reqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:135:14: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_nopass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:48:12: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:114:21: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_depth_eq1".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:132:23: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_pass".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:140:36: Compile generate block "work@hmac.u_tlul_adapter.u_rspfifo.gen_normal_fifo.gen_output_zero".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:19:25: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_rsp_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:34:26: Compile generate block "work@hmac.u_reg.u_rsp_intg_gen.gen_data_intg".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.fifo_h.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:124:36: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:172:38: Compile generate block "work@hmac.u_reg.u_socket.gen_u_o_d_ready[2]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:177:36: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:32:19: Compile generate block "work@hmac.u_reg.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_state_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_done.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_fifo_empty.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_intr_enable_hmac_err.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_err_code.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_lower.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:60:12: Compile generate block "work@hmac.u_reg.u_msg_length_upper.gen_hw".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:460:42: Compile generate block "work@hmac.gen_alert_tx[0]".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:44:16: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_flop_2sync.sv:28:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_n.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_p.gen_generic".
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_buf.sv:30:10: Compile generate block "work@hmac.gen_alert_tx[0].u_prim_alert_sender.u_prim_buf_n.gen_generic".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:9:1: Top level module "work@hmac".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 9.
[NTE:EL0510] Nb instances: 98.
[NTE:EL0511] Nb leaf instances: 32.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 10
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:71: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:82: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:293: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:304: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:315: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:328: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:337: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:346: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:355: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:373: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:382: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_cipher_pkg.sv:391: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/flash_ctrl_pkg.sv:553: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:128: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:322: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:488: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:185: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:253: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:53: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:87: Post-decrementation operations are handled as pre-decrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:97: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:112: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:116: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:122: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:144: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:156: Post-incrementation operations are handled as pre-incrementation.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101'.
Generating RTLIL representation for module `$paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp'.
Generating RTLIL representation for module `$paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_diff_decode\AsyncOn=1'1'.
Generating RTLIL representation for module `$paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf'.
Generating RTLIL representation for module `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg'.
Generating RTLIL representation for module `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender'.
Generating RTLIL representation for module `\sha2'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `\hmac'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg'.
Generating RTLIL representation for module `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk'.
Generating RTLIL representation for module `$paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0'.
Generating RTLIL representation for module `$paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1'.
Generating RTLIL representation for module `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err'.
Generating RTLIL representation for module `\hmac_core'.
Warning: reg '\sel_msglen' is assigned in a continuous assignment at /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:179.10-179.67.
Generating RTLIL representation for module `$paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync'.
Generating RTLIL representation for module `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1'.
Generating RTLIL representation for module `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top'.
Generating RTLIL representation for module `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen'.
Generating RTLIL representation for module `\sha2_pad'.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:83: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:84: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:85: Warning: Range select [127:124] out of bounds on signal `\fifo_rdata': Setting all 4 result bits to undef.
Generating RTLIL representation for module `\prim_secded_inv_64_57_dec'.
Generating RTLIL representation for module `$paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_dec'.
Generating RTLIL representation for module `\prim_generic_buf'.
Generating RTLIL representation for module `\prim_secded_inv_64_57_enc'.
Generating RTLIL representation for module `$paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync'.
Generating RTLIL representation for module `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc'.
Generating RTLIL representation for module `\prim_secded_inv_39_32_enc'.
Generating RTLIL representation for module `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0

2.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Removed 0 unused modules.
Warning: Resizing cell port $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.gen_rsp_intg.u_rsp_gen.data_i from 6 bits to 57 bits.
Warning: Resizing cell port $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.u_socket.dev_select_i from 1 bits to 2 bits.
Warning: Resizing cell port $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.u_chk.data_i from 50 bits to 64 bits.
Warning: Resizing cell port hmac.u_sha2.digest from 256 bits to 32 bits.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0

3.17.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top
Used module:         $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101
Used module:         $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001
Used module:         $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg
Used module:         $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg
Used module:         $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err
Used module:         $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp
Used module:             $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync
Used module:                 $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync
Used module:                 $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync
Used module:             $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync
Used module:                 $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync
Used module:                 $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync
Used module:         $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk
Used module:             $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer
Used module:     $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram
Used module:         $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync
Used module:         $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync
Used module:         $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync
Used module:     $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync
Used module:     $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1
Used module:     $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender
Used module:         $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf
Used module:             \prim_generic_buf
Used module:         $paramod\prim_diff_decode\AsyncOn=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1
Used module:             $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                 $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Used module:                     $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0
Removed 0 unused modules.

3.18. Executing PROC pass (convert processes to netlists).

3.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1211$1509'.
Cleaned up 1 empty switch.

3.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960 in module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946 in module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942 in module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656 in module sha2_pad.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648 in module sha2_pad.
Marked 11 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638 in module sha2_pad.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:135$1636 in module sha2_pad.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635 in module sha2_pad.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635 in module sha2_pad.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616 in module $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611 in module $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596 in module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1075$1508 in module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:117$1343 in module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$1259 in module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254 in module hmac_core.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197 in module hmac_core.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:181$1195 in module hmac_core.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191 in module hmac_core.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189 in module hmac_core.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186 in module hmac_core.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165 in module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:108$1148 in module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958 in module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:126$955 in module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924 in module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916 in module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911 in module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:41$890 in module $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:159$819 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 32 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772 in module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$770 in module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759 in module $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754 in module $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739 in module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:120$722 in module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718 in module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715 in module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598 in module hmac.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:555$549 in module hmac.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:507$548 in module hmac.
Marked 9 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537 in module hmac.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532 in module hmac.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495 in module hmac.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493 in module hmac.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489 in module hmac.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487 in module hmac.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324 in module sha2.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314 in module sha2.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:236$312 in module sha2.
Marked 7 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307 in module sha2.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:169$305 in module sha2.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:156$303 in module sha2.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299 in module sha2.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294 in module sha2.
Marked 5 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261 in module sha2.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98 in module sha2.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72 in module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72 in module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65 in module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57 in module $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52 in module $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$37 in module $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35 in module $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33 in module $paramod\prim_diff_decode\AsyncOn=1'1.
Marked 8 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30 in module $paramod\prim_diff_decode\AsyncOn=1'1.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20 in module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9 in module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$7 in module $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5 in module $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$3 in module $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1 in module $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.
Removed a total of 5 dead cases.

3.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 421 assignments to connections.

3.18.4. Executing PROC_INIT pass (extract init attributes).

3.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
Found async reset \rst_ni in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656'.
Found async reset \rst_ni in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648'.
Found async reset \rst_ni in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:135$1636'.
Found async reset \rst_ni in `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616'.
Found async reset \rst_ni in `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611'.
Found async reset \rst_ni in `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596'.
Found async reset \rst_ni in `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$1259'.
Found async reset \rst_ni in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254'.
Found async reset \rst_ni in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:181$1195'.
Found async reset \rst_ni in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191'.
Found async reset \rst_ni in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189'.
Found async reset \rst_ni in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186'.
Found async reset \rst_ni in `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916'.
Found async reset \rst_ni in `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911'.
Found async reset \rst_ni in `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:41$890'.
Found async reset \rst_ni in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:159$819'.
Found async reset \rst_ni in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
Found async reset \rst_ni in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780'.
Found async reset \rst_ni in `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$770'.
Found async reset \rst_ni in `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759'.
Found async reset \rst_ni in `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754'.
Found async reset \rst_ni in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739'.
Found async reset \rst_ni in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
Found async reset \rst_ni in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:555$549'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489'.
Found async reset \rst_ni in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:236$312'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:169$305'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:156$303'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
Found async reset \rst_ni in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
Found async reset \rst_ni in `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
Found async reset \rst_ni in `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57'.
Found async reset \rst_ni in `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52'.
Found async reset \rst_ni in `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$37'.
Found async reset \rst_ni in `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35'.
Found async reset \rst_ni in `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
Found async reset \rst_ni in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
Found async reset \rst_ni in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9'.
Found async reset \rst_ni in `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$7'.
Found async reset \rst_ni in `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5'.
Found async reset \rst_ni in `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$3'.
Found async reset \rst_ni in `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1'.

3.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~202 debug messages>

3.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
     1/2: $0\dev_select_outstanding[1:0]
     2/2: $0\num_req_outstanding[8:0]
Creating decoders for process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946'.
     1/2: $2\tl_t_p[65:0]
     2/2: $1\tl_t_p[65:0]
Creating decoders for process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942'.
     1/3: $3\hfifo_reqready[0:0]
     2/3: $2\hfifo_reqready[0:0]
     3/3: $1\hfifo_reqready[0:0]
Creating decoders for process `\prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:12$1912'.
Creating decoders for process `\prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:12$1890'.
Creating decoders for process `\prim_secded_inv_39_32_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:14$1800'.
Creating decoders for process `\prim_secded_inv_64_57_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:14$1659'.
Creating decoders for process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656'.
     1/1: $0\hash_process_flag[0:0]
Creating decoders for process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648'.
     1/2: $0\tx_count[63:0] [63:5]
     2/2: $0\tx_count[63:0] [4:0]
Creating decoders for process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
     1/30: $10\inc_txcount[0:0]
     2/30: $11\st_d[2:0]
     3/30: $9\inc_txcount[0:0]
     4/30: $10\st_d[2:0]
     5/30: $9\st_d[2:0]
     6/30: $8\st_d[2:0]
     7/30: $8\inc_txcount[0:0]
     8/30: $7\inc_txcount[0:0]
     9/30: $7\st_d[2:0]
    10/30: $6\inc_txcount[0:0]
    11/30: $6\st_d[2:0]
    12/30: $5\st_d[2:0]
    13/30: $4\fifo_rready[0:0]
    14/30: $5\inc_txcount[0:0]
    15/30: $4\shaf_rvalid[0:0]
    16/30: $4\st_d[2:0]
    17/30: $4\inc_txcount[0:0]
    18/30: $3\shaf_rvalid[0:0]
    19/30: $3\fifo_rready[0:0]
    20/30: $3\st_d[2:0]
    21/30: $2\fifo_rready[0:0]
    22/30: $3\inc_txcount[0:0]
    23/30: $2\shaf_rvalid[0:0]
    24/30: $2\st_d[2:0]
    25/30: $2\inc_txcount[0:0]
    26/30: $1\st_d[2:0]
    27/30: $1\inc_txcount[0:0]
    28/30: $1\shaf_rvalid[0:0]
    29/30: $1\sel_data[2:0]
    30/30: $1\fifo_rready[0:0]
Creating decoders for process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:135$1636'.
     1/1: $0\st_q[2:0]
Creating decoders for process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635'.
     1/2: $2\shaf_rdata[31:0]
     2/2: $1\shaf_rdata[31:0]
Creating decoders for process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
Creating decoders for process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:44$1627'.
Creating decoders for process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$1621'.
     1/1: $0\gen_normal_fifo.storage[12:0]
Creating decoders for process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596'.
     1/1: $0\intg_err_q[0:0]
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1211$1509'.
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1075$1508'.
     1/6: $1\reg_rdata_next[31:0] [31:9]
     2/6: $1\reg_rdata_next[31:0] [3]
     3/6: $1\reg_rdata_next[31:0] [2]
     4/6: $1\reg_rdata_next[31:0] [0]
     5/6: $1\reg_rdata_next[31:0] [8:4]
     6/6: $1\reg_rdata_next[31:0] [1]
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:968$1372'.
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:934$1344'.
Creating decoders for process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:117$1343'.
     1/2: $2\reg_steer[0:0]
     2/2: $1\reg_steer[0:0]
Creating decoders for process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$1259'.
     1/1: $0\q_o[0:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254'.
     1/2: $0\txcount[63:0] [63:5]
     2/2: $0\txcount[63:0] [4:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
     1/31: $4\hmac_sha_rvalid[0:0]
     2/31: $8\st_d[2:0]
     3/31: $3\hash_start[0:0]
     4/31: $3\round_d[0:0]
     5/31: $3\update_round[0:0]
     6/31: $3\clr_txcount[0:0]
     7/31: $7\st_d[2:0]
     8/31: $6\st_d[2:0]
     9/31: $5\st_d[2:0]
    10/31: $2\hash_process[0:0]
    11/31: $3\hmac_sha_rvalid[0:0]
    12/31: $4\st_d[2:0]
    13/31: $2\hmac_sha_rvalid[0:0]
    14/31: $3\st_d[2:0]
    15/31: $2\hash_start[0:0]
    16/31: $2\round_d[0:0]
    17/31: $2\update_round[0:0]
    18/31: $2\clr_txcount[0:0]
    19/31: $2\st_d[2:0]
    20/31: $1\st_d[2:0]
    21/31: $1\round_d[0:0]
    22/31: $1\update_round[0:0]
    23/31: $1\clr_txcount[0:0]
    24/31: $1\hash_start[0:0]
    25/31: $1\clr_fifo_wdata_sel[0:0]
    26/31: $1\sel_rdata[1:0]
    27/31: $1\hmac_sha_rvalid[0:0]
    28/31: $1\hmac_hash_done[0:0]
    29/31: $1\fifo_wsel[0:0]
    30/31: $1\fifo_wvalid[0:0]
    31/31: $1\hash_process[0:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:181$1195'.
     1/1: $0\st_q[2:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191'.
     1/1: $0\fifo_wdata_sel[2:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189'.
     1/1: $0\round_q[0:0]
Creating decoders for process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186'.
     1/1: $0\reg_hash_process_flag[0:0]
Creating decoders for process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
     1/6: $2\fulldata_chk[0:0]
     2/6: $2\mask_chk[0:0]
     3/6: $2\addr_sz_chk[0:0]
     4/6: $1\fulldata_chk[0:0]
     5/6: $1\mask_chk[0:0]
     6/6: $1\addr_sz_chk[0:0]
Creating decoders for process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:108$1148'.
     1/3: $3\d_valid[0:0]
     2/3: $2\d_valid[0:0]
     3/3: $1\d_valid[0:0]
Creating decoders for process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
Creating decoders for process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
     1/11: $1$fordecl_block29.i[31:0]$968
     2/11: $1\wdata_int[31:0]
     3/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$949[31:0]$976
     4/11: $1\wmask_int[31:0]
     5/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$948[31:0]$975
     6/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$947[31:0]$974
     7/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$946[31:0]$973
     8/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$945[31:0]$972
     9/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$944[31:0]$971
    10/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$943[31:0]$970
    11/11: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$942[31:0]$969
Creating decoders for process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:126$955'.
     1/2: $2\d_error[0:0]
     2/2: $1\d_error[0:0]
Creating decoders for process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
     1/2: $1$lookahead\gen_normal_fifo.storage$923[575:0]$928
     2/2: $1$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:127$897[31:0]$927
Creating decoders for process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916'.
     1/1: $0\gen_normal_fifo.fifo_rptr[4:0]
Creating decoders for process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911'.
     1/1: $0\gen_normal_fifo.fifo_wptr[4:0]
Creating decoders for process `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:41$890'.
     1/1: $0\intr_o[0:0]
Creating decoders for process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:50$838'.
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
     1/7: $2\flush_done[0:0]
     2/7: $2\flush_valid[0:0]
     3/7: $3\flush_st_next[0:0]
     4/7: $2\flush_st_next[0:0]
     5/7: $1\flush_st_next[0:0]
     6/7: $1\flush_done[0:0]
     7/7: $1\flush_valid[0:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:159$819'.
     1/1: $0\flush_st[0:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
     1/2: $0\stored_mask[63:0]
     2/2: $0\stored_data[63:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816'.
     1/2: $1\stored_mask_next[63:0]
     2/2: $1\stored_data_next[63:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782'.
     1/32: $32\lod_idx[4:0]
     2/32: $31\lod_idx[4:0]
     3/32: $30\lod_idx[4:0]
     4/32: $29\lod_idx[4:0]
     5/32: $28\lod_idx[4:0]
     6/32: $27\lod_idx[4:0]
     7/32: $26\lod_idx[4:0]
     8/32: $25\lod_idx[4:0]
     9/32: $24\lod_idx[4:0]
    10/32: $23\lod_idx[4:0]
    11/32: $22\lod_idx[4:0]
    12/32: $21\lod_idx[4:0]
    13/32: $20\lod_idx[4:0]
    14/32: $19\lod_idx[4:0]
    15/32: $18\lod_idx[4:0]
    16/32: $17\lod_idx[4:0]
    17/32: $16\lod_idx[4:0]
    18/32: $15\lod_idx[4:0]
    19/32: $14\lod_idx[4:0]
    20/32: $13\lod_idx[4:0]
    21/32: $12\lod_idx[4:0]
    22/32: $11\lod_idx[4:0]
    23/32: $10\lod_idx[4:0]
    24/32: $9\lod_idx[4:0]
    25/32: $8\lod_idx[4:0]
    26/32: $7\lod_idx[4:0]
    27/32: $6\lod_idx[4:0]
    28/32: $5\lod_idx[4:0]
    29/32: $4\lod_idx[4:0]
    30/32: $3\lod_idx[4:0]
    31/32: $2\lod_idx[4:0]
    32/32: $1\lod_idx[4:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780'.
     1/1: $0\pos[6:0]
Creating decoders for process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772'.
     1/1: $1\pos_next[6:0]
Creating decoders for process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$770'.
     1/1: $0\q_o[0:0]
Creating decoders for process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$764'.
     1/1: $0\gen_normal_fifo.storage[32:0]
Creating decoders for process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739'.
     1/1: $0\outstanding[0:0]
Creating decoders for process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:120$722'.
     1/1: $1\addr_align_err[0:0]
Creating decoders for process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
     1/2: $0\error[0:0]
     2/2: $0\rdata[31:0]
Creating decoders for process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
     1/3: $0\rspop[2:0]
     2/3: $0\reqsz[1:0]
     3/3: $0\reqid[7:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
     1/11: $0\secret_key[255:0] [255:224]
     2/11: $0\secret_key[255:0] [223:192]
     3/11: $0\secret_key[255:0] [191:160]
     4/11: $0\secret_key[255:0] [159:128]
     5/11: $0\secret_key[255:0] [127:96]
     6/11: $0\secret_key[255:0] [95:64]
     7/11: $0\secret_key[255:0] [63:32]
     8/11: $0\secret_key[255:0] [31:0]
     9/11: $2$fordecl_block26.i[31:0]$602
    10/11: $1$fordecl_block26.i[31:0]$601
    11/11: $3$fordecl_block26.i[31:0]$604
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:555$549'.
     1/1: $0\idle_o[0:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:507$548'.
     1/1: $1\err_code[31:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537'.
     1/10: $9\update_seckey_inprocess[0:0]
     2/10: $8\update_seckey_inprocess[0:0]
     3/10: $7\update_seckey_inprocess[0:0]
     4/10: $6\update_seckey_inprocess[0:0]
     5/10: $5\update_seckey_inprocess[0:0]
     6/10: $4\update_seckey_inprocess[0:0]
     7/10: $3\update_seckey_inprocess[0:0]
     8/10: $2\update_seckey_inprocess[0:0]
     9/10: $1$fordecl_block28.i[31:0]$539
    10/10: $1\update_seckey_inprocess[0:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532'.
     1/1: $0\message_length[63:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:320$498'.
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495'.
     1/1: $0\fifo_empty_q[0:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493'.
     1/1: $0\msg_allowed[0:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489'.
     1/1: $0\cfg_reg[7:0]
Creating decoders for process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487'.
     1/1: $0\cfg_block[0:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
     1/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result[31:0]$425
     2/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1[31:0]$431
     3/96: $5\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result[31:0]$442
     4/96: $5\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v[31:0]$443
     5/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result[31:0]$440
     6/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v[31:0]$441
     7/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result[31:0]$438
     8/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v[31:0]$439
     9/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0[31:0]$430
    10/96: $5\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result[31:0]$436
    11/96: $5\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v[31:0]$437
    12/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result[31:0]$434
    13/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v[31:0]$435
    14/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result[31:0]$432
    15/96: $5\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v[31:0]$433
    16/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14[31:0]$429
    17/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9[31:0]$428
    18/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1[31:0]$427
    19/96: $5\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0[31:0]$426
    20/96: $4\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v[31:0]$424
    21/96: $4\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result[31:0]$423
    22/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v[31:0]$422
    23/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result[31:0]$421
    24/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v[31:0]$420
    25/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result[31:0]$419
    26/96: $4\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v[31:0]$418
    27/96: $4\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result[31:0]$417
    28/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v[31:0]$416
    29/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result[31:0]$415
    30/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v[31:0]$414
    31/96: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result[31:0]$413
    32/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1[31:0]$412
    33/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0[31:0]$411
    34/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14[31:0]$410
    35/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9[31:0]$409
    36/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1[31:0]$408
    37/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0[31:0]$407
    38/96: $4\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result[31:0]$406
    39/96: $3\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v[31:0]$403
    40/96: $3\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result[31:0]$402
    41/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v[31:0]$401
    42/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result[31:0]$400
    43/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v[31:0]$399
    44/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result[31:0]$398
    45/96: $3\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v[31:0]$397
    46/96: $3\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result[31:0]$396
    47/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v[31:0]$395
    48/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result[31:0]$394
    49/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v[31:0]$393
    50/96: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result[31:0]$392
    51/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1[31:0]$391
    52/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0[31:0]$390
    53/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14[31:0]$389
    54/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9[31:0]$388
    55/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1[31:0]$387
    56/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0[31:0]$386
    57/96: $3\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result[31:0]$385
    58/96: $2\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v[31:0]$382
    59/96: $2\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result[31:0]$381
    60/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v[31:0]$380
    61/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result[31:0]$379
    62/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v[31:0]$378
    63/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result[31:0]$377
    64/96: $2\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v[31:0]$376
    65/96: $2\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result[31:0]$375
    66/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v[31:0]$374
    67/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result[31:0]$373
    68/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v[31:0]$372
    69/96: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result[31:0]$371
    70/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1[31:0]$370
    71/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0[31:0]$369
    72/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14[31:0]$368
    73/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9[31:0]$367
    74/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1[31:0]$366
    75/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0[31:0]$365
    76/96: $2\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result[31:0]$364
    77/96: $1\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v[31:0]$363
    78/96: $1\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result[31:0]$362
    79/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v[31:0]$361
    80/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result[31:0]$360
    81/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v[31:0]$359
    82/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result[31:0]$358
    83/96: $1\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v[31:0]$357
    84/96: $1\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result[31:0]$356
    85/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v[31:0]$355
    86/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result[31:0]$354
    87/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v[31:0]$353
    88/96: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result[31:0]$352
    89/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1[31:0]$351
    90/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0[31:0]$350
    91/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14[31:0]$349
    92/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9[31:0]$348
    93/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1[31:0]$347
    94/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0[31:0]$346
    95/96: $1\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result[31:0]$345
    96/96: $0\w[511:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
     1/11: $4\sha_st_d[1:0]
     2/11: $3\init_hash[0:0]
     3/11: $3\sha_st_d[1:0]
     4/11: $2\calculate_next_w[0:0]
     5/11: $2\sha_st_d[1:0]
     6/11: $2\init_hash[0:0]
     7/11: $1\sha_st_d[1:0]
     8/11: $1\init_hash[0:0]
     9/11: $1\update_digest[0:0]
    10/11: $1\run_hash[0:0]
    11/11: $1\calculate_next_w[0:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:236$312'.
     1/1: $0\sha_st_q[1:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
     1/13: $7\fifo_st_d[1:0]
     2/13: $2\hash_done_next[0:0]
     3/13: $6\fifo_st_d[1:0]
     4/13: $4\update_w_from_fifo[0:0]
     5/13: $5\fifo_st_d[1:0]
     6/13: $3\update_w_from_fifo[0:0]
     7/13: $4\fifo_st_d[1:0]
     8/13: $2\update_w_from_fifo[0:0]
     9/13: $3\fifo_st_d[1:0]
    10/13: $2\fifo_st_d[1:0]
    11/13: $1\fifo_st_d[1:0]
    12/13: $1\hash_done_next[0:0]
    13/13: $1\update_w_from_fifo[0:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:169$305'.
     1/1: $0\fifo_st_q[1:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:156$303'.
     1/1: $0\hash_done[0:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299'.
     1/1: $0\w_index[3:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294'.
     1/1: $0\round[5:0]
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
     1/19: $5$fordecl_block40.i[31:0]$285
     2/19: $0\digest[31:0] [31:8]
     3/19: $3$fordecl_block39.i[31:0]$280
     4/19: $3$fordecl_block40.i[31:0]$281
     5/19: $2$fordecl_block38.i[31:0]$269
     6/19: $0\digest[31:0] [7]
     7/19: $0\digest[31:0] [6]
     8/19: $0\digest[31:0] [5]
     9/19: $0\digest[31:0] [4]
    10/19: $0\digest[31:0] [3]
    11/19: $0\digest[31:0] [2]
    12/19: $0\digest[31:0] [1]
    13/19: $0\digest[31:0] [0]
    14/19: $4$fordecl_block40.i[31:0]$284
    15/19: $2$fordecl_block39.i[31:0]$270
    16/19: $1$fordecl_block40.i[31:0]$268
    17/19: $1$fordecl_block39.i[31:0]$267
    18/19: $1$fordecl_block38.i[31:0]$266
    19/19: $2$fordecl_block40.i[31:0]$271
Creating decoders for process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
     1/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [7]
     2/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [0]
     3/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [1]
     4/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [2]
     5/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [3]
     6/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [4]
     7/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [5]
     8/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$199 [6]
     9/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp2[31:0]$208
    10/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.maj[31:0]$206
    11/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_0[31:0]$203
    12/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.$result[31:0]$219
    13/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.v[31:0]$220
    14/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.$result[31:0]$217
    15/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.v[31:0]$218
    16/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.$result[31:0]$215
    17/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.v[31:0]$216
    18/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp1[31:0]$207
    19/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.ch[31:0]$205
    20/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_1[31:0]$204
    21/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.$result[31:0]$213
    22/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.v[31:0]$214
    23/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.$result[31:0]$211
    24/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.v[31:0]$212
    25/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.$result[31:0]$209
    26/105: $4\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.v[31:0]$210
    27/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.h_i[255:0]$202
    28/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.k[31:0]$201
    29/105: $4\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.w[31:0]$200
    30/105: $0\hash[255:0] [223:192]
    31/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.$result[31:0]$197
    32/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.v[31:0]$196
    33/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.$result[31:0]$195
    34/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.v[31:0]$194
    35/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.$result[31:0]$193
    36/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.v[31:0]$192
    37/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.$result[31:0]$191
    38/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.v[31:0]$190
    39/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.$result[31:0]$189
    40/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.v[31:0]$188
    41/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.$result[31:0]$187
    42/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp2[31:0]$186
    43/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp1[31:0]$185
    44/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.maj[31:0]$184
    45/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.ch[31:0]$183
    46/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_1[31:0]$182
    47/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_0[31:0]$181
    48/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.h_i[255:0]$180
    49/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.k[31:0]$179
    50/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.w[31:0]$178
    51/105: $3\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$177
    52/105: $2\compress_round.$fordecl_block37.i[31:0]$146
    53/105: $0\hash[255:0] [191:160]
    54/105: $0\hash[255:0] [159:128]
    55/105: $0\hash[255:0] [127:96]
    56/105: $0\hash[255:0] [95:64]
    57/105: $0\hash[255:0] [63:32]
    58/105: $0\hash[255:0] [31:0]
    59/105: $0\hash[255:0] [255:224]
    60/105: $3\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.v[31:0]$198
    61/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.$result[31:0]$167
    62/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.v[31:0]$166
    63/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.$result[31:0]$165
    64/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.v[31:0]$164
    65/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.$result[31:0]$163
    66/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.v[31:0]$162
    67/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.$result[31:0]$161
    68/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.v[31:0]$160
    69/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.$result[31:0]$159
    70/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.v[31:0]$158
    71/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.$result[31:0]$157
    72/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp2[31:0]$156
    73/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp1[31:0]$155
    74/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.maj[31:0]$154
    75/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.ch[31:0]$153
    76/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_1[31:0]$152
    77/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_0[31:0]$151
    78/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.h_i[255:0]$150
    79/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.k[31:0]$149
    80/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.w[31:0]$148
    81/105: $2\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$147
    82/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.v[31:0]$145
    83/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.$result[31:0]$144
    84/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.v[31:0]$143
    85/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.$result[31:0]$142
    86/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.v[31:0]$141
    87/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.$result[31:0]$140
    88/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.v[31:0]$139
    89/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.$result[31:0]$138
    90/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.v[31:0]$137
    91/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.$result[31:0]$136
    92/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.v[31:0]$135
    93/105: $1\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.$result[31:0]$134
    94/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp2[31:0]$133
    95/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp1[31:0]$132
    96/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.maj[31:0]$131
    97/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.ch[31:0]$130
    98/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_1[31:0]$129
    99/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_0[31:0]$128
   100/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.h_i[255:0]$127
   101/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.k[31:0]$126
   102/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.w[31:0]$125
   103/105: $1\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result[7:0]$124
   104/105: $1\compress_round.$fordecl_block37.i[31:0]$123
   105/105: $2\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.v[31:0]$168
Creating decoders for process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
     1/26: $3\alert_clr[0:0]
     2/26: $3\ping_clr[0:0]
     3/26: $6\alert_n[0:0]
     4/26: $6\alert_p[0:0]
     5/26: $8\state_d[2:0]
     6/26: $5\alert_n[0:0]
     7/26: $5\alert_p[0:0]
     8/26: $7\state_d[2:0]
     9/26: $6\state_d[2:0]
    10/26: $2\ping_clr[0:0]
    11/26: $5\state_d[2:0]
    12/26: $4\alert_n[0:0]
    13/26: $4\alert_p[0:0]
    14/26: $2\alert_clr[0:0]
    15/26: $4\state_d[2:0]
    16/26: $3\state_d[2:0]
    17/26: $3\alert_n[0:0]
    18/26: $3\alert_p[0:0]
    19/26: $2\alert_n[0:0]
    20/26: $2\alert_p[0:0]
    21/26: $2\state_d[2:0]
    22/26: $1\alert_n[0:0]
    23/26: $1\alert_p[0:0]
    24/26: $1\state_d[2:0]
    25/26: $1\ping_clr[0:0]
    26/26: $1\alert_clr[0:0]
Creating decoders for process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
     1/5: $0\ping_set_q[0:0]
     2/5: $0\alert_set_q[0:0]
     3/5: $0\alert_nq[0:0]
     4/5: $0\alert_pq[0:0]
     5/5: $0\state_q[2:0]
Creating decoders for process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$62'.
     1/1: $0\gen_normal_fifo.storage[4:0]
Creating decoders for process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57'.
     1/1: $0\gen_normal_fifo.fifo_rptr[1:0]
Creating decoders for process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52'.
     1/1: $0\gen_normal_fifo.fifo_wptr[1:0]
Creating decoders for process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$37'.
     1/1: $0\qe[0:0]
Creating decoders for process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35'.
     1/1: $0\q[0:0]
Creating decoders for process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
     1/4: $0\level_q[0:0]
     2/4: $0\gen_async.diff_nq[0:0]
     3/4: $0\gen_async.diff_pq[0:0]
     4/4: $0\gen_async.state_q[1:0]
Creating decoders for process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
     1/25: $5\sigint_o[0:0]
     2/25: $5\gen_async.state_d[1:0]
     3/25: $6\rise_o[0:0]
     4/25: $6\fall_o[0:0]
     5/25: $5\fall_o[0:0]
     6/25: $5\rise_o[0:0]
     7/25: $3\level_d[0:0]
     8/25: $4\gen_async.state_d[1:0]
     9/25: $4\sigint_o[0:0]
    10/25: $3\gen_async.state_d[1:0]
    11/25: $3\sigint_o[0:0]
    12/25: $4\rise_o[0:0]
    13/25: $4\fall_o[0:0]
    14/25: $3\fall_o[0:0]
    15/25: $3\rise_o[0:0]
    16/25: $2\fall_o[0:0]
    17/25: $2\rise_o[0:0]
    18/25: $2\level_d[0:0]
    19/25: $2\gen_async.state_d[1:0]
    20/25: $2\sigint_o[0:0]
    21/25: $1\gen_async.state_d[1:0]
    22/25: $1\sigint_o[0:0]
    23/25: $1\fall_o[0:0]
    24/25: $1\rise_o[0:0]
    25/25: $1\level_d[0:0]
Creating decoders for process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
     1/3: $0\err_req_pending[0:0]
     2/3: $0\err_size[1:0]
     3/3: $0\err_source[7:0]
Creating decoders for process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9'.
     1/1: $0\err_rsp_pending[0:0]
Creating decoders for process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$7'.
     1/1: $0\qe[0:0]
Creating decoders for process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5'.
     1/1: $0\q[0:0]
Creating decoders for process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$3'.
     1/1: $0\qe[0:0]
Creating decoders for process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1'.
     1/1: $0\q[31:0]

3.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.\tl_t_p' from process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946'.
No latch inferred for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$fordecl_block44.idx' from process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946'.
No latch inferred for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.\hfifo_reqready' from process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942'.
No latch inferred for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$fordecl_block43.idx' from process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942'.
No latch inferred for signal `\prim_secded_inv_39_32_enc.\data_o' from process `\prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:12$1912'.
No latch inferred for signal `\prim_secded_inv_64_57_enc.\data_o' from process `\prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:12$1890'.
No latch inferred for signal `\prim_secded_inv_39_32_dec.\data_o' from process `\prim_secded_inv_39_32_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:14$1800'.
No latch inferred for signal `\prim_secded_inv_39_32_dec.\err_o' from process `\prim_secded_inv_39_32_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:14$1800'.
No latch inferred for signal `\prim_secded_inv_39_32_dec.\syndrome_o' from process `\prim_secded_inv_39_32_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:14$1800'.
No latch inferred for signal `\prim_secded_inv_64_57_dec.\data_o' from process `\prim_secded_inv_64_57_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:14$1659'.
No latch inferred for signal `\prim_secded_inv_64_57_dec.\err_o' from process `\prim_secded_inv_64_57_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:14$1659'.
No latch inferred for signal `\prim_secded_inv_64_57_dec.\syndrome_o' from process `\prim_secded_inv_64_57_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:14$1659'.
No latch inferred for signal `\sha2_pad.\shaf_rvalid' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
No latch inferred for signal `\sha2_pad.\fifo_rready' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
No latch inferred for signal `\sha2_pad.\inc_txcount' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
No latch inferred for signal `\sha2_pad.\st_d' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
No latch inferred for signal `\sha2_pad.\sel_data' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
No latch inferred for signal `\sha2_pad.\shaf_rdata' from process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:23$1624.$result' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:23$1625.$result' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:23$1625.tl' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:23$1625.$unnamed_block$72.payload' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tlul_pkg::extract_d2h_rsp_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:23$1625.$unnamed_block$72.unused_tlul' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
No latch inferred for signal `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.\tl_o' from process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:44$1627'.
No latch inferred for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\reg_busy_sel' from process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1211$1509'.
No latch inferred for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\reg_rdata_next' from process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1075$1508'.
No latch inferred for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\wr_err' from process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:968$1372'.
No latch inferred for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\addr_hit' from process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:934$1344'.
No latch inferred for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\reg_steer' from process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:117$1343'.
No latch inferred for signal `\hmac_core.\hash_start' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\hash_process' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\fifo_wvalid' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\fifo_wsel' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\hmac_hash_done' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\clr_txcount' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\hmac_sha_rvalid' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\sel_rdata' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\update_round' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\round_d' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\st_d' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `\hmac_core.\clr_fifo_wdata_sel' from process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\addr_sz_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\mask_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.\fulldata_chk' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.\d_valid' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:108$1148'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.\rmask' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$fordecl_block30.i' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$950' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$951' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$952' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$953' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.\wmask_int' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.\wdata_int' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$fordecl_block29.i' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$942' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$943' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$944' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$945' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$946' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$947' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:186$948' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$949' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
No latch inferred for signal `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.\d_error' from process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:126$955'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.\tlul_pkg::extract_h2d_cmd_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:14$872.$result' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.\tlul_pkg::extract_h2d_cmd_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:14$873.$result' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.\tlul_pkg::extract_h2d_cmd_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:14$873.tl' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.\tlul_pkg::extract_h2d_cmd_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:14$873.$unnamed_block$71.payload' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
No latch inferred for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.\tlul_pkg::extract_h2d_cmd_intg$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_cmd_intg_chk.sv:14$873.$unnamed_block$71.unused_tlul' from process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\inmask_ones' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:50$838'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$fordecl_block31.i' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:50$838'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\flush_valid' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\flush_done' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\flush_st_next' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\stored_data_next' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\stored_mask_next' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\lod_idx' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$fordecl_block32.i' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\pos_next' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772'.
No latch inferred for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\pos_with_input' from process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772'.
No latch inferred for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\addr_align_err' from process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:120$722'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$475.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:350$486.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$474.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:349$485.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$473.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:261$484.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$472.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$483.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$471.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$482.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$470.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$481.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$469.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$480.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$468.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$479.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$467.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$478.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$466.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$477.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$465.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.$result' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.v' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.swap' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_src' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_dst' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.$systemverilog_plugin$stream_op_23_impl.$systemverilog_plugin$stream_op_23_counter' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\hmac_pkg::conv_endian$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:139$476.$unnamed_block$67.conv_data' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
No latch inferred for signal `\hmac.\err_code' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:507$548'.
No latch inferred for signal `\hmac.\update_seckey_inprocess' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537'.
No latch inferred for signal `\hmac.$fordecl_block28.i' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537'.
No latch inferred for signal `\hmac.\wmask_ones' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:320$498'.
No latch inferred for signal `\hmac.$fordecl_block27.i' from process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:320$498'.
No latch inferred for signal `\sha2.\calculate_next_w' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
No latch inferred for signal `\sha2.\init_hash' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
No latch inferred for signal `\sha2.\run_hash' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
No latch inferred for signal `\sha2.\update_digest' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
No latch inferred for signal `\sha2.\sha_st_d' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
No latch inferred for signal `\sha2.\update_w_from_fifo' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
No latch inferred for signal `\sha2.\hash_done_next' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
No latch inferred for signal `\sha2.\fifo_st_d' from process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
No latch inferred for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\state_d' from process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
No latch inferred for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_p' from process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
No latch inferred for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_n' from process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
No latch inferred for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_clr' from process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
No latch inferred for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\ping_clr' from process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
No latch inferred for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\level_d' from process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
No latch inferred for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\rise_o' from process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
No latch inferred for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\fall_o' from process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
No latch inferred for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\sigint_o' from process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
No latch inferred for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\gen_async.state_d' from process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.

3.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.\num_req_outstanding' using process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
  created $adff cell `$procdff$5309' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.\dev_select_outstanding' using process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
  created $adff cell `$procdff$5310' with positive edge clock and negative level reset.
Creating register for signal `\sha2_pad.\hash_process_flag' using process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656'.
  created $adff cell `$procdff$5311' with positive edge clock and negative level reset.
Creating register for signal `\sha2_pad.\tx_count' using process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648'.
  created $adff cell `$procdff$5312' with positive edge clock and negative level reset.
Creating register for signal `\sha2_pad.\st_q' using process `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:135$1636'.
  created $adff cell `$procdff$5313' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$1621'.
  created $dff cell `$procdff$5314' with positive edge clock.
Creating register for signal `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616'.
  created $adff cell `$procdff$5315' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611'.
  created $adff cell `$procdff$5316' with positive edge clock and negative level reset.
Creating register for signal `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.\intg_err_q' using process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596'.
  created $adff cell `$procdff$5317' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.\q_o' using process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$1259'.
  created $adff cell `$procdff$5318' with positive edge clock and negative level reset.
Creating register for signal `\hmac_core.\txcount' using process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254'.
  created $adff cell `$procdff$5319' with positive edge clock and negative level reset.
Creating register for signal `\hmac_core.\st_q' using process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:181$1195'.
  created $adff cell `$procdff$5320' with positive edge clock and negative level reset.
Creating register for signal `\hmac_core.\fifo_wdata_sel' using process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191'.
  created $adff cell `$procdff$5321' with positive edge clock and negative level reset.
Creating register for signal `\hmac_core.\round_q' using process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189'.
  created $adff cell `$procdff$5322' with positive edge clock and negative level reset.
Creating register for signal `\hmac_core.\reg_hash_process_flag' using process `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186'.
  created $adff cell `$procdff$5323' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
  created $dff cell `$procdff$5324' with positive edge clock.
Creating register for signal `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:127$897' using process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
  created $dff cell `$procdff$5325' with positive edge clock.
Creating register for signal `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$lookahead\gen_normal_fifo.storage$923' using process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
  created $dff cell `$procdff$5326' with positive edge clock.
Creating register for signal `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916'.
  created $adff cell `$procdff$5327' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911'.
  created $adff cell `$procdff$5328' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.\intr_o' using process `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:41$890'.
  created $adff cell `$procdff$5329' with positive edge clock and negative level reset.
Creating register for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\flush_st' using process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:159$819'.
  created $adff cell `$procdff$5330' with positive edge clock and negative level reset.
Creating register for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\stored_data' using process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
  created $adff cell `$procdff$5331' with positive edge clock and negative level reset.
Creating register for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\stored_mask' using process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
  created $adff cell `$procdff$5332' with positive edge clock and negative level reset.
Creating register for signal `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.\pos' using process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780'.
  created $adff cell `$procdff$5333' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.\q_o' using process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$770'.
  created $adff cell `$procdff$5334' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$764'.
  created $dff cell `$procdff$5335' with positive edge clock.
Creating register for signal `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759'.
  created $adff cell `$procdff$5336' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754'.
  created $adff cell `$procdff$5337' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\outstanding' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739'.
  created $adff cell `$procdff$5338' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\rdata' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
  created $adff cell `$procdff$5339' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\error' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
  created $adff cell `$procdff$5340' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\reqid' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
  created $adff cell `$procdff$5341' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\reqsz' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
  created $adff cell `$procdff$5342' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.\rspop' using process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
  created $adff cell `$procdff$5343' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\secret_key' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
  created $adff cell `$procdff$5344' with positive edge clock and negative level reset.
Creating register for signal `\hmac.$fordecl_block26.i' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
  created $dff cell `$procdff$5347' with positive edge clock.
Creating register for signal `\hmac.\idle_o' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:555$549'.
  created $adff cell `$procdff$5348' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\message_length' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532'.
  created $adff cell `$procdff$5349' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\fifo_empty_q' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495'.
  created $adff cell `$procdff$5350' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\msg_allowed' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493'.
  created $adff cell `$procdff$5351' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\cfg_reg' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489'.
  created $adff cell `$procdff$5352' with positive edge clock and negative level reset.
Creating register for signal `\hmac.\cfg_block' using process `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487'.
  created $adff cell `$procdff$5353' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\w' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5354' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5355' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_0' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5356' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_1' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5357' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_9' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5358' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.w_14' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5359' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum0' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $dff cell `$procdff$5362' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::calc_w$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:68$91.$unnamed_block$69.sum1' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $dff cell `$procdff$5365' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5366' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$92.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5367' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5368' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$93.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5369' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5370' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$94.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5371' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5372' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$95.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5373' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5374' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$96.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5375' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5376' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::shiftr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$97.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
  created $adff cell `$procdff$5377' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\sha_st_q' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:236$312'.
  created $adff cell `$procdff$5378' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\fifo_st_q' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:169$305'.
  created $adff cell `$procdff$5379' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hash_done' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:156$303'.
  created $adff cell `$procdff$5380' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\w_index' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299'.
  created $adff cell `$procdff$5381' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\round' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294'.
  created $adff cell `$procdff$5382' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\digest' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
  created $adff cell `$procdff$5383' with positive edge clock and negative level reset.
Creating register for signal `\sha2.$fordecl_block38.i' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
  created $dff cell `$procdff$5386' with positive edge clock.
Creating register for signal `\sha2.$fordecl_block39.i' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
  created $dff cell `$procdff$5389' with positive edge clock.
Creating register for signal `\sha2.$fordecl_block40.i' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
  created $dff cell `$procdff$5392' with positive edge clock.
Creating register for signal `\sha2.\hash' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5393' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\compress_round.$fordecl_block37.i' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5396' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5397' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.w' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5398' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.k' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5399' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.h_i' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5400' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_0' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5403' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.sigma_1' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5406' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.ch' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.maj' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp1' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::compress$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:103$84.$unnamed_block$68.temp2' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $dff cell `$procdff$5418' with positive edge clock.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5419' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$85.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5420' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5421' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$86.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5422' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5423' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$87.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5424' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5425' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$88.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5426' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5427' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$89.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5428' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.$result' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5429' with positive edge clock and negative level reset.
Creating register for signal `\sha2.\hmac_pkg::rotr$func$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$90.v' using process `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
  created $adff cell `$procdff$5430' with positive edge clock and negative level reset.
Creating register for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\state_q' using process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
  created $adff cell `$procdff$5431' with positive edge clock and negative level reset.
Creating register for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_pq' using process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
  created $adff cell `$procdff$5432' with positive edge clock and negative level reset.
Creating register for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_nq' using process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
  created $adff cell `$procdff$5433' with positive edge clock and negative level reset.
Creating register for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\alert_set_q' using process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
  created $adff cell `$procdff$5434' with positive edge clock and negative level reset.
Creating register for signal `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.\ping_set_q' using process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
  created $adff cell `$procdff$5435' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.\gen_normal_fifo.storage' using process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$62'.
  created $dff cell `$procdff$5436' with positive edge clock.
Creating register for signal `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.\gen_normal_fifo.fifo_rptr' using process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57'.
  created $adff cell `$procdff$5437' with positive edge clock and negative level reset.
Creating register for signal `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.\gen_normal_fifo.fifo_wptr' using process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52'.
  created $adff cell `$procdff$5438' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.\qe' using process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$37'.
  created $adff cell `$procdff$5439' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.\q' using process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35'.
  created $adff cell `$procdff$5440' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\level_q' using process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
  created $adff cell `$procdff$5441' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\gen_async.state_q' using process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
  created $adff cell `$procdff$5442' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\gen_async.diff_pq' using process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
  created $adff cell `$procdff$5443' with positive edge clock and negative level reset.
Creating register for signal `$paramod\prim_diff_decode\AsyncOn=1'1.\gen_async.diff_nq' using process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
  created $adff cell `$procdff$5444' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.\err_source' using process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
  created $dff cell `$procdff$5447' with positive edge clock.
Creating register for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.\err_size' using process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
  created $adff cell `$procdff$5448' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.\err_req_pending' using process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
  created $adff cell `$procdff$5449' with positive edge clock and negative level reset.
Creating register for signal `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.\err_rsp_pending' using process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9'.
  created $adff cell `$procdff$5450' with positive edge clock and negative level reset.
Creating register for signal `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.\qe' using process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$7'.
  created $adff cell `$procdff$5451' with positive edge clock and negative level reset.
Creating register for signal `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.\q' using process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5'.
  created $adff cell `$procdff$5452' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.\qe' using process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$3'.
  created $adff cell `$procdff$5453' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.\q' using process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1'.
  created $adff cell `$procdff$5454' with positive edge clock and negative level reset.

3.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
Removing empty process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:100$1960'.
Found and cleaned up 2 empty switches in `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946'.
Removing empty process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:154$1946'.
Found and cleaned up 3 empty switches in `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942'.
Removing empty process `$paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:142$1942'.
Removing empty process `prim_secded_inv_39_32_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_enc.sv:12$1912'.
Removing empty process `prim_secded_inv_64_57_enc.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_enc.sv:12$1890'.
Removing empty process `prim_secded_inv_39_32_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:14$1800'.
Removing empty process `prim_secded_inv_64_57_dec.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_64_57_dec.sv:14$1659'.
Found and cleaned up 2 empty switches in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656'.
Removing empty process `sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:49$1656'.
Found and cleaned up 2 empty switches in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648'.
Removing empty process `sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:298$1648'.
Found and cleaned up 11 empty switches in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
Removing empty process `sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:144$1638'.
Removing empty process `sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:135$1636'.
Found and cleaned up 2 empty switches in `\sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635'.
Removing empty process `sha2_pad.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:69$1635'.
Removing empty process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$1628'.
Removing empty process `$paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_rsp_intg_gen.sv:44$1627'.
Found and cleaned up 1 empty switch in `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$1621'.
Removing empty process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$1621'.
Found and cleaned up 3 empty switches in `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616'.
Removing empty process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$1616'.
Found and cleaned up 3 empty switches in `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611'.
Removing empty process `$paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$1611'.
Found and cleaned up 1 empty switch in `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:61$1596'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1211$1509'.
Found and cleaned up 1 empty switch in `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1075$1508'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:1075$1508'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:968$1372'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:934$1344'.
Found and cleaned up 2 empty switches in `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:117$1343'.
Removing empty process `$paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:117$1343'.
Removing empty process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$1259'.
Found and cleaned up 2 empty switches in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:140$1254'.
Found and cleaned up 8 empty switches in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:186$1197'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:181$1195'.
Found and cleaned up 2 empty switches in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:169$1191'.
Found and cleaned up 1 empty switch in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:161$1189'.
Found and cleaned up 2 empty switches in `\hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186'.
Removing empty process `hmac_core.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:151$1186'.
Found and cleaned up 2 empty switches in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
Removing empty process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:46$1165'.
Found and cleaned up 3 empty switches in `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:108$1148'.
Removing empty process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:108$1148'.
Removing empty process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:251$1061'.
Found and cleaned up 1 empty switch in `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
Removing empty process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:180$958'.
Found and cleaned up 2 empty switches in `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:126$955'.
Removing empty process `$paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:126$955'.
Found and cleaned up 1 empty switch in `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
Removing empty process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:125$924'.
Found and cleaned up 3 empty switches in `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916'.
Removing empty process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$916'.
Found and cleaned up 3 empty switches in `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911'.
Removing empty process `$paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$911'.
Removing empty process `$paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_intr_hw.sv:41$890'.
Removing empty process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_pkg.sv:0$883'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:50$838'.
Found and cleaned up 3 empty switches in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:167$821'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:159$819'.
Found and cleaned up 1 empty switch in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:138$817'.
Found and cleaned up 1 empty switch in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:109$816'.
Found and cleaned up 32 empty switches in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:85$782'.
Found and cleaned up 1 empty switch in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:73$780'.
Found and cleaned up 1 empty switch in `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772'.
Removing empty process `$paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:60$772'.
Removing empty process `$paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_generic_flop.sv:18$770'.
Found and cleaned up 1 empty switch in `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$764'.
Removing empty process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$764'.
Found and cleaned up 3 empty switches in `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759'.
Removing empty process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$759'.
Found and cleaned up 3 empty switches in `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754'.
Removing empty process `$paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$754'.
Found and cleaned up 2 empty switches in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739'.
Removing empty process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:64$739'.
Found and cleaned up 1 empty switch in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:120$722'.
Removing empty process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:120$722'.
Found and cleaned up 1 empty switch in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
Removing empty process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:83$718'.
Found and cleaned up 1 empty switch in `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
Removing empty process `$paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:70$715'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$704'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$693'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$685'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$675'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$665'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$655'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$645'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$635'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$625'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$615'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$605'.
Found and cleaned up 10 empty switches in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:121$598'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:555$549'.
Found and cleaned up 1 empty switch in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:507$548'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:507$548'.
Found and cleaned up 9 empty switches in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:485$537'.
Found and cleaned up 2 empty switches in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:328$532'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:320$498'.
Found and cleaned up 1 empty switch in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:200$495'.
Found and cleaned up 2 empty switches in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:187$493'.
Found and cleaned up 1 empty switch in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:178$489'.
Found and cleaned up 2 empty switches in `\hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487'.
Removing empty process `hmac.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:168$487'.
Found and cleaned up 5 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:57$324'.
Found and cleaned up 5 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:246$314'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:236$312'.
Found and cleaned up 7 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:177$307'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:169$305'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:156$303'.
Found and cleaned up 2 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:144$299'.
Found and cleaned up 3 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:129$294'.
Found and cleaned up 4 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:108$261'.
Found and cleaned up 3 empty switches in `\sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
Removing empty process `sha2.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:93$98'.
Found and cleaned up 8 empty switches in `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
Removing empty process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:127$72'.
Removing empty process `$paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:222$65'.
Found and cleaned up 1 empty switch in `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$62'.
Removing empty process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:117$62'.
Found and cleaned up 3 empty switches in `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57'.
Removing empty process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:92$57'.
Found and cleaned up 3 empty switches in `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52'.
Removing empty process `$paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:78$52'.
Removing empty process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$37'.
Found and cleaned up 1 empty switch in `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35'.
Removing empty process `$paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$35'.
Removing empty process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:161$33'.
Found and cleaned up 8 empty switches in `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
Removing empty process `$paramod\prim_diff_decode\AsyncOn=1'1.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_diff_decode.sv:106$30'.
Found and cleaned up 2 empty switches in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
Removing empty process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:20$20'.
Found and cleaned up 1 empty switch in `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9'.
Removing empty process `$paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err_resp.sv:49$9'.
Removing empty process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$7'.
Found and cleaned up 1 empty switch in `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5'.
Removing empty process `$paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$5'.
Removing empty process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:65$3'.
Found and cleaned up 1 empty switch in `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1'.
Removing empty process `$paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.$proc$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_subreg.sv:70$1'.
Cleaned up 203 empty switches.

3.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
<suppressed ~5 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
<suppressed ~14 debug messages>
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc.
Optimizing module $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync.
Optimizing module prim_secded_inv_64_57_enc.
<suppressed ~14 debug messages>
Optimizing module prim_generic_buf.
Optimizing module prim_secded_inv_39_32_dec.
<suppressed ~14 debug messages>
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec.
Optimizing module $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync.
Optimizing module prim_secded_inv_64_57_dec.
<suppressed ~14 debug messages>
Optimizing module sha2_pad.
<suppressed ~15 debug messages>
Optimizing module $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.
Optimizing module $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.
<suppressed ~5 debug messages>
Optimizing module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
<suppressed ~197 debug messages>
Optimizing module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Optimizing module $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync.
Optimizing module hmac_core.
<suppressed ~32 debug messages>
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
<suppressed ~7 debug messages>
Optimizing module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
<suppressed ~75 debug messages>
Optimizing module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
<suppressed ~1 debug messages>
Optimizing module $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.
<suppressed ~1 debug messages>
Optimizing module $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync.
Optimizing module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Optimizing module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.
<suppressed ~2 debug messages>
Optimizing module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
<suppressed ~41 debug messages>
Optimizing module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Optimizing module $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.
<suppressed ~5 debug messages>
Optimizing module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
<suppressed ~2 debug messages>
Optimizing module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Optimizing module hmac.
<suppressed ~32 debug messages>
Optimizing module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Optimizing module sha2.
<suppressed ~100 debug messages>
Optimizing module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
<suppressed ~12 debug messages>
Optimizing module $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.
<suppressed ~5 debug messages>
Optimizing module $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.
Optimizing module $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf.
Optimizing module $paramod\prim_diff_decode\AsyncOn=1'1.
<suppressed ~16 debug messages>
Optimizing module $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync.
Optimizing module $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync.
Optimizing module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.
<suppressed ~1 debug messages>
Optimizing module $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.
Optimizing module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001.
Optimizing module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101.
Optimizing module $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.
Optimizing module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000.

3.19. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc.
Deleting now unused module $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec.
Deleting now unused module $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module sha2_pad.
Deleting now unused module $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.
Deleting now unused module $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.
Deleting now unused module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
Deleting now unused module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync.
Deleting now unused module hmac_core.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
Deleting now unused module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
Deleting now unused module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
Deleting now unused module $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.
Deleting now unused module $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync.
Deleting now unused module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.
Deleting now unused module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Deleting now unused module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.
Deleting now unused module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Deleting now unused module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module sha2.
Deleting now unused module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
Deleting now unused module $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.
Deleting now unused module $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.
Deleting now unused module $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf.
Deleting now unused module $paramod\prim_diff_decode\AsyncOn=1'1.
Deleting now unused module $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync.
Deleting now unused module $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.
Deleting now unused module $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101.
Deleting now unused module $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000.
<suppressed ~86 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

3.20. Printing statistics.

=== hmac ===

   Number of wires:               6096
   Number of wire bits:          85823
   Number of public wires:        1354
   Number of public wire bits:   23810
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               2866
     $add                          109
     $adff                         122
     $and                          173
     $dff                           20
     $eq                           376
     $ge                             2
     $le                             3
     $logic_and                     39
     $logic_not                    221
     $logic_or                      14
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mul                           11
     $mux                         1159
     $ne                             4
     $neg                           10
     $not                          125
     $or                            84
     $pmux                          45
     $pos                            6
     $reduce_and                     7
     $reduce_bool                    1
     $reduce_or                     39
     $reduce_xor                    36
     $scopeinfo                     97
     $shift                         10
     $shiftx                         6
     $shl                            4
     $shr                            2
     $sub                           15
     $xor                          123

3.21. Executing SPLITNETS pass (splitting up multi-bit signals).

3.22. Executing DEMUXMAP pass.

3.23. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$0ca40f70ac157be591cab1b81fbd0ed0db30740c\prim_fifo_sync.
Deleting now unused module $paramod$112511bfd0dccda09976f1ed3a15d1c8d45112d4\prim_subreg.
Deleting now unused module $paramod$157fd562ecf13236aab0b57a331ba1b94345c11d\prim_fifo_sync.
Deleting now unused module $paramod$217480d2e7c11d9b96d120d7f565527fe601dc7f\prim_alert_sender.
Deleting now unused module $paramod$26c36588d7cd5e046d98cae672f77bb080bea490\prim_packer.
Deleting now unused module $paramod$30daef7d8fbea83f8d5d97bb6bbeea8d50f20643\tlul_rsp_intg_gen.
Deleting now unused module $paramod$359adca73dcd81f0552b66c47c75294bc7b56f34\hmac_reg_top.
Deleting now unused module $paramod$3e908b141748daaa08b8f162b36c8ea468ecf397\tlul_socket_1n.
Deleting now unused module $paramod$58742bab91a003d79034aeb644264cbb951eb306\prim_fifo_sync.
Deleting now unused module $paramod$646fa55f9b7bebcb5be2033e8c08591be734ddee\prim_fifo_sync.
Deleting now unused module $paramod$7e00d363ce130de0a5a3e36d8a0ef795833e2889\prim_subreg.
Deleting now unused module $paramod$8c366539076fe5d51a273a0a2b1698a0634ec537\tlul_fifo_sync.
Deleting now unused module $paramod$91b42a8809de2239ea0cf37c85a35692b6ed4dcf\prim_fifo_sync.
Deleting now unused module $paramod$9b7eddd844f049f428a23c54f0552bbba31ef5fa\prim_fifo_sync.
Deleting now unused module $paramod$a15eb3e9e7e337a1d68c13676510cc99e563cdd3\prim_buf.
Deleting now unused module $paramod$a9aa73aa526544e7a2302187398f020bb72745f4\tlul_adapter_sram.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_cmd_intg_chk.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_dec.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_data_integ_enc.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err.
Deleting now unused module $paramod$b16ec1a2d37bb01b30b4807f6e7e5972c818c2d7\tlul_err_resp.
Deleting now unused module $paramod$b652f3dfdeef7584c496ced680b0643f32807516\tlul_adapter_reg.
Deleting now unused module $paramod$c36fe4046aa9692da69c6a66dd2bb071f66f76b7\prim_fifo_sync.
Deleting now unused module $paramod$d5239cbf0f9f81968e5a1c94a3dd59e367f6fe56\tlul_fifo_sync.
Deleting now unused module $paramod$ea92c57bef3f40a89a443343a492a179dbf37ad4\prim_subreg.
Deleting now unused module $paramod$f519e51f824927b1da80ae7de12f65225cc31206\prim_fifo_sync.
Deleting now unused module $paramod\prim_diff_decode\AsyncOn=1'1.
Deleting now unused module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod\prim_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod\prim_generic_flop\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'0.
Deleting now unused module $paramod\prim_generic_flop_2sync\Width=s32'00000000000000000000000000000001\ResetValue=1'1.
Deleting now unused module $paramod\prim_intr_hw\Width=32'00000000000000000000000000000001\FlopOutput=1'1.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000001.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000000101.
Deleting now unused module $paramod\prim_subreg_ext\DW=32'00000000000000000000000000100000.
Deleting now unused module hmac_core.
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module sha2.
Deleting now unused module sha2_pad.
<suppressed ~86 debug messages>

3.24. Executing DEMUXMAP pass.

3.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

3.26. Executing DEMINOUT pass (demote inout ports to input or output).

3.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~61 debug messages>

3.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 851 unused cells and 3473 unused wires.
<suppressed ~984 debug messages>

3.29. Executing CHECK pass (checking for obvious problems).
Checking module hmac...
Found and reported 0 problems.

3.30. Printing statistics.

=== hmac ===

   Number of wires:               2623
   Number of wire bits:          37350
   Number of public wires:        1135
   Number of public wire bits:   19171
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1964
     $add                          102
     $adff                          79
     $and                          143
     $dff                            5
     $eq                           274
     $ge                             2
     $le                             3
     $logic_and                     38
     $logic_not                    105
     $logic_or                      13
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mul                            2
     $mux                          720
     $ne                             4
     $neg                            9
     $not                          101
     $or                            82
     $pmux                          42
     $reduce_and                     7
     $reduce_bool                    1
     $reduce_or                     38
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            4
     $shr                            2
     $sub                            9
     $xor                           34

FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5431 ($adff): \gen_alert_tx[0].u_prim_alert_sender.state_q = 3'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5432 ($adff): \gen_alert_tx[0].u_prim_alert_sender.alert_pq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5433 ($adff): \gen_alert_tx[0].u_prim_alert_sender.alert_nq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5434 ($adff): \gen_alert_tx[0].u_prim_alert_sender.alert_set_q = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5435 ($adff): \gen_alert_tx[0].u_prim_alert_sender.ping_set_q = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procdff$5441 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.level_q = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procdff$5442 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q = 2'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procdff$5443 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.diff_pq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procdff$5444 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.diff_nq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$procdff$5318 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_n.gen_generic.u_impl_generic.u_sync_1.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$procdff$5318 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_n.gen_generic.u_impl_generic.u_sync_2.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$procdff$5334 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_p.gen_generic.u_impl_generic.u_sync_1.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$procdff$5334 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.i_sync_p.gen_generic.u_impl_generic.u_sync_2.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procdff$5442 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q = 2'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procdff$5443 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_pq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procdff$5444 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.diff_nq = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$procdff$5318 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_n.gen_generic.u_impl_generic.u_sync_1.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$procdff$5318 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_n.gen_generic.u_impl_generic.u_sync_2.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$procdff$5334 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_p.gen_generic.u_impl_generic.u_sync_1.q_o = 1'x
FF init value for cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$procdff$5334 ($adff): \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.i_sync_p.gen_generic.u_impl_generic.u_sync_2.q_o = 1'x
FF init value for cell $flatten\intr_hw_fifo_empty.$procdff$5329 ($adff): \intr_hw_fifo_empty.intr_o = 1'x
FF init value for cell $flatten\intr_hw_hmac_done.$procdff$5329 ($adff): \intr_hw_hmac_done.intr_o = 1'x
FF init value for cell $flatten\intr_hw_hmac_err.$procdff$5329 ($adff): \intr_hw_hmac_err.intr_o = 1'x
FF init value for cell $flatten\u_hmac.$procdff$5319 ($adff): \u_hmac.txcount = 64'x
FF init value for cell $flatten\u_hmac.$procdff$5320 ($adff): \u_hmac.st_q = 3'x
FF init value for cell $flatten\u_hmac.$procdff$5321 ($adff): \u_hmac.fifo_wdata_sel = 3'x
FF init value for cell $flatten\u_hmac.$procdff$5322 ($adff): \u_hmac.round_q = 1'x
FF init value for cell $flatten\u_hmac.$procdff$5323 ($adff): \u_hmac.reg_hash_process_flag = 1'x
FF init value for cell $flatten\u_msg_fifo.$procdff$5324 ($dff): \u_msg_fifo.gen_normal_fifo.storage = 576'x
FF init value for cell $flatten\u_msg_fifo.$procdff$5327 ($adff): \u_msg_fifo.gen_normal_fifo.fifo_rptr = 5'x
FF init value for cell $flatten\u_msg_fifo.$procdff$5328 ($adff): \u_msg_fifo.gen_normal_fifo.fifo_wptr = 5'x
FF init value for cell $flatten\u_packer.$procdff$5330 ($adff): \u_packer.flush_st = 1'x
FF init value for cell $flatten\u_packer.$procdff$5331 ($adff): \u_packer.stored_data = 64'x
FF init value for cell $flatten\u_packer.$procdff$5332 ($adff): \u_packer.stored_mask = 64'x
FF init value for cell $flatten\u_packer.$procdff$5333 ($adff): \u_packer.pos = 7'x
FF init value for cell $flatten\u_reg.$procdff$5317 ($adff): \u_reg.intg_err_q = 1'x
FF init value for cell $flatten\u_reg.\u_err_code.$procdff$5454 ($adff): \u_reg.u_err_code.q = 32'x
FF init value for cell $flatten\u_reg.\u_intr_enable_fifo_empty.$procdff$5440 ($adff): \u_reg.u_intr_enable_fifo_empty.q = 1'x
FF init value for cell $flatten\u_reg.\u_intr_enable_hmac_done.$procdff$5440 ($adff): \u_reg.u_intr_enable_hmac_done.q = 1'x
FF init value for cell $flatten\u_reg.\u_intr_enable_hmac_err.$procdff$5440 ($adff): \u_reg.u_intr_enable_hmac_err.q = 1'x
FF init value for cell $flatten\u_reg.\u_intr_state_fifo_empty.$procdff$5452 ($adff): \u_reg.u_intr_state_fifo_empty.q = 1'x
FF init value for cell $flatten\u_reg.\u_intr_state_hmac_done.$procdff$5452 ($adff): \u_reg.u_intr_state_hmac_done.q = 1'x
FF init value for cell $flatten\u_reg.\u_intr_state_hmac_err.$procdff$5452 ($adff): \u_reg.u_intr_state_hmac_err.q = 1'x
FF init value for cell $flatten\u_reg.\u_msg_length_lower.$procdff$5454 ($adff): \u_reg.u_msg_length_lower.q = 32'x
FF init value for cell $flatten\u_reg.\u_msg_length_upper.$procdff$5454 ($adff): \u_reg.u_msg_length_upper.q = 32'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5338 ($adff): \u_reg.u_reg_if.outstanding = 1'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5339 ($adff): \u_reg.u_reg_if.rdata = 32'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5340 ($adff): \u_reg.u_reg_if.error = 1'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5341 ($adff): \u_reg.u_reg_if.reqid = 8'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5342 ($adff): \u_reg.u_reg_if.reqsz = 2'x
FF init value for cell $flatten\u_reg.\u_reg_if.$procdff$5343 ($adff): \u_reg.u_reg_if.rspop = 3'x
FF init value for cell $flatten\u_reg.\u_socket.$procdff$5309 ($adff): \u_reg.u_socket.num_req_outstanding = 9'x
FF init value for cell $flatten\u_reg.\u_socket.$procdff$5310 ($adff): \u_reg.u_socket.dev_select_outstanding = 2'x
FF init value for cell $flatten\u_reg.\u_socket.\err_resp.$procdff$5447 ($dff): \u_reg.u_socket.err_resp.err_source = 8'x
FF init value for cell $flatten\u_reg.\u_socket.\err_resp.$procdff$5448 ($adff): \u_reg.u_socket.err_resp.err_size = 2'x
FF init value for cell $flatten\u_reg.\u_socket.\err_resp.$procdff$5449 ($adff): \u_reg.u_socket.err_resp.err_req_pending = 1'x
FF init value for cell $flatten\u_reg.\u_socket.\err_resp.$procdff$5450 ($adff): \u_reg.u_socket.err_resp.err_rsp_pending = 1'x
FF init value for cell $flatten\u_sha2.$procdff$5354 ($adff): \u_sha2.w = 512'x
FF init value for cell $flatten\u_sha2.$procdff$5378 ($adff): \u_sha2.sha_st_q = 2'x
FF init value for cell $flatten\u_sha2.$procdff$5379 ($adff): \u_sha2.fifo_st_q = 2'x
FF init value for cell $flatten\u_sha2.$procdff$5380 ($adff): \u_sha2.hash_done = 1'x
FF init value for cell $flatten\u_sha2.$procdff$5381 ($adff): \u_sha2.w_index = 4'x
FF init value for cell $flatten\u_sha2.$procdff$5382 ($adff): \u_sha2.round = 6'x
FF init value for cell $flatten\u_sha2.$procdff$5383 ($adff): \u_sha2.digest = 32'x
FF init value for cell $flatten\u_sha2.$procdff$5393 ($adff): \u_sha2.hash = 256'x
FF init value for cell $flatten\u_sha2.\u_pad.$procdff$5311 ($adff): \u_sha2.u_pad.hash_process_flag = 1'x
FF init value for cell $flatten\u_sha2.\u_pad.$procdff$5312 ($adff): \u_sha2.u_pad.tx_count = 64'x
FF init value for cell $flatten\u_sha2.\u_pad.$procdff$5313 ($adff): \u_sha2.u_pad.st_q = 3'x
FF init value for cell $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5314 ($dff): \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage = 13'x
FF init value for cell $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5315 ($adff): \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr = 2'x
FF init value for cell $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5316 ($adff): \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr = 2'x
FF init value for cell $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5335 ($dff): \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage = 33'x
FF init value for cell $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5336 ($adff): \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr = 2'x
FF init value for cell $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5337 ($adff): \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr = 2'x
FF init value for cell $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5436 ($dff): \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage = 5'x
FF init value for cell $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5437 ($adff): \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr = 2'x
FF init value for cell $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5438 ($adff): \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr = 2'x
FF init value for cell $procdff$5344 ($adff): \secret_key = 256'x
FF init value for cell $procdff$5348 ($adff): \idle_o = 1'x
FF init value for cell $procdff$5349 ($adff): \message_length = 64'x
FF init value for cell $procdff$5350 ($adff): \fifo_empty_q = 1'x
FF init value for cell $procdff$5351 ($adff): \msg_allowed = 1'x
FF init value for cell $procdff$5352 ($adff): \cfg_reg = 8'x
FF init value for cell $procdff$5353 ($adff): \cfg_block = 1'x

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~10 debug messages>

3.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~1029 debug messages>
Removed a total of 343 cells.

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2699.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2706.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4951.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2714.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2722.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2730.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2738.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4962.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2746.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2756.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2758.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2767.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2777.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4973.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2787.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2797.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2808.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2819.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4984.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2831.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2842.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2854.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4996.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2866.
    dead port 2/2 on $mux $flatten\u_hmac.$procmux$2878.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5008.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5020.
    dead port 2/2 on $mux $flatten\u_hmac.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:128$1244.
    dead port 2/2 on $mux $flatten\u_packer.$procmux$3080.
    dead port 2/2 on $mux $flatten\u_packer.$procmux$3085.
    dead port 2/2 on $mux $flatten\u_packer.$procmux$3090.
    dead port 1/2 on $mux $flatten\u_packer.$procmux$3096.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5091.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5097.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5138.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5145.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5152.
    dead port 1/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5161.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5163.
    dead port 1/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5172.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5174.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5248.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5256.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5264.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4878.
    dead port 2/2 on $mux $flatten\u_reg.\u_reg_if.\u_err.$procmux$2968.
    dead port 2/2 on $mux $flatten\u_reg.\u_reg_if.\u_err.$procmux$2976.
    dead port 2/2 on $mux $flatten\u_reg.\u_reg_if.\u_err.$procmux$2984.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5091.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4008.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4021.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4028.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4036.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5097.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4044.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5105.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5107.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5115.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5117.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4883.
    dead port 1/2 on $mux $flatten\u_sha2.$procmux$4071.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4073.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4079.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5124.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4085.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4092.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4095.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4097.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4105.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4108.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4110.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4118.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4120.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5131.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4128.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4130.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4137.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4144.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5145.
    dead port 2/2 on $mux $flatten\u_sha2.$procmux$4152.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4888.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5152.
    dead port 1/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5161.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2011.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2017.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5163.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2024.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2031.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2040.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2042.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2050.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2058.
    dead port 1/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5172.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2068.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2070.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2080.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2082.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5174.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2091.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2100.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2111.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2114.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2116.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2127.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2130.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2132.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5184.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2143.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2146.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2148.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5186.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2159.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2162.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2164.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5188.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2175.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2177.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4896.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2188.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2190.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2201.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2203.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5198.
    dead port 1/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2214.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2216.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5200.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2226.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5202.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2236.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2246.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2256.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5211.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2267.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5213.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2277.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5222.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5224.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4904.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5232.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5240.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5256.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4913.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5264.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4922.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4931.
    dead port 2/2 on $mux $flatten\u_sha2.\u_pad.$procmux$2324.
    dead port 2/2 on $mux $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4941.
    dead port 1/2 on $mux $flatten\u_tlul_adapter.$procmux$3000.
    dead port 1/2 on $mux $flatten\u_tlul_adapter.$procmux$3002.
    dead port 1/2 on $mux $flatten\u_tlul_adapter.$procmux$3008.
    dead port 1/2 on $mux $flatten\u_tlul_adapter.$procmux$3050.
    dead port 2/2 on $mux $flatten\u_tlul_adapter.\u_err.$procmux$2968.
    dead port 2/2 on $mux $flatten\u_tlul_adapter.\u_err.$procmux$2976.
    dead port 2/2 on $mux $flatten\u_tlul_adapter.\u_err.$procmux$2984.
    dead port 2/2 on $mux $procmux$3351.
    dead port 2/2 on $mux $procmux$3357.
    dead port 2/2 on $mux $procmux$3363.
    dead port 2/2 on $mux $procmux$3369.
    dead port 2/2 on $mux $procmux$3375.
    dead port 2/2 on $mux $procmux$3381.
    dead port 2/2 on $mux $procmux$3387.
    dead port 2/2 on $mux $procmux$3393.
Removed 163 multiplexer ports.
<suppressed ~150 debug messages>

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New input vector for $reduce_or cell $flatten\u_reg.\u_reg_if.\u_err.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:63$1177: \tl_i [59:58]
    New input vector for $reduce_or cell $flatten\u_reg.\u_reg_if.\u_err.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:62$1174: \tl_i [57:56]
    New input vector for $reduce_or cell $flatten\u_reg.$reduce_or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:990$1474: $flatten\u_reg.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:970$1374_Y [1:0]
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5049: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4897_CMP $auto_5680 }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5058: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4942_CMP $auto_5682 }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5022: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4997_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4963_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4914_CMP $auto_5684 $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4879_CMP }
    New ctrl vector for $pmux cell $flatten\u_hmac.$procmux$2892: $flatten\u_hmac.$procmux$2715_CMP
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5031: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4997_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4963_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4914_CMP $auto_5686 $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4879_CMP }
    New ctrl vector for $pmux cell $flatten\u_hmac.$procmux$2934: { $flatten\u_hmac.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:116$1216_Y $auto_5688 }
    New ctrl vector for $pmux cell $flatten\u_sha2.\u_pad.$procmux$2288: { $flatten\u_sha2.\u_pad.$procmux$2117_CMP $flatten\u_sha2.\u_pad.$procmux$2071_CMP $flatten\u_sha2.\u_pad.$procmux$2043_CMP $flatten\u_sha2.\u_pad.$procmux$2025_CMP $flatten\u_sha2.\u_pad.$procmux$2012_CMP }
    New ctrl vector for $pmux cell $flatten\u_sha2.\u_pad.$procmux$2296: { $flatten\u_sha2.\u_pad.$procmux$2117_CMP $auto_5690 }
  Optimizing cells in module \hmac.
Performed a total of 11 changes.

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

3.36. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_msg_fifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$902 in front of them:
        $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899
        $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$901

3.37. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_err.$procdff$5440 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_done.$procdff$5440 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$procdff$5440 ($adff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$procdff$5440 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_done.$procdff$5440 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_err.$procdff$5440 ($dlatch) from module hmac.
[#visit=84, #solve=0, #remove=3, time=0.63 sec.]

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 551 unused wires.
<suppressed ~1 debug messages>

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~4 debug messages>

3.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

3.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5022: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4997_CMP $auto_5697 $auto_5684 $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4879_CMP }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5031: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4997_CMP $auto_5699 $auto_5684 $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4879_CMP }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5040: { $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4997_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4963_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4914_CMP $auto_5701 $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5025_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$5024_CMP $flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4879_CMP }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5272: { $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5164_CMP $auto_5703 }
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5288: $auto_5705
    New ctrl vector for $pmux cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5272: { $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5164_CMP $auto_5707 }
    New ctrl vector for $pmux cell $flatten\u_hmac.$procmux$2925: { $flatten\u_hmac.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:116$1216_Y $auto_5709 }
    New ctrl vector for $pmux cell $flatten\u_sha2.$procmux$4047: { $flatten\u_sha2.$procmux$4022_CMP $auto_5711 }
    New ctrl vector for $pmux cell $flatten\u_sha2.$procmux$4052: $auto_5713
    New ctrl vector for $pmux cell $flatten\u_sha2.\u_pad.$procmux$2288: { $flatten\u_sha2.\u_pad.$procmux$2117_CMP $flatten\u_sha2.\u_pad.$procmux$2071_CMP $auto_5715 }
  Optimizing cells in module \hmac.
Performed a total of 10 changes.

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.43. Executing OPT_SHARE pass.

3.44. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$procdff$5448 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$procdff$5447 ($dff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\intr_hw_fifo_empty.$procdff$5329 ($adff) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$procdff$5448 ($dlatch) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_socket.\err_resp.$procdff$5448 ($dlatch) from module hmac.
[#visit=78, #solve=0, #remove=3, time=0.55 sec.]

3.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

3.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.50. Executing OPT_SHARE pass.

3.51. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=76, #solve=0, #remove=0, time=0.75 sec.]

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

RUN-OPT ITERATIONS DONE : 3

3.54. Executing FSM pass (extract and optimize FSM).

3.54.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q as FSM state register:
    Register has an initialization value.
Not marking hmac.gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q as FSM state register:
    Register has an initialization value.
Not marking hmac.gen_alert_tx[0].u_prim_alert_sender.state_q as FSM state register:
    Register has an initialization value.
Not marking hmac.u_hmac.st_q as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking hmac.u_reg.u_err_code.q as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking hmac.u_reg.u_reg_if.rspop as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking hmac.u_sha2.fifo_st_q as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking hmac.u_sha2.sha_st_q as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking hmac.u_sha2.u_pad.st_q as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.

3.54.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.54.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.54.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.54.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.54.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.54.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.55. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 address bits (of 32) from memory init port hmac.$flatten\u_reg.$auto_1968 ($flatten\u_reg.$auto_1966).
Removed top 23 bits (of 32) from port B of cell hmac.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_pkg.sv:0$568 ($shiftx).
Removed top 29 bits (of 32) from mux cell hmac.$procmux$3337 ($mux).
Removed top 28 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:141$64 ($mux).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$56 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$61 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$758 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$763 ($add).
Removed top 19 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:141$1623 ($mux).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$1615 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$1620 ($add).
Removed top 1 bits (of 2) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:228$1137 ($mux).
Removed top 24 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$994 ($mux).
Removed top 24 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1057 ($mux).
Removed top 24 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1036 ($mux).
Removed top 24 bits (of 32) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1015 ($mux).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:142$1120 ($mux).
Removed top 25 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1143 ($shiftx).
Removed top 8 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1060 ($or).
Removed top 8 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1048 ($or).
Removed top 8 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1039 ($or).
Removed top 8 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1039 ($or).
Removed top 8 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1027 ($or).
Removed top 8 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1027 ($or).
Removed top 24 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1018 ($or).
Removed top 16 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1018 ($or).
Removed top 16 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1018 ($or).
Removed top 24 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1006 ($or).
Removed top 16 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1006 ($or).
Removed top 16 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1006 ($or).
Converting cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1096 ($neg) from signed to unsigned.
Converting cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1087 ($neg) from signed to unsigned.
Converting cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1078 ($neg) from signed to unsigned.
Removed top 26 bits (of 33) from port A of cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073 ($neg).
Converting cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073 ($neg) from signed to unsigned.
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$ne$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:142$1118 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:115$1149 ($eq).
Removed top 26 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1095 ($add).
Removed top 27 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1095 ($add).
Removed top 25 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1095 ($add).
Removed top 26 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1086 ($add).
Removed top 27 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1086 ($add).
Removed top 25 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1086 ($add).
Removed top 26 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1077 ($add).
Removed top 28 bits (of 32) from port B of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1077 ($add).
Removed top 25 bits (of 32) from port Y of cell hmac.$flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1077 ($add).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2329_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2325_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2322_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2265 ($mux).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2117_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2108 ($mux).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2077 ($mux).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2071_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_sha2.\u_pad.$procmux$2043_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2029 ($mux).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$279 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$278 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$277 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$276 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$275 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$274 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$273 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$272 ($xor).
Removed top 10 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:85$461 ($xor).
Removed top 3 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:84$452 ($xor).
Removed top 15 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$222 ($shiftx).
Removed top 992 bits (of 1024) from port Y of cell hmac.$flatten\u_sha2.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$222 ($shiftx).
Removed top 1 bits (of 2) from mux cell hmac.$flatten\u_sha2.$procmux$4150 ($mux).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_sha2.$procmux$4098_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_sha2.$procmux$4022_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell hmac.$flatten\u_sha2.$procmux$4006 ($mux).
Removed top 19 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$458 ($or).
Removed top 17 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$455 ($or).
Removed top 18 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$449 ($or).
Removed top 7 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$446 ($or).
Removed top 22 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$250 ($or).
Removed top 13 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$247 ($or).
Removed top 2 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$244 ($or).
Removed top 25 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$231 ($or).
Removed top 11 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$228 ($or).
Removed top 6 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$225 ($or).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$lt$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:266$316 ($lt).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302 ($add).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298 ($add).
Removed top 26 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\gen_dfifo[1].fifo_d.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:74$1257 ($eq).
Removed top 2 bits (of 3) from port A of cell hmac.$flatten\u_reg.\u_socket.\gen_dfifo[0].fifo_d.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:74$1257 ($eq).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\gen_dfifo[0].fifo_d.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:74$1257 ($eq).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\fifo_h.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_fifo_sync.sv:74$24 ($eq).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_reg.\u_socket.$ne$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:116$1953 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_reg.\u_socket.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:157$1949 ($eq).
Removed top 30 bits (of 32) from port A of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$shl$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:44$1160 ($shl).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$shl$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_err.sv:44$1160 ($shl).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$procmux$2966_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_reg.\u_reg_if.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:79$717 ($mux).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_reg_if.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:55$727 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:962$1371 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:961$1370 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:960$1369 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:959$1368 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:958$1367 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:957$1366 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:956$1365 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:955$1364 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:954$1363 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:953$1362 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:952$1361 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:951$1360 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:950$1359 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:949$1358 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:948$1357 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:947$1356 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:946$1355 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:945$1354 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:944$1353 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:943$1352 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:942$1351 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:941$1350 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:940$1349 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:939$1348 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:938$1347 ($eq).
Removed top 9 bits (of 10) from port B of cell hmac.$flatten\u_reg.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_reg_top.sv:937$1346 ($eq).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$779 ($mux).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$776 ($mux).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778 ($sub).
Removed top 25 bits (of 32) from port Y of cell hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778 ($sub).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775 ($sub).
Removed top 25 bits (of 32) from port Y of cell hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775 ($sub).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_packer.$procmux$3116_CMP0 ($eq).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:105$834 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:103$833 ($or).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$777 ($le).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:216$837 ($le).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_packer.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:208$835 ($ge).
Removed top 5 bits (of 6) from port A of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$841 ($add).
Removed top 4 bits (of 6) from port Y of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$841 ($add).
Removed top 27 bits (of 32) from mux cell hmac.$flatten\u_msg_fifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:68$903 ($mux).
Removed top 27 bits (of 32) from port A of cell hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900 ($sub).
Removed top 26 bits (of 32) from port Y of cell hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900 ($sub).
Removed top 27 bits (of 32) from port Y of cell hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899 ($sub).
Converting cell hmac.$flatten\u_msg_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$930 ($neg) from signed to unsigned.
Removed top 26 bits (of 30) from port B of cell hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$929 ($mul).
Removed top 22 bits (of 30) from port Y of cell hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$929 ($mul).
Removed top 26 bits (of 30) from port B of cell hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$921 ($mul).
Removed top 22 bits (of 30) from port Y of cell hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$921 ($mul).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$915 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$920 ($add).
Removed top 26 bits (of 32) from port B of cell hmac.$flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1226 ($sub).
Removed top 23 bits (of 32) from port A of cell hmac.$flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224 ($sub).
Removed top 23 bits (of 32) from port B of cell hmac.$flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224 ($sub).
Removed top 22 bits (of 32) from port Y of cell hmac.$flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224 ($sub).
Removed top 2 bits (of 3) from mux cell hmac.$flatten\u_hmac.$procmux$2876 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_hmac.$procmux$2817 ($mux).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$procmux$2809_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$procmux$2715_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_hmac.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:122$1228 ($eq).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:116$1216 ($eq).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1225 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procmux$5108_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procmux$5139_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:139$77 ($mux).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4963_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4942_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$procmux$4914_CMP0 ($eq).
Removed top 5 bits (of 6) from port A of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$501 ($add).
Removed top 4 bits (of 6) from port Y of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$501 ($add).
Removed top 29 bits (of 32) from mux cell hmac.$procmux$3339 ($mux).
Removed top 16 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1039 ($or).
Removed top 16 bits (of 32) from port A of cell hmac.$flatten\u_tlul_adapter.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1027 ($or).
Removed top 26 bits (of 33) from port A of cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1096 ($neg).
Removed top 26 bits (of 33) from port A of cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1087 ($neg).
Removed top 26 bits (of 33) from port A of cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1078 ($neg).
Removed top 1 bits (of 7) from port A of cell hmac.$flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073 ($neg).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2172 ($mux).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$279 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$278 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$277 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$276 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$275 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$274 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$273 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$272 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286 ($add).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260 ($add).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241 ($add).
Removed top 4 bits (of 6) from port A of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$842 ($add).
Removed top 3 bits (of 6) from port Y of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$842 ($add).
Removed top 27 bits (of 32) from port B of cell hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899 ($sub).
Removed top 21 bits (of 32) from port B of cell hmac.$flatten\u_msg_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$922 ($shiftx).
Removed top 23 bits (of 33) from port A of cell hmac.$flatten\u_msg_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$930 ($neg).
Removed top 27 bits (of 32) from mux cell hmac.$auto_5694 ($mux).
Removed top 27 bits (of 32) from port Y of cell hmac.$auto_5691 ($neg).
Removed top 4 bits (of 6) from port A of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$502 ($add).
Removed top 3 bits (of 6) from port Y of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$502 ($add).
Removed top 29 bits (of 32) from mux cell hmac.$procmux$3341 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$procmux$2224 ($mux).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258 ($add).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240 ($add).
Removed top 3 bits (of 6) from port A of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$843 ($add).
Removed top 2 bits (of 6) from port Y of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$843 ($add).
Removed top 27 bits (of 32) from port A of cell hmac.$auto_5691 ($neg).
Removed top 3 bits (of 6) from port A of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$503 ($add).
Removed top 2 bits (of 6) from port Y of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$503 ($add).
Removed top 29 bits (of 32) from mux cell hmac.$procmux$3343 ($mux).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$257 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$252 ($xor).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239 ($add).
Removed top 2 bits (of 6) from port A of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$844 ($add).
Removed top 1 bits (of 6) from port Y of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$844 ($add).
Removed top 1 bits (of 6) from port Y of cell hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900 ($sub).
Removed top 2 bits (of 6) from port A of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$504 ($add).
Removed top 1 bits (of 6) from port Y of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$504 ($add).
Removed top 29 bits (of 32) from mux cell hmac.$procmux$3345 ($mux).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$257 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$257 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$255 ($xor).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$252 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$252 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$251 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$222 ($shiftx).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$250 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$256 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239 ($add).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238 ($add).
Removed top 1 bits (of 6) from port A of cell hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$845 ($add).
Removed top 1 bits (of 6) from port A of cell hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$505 ($add).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$255 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$255 ($xor).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$251 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$251 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$237 ($xor).
Removed top 9 bits (of 10) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$250 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$250 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$247 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$244 ($or).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$256 ($and).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$256 ($and).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$254 ($and).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$253 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238 ($add).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238 ($add).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$237 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$237 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$233 ($xor).
Removed top 18 bits (of 19) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$247 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$247 ($or).
Removed top 29 bits (of 30) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$244 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$244 ($or).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$254 ($and).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$254 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$253 ($and).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$253 ($and).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$236 ($and).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$234 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$233 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$233 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$232 ($xor).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$231 ($or).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$236 ($and).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$236 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$234 ($and).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$234 ($and).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$232 ($xor).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$232 ($xor).
Removed top 6 bits (of 7) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$231 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$231 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$228 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$225 ($or).
Removed top 31 bits (of 32) from port Y of cell hmac.$flatten\u_sha2.$not$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$235 ($not).
Removed top 20 bits (of 21) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$228 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$228 ($or).
Removed top 25 bits (of 26) from port A of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$225 ($or).
Removed top 31 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$225 ($or).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$not$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$235 ($not).
Removed top 4 bits (of 6) from wire hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$501_Y.
Removed top 3 bits (of 6) from wire hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$502_Y.
Removed top 2 bits (of 6) from wire hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$503_Y.
Removed top 1 bits (of 6) from wire hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$504_Y.
Removed top 27 bits (of 32) from wire hmac.$auto_5692.
Removed top 27 bits (of 32) from wire hmac.$auto_5693.
Removed top 27 bits (of 32) from wire hmac.$auto_5695.
Removed top 1 bits (of 3) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_alert_sender.sv:139$77_Y.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_hmac.$2\st_d[2:0].
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$3\st_d[2:0].
Removed top 22 bits (of 32) from wire hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$921_Y.
Removed top 22 bits (of 32) from wire hmac.$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$929_Y.
Removed top 27 bits (of 32) from wire hmac.$flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900_Y.
Removed top 4 bits (of 6) from wire hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$841_Y.
Removed top 3 bits (of 6) from wire hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$842_Y.
Removed top 2 bits (of 6) from wire hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$843_Y.
Removed top 1 bits (of 6) from wire hmac.$flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$844_Y.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775_Y.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778_Y.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$776_Y.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$779_Y.
Removed top 5 bits (of 39) from wire hmac.$flatten\u_reg.\u_chk.\u_tlul_data_integ_dec.\u_data_chk.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:17$1805_Y.
Removed top 3 bits (of 39) from wire hmac.$flatten\u_reg.\u_chk.\u_tlul_data_integ_dec.\u_data_chk.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:19$1811_Y.
Removed top 1 bits (of 39) from wire hmac.$flatten\u_reg.\u_chk.\u_tlul_data_integ_dec.\u_data_chk.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_secded_inv_39_32_dec.sv:21$1817_Y.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_reg.\u_reg_if.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:79$717_Y.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$2\fifo_st_d[1:0].
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$2\sha_st_d[1:0].
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293_Y.
Removed top 26 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298_Y.
Removed top 28 bits (of 32) from wire hmac.$flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$234_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$236_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$253_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$254_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$256_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$not$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$235_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$225_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$228_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$231_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$244_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$247_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:51$250_Y.
Removed top 1023 bits (of 1024) from wire hmac.$flatten\u_sha2.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:0$222_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$232_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:62$233_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:63$237_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$251_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:65$252_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$255_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:66$257_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$272_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$273_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$274_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$275_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$276_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$277_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$278_Y.
Removed top 31 bits (of 32) from wire hmac.$flatten\u_sha2.$xor$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:113$279_Y.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$10\st_d[2:0].
Removed top 2 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$2\st_d[2:0].
Removed top 1 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$3\st_d[2:0].
Removed top 1 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$4\st_d[2:0].
Removed top 1 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$5\st_d[2:0].
Removed top 2 bits (of 3) from wire hmac.$flatten\u_sha2.\u_pad.$7\st_d[2:0].
Removed top 25 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$0$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$951[31:0]$1064.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$0$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$952[31:0]$1065.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$0$bitselwrite$pos$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:254$953[31:0]$1066.
Removed top 24 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1012_Y.
Removed top 16 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1024_Y.
Removed top 16 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1033_Y.
Removed top 8 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1045_Y.
Removed top 8 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$and$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1054_Y.
Removed top 16 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$shift$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1017_Y.
Removed top 8 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$shift$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1038_Y.
Removed top 24 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1015_Y.
Removed top 24 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1036_Y.
Removed top 24 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:187$1057_Y.
Removed top 28 bits (of 32) from wire hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:141$64_Y.
Removed top 29 bits (of 32) from wire hmac.$procmux$3337_Y.
Removed top 29 bits (of 32) from wire hmac.$procmux$3339_Y.
Removed top 29 bits (of 32) from wire hmac.$procmux$3341_Y.
Removed top 29 bits (of 32) from wire hmac.$procmux$3343_Y.

3.56. Executing PEEPOPT pass (run peephole optimizers).
right shiftmul pattern in hmac: shift=$flatten\u_msg_fifo.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$922, mul=$flatten\u_msg_fifo.$mul$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$921

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 1 unused cells and 109 unused wires.
<suppressed ~2 debug messages>

3.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~8 debug messages>

3.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~158 debug messages>

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

3.63. Executing OPT_SHARE pass.

3.64. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$5353 ($adff) from module hmac (D = $0\cfg_block[0:0], Q = \cfg_block).
Adding EN signal on $procdff$5352 ($adff) from module hmac (D = { \tl_i [24] \u_reg.cfg_we \tl_i [25] \u_reg.cfg_we \tl_i [26] \u_reg.cfg_we \tl_i [27] \u_reg.cfg_we }, Q = \cfg_reg).
Adding EN signal on $procdff$5351 ($adff) from module hmac (D = $0\msg_allowed[0:0], Q = \msg_allowed).
Adding EN signal on $procdff$5350 ($adff) from module hmac (D = \fifo_empty, Q = \fifo_empty_q).
Adding EN signal on $procdff$5349 ($adff) from module hmac (D = $0\message_length[63:0], Q = \message_length).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [31:0], Q = \secret_key [31:0]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [63:32], Q = \secret_key [63:32]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [95:64], Q = \secret_key [95:64]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [127:96], Q = \secret_key [127:96]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [159:128], Q = \secret_key [159:128]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [191:160], Q = \secret_key [191:160]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [223:192], Q = \secret_key [223:192]).
Adding EN signal on $procdff$5344 ($adff) from module hmac (D = $0\secret_key[255:0] [255:224], Q = \secret_key [255:224]).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5438 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$procmux$5078_Y, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5437 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$procmux$5070_Y, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$procdff$5436 ($dff) from module hmac (D = { \tl_i [59:56] 1'0 }, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5337 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$procmux$3238_Y, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5336 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$procmux$3230_Y, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$procdff$5335 ($dff) from module hmac (D = { \u_tlul_adapter.rdata_tlword 1'1 }, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5316 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$procmux$2343_Y, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5315 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$procmux$2335_Y, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$procdff$5314 ($dff) from module hmac (D = { 1'0 \u_tlul_adapter.u_reqfifo.wdata [11] \u_tlul_adapter.error_internal \tl_i [101:92] }, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_sha2.\u_pad.$procdff$5312 ($adff) from module hmac (D = 5'00000, Q = \u_sha2.u_pad.tx_count [4:0]).
Adding EN signal on $flatten\u_sha2.\u_pad.$procdff$5312 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$0\tx_count[63:0] [63:5], Q = \u_sha2.u_pad.tx_count [63:5]).
Adding EN signal on $flatten\u_sha2.\u_pad.$procdff$5311 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$0\hash_process_flag[0:0], Q = \u_sha2.u_pad.hash_process_flag).
Adding EN signal on $flatten\u_sha2.$procdff$5393 ($adff) from module hmac (D = $flatten\u_sha2.$0\hash[255:0], Q = \u_sha2.hash).
Adding EN signal on $flatten\u_sha2.$procdff$5383 ($adff) from module hmac (D = 24'000000000000000000000000, Q = \u_sha2.digest [31:8]).
Adding EN signal on $flatten\u_sha2.$procdff$5383 ($adff) from module hmac (D = $flatten\u_sha2.$0\digest[31:0] [7:0], Q = \u_sha2.digest [7:0]).
Adding EN signal on $flatten\u_sha2.$procdff$5382 ($adff) from module hmac (D = $flatten\u_sha2.$0\round[5:0], Q = \u_sha2.round).
Adding EN signal on $flatten\u_sha2.$procdff$5381 ($adff) from module hmac (D = $flatten\u_sha2.$0\w_index[3:0], Q = \u_sha2.w_index).
Adding EN signal on $flatten\u_sha2.$procdff$5354 ($adff) from module hmac (D = $flatten\u_sha2.$0\w[511:0], Q = \u_sha2.w).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$procdff$5449 ($adff) from module hmac (D = 1'0, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$procdff$5310 ($adff) from module hmac (D = { 1'0 \u_reg.reg_steer }, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$procdff$5309 ($adff) from module hmac (D = $flatten\u_reg.\u_socket.$0\num_req_outstanding[8:0], Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5343 ($adff) from module hmac (D = { 2'00 $auto_5740 [0] }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5342 ($adff) from module hmac (D = \tl_i [101:100], Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5341 ($adff) from module hmac (D = \tl_i [99:92], Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5340 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:89$721_Y, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5339 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_reg.sv:88$720_Y, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$procdff$5338 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$0\outstanding[0:0], Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_err.$procdff$5452 ($adff) from module hmac (D = \u_reg.u_intr_state_hmac_err.d, Q = \u_reg.u_intr_state_hmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_done.$procdff$5452 ($adff) from module hmac (D = \u_reg.u_intr_state_hmac_done.d, Q = \u_reg.u_intr_state_hmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$procdff$5452 ($adff) from module hmac (D = \u_reg.u_intr_state_fifo_empty.d, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$procdff$5454 ($adff) from module hmac (D = { 29'00000000000000000000000000000 \u_reg.u_err_code.d [2:0] }, Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$procdff$5317 ($adff) from module hmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_packer.$procdff$5333 ($adff) from module hmac (D = $flatten\u_packer.$0\pos[6:0], Q = \u_packer.pos).
Adding EN signal on $flatten\u_packer.$procdff$5332 ($adff) from module hmac (D = $flatten\u_packer.$0\stored_mask[63:0], Q = \u_packer.stored_mask).
Adding EN signal on $flatten\u_packer.$procdff$5331 ($adff) from module hmac (D = $flatten\u_packer.$0\stored_data[63:0], Q = \u_packer.stored_data).
Adding EN signal on $flatten\u_msg_fifo.$procdff$5328 ($adff) from module hmac (D = $flatten\u_msg_fifo.$procmux$3070_Y, Q = \u_msg_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msg_fifo.$procdff$5327 ($adff) from module hmac (D = $flatten\u_msg_fifo.$procmux$3062_Y, Q = \u_msg_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_msg_fifo.$procdff$5324 ($dff) from module hmac (D = $flatten\u_msg_fifo.$or$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$936_Y, Q = \u_msg_fifo.gen_normal_fifo.storage).
Adding EN signal on $flatten\u_hmac.$procdff$5323 ($adff) from module hmac (D = $flatten\u_hmac.$0\reg_hash_process_flag[0:0], Q = \u_hmac.reg_hash_process_flag).
Adding EN signal on $flatten\u_hmac.$procdff$5322 ($adff) from module hmac (D = \u_hmac.round_d, Q = \u_hmac.round_q).
Adding EN signal on $flatten\u_hmac.$procdff$5321 ($adff) from module hmac (D = $flatten\u_hmac.$0\fifo_wdata_sel[2:0], Q = \u_hmac.fifo_wdata_sel).
Adding EN signal on $flatten\u_hmac.$procdff$5319 ($adff) from module hmac (D = 5'00000, Q = \u_hmac.txcount [4:0]).
Adding EN signal on $flatten\u_hmac.$procdff$5319 ($adff) from module hmac (D = $flatten\u_hmac.$0\txcount[63:0] [63:5], Q = \u_hmac.txcount [63:5]).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$procdff$5442 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$procdff$5442 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$procdff$5431 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $auto_5958 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto_5958 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto_5958 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto_5958 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto_5958 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto_5898 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5888 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto_5888 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto_5888 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto_5888 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto_5888 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 24 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 25 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 26 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 27 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 28 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 29 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 30 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 31 on $auto_5937 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto_5926 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto_5926 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto_5918 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on hmac:u_reg.u_socket.err_resp.err_req_pending_5917 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto_5887 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5881 ($dffe) from module hmac.
[#visit=86, #solve=0, #remove=69, time=0.41 sec.]

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 35 unused cells and 43 unused wires.
<suppressed ~36 debug messages>

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~28 debug messages>

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~145 debug messages>

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_packer.$procmux$3113: { $flatten\u_packer.$procmux$3116_CMP $flatten\u_packer.$procmux$3115_CMP $flatten\u_packer.$procmux$3114_CMP }
    New ctrl vector for $pmux cell $flatten\u_packer.$procmux$3118: { $flatten\u_packer.$procmux$3116_CMP $flatten\u_packer.$procmux$3115_CMP $flatten\u_packer.$procmux$3114_CMP }
    New ctrl vector for $pmux cell $flatten\u_packer.$procmux$3222: { $flatten\u_packer.$procmux$3116_CMP $flatten\u_packer.$procmux$3115_CMP $flatten\u_packer.$procmux$3114_CMP }
  Optimizing cells in module \hmac.
Performed a total of 3 changes.

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

3.70. Executing OPT_SHARE pass.

3.71. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=82, #solve=0, #remove=0, time=0.46 sec.]

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

3.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.77. Executing OPT_SHARE pass.

3.78. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=82, #solve=0, #remove=0, time=0.51 sec.]

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

RUN-OPT ITERATIONS DONE : 3

3.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

3.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.86. Executing OPT_SHARE pass.

3.87. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=82, #solve=0, #remove=0, time=0.68 sec.]

3.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

RUN-OPT ITERATIONS DONE : 1

3.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

3.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.95. Executing OPT_SHARE pass.

3.96. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=82, #solve=0, #remove=0, time=0.60 sec.]

3.97. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto_5879 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5880 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5882 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5883 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5885 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto_5886 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$procdff$5450 ($adff) from module hmac.
[#visit=82, #solve=2145, #remove=7, time=456.95 sec.]

3.98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~7 debug messages>

RUN-OPT ITERATIONS DONE : 1

3.100. Executing WREDUCE pass (reducing word size of cells).
Removed cell hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$56 ($add).
Removed cell hmac.$flatten\u_tlul_adapter.\u_sramreqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$61 ($add).
Removed cell hmac.$flatten\u_tlul_adapter.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$758 ($add).
Removed cell hmac.$flatten\u_tlul_adapter.\u_rspfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$763 ($add).
Removed top 1 bits (of 13) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:141$1623 ($mux).
Removed cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$1615 ($add).
Removed cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$1620 ($add).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$ne$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:142$1118 ($ne).
Removed top 1 bits (of 2) from port A of cell hmac.$flatten\u_tlul_adapter.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:115$1149 ($eq).
Removed top 1 bits (of 4) from FF cell hmac.$auto_5995 ($dffe).
Removed top 2 bits (of 3) from port B of cell hmac.$auto_5988 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto_5984 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto_5982 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5975 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5966 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5957 ($ne).
Removed top 4 bits (of 5) from port B of cell hmac.$auto_5916 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5913 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5910 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto_5827 ($ne).
Removed top 1 bits (of 3) from wire hmac.$auto_5723.
Removed top 2 bits (of 3) from wire hmac.$auto_5724.
Removed top 1 bits (of 3) from wire hmac.$auto_5725.
Removed top 22 bits (of 32) from wire hmac.$auto_5727.
Removed top 27 bits (of 32) from wire hmac.$auto_5728.
Removed top 4 bits (of 6) from wire hmac.$auto_5729.
Removed top 3 bits (of 6) from wire hmac.$auto_5730.
Removed top 2 bits (of 6) from wire hmac.$auto_5731.
Removed top 1 bits (of 6) from wire hmac.$auto_5732.
Removed top 25 bits (of 32) from wire hmac.$auto_5733.
Removed top 25 bits (of 32) from wire hmac.$auto_5734.
Removed top 25 bits (of 32) from wire hmac.$auto_5735.
Removed top 25 bits (of 32) from wire hmac.$auto_5736.
Removed top 5 bits (of 39) from wire hmac.$auto_5737.
Removed top 3 bits (of 39) from wire hmac.$auto_5738.
Removed top 1 bits (of 39) from wire hmac.$auto_5739.
Removed top 2 bits (of 3) from wire hmac.$auto_5740.
Removed top 1 bits (of 2) from wire hmac.$auto_5741.
Removed top 1 bits (of 2) from wire hmac.$auto_5742.
Removed top 31 bits (of 32) from wire hmac.$auto_5743.
Removed top 31 bits (of 32) from wire hmac.$auto_5744.
Removed top 31 bits (of 32) from wire hmac.$auto_5745.
Removed top 31 bits (of 32) from wire hmac.$auto_5746.
Removed top 31 bits (of 32) from wire hmac.$auto_5747.
Removed top 31 bits (of 32) from wire hmac.$auto_5748.
Removed top 31 bits (of 32) from wire hmac.$auto_5749.
Removed top 31 bits (of 32) from wire hmac.$auto_5750.
Removed top 31 bits (of 32) from wire hmac.$auto_5751.
Removed top 31 bits (of 32) from wire hmac.$auto_5752.
Removed top 31 bits (of 32) from wire hmac.$auto_5753.
Removed top 31 bits (of 32) from wire hmac.$auto_5754.
Removed top 31 bits (of 32) from wire hmac.$auto_5755.
Removed top 31 bits (of 32) from wire hmac.$auto_5756.
Removed top 31 bits (of 32) from wire hmac.$auto_5757.
Removed top 26 bits (of 32) from wire hmac.$auto_5758.
Removed top 28 bits (of 32) from wire hmac.$auto_5759.
Removed top 31 bits (of 32) from wire hmac.$auto_5760.
Removed top 31 bits (of 32) from wire hmac.$auto_5761.
Removed top 31 bits (of 32) from wire hmac.$auto_5762.
Removed top 31 bits (of 32) from wire hmac.$auto_5763.
Removed top 31 bits (of 32) from wire hmac.$auto_5764.
Removed top 31 bits (of 32) from wire hmac.$auto_5765.
Removed top 1023 bits (of 1024) from wire hmac.$auto_5772.
Removed top 31 bits (of 32) from wire hmac.$auto_5773.
Removed top 31 bits (of 32) from wire hmac.$auto_5774.
Removed top 31 bits (of 32) from wire hmac.$auto_5775.
Removed top 31 bits (of 32) from wire hmac.$auto_5776.
Removed top 31 bits (of 32) from wire hmac.$auto_5777.
Removed top 31 bits (of 32) from wire hmac.$auto_5778.
Removed top 31 bits (of 32) from wire hmac.$auto_5779.
Removed top 31 bits (of 32) from wire hmac.$auto_5780.
Removed top 31 bits (of 32) from wire hmac.$auto_5781.
Removed top 31 bits (of 32) from wire hmac.$auto_5782.
Removed top 31 bits (of 32) from wire hmac.$auto_5783.
Removed top 31 bits (of 32) from wire hmac.$auto_5784.
Removed top 31 bits (of 32) from wire hmac.$auto_5785.
Removed top 31 bits (of 32) from wire hmac.$auto_5786.
Removed top 31 bits (of 32) from wire hmac.$auto_5787.
Removed top 2 bits (of 3) from wire hmac.$auto_5788.
Removed top 2 bits (of 3) from wire hmac.$auto_5789.
Removed top 1 bits (of 3) from wire hmac.$auto_5790.
Removed top 1 bits (of 3) from wire hmac.$auto_5791.
Removed top 1 bits (of 3) from wire hmac.$auto_5792.
Removed top 2 bits (of 3) from wire hmac.$auto_5793.
Removed top 25 bits (of 32) from wire hmac.$auto_5794.
Removed top 25 bits (of 32) from wire hmac.$auto_5795.
Removed top 25 bits (of 32) from wire hmac.$auto_5796.
Removed top 24 bits (of 32) from wire hmac.$auto_5797.
Removed top 16 bits (of 32) from wire hmac.$auto_5798.
Removed top 16 bits (of 32) from wire hmac.$auto_5799.
Removed top 8 bits (of 32) from wire hmac.$auto_5800.
Removed top 8 bits (of 32) from wire hmac.$auto_5801.
Removed top 16 bits (of 32) from wire hmac.$auto_5802.
Removed top 8 bits (of 32) from wire hmac.$auto_5803.
Removed top 24 bits (of 32) from wire hmac.$auto_5806.
Removed top 29 bits (of 32) from wire hmac.$auto_5808.
Removed top 29 bits (of 32) from wire hmac.$auto_5809.
Removed top 29 bits (of 32) from wire hmac.$auto_5810.
Removed top 29 bits (of 32) from wire hmac.$auto_5811.
Removed top 24 bits (of 32) from wire hmac.$flatten\u_sha2.$0\digest[31:0].

3.101. Executing PEEPOPT pass (run peephole optimizers).

3.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 92 unused wires.
<suppressed ~1 debug messages>

3.103. Executing DEMUXMAP pass.

3.104. Executing SPLITNETS pass (splitting up multi-bit signals).

3.105. Printing statistics.

=== hmac ===

   Number of wires:               2046
   Number of wire bits:          31698
   Number of public wires:        1135
   Number of public wire bits:   19171
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1392
     $add                           94
     $adff                          26
     $adffe                         51
     $and                          134
     $dffe                           4
     $eq                            86
     $ge                             2
     $le                             2
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mul                            1
     $mux                          475
     $ne                            19
     $neg                            6
     $not                           54
     $or                            71
     $pmux                          34
     $reduce_and                    16
     $reduce_bool                   22
     $reduce_or                     26
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $sub                            7
     $xor                           34

3.106. Executing RS_DSP_MULTADD pass.

3.107. Executing WREDUCE pass (reducing word size of cells).

3.108. Executing RS_DSP_MACC pass.

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.110. Executing TECHMAP pass (map to technology primitives).

3.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~93 debug messages>

3.111. Printing statistics.

=== hmac ===

   Number of wires:               2052
   Number of wire bits:          32757
   Number of public wires:        1135
   Number of public wire bits:   19171
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1392
     $__RS_MUL10X9                   1
     $add                           94
     $adff                          26
     $adffe                         51
     $and                          134
     $dffe                           4
     $eq                            86
     $ge                             2
     $le                             2
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mux                          475
     $ne                            19
     $neg                            6
     $not                           54
     $or                            71
     $pmux                          34
     $reduce_and                    16
     $reduce_bool                   22
     $reduce_or                     26
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $sub                            7
     $xor                           34

3.112. Executing TECHMAP pass (map to technology primitives).

3.112.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.112.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.113. Printing statistics.

=== hmac ===

   Number of wires:               2052
   Number of wire bits:          32757
   Number of public wires:        1135
   Number of public wire bits:   19171
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1392
     $__RS_MUL10X9                   1
     $add                           94
     $adff                          26
     $adffe                         51
     $and                          134
     $dffe                           4
     $eq                            86
     $ge                             2
     $le                             2
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mux                          475
     $ne                            19
     $neg                            6
     $not                           54
     $or                            71
     $pmux                          34
     $reduce_and                    16
     $reduce_bool                   22
     $reduce_or                     26
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $sub                            7
     $xor                           34

3.114. Executing TECHMAP pass (map to technology primitives).

3.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.115. Executing TECHMAP pass (map to technology primitives).

3.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.116. Executing TECHMAP pass (map to technology primitives).

3.116.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.116.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~32 debug messages>

3.117. Executing RS_DSP_SIMD pass.

3.118. Executing TECHMAP pass (map to technology primitives).

3.118.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.118.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~38 debug messages>

3.119. Executing TECHMAP pass (map to technology primitives).

3.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

3.120. Executing rs_pack_dsp_regs pass.
<suppressed ~27 debug messages>

3.121. Executing RS_DSP_IO_REGS pass.

3.122. Executing TECHMAP pass (map to technology primitives).

3.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

3.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

3.123. Executing TECHMAP pass (map to technology primitives).

3.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

3.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

3.124. Printing statistics.

=== hmac ===

   Number of wires:               2096
   Number of wire bits:          33154
   Number of public wires:        1135
   Number of public wire bits:   19171
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1392
     $add                           94
     $adff                          26
     $adffe                         51
     $and                          134
     $dffe                           4
     $eq                            86
     $ge                             2
     $le                             2
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $lt                             1
     $meminit                        1
     $memrd_v2                       1
     $mux                          475
     $ne                            19
     $neg                            6
     $not                           54
     $or                            71
     $pmux                          34
     $reduce_and                    16
     $reduce_bool                   22
     $reduce_or                     26
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $sub                            7
     $xor                           34
     DSP19X2                         1

3.125. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hmac:
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$502 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$503 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$504 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$505 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$506 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$507 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$508 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$509 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$510 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$511 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$512 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$513 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$514 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$515 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$516 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$517 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$518 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$519 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$520 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$521 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$522 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$523 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$524 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$525 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$526 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$527 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$528 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$529 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$530 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:334$536 ($add).
  creating $macc model for $auto_5691 ($neg).
  creating $macc model for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1225 ($add).
  creating $macc model for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:146$1256 ($add).
  creating $macc model for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:175$1194 ($add).
  creating $macc model for $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224 ($sub).
  creating $macc model for $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1226 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$920 ($add).
  creating $macc model for $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$915 ($add).
  creating $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$501 ($add).
  creating $macc model for $flatten\u_msg_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$930 ($neg).
  creating $macc model for $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900 ($sub).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$841 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$842 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$843 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$844 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$845 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$846 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$847 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$848 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$849 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$850 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$851 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$852 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$853 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$854 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$855 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$856 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$857 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$858 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$859 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$860 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$861 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$862 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$863 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$864 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$865 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$866 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$867 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$868 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$869 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$870 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871 ($add).
  creating $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:62$773 ($add).
  creating $macc model for $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775 ($sub).
  creating $macc model for $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:106$1963 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:110$1964 ($sub).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$462 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$463 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$464 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298 ($add).
  creating $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302 ($add).
  creating $macc model for $flatten\u_sha2.\u_pad.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:304$1650 ($add).
  creating $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1077 ($add).
  creating $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1086 ($add).
  creating $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1095 ($add).
  creating $macc model for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073 ($neg).
  creating $macc model for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1078 ($neg).
  creating $macc model for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1087 ($neg).
  creating $macc model for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1096 ($neg).
  merging $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1095 into $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1096.
  merging $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1086 into $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1087.
  merging $macc model for $flatten\u_tlul_adapter.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1077 into $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1078.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$463 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$464.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$462 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$464.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:67$258 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$240 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$239 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241.
  merging $macc model for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$238 into $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$870 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$869 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$868 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$867 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$866 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$865 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$864 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$863 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$862 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$861 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$860 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$859 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$858 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$857 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$856 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$855 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$854 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$853 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$852 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$851 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$850 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$849 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$848 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$847 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$846 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$845 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$844 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$843 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$842 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$841 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871.
  merging $macc model for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1225 into $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1226.
  merging $macc model for $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:70$900 into $auto_5691.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$530 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$529 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$528 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$527 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$526 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$525 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$524 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$523 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$522 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$521 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$520 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$519 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$518 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$517 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$516 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$515 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$514 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$513 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$512 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$511 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$510 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$509 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$508 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$507 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$506 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$505 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$504 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$503 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$502 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$501 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531.
  merging $macc model for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:323$531 into $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:334$536.
  merging $macc model for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:54$871 into $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:62$773.
  creating $alu model for $macc $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:146$1256.
  creating $alu model for $macc $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775.
  creating $alu model for $macc $auto_5691.
  creating $alu model for $macc $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:175$1194.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:106$1963.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:110$1964.
  creating $alu model for $macc $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224.
  creating $alu model for $macc $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778.
  creating $alu model for $macc $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260.
  creating $alu model for $macc $flatten\u_msg_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$930.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298.
  creating $alu model for $macc $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302.
  creating $alu model for $macc $flatten\u_sha2.\u_pad.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:304$1650.
  creating $alu model for $macc $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$915.
  creating $alu model for $macc $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$920.
  creating $alu model for $macc $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073.
  creating $macc cell for $flatten\u_packer.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:62$773: $auto_6087
  creating $macc cell for $add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac.sv:334$536: $auto_6088
  creating $macc cell for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1096: $auto_6089
  creating $macc cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:64$241: $auto_6090
  creating $macc cell for $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1226: $auto_6091
  creating $macc cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:86$464: $auto_6092
  creating $macc cell for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1078: $auto_6093
  creating $macc cell for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1087: $auto_6094
  creating $alu model for $flatten\u_hmac.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:238$1204 ($ge): new $alu
  creating $alu model for $flatten\u_packer.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:208$835 ($ge): new $alu
  creating $alu model for $flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:216$837 ($le): merged with $flatten\u_packer.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:208$835.
  creating $alu model for $flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$777 ($le): new $alu
  creating $alu model for $flatten\u_sha2.$lt$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:266$316 ($lt): new $alu
  creating $alu cell for $flatten\u_sha2.$lt$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:266$316: $auto_6099
  creating $alu cell for $flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$777: $auto_6104
  creating $alu cell for $flatten\u_packer.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:208$835, $flatten\u_packer.$le$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:216$837: $auto_6117
  creating $alu cell for $flatten\u_hmac.$ge$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:238$1204: $auto_6132
  creating $alu cell for $flatten\u_tlul_adapter.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_adapter_sram.sv:0$1073: $auto_6145
  creating $alu cell for $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:101$920: $auto_6148
  creating $alu cell for $flatten\u_msg_fifo.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:87$915: $auto_6151
  creating $alu cell for $flatten\u_sha2.\u_pad.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2_pad.sv:304$1650: $auto_6154
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:150$302: $auto_6157
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:138$298: $auto_6160
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$293: $auto_6163
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$292: $auto_6166
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$291: $auto_6169
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$290: $auto_6172
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$289: $auto_6175
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$288: $auto_6178
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$287: $auto_6181
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/sha2.sv:123$286: $auto_6184
  creating $alu cell for $flatten\u_msg_fifo.$neg$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:0$930: $auto_6187
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:76$260: $auto_6190
  creating $alu cell for $flatten\u_sha2.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_pkg.sv:72$259: $auto_6193
  creating $alu cell for $flatten\u_msg_fifo.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_fifo_sync.sv:69$899: $auto_6196
  creating $alu cell for $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:68$778: $auto_6199
  creating $alu cell for $flatten\u_hmac.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1224: $auto_6202
  creating $alu cell for $flatten\u_reg.\u_socket.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:110$1964: $auto_6205
  creating $alu cell for $flatten\u_reg.\u_socket.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/tlul_socket_1n.sv:106$1963: $auto_6208
  creating $alu cell for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:175$1194: $auto_6211
  creating $alu cell for $auto_5691: $auto_6214
  creating $alu cell for $flatten\u_packer.$sub$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/prim_packer.sv:66$775: $auto_6217
  creating $alu cell for $flatten\u_hmac.$add$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:146$1256: $auto_6220
  created 30 $alu and 8 $macc cells.

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

3.127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.128. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

3.129. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.131. Executing OPT_SHARE pass.

3.132. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=81, #solve=0, #remove=0, time=0.48 sec.]

3.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 74 unused cells and 128 unused wires.
<suppressed ~77 debug messages>

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

3.136. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.138. Executing OPT_SHARE pass.

3.139. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=81, #solve=0, #remove=0, time=0.50 sec.]

3.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

RUN-OPT ITERATIONS DONE : 2

3.142. Printing statistics.

=== hmac ===

   Number of wires:               2049
   Number of wire bits:          32075
   Number of public wires:        1133
   Number of public wire bits:   19159
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:               1333
     $adff                          26
     $adffe                         51
     $alu                           30
     $and                          134
     $dffe                           4
     $eq                            85
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $macc                           8
     $meminit                        1
     $memrd_v2                       1
     $mux                          475
     $ne                            18
     $not                           61
     $or                            74
     $pmux                          34
     $reduce_and                    19
     $reduce_bool                   22
     $reduce_or                     30
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $xor                           34
     DSP19X2                         1

3.143. Executing MEMORY pass.

3.143.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.143.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.143.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.143.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.143.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\u_reg.$auto_1966'[0] in module `\hmac': no output FF found.
Checking read port address `$flatten\u_reg.$auto_1966'[0] in module `\hmac': no address FF found.

3.143.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.143.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.143.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.143.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.143.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.144. Printing statistics.

=== hmac ===

   Number of wires:               2049
   Number of wire bits:          32075
   Number of public wires:        1133
   Number of public wire bits:   19159
   Number of ports:                 10
   Number of port bits:            187
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1332
     $adff                          26
     $adffe                         51
     $alu                           30
     $and                          134
     $dffe                           4
     $eq                            85
     $logic_and                     36
     $logic_not                     31
     $logic_or                      11
     $macc                           8
     $mem_v2                         1
     $mux                          475
     $ne                            18
     $not                           61
     $or                            74
     $pmux                          34
     $reduce_and                    19
     $reduce_bool                   22
     $reduce_or                     30
     $reduce_xor                    30
     $scopeinfo                     97
     $shift                          9
     $shiftx                         6
     $shl                            3
     $shr                            2
     $xor                           34
     DSP19X2                         1

3.145. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting hmac.$flatten\u_hmac.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:123$1235 ... hmac.$flatten\u_hmac.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:121$1237 to a pmux with 3 cases.
Converting hmac.$flatten\u_reg.$procmux$2353 ... hmac.$flatten\u_reg.$procmux$2403 to a pmux with 26 cases.
Converting hmac.$flatten\u_reg.$procmux$2408 ... hmac.$flatten\u_reg.$procmux$2458 to a pmux with 26 cases.
Converting hmac.$flatten\u_reg.$procmux$2463 ... hmac.$flatten\u_reg.$procmux$2513 to a pmux with 26 cases.
Converting hmac.$flatten\u_reg.$procmux$2518 ... hmac.$flatten\u_reg.$procmux$2568 to a pmux with 26 cases.
Converting hmac.$flatten\u_reg.$procmux$2573 ... hmac.$flatten\u_reg.$procmux$2611 to a pmux with 20 cases.
Converting hmac.$flatten\u_reg.$procmux$2613 ... hmac.$flatten\u_reg.$procmux$2623 to a pmux with 6 cases.
Converting hmac.$flatten\u_reg.$procmux$2628 ... hmac.$flatten\u_reg.$procmux$2678 to a pmux with 26 cases.
Converted 159 (p)mux cells into 8 pmux cells.
<suppressed ~413 debug messages>

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 151 unused wires.
<suppressed ~1 debug messages>

3.147. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.148. Executing MEMORY_LIBMAP pass (mapping memories to cells).
Warning: Asyncronous read in BRAM is not supported, memory will be mapped to soft logic.
found attribute 'ram_block = logic' on memory hmac.$flatten\u_reg.$auto_1966, forced mapping to FF
using FF mapping for memory hmac.$flatten\u_reg.$auto_1966

3.149. Executing Rs_BRAM_Split pass.

3.150. Executing TECHMAP pass (map to technology primitives).

3.150.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.150.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.151. Executing TECHMAP pass (map to technology primitives).

3.151.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.151.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.152. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~139 debug messages>

3.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2353: { \u_reg.addr_hit [17] $auto_6242 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2408: { \u_reg.addr_hit [4] \u_reg.addr_hit [17] $auto_6244 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2463: { \u_reg.addr_hit [4] \u_reg.addr_hit [7] \u_reg.addr_hit [17] $auto_6246 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2518: { \u_reg.addr_hit [4] \u_reg.addr_hit [6] \u_reg.addr_hit [7] \u_reg.addr_hit [17] $auto_6248 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2573: { \u_reg.addr_hit [17] $auto_6250 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2613: { $auto_6252 \u_reg.addr_hit [6] }
    New ctrl vector for $pmux cell $flatten\u_reg.$procmux$2628: { \u_reg.addr_hit [4] \u_reg.addr_hit [6] \u_reg.addr_hit [7] \u_reg.addr_hit [17] $auto_6254 \u_reg.addr_hit [25] \u_reg.addr_hit [26] }
  Optimizing cells in module \hmac.
Performed a total of 7 changes.

3.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.158. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $flatten\u_hmac.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:123$1235 in front of them:
        $flatten\u_hmac.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:0$1233
        $flatten\u_hmac.$shiftx$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:0$1227

3.159. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=81, #solve=0, #remove=0, time=0.44 sec.]

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_hmac.$ternary$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:123$1235: { $auto_6259 $flatten\u_hmac.$eq$/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/hmac/rtl/hmac_core.sv:123$1234_Y }
  Optimizing cells in module \hmac.
Performed a total of 1 changes.

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.165. Executing OPT_SHARE pass.

3.166. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=81, #solve=0, #remove=0, time=0.42 sec.]

3.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

3.172. Executing OPT_SHARE pass.

3.173. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=81, #solve=0, #remove=0, time=0.41 sec.]

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

RUN-OPT ITERATIONS DONE : 3

3.176. Executing PMUXTREE pass.

3.177. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting hmac.$auto_6650 ... hmac.$auto_6652 to a pmux with 2 cases.
Converting hmac.$auto_6638 ... hmac.$auto_6640 to a pmux with 2 cases.
Converting hmac.$auto_6628 ... hmac.$auto_6630 to a pmux with 2 cases.
Converting hmac.$auto_6576 ... hmac.$auto_6578 to a pmux with 2 cases.
Converting hmac.$auto_6496 ... hmac.$auto_6498 to a pmux with 2 cases.
Converting hmac.$auto_6450 ... hmac.$auto_6452 to a pmux with 2 cases.
Converting hmac.$auto_6438 ... hmac.$auto_6440 to a pmux with 2 cases.
Converting hmac.$auto_6434 ... hmac.$auto_6436 to a pmux with 2 cases.
Converting hmac.$auto_6422 ... hmac.$auto_6424 to a pmux with 2 cases.
Converting hmac.$auto_6408 ... hmac.$auto_6410 to a pmux with 2 cases.
Converting hmac.$auto_6404 ... hmac.$auto_6406 to a pmux with 2 cases.
Converting hmac.$auto_6386 ... hmac.$auto_6388 to a pmux with 2 cases.
Converting hmac.$auto_6370 ... hmac.$auto_6372 to a pmux with 2 cases.
Converted 26 (p)mux cells into 13 pmux cells.
<suppressed ~366 debug messages>

3.178. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\u_reg.$auto_1966 in module \hmac:
  created 4096 $dff cells and 0 static cells of width 1.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.
Memory $flatten\u_reg.$auto_1966 type : dissolved

3.179. Executing TECHMAP pass (map to technology primitives).

3.179.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.179.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.179.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f510a8f4abd4276a0075f18cd429675e9cfe270f\_90_shift_shiftx'.

3.179.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f510a8f4abd4276a0075f18cd429675e9cfe270f\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$20529.
    dead port 2/2 on $mux $procmux$20523.
    dead port 2/2 on $mux $procmux$20517.
    dead port 2/2 on $mux $procmux$20511.
    dead port 2/2 on $mux $procmux$20505.
    dead port 2/2 on $mux $procmux$20499.
Removed 6 multiplexer ports.
<suppressed ~1064 debug messages>

3.179.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5804069588edb7ff25baa001bebacc87928895c1$paramod$f510a8f4abd4276a0075f18cd429675e9cfe270f\_90_shift_shiftx.
<suppressed ~27 debug messages>
Removed 0 unused cells and 10 unused wires.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $xor.

ERROR: TIM: Design Compilation took 480m. Exiting due to timeout
