

================================================================
== Vivado HLS Report for 'resize_nearest_single_ap_fixed_8_2_5_3_0_config26_s'
================================================================
* Date:           Fri Feb  3 01:40:47 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12322|    12322| 49.288 us | 49.288 us |  12322|  12322|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ImageHeight  |    12320|    12320|       221|        220|        220|    56|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      31|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|    1189|    -|
|Register             |        -|      -|      527|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      527|    1220|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |h_fu_117_p2                          |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage100_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state100_pp0_stage98_iter0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln127_fu_111_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  31|          19|          14|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  957|        223|    1|        223|
    |ap_done                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_64_p4  |    9|          2|    6|         12|
    |h_0_reg_60                   |    9|          2|    6|         12|
    |image_V_V_blk_n              |    9|          2|    1|          2|
    |real_start                   |    9|          2|    1|          2|
    |resized_V_V_blk_n            |    9|          2|    1|          2|
    |resized_V_V_din              |  169|         38|    8|        304|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1189|        275|   26|        561|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |  222|   0|  222|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |h_0_reg_60               |    6|   0|    6|          0|
    |h_reg_127                |    6|   0|    6|          0|
    |icmp_ln127_reg_123       |    1|   0|    1|          0|
    |reg_101                  |    8|   0|    8|          0|
    |reg_106                  |    8|   0|    8|          0|
    |reg_71                   |    8|   0|    8|          0|
    |reg_76                   |    8|   0|    8|          0|
    |reg_81                   |    8|   0|    8|          0|
    |reg_86                   |    8|   0|    8|          0|
    |reg_91                   |    8|   0|    8|          0|
    |reg_96                   |    8|   0|    8|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_V_10_reg_137         |    8|   0|    8|          0|
    |tmp_V_11_reg_142         |    8|   0|    8|          0|
    |tmp_V_12_reg_147         |    8|   0|    8|          0|
    |tmp_V_13_reg_152         |    8|   0|    8|          0|
    |tmp_V_14_reg_157         |    8|   0|    8|          0|
    |tmp_V_15_reg_162         |    8|   0|    8|          0|
    |tmp_V_16_reg_167         |    8|   0|    8|          0|
    |tmp_V_21_reg_172         |    8|   0|    8|          0|
    |tmp_V_22_reg_177         |    8|   0|    8|          0|
    |tmp_V_23_reg_182         |    8|   0|    8|          0|
    |tmp_V_24_reg_187         |    8|   0|    8|          0|
    |tmp_V_25_reg_192         |    8|   0|    8|          0|
    |tmp_V_26_reg_197         |    8|   0|    8|          0|
    |tmp_V_27_reg_202         |    8|   0|    8|          0|
    |tmp_V_28_reg_207         |    8|   0|    8|          0|
    |tmp_V_29_reg_212         |    8|   0|    8|          0|
    |tmp_V_30_reg_217         |    8|   0|    8|          0|
    |tmp_V_31_reg_222         |    8|   0|    8|          0|
    |tmp_V_32_reg_227         |    8|   0|    8|          0|
    |tmp_V_33_reg_232         |    8|   0|    8|          0|
    |tmp_V_34_reg_237         |    8|   0|    8|          0|
    |tmp_V_35_reg_242         |    8|   0|    8|          0|
    |tmp_V_36_reg_247         |    8|   0|    8|          0|
    |tmp_V_41_reg_252         |    8|   0|    8|          0|
    |tmp_V_42_reg_257         |    8|   0|    8|          0|
    |tmp_V_43_reg_262         |    8|   0|    8|          0|
    |tmp_V_44_reg_267         |    8|   0|    8|          0|
    |tmp_V_9_reg_132          |    8|   0|    8|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  527|   0|  527|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_done             | out |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|start_out           | out |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|start_write         | out |    1| ap_ctrl_hs | resize_nearest_single<ap_fixed<8, 2, 5, 3, 0>, config26> | return value |
|image_V_V_dout      |  in |    8|   ap_fifo  |                         image_V_V                        |    pointer   |
|image_V_V_empty_n   |  in |    1|   ap_fifo  |                         image_V_V                        |    pointer   |
|image_V_V_read      | out |    1|   ap_fifo  |                         image_V_V                        |    pointer   |
|resized_V_V_din     | out |    8|   ap_fifo  |                        resized_V_V                       |    pointer   |
|resized_V_V_full_n  |  in |    1|   ap_fifo  |                        resized_V_V                       |    pointer   |
|resized_V_V_write   | out |    1|   ap_fifo  |                        resized_V_V                       |    pointer   |
+--------------------+-----+-----+------------+----------------------------------------------------------+--------------+

