

================================================================
== Vivado HLS Report for 'foo_m'
================================================================
* Date:           Sun Nov  7 14:28:05 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab4_z4m_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   | 10.00 ns | 9.216 ns |   0.10 ns  |
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    49167|    49167| 0.492 ms | 0.492 ms |  16389|  16389| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp3_loc_c = alloca i32, align 4"   --->   Operation 8 'alloca' 'tmp3_loc_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp1 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 9 'alloca' 'temp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp2 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 10 'alloca' 'temp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp3 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 11 'alloca' 'temp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp4 = alloca [16384 x i32], align 16" [./source/lab4_z4.c:22]   --->   Operation 12 'alloca' 'temp4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32 } @Block_codeRepl8_proc([3 x i32]* %scale, i32* %tmp3_loc_c) nounwind"   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 14 [1/2] (2.15ns)   --->   "%call_ret = call fastcc { i32, i32 } @Block_codeRepl8_proc([3 x i32]* %scale, i32* %tmp3_loc_c) nounwind"   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 2.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_loc_channel = extractvalue { i32, i32 } %call_ret, 0"   --->   Operation 15 'extractvalue' 'tmp1_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp2_loc_channel = extractvalue { i32, i32 } %call_ret, 1"   --->   Operation 16 'extractvalue' 'tmp2_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop1_proc([16384 x i32]* %data_in, i32 %tmp1_loc_channel, [16384 x i32]* %temp1, i32 %tmp2_loc_channel, [16384 x i32]* %temp2) nounwind"   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop1_proc([16384 x i32]* %data_in, i32 %tmp1_loc_channel, [16384 x i32]* %temp1, i32 %tmp2_loc_channel, [16384 x i32]* %temp2) nounwind"   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop2_proc([16384 x i32]* %temp1, i32* nocapture %tmp3_loc_c, [16384 x i32]* %temp3, [16384 x i32]* %temp2, [16384 x i32]* %temp4) nounwind"   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop2_proc([16384 x i32]* %temp1, i32* nocapture %tmp3_loc_c, [16384 x i32]* %temp3, [16384 x i32]* %temp2, [16384 x i32]* %temp4) nounwind"   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @Loop_Loop3_proc([16384 x i32]* %temp4, [16384 x i32]* %temp3, [16384 x i32]* %data_out)"   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind" [./source/lab4_z4.c:22]   --->   Operation 22 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_in) nounwind, !map !7"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %scale) nounwind, !map !13"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16384 x i32]* %data_out) nounwind, !map !19"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @foo_m_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @tmp3_OC_loc_c_str, i32 1, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 3, i32 0, i32* %tmp3_loc_c, i32* %tmp3_loc_c) nounwind"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %tmp3_loc_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str18, [1 x i8]* @p_str19) nounwind"   --->   Operation 28 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @Loop_Loop3_proc([16384 x i32]* %temp4, [16384 x i32]* %temp3, [16384 x i32]* %data_out)"   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [./source/lab4_z4.c:35]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.15ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'Block_codeRepl8_proc' [16]  (2.15 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
