EESchema Schematic File Version 2  date 10/10/2012 1:41:54 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:f4_daughter
LIBS:f4_daughter-cache
EELAYER 25  0
EELAYER END
$Descr A4 11700 8267
encoding utf-8
Sheet 1 7
Title ""
Date "10 oct 2012"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Connection ~ 3700 3650
Wire Wire Line
	3950 4450 3700 4450
Wire Wire Line
	3700 4450 3700 3650
Wire Wire Line
	3950 4350 3800 4350
Wire Wire Line
	3800 4350 3800 3750
Wire Wire Line
	3800 3750 3950 3750
Wire Wire Line
	3600 3350 3950 3350
Wire Wire Line
	3950 2900 2200 2900
Wire Wire Line
	6500 3600 5650 3600
Wire Bus Line
	3050 1750 5800 1750
Wire Bus Line
	5800 1750 5800 2250
Wire Bus Line
	5800 2250 5650 2250
Wire Wire Line
	3950 5400 1800 5400
Wire Wire Line
	1800 5400 1800 2450
Wire Wire Line
	1800 2450 3950 2450
Wire Wire Line
	3950 2800 2100 2800
Wire Wire Line
	2100 2800 2100 4900
Wire Wire Line
	2100 4900 3950 4900
Wire Bus Line
	3100 1750 2250 1750
Wire Wire Line
	7950 2400 7200 2400
Wire Wire Line
	7200 2400 7200 3000
Wire Wire Line
	7200 3000 5650 3000
Wire Wire Line
	7950 2200 7000 2200
Wire Wire Line
	7000 2200 7000 2800
Wire Wire Line
	7000 2800 5650 2800
Wire Wire Line
	7950 2000 6800 2000
Wire Wire Line
	6800 2000 6800 2600
Wire Wire Line
	6800 2600 5650 2600
Wire Wire Line
	5650 2700 6900 2700
Wire Wire Line
	6900 2700 6900 2100
Wire Wire Line
	6900 2100 7950 2100
Wire Wire Line
	5650 2900 7100 2900
Wire Wire Line
	7100 2900 7100 2300
Wire Wire Line
	7100 2300 7950 2300
Wire Wire Line
	5650 3100 7300 3100
Wire Wire Line
	7300 3100 7300 2500
Wire Wire Line
	7300 2500 7950 2500
Wire Wire Line
	3950 4800 2200 4800
Wire Wire Line
	2200 4800 2200 2900
Wire Wire Line
	3950 2350 1700 2350
Wire Wire Line
	1700 2350 1700 5500
Wire Wire Line
	1700 5500 3950 5500
Wire Wire Line
	3950 2550 1900 2550
Wire Wire Line
	1900 2550 1900 5300
Wire Wire Line
	1900 5300 3950 5300
Wire Wire Line
	5650 3500 6500 3500
Wire Wire Line
	3600 3250 3950 3250
Wire Wire Line
	3600 3450 3950 3450
Wire Wire Line
	3950 3650 3600 3650
$Sheet
S 3950 2050 1700 1800
U 500B6AFA
F0 "discovery" 60
F1 "discovery.sch" 60
F2 "USB_D-" I L 3950 2800 60 
F3 "USB_D+" I L 3950 2900 60 
F4 "AUDIO_IN_L" I R 5650 3500 60 
F5 "AUDIO_IN_R" I R 5650 3600 60 
F6 "LCD_D[0..15]" B R 5650 2250 60 
F7 "SPI1_IRQ_RF" I R 5650 2600 60 
F8 "SPI1_nCS_RF" O R 5650 2700 60 
F9 "RF_RESET" O R 5650 2800 60 
F10 "SPI1_CLK" O R 5650 2900 60 
F11 "SPI1_MOSI" O R 5650 3000 60 
F12 "SPI1_MISO" I R 5650 3100 60 
F13 "POW_HPWR" O L 3950 2550 60 
F14 "POW_MODE" O L 3950 2450 60 
F15 "POW_nCHRG" I L 3950 2350 60 
F16 "EN_POW_NXT" O L 3950 3750 60 
F17 "STM32_ADC" I L 3950 3250 60 
F18 "NXT_SCL" B L 3950 3350 60 
F19 "NXT_SDA" B L 3950 3450 60 
F20 "EN_POW_9V" O L 3950 3650 60 
$EndSheet
$Sheet
S 2500 3200 1100 650 
U 5073669E
F0 "nxt" 60
F1 "NXT.sch" 100
F2 "NXT_SCL" B R 3600 3350 60 
F3 "NXT_SDA" B R 3600 3450 60 
F4 "STM32_ADC" O R 3600 3250 60 
F5 "EN_POW_9V" I R 3600 3650 60 
$EndSheet
$Sheet
S 7950 1150 1950 2150
U 500DC44C
F0 "rf" 60
F1 "rf.sch" 60
F2 "RESET" I L 7950 2200 60 
F3 "SPI_IRQ" O L 7950 2000 60 
F4 "SPI_MOSI" I L 7950 2400 60 
F5 "SPI_MISO" O L 7950 2500 60 
F6 "SPI_CLK" I L 7950 2300 60 
F7 "SPI_nCS" I L 7950 2100 60 
$EndSheet
$Sheet
S 1350 700  900  1250
U 50188B6E
F0 "lcd" 60
F1 "lcd.sch" 60
F2 "LCD_D[0..15]" B R 2250 1750 60 
$EndSheet
$Sheet
S 3950 4250 1650 1800
U 500B69F1
F0 "power" 60
F1 "power.sch" 60
F2 "USB_ID" O L 3950 4650 60 
F3 "USB_D+" O L 3950 4800 60 
F4 "USB_D-" O L 3950 4900 60 
F5 "POW_MODE" I L 3950 5400 60 
F6 "POW_nCHRG" O L 3950 5500 60 
F7 "POW_HPWR" I L 3950 5300 60 
F8 "EN_POW_NXT" I L 3950 4350 60 
F9 "EN_POW_9V" I L 3950 4450 60 
$EndSheet
$Sheet
S 6500 3200 1050 700 
U 5010D8BD
F0 "audio_in" 60
F1 "audio_in.sch" 60
F2 "AUDIO_IN_L" O L 6500 3500 60 
F3 "AUDIO_IN_R" O L 6500 3600 60 
$EndSheet
$EndSCHEMATC
