#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon May  8 14:02:14 2017
# Process ID: 12063
# Current directory: /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper.vdi
# Journal file: /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.dcp' for cell 'system_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0.dcp' for cell 'system_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_xlslice_0_0/system_xlslice_0_0.dcp' for cell 'system_i/xlslice_0'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp9/system_util_ds_buf_1_0.edf:363]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp9/system_util_ds_buf_1_0.edf:364]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp9/system_util_ds_buf_1_0.edf:371]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_0/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp9/system_util_ds_buf_1_0.edf:372]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:364]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:365]
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:372]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp11/system_util_ds_buf_1_0.edf:373]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp13/system_util_ds_buf_2_0.edf:358]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/.Xil/Vivado-12063-3rdyearlabdesign/dcp13/system_util_ds_buf_2_0.edf:365]
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I. Found overlapping instances within the shape: system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I.
CRITICAL WARNING: [Shape Builder 18-119] Failed to create BUFDS-blocked-IOB shape for instance system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I. Found overlapping instances within the shape: system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I and system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I.
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_0/system_util_ds_buf_0_0_board.xdc] for cell 'system_i/util_ds_buf_0/U0'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/clocks.xdc]
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/clocks.xdc]
Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port adc_clk_p_i can not be placed on PACKAGE_PIN U18 because the PACKAGE_PIN is occupied by port adc_clk_p_i [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:49]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port adc_clk_n_i can not be placed on PACKAGE_PIN U19 because the PACKAGE_PIN is occupied by port adc_clk_p_i [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/will/redpitaya/fpga_examples/redpitaya_guide/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1394.758 ; gain = 303.480 ; free physical = 337 ; free virtual = 1484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1435.766 ; gain = 41.008 ; free physical = 331 ; free virtual = 1478
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e75ee12

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19e75ee12

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 224245341

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.69 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 139 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 224245341

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 224245341

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119
Ending Logic Optimization Task | Checksum: 224245341

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 179 ; free virtual = 1119

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1984a148f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1821.258 ; gain = 0.000 ; free physical = 178 ; free virtual = 1119
29 Infos, 49 Warnings, 42 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1821.258 ; gain = 426.500 ; free physical = 178 ; free virtual = 1119
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1845.270 ; gain = 0.000 ; free physical = 173 ; free virtual = 1117
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1845.270 ; gain = 0.000 ; free physical = 156 ; free virtual = 1106
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 3 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1845.270 ; gain = 0.000 ; free physical = 154 ; free virtual = 1105
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13751d1e4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1845.270 ; gain = 0.000 ; free physical = 154 ; free virtual = 1105
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1849.270 ; gain = 0.000 ; free physical = 155 ; free virtual = 1106

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 104362b0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1850.270 ; gain = 5.000 ; free physical = 156 ; free virtual = 1104

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ed3a86e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1875.918 ; gain = 30.648 ; free physical = 151 ; free virtual = 1102

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ed3a86e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1875.918 ; gain = 30.648 ; free physical = 151 ; free virtual = 1102
Phase 1 Placer Initialization | Checksum: 1ed3a86e9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1875.918 ; gain = 30.648 ; free physical = 151 ; free virtual = 1102

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 18213ba44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1100

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18213ba44

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1100

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1100

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1100

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1100

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100
Phase 3 Detail Placement | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
Phase 4.1 Post Commit Optimization | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166da4327

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 147 ; free virtual = 1100
Ending Placer Task | Checksum: 13e1b1593

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1101
46 Infos, 50 Warnings, 42 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.934 ; gain = 62.664 ; free physical = 148 ; free virtual = 1101
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1907.934 ; gain = 0.000 ; free physical = 146 ; free virtual = 1101
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1907.934 ; gain = 0.000 ; free physical = 138 ; free virtual = 1092
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1907.934 ; gain = 0.000 ; free physical = 146 ; free virtual = 1099
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1907.934 ; gain = 0.000 ; free physical = 145 ; free virtual = 1099
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
51 Infos, 50 Warnings, 42 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1907.934 ; gain = 0.000 ; free physical = 142 ; free virtual = 1098
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 3 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 3 CPUs
Checksum: PlaceDB: 83ffbf67 ConstDB: 0 ShapeSum: ba1b562c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14dc3da73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1959.922 ; gain = 51.988 ; free physical = 132 ; free virtual = 1003

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14dc3da73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1959.922 ; gain = 51.988 ; free physical = 132 ; free virtual = 1003

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14dc3da73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1969.922 ; gain = 61.988 ; free physical = 119 ; free virtual = 993

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14dc3da73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1969.922 ; gain = 61.988 ; free physical = 119 ; free virtual = 993
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a6ff9bd2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 118 ; free virtual = 980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.389  | TNS=0.000  | WHS=-0.016 | THS=-0.176 |

Phase 2 Router Initialization | Checksum: 16401ddcb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 116 ; free virtual = 979

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: be989663

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.251  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17fc0d6d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987
Phase 4 Rip-up And Reroute | Checksum: 17fc0d6d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17fc0d6d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17fc0d6d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987
Phase 5 Delay and Skew Optimization | Checksum: 17fc0d6d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1797cdb27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.404  | TNS=0.000  | WHS=0.236  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1797cdb27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987
Phase 6 Post Hold Fix | Checksum: 1797cdb27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00281532 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1797cdb27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1797cdb27

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 122 ; free virtual = 987

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e63c8a56

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 123 ; free virtual = 988

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.404  | TNS=0.000  | WHS=0.252  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1ae58307f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 120 ; free virtual = 988
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 170 ; free virtual = 1039

Routing Is Done.
64 Infos, 50 Warnings, 42 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1978.922 ; gain = 70.988 ; free physical = 155 ; free virtual = 1035
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1978.922 ; gain = 0.000 ; free physical = 151 ; free virtual = 1034
INFO: [Common 17-1381] The checkpoint '/home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 3 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/will/redpitaya/fpga_examples/redpitaya_guide/tmp/1_led_blink/1_led_blink.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 50 Warnings, 42 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May  8 14:04:21 2017...
