# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sources_1/new/binary_bcd.vhd"
vhdl xil_defaultlib  "../../../PWM_Project.srcs/sim_1/new/tb_bcd.vhd"

# Do not sort compile order
nosort
