Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 12 12:22:16 2023
| Host         : lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   336 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      3 |            1 |
|      4 |            4 |
|      8 |            1 |
|     10 |           15 |
|     11 |           30 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |             697 |          215 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           18 |
| Yes          | No                    | Yes                    |             713 |          324 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------+----------------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal      |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+-------------------------+----------------------------+------------------+----------------+
|  IO_clk_BUFG        |                         |                            |                1 |              1 |
|  Div_BUFG[6]        |                         |                            |                1 |              1 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_EX/rstn_0[0]          |                1 |              1 |
|  IO_clk_BUFG        |                         | U1/U_PC/rstn[0]            |                1 |              2 |
|  Div_BUFG[6]        |                         | U1/U_ID/rstn_1[0]          |                1 |              2 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_RF/AR[2]              |                2 |              3 |
|  U6/flash_IBUF_BUFG |                         |                            |                2 |              4 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_RF/AR[1]              |                1 |              4 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_RF/AR[0]              |                2 |              4 |
|  clk_IBUF_BUFG      |                         | U1/U_PC/rstn[0]            |                1 |              4 |
|  U6/flash_IBUF_BUFG | U6/seg_sout[7]_i_1_n_0  |                            |                7 |              8 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_16[0] | U1/U_RF/AR[1]              |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_26[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                7 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_25[0] | U1/U_RF/AR[2]              |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_27[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                9 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_24[0] | U1/U_RF/AR[2]              |                8 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_17[0] | U1/U_RF/AR[1]              |                4 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_28[0] | U1/U_RF/AR[2]              |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_30[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_21[0] | U1/U_RF/AR[1]              |                4 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_19[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                4 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_22[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_29[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                4 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_20[0] | U1/U_RF/AR[1]              |                4 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_23[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                3 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_18[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                6 |             10 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_22[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                7 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_22[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                8 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_30[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                3 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_30[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_20[0] | U1/U_RF/AR[0]              |                4 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_20[0] | U1/U_RF/AR[2]              |                4 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_21[0] | U1/U_RF/AR[2]              |                3 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_29[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                9 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_29[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_18[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                8 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_18[0] | U1/U_RF/rf[21][25]_i_1_n_3 |               10 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_21[0] | U1/U_RF/AR[0]              |                6 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_23[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_23[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                7 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_19[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_19[0] | U1/U_RF/rf[21][25]_i_1_n_3 |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_28[0] | U1/U_RF/AR[0]              |                6 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_28[0] | U1/U_RF/AR[1]              |                3 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_17[0] | U1/U_RF/AR[0]              |                3 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_17[0] | U1/U_RF/AR[2]              |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_24[0] | U1/U_RF/AR[0]              |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_24[0] | U1/U_RF/AR[1]              |                7 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_27[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                7 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_27[0] | U1/U_RF/rf[21][0]_i_1_n_3  |                8 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_25[0] | U1/U_RF/AR[1]              |                9 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_16[0] | U1/U_RF/AR[0]              |                2 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_16[0] | U1/U_RF/AR[2]              |                4 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_25[0] | U1/U_RF/AR[0]              |                5 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_26[0] | U1/U_RF/rf[21][16]_i_1_n_3 |                6 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/rd_reg[1]_26[0] | U1/U_RF/rf[21][0]_i_1_n_3  |               10 |             11 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_EX/rstn[0]            |                4 |             20 |
|  Clk_CPU_BUFG       |                         | U1/U_PC/rstn[0]            |                8 |             27 |
|  clk_IBUF_BUFG      |                         | U1/U_ID/rstn_1[0]          |                7 |             28 |
|  Clk_CPU_BUFG       |                         | U1/U_ID/rstn_1[0]          |                6 |             28 |
|  Clk_CPU_BUFG       |                         | U1/U_EX/rstn_0[0]          |                6 |             32 |
|  n_1_2061_BUFG      |                         |                            |                8 |             32 |
|  IO_clk_BUFG        | U9/counter0_Lock        | U1/U_PC/rstn[0]            |                6 |             32 |
|  Clk_CPU_BUFG       | U1/U_ID/WDSel_reg[0]_32 | U1/U_PC/rstn[0]            |                9 |             32 |
|  IO_clk_BUFG        | U4/GPIOe0000000_we_OBUF | U1/U_EX/rstn_0[0]          |               10 |             32 |
|  Clk_CPU_BUFG       | U1/U_EX/E[0]            |                            |               11 |             32 |
|  Div_BUFG[6]        | U9/counter0[31]         | U1/U_ID/rstn_1[0]          |               10 |             32 |
|  IO_clk_BUFG        | U4/GPIOf0000000_we_OBUF | U1/U_ID/rstn_1[0]          |               12 |             34 |
|  Clk_CPU_BUFG       | U1/U_EX/inst_out0       | U1/U_ID/rstn[0]            |               10 |             39 |
|  clk_IBUF_BUFG      |                         | U1/U_EX/rstn_0[0]          |               17 |             48 |
|  Clk_CPU_BUFG       |                         | U1/U_ID/rstn[0]            |               12 |             52 |
|  Clk_CPU_BUFG       |                         | U1/U_EX/rstn[0]            |               34 |             77 |
|  Clk_CPU_BUFG       |                         | U1/U_ID/rstn_0[0]          |               51 |            132 |
|  IO_clk_BUFG        |                         | U1/U_EX/rstn_0[0]          |               71 |            265 |
+---------------------+-------------------------+----------------------------+------------------+----------------+


