git clone --depth 1 --no-tags https://github.com/TimothyJC7/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462145012
git clone --depth 1 --no-tags https://github.com/map32/ece251-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465864276
git clone --depth 1 --no-tags https://github.com/belmontcomputing/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442675626
git clone --depth 1 --no-tags https://github.com/aryatyagi14/FPGA-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461038235
git clone --depth 1 --no-tags https://github.com/kosmalex/OLED_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460428192
git clone --depth 1 --no-tags https://github.com/c3bo/uvm_quick_tips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446653560
git clone --depth 1 --no-tags https://github.com/mmalinowsky/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444563780
git clone --depth 1 --no-tags https://github.com/bloodyrun/arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457642292
git clone --depth 1 --no-tags https://github.com/jbates35/elex7660_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456088373
git clone --depth 1 --no-tags https://github.com/westonMS/array_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457176109
git clone --depth 1 --no-tags https://github.com/tomkuzma/7660_Assign2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458277673
git clone --depth 1 --no-tags https://github.com/ishraqtashdid/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455790557
git clone --depth 1 --no-tags https://github.com/bltblt/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454824642
git clone --depth 1 --no-tags https://github.com/el17ak/fetal_ecg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455005173
git clone --depth 1 --no-tags https://github.com/XiaoqingShi22/Some-UVM-components-testcases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463814427
git clone --depth 1 --no-tags https://github.com/mfkiwl/SweRV_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450211120
git clone --depth 1 --no-tags https://github.com/danielmergy/AsyncFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448383463
git clone --depth 1 --no-tags https://github.com/TurinSadia/EEE-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451149116
git clone --depth 1 --no-tags https://github.com/jerryWaldorfIII/Traffic-Light-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442025235
git clone --depth 1 --no-tags https://github.com/Areebkhan02/Designing-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445481631
git clone --depth 1 --no-tags https://github.com/jessepalomera/uart_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448784835
git clone --depth 1 --no-tags https://github.com/crlarsen/cvtdw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452773648
git clone --depth 1 --no-tags https://github.com/xuan-415/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451425232
git clone --depth 1 --no-tags https://github.com/KameronJonasson1/modified-Harvard-architecture-verilog-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443175777
git clone --depth 1 --no-tags https://github.com/briandallaire/portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443031062
git clone --depth 1 --no-tags https://github.com/JessmanJhutty/RC4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444221027
git clone --depth 1 --no-tags https://github.com/tfiwm/uvm_snippets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443902952
git clone --depth 1 --no-tags https://github.com/soukalin96/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447615420
git clone --depth 1 --no-tags https://github.com/VSHEV92/Linear_Downsampler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457398192
git clone --depth 1 --no-tags https://github.com/jared12222/eecs570_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463191389
git clone --depth 1 --no-tags https://github.com/DilayYigit/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456271082
git clone --depth 1 --no-tags https://github.com/cwarv/basic_designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455834963
git clone --depth 1 --no-tags https://github.com/absolutezeroooo/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453926410
git clone --depth 1 --no-tags https://github.com/ago-cs/fpga-zero-stopwatch-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461250216
git clone --depth 1 --no-tags https://github.com/yang-fubing/Asafarr-MIPSCPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462566321
git clone --depth 1 --no-tags https://github.com/VSHEV92/QAM_PLL_Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461767134
git clone --depth 1 --no-tags https://github.com/Dhatsme/all_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461834711
git clone --depth 1 --no-tags https://github.com/florylsk/opentitanTFG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459450272
git clone --depth 1 --no-tags https://github.com/NikolaosGian/hardware_digital_systems_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465719823
git clone --depth 1 --no-tags https://github.com/JoyceLCH/VGA_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465729860
git clone --depth 1 --no-tags https://github.com/krasus00/trail_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464299834
git clone --depth 1 --no-tags https://github.com/bciip/otp_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239383
git clone --depth 1 --no-tags https://github.com/abhjha1997/PLL_RVMYTH-Interface-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448558751
git clone --depth 1 --no-tags https://github.com/BowmanChow/NeuralNetworkAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448569162
git clone --depth 1 --no-tags https://github.com/jas-soh/EE469Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455680231
git clone --depth 1 --no-tags https://github.com/wei-tianyu/five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455688090
git clone --depth 1 --no-tags https://github.com/ondanieldev/ufmg-isl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459027872
git clone --depth 1 --no-tags https://github.com/FreshVerifier/myproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458783447
git clone --depth 1 --no-tags https://github.com/22anushka/Hardware-based-locking-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461468783
git clone --depth 1 --no-tags https://github.com/charkster/cmod_a7-uart_block_ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457594141
git clone --depth 1 --no-tags https://github.com/wiszeto/lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457567191
git clone --depth 1 --no-tags https://github.com/aromaproject05/aromaproject05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460014529
git clone --depth 1 --no-tags https://github.com/rondarchik/csa-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462390858
git clone --depth 1 --no-tags https://github.com/Jenkins047/SPI_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453403695
git clone --depth 1 --no-tags https://github.com/vinocastello/CS-21-2021-2022-Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453849379
git clone --depth 1 --no-tags https://github.com/Arnav-M/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456640938
git clone --depth 1 --no-tags https://github.com/wuruochen9/FPGA-Game-WHACK-A-MOLE-PRO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444786870
git clone --depth 1 --no-tags https://github.com/erfanbsoula/32b-MC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448391267
git clone --depth 1 --no-tags https://github.com/carvalhosamuel/LibGE-Experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446439657
git clone --depth 1 --no-tags https://github.com/natesherman01/Fidget-Toy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443168354
git clone --depth 1 --no-tags https://github.com/ZRookk/computerArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449037244
git clone --depth 1 --no-tags https://github.com/shiranDapht/sim2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447968255
git clone --depth 1 --no-tags https://github.com/ZZZggy/verif.clipper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450409148
git clone --depth 1 --no-tags https://github.com/yonib98/Sim3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449260760
git clone --depth 1 --no-tags https://github.com/ArtemBaben/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453514774
git clone --depth 1 --no-tags https://github.com/danodus/xglib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452849221
git clone --depth 1 --no-tags https://github.com/jbates35/elex7660_asgn2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458694109
git clone --depth 1 --no-tags https://github.com/SeanFu777/Trivial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458461099
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e40x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458614274
git clone --depth 1 --no-tags https://github.com/GuFangYi/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459464496
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463718626
git clone --depth 1 --no-tags https://github.com/lazarvulic99/SystemVerilog-Verification---Register-functionalities.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459774539
git clone --depth 1 --no-tags https://github.com/albingomes/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459851401
git clone --depth 1 --no-tags https://github.com/anhhao135/ECE-111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459879687
git clone --depth 1 --no-tags https://github.com/AntonyGeorgiadis/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461113613
git clone --depth 1 --no-tags https://github.com/retrorepair/NES_MiSTer_YC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455927371
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Quiz-show-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455305998
git clone --depth 1 --no-tags https://github.com/de1ukc/System_verilog_university_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464091348
git clone --depth 1 --no-tags https://github.com/DilayYigit/Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456262245
git clone --depth 1 --no-tags https://github.com/smmzhang/vector_chip_1000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449124569
git clone --depth 1 --no-tags https://github.com/leavesinenglish/Digital-Circuitry-and-Computer-System-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459928365
git clone --depth 1 --no-tags https://github.com/vadinamo/csa-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461428834
git clone --depth 1 --no-tags https://github.com/bciip/flash_ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239314
git clone --depth 1 --no-tags https://github.com/stavrospc/swerv-app.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448677498
git clone --depth 1 --no-tags https://github.com/Mindar/AS2201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450950674
git clone --depth 1 --no-tags https://github.com/Coding-Virus/School.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448085805
git clone --depth 1 --no-tags https://github.com/vickyfyq/ece437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448071566
git clone --depth 1 --no-tags https://github.com/ZerunYin/asic_design_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463230036
git clone --depth 1 --no-tags https://github.com/sivajeet/NLP-Swedish-English.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462927456
git clone --depth 1 --no-tags https://github.com/zhewen404/util.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463674992
git clone --depth 1 --no-tags https://github.com/Rodina222/Stopwatch-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458778971
git clone --depth 1 --no-tags https://github.com/XuMinglei1221/dv_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450150911
git clone --depth 1 --no-tags https://github.com/bciip/prim_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450078436
git clone --depth 1 --no-tags https://github.com/Danil1997Dev/Lab3new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453414792
git clone --depth 1 --no-tags https://github.com/kotatsuyaki/fpga-gomoku-ui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445076848
git clone --depth 1 --no-tags https://github.com/berksaltuk/CS223_Lab_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458535929
git clone --depth 1 --no-tags https://github.com/vanessa2213/ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452012018
git clone --depth 1 --no-tags https://github.com/crgrace/psd_chip_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457540113
git clone --depth 1 --no-tags https://github.com/sinadarbouy/NLP-Swedish-English.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457771097
git clone --depth 1 --no-tags https://github.com/jc123488/E_ICC2020_prelimily_univ_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465618834
