================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Fri May 23 16:02:50 WEST 2025
    * Version:         2024.1 (Build 5096458 on Sep  5 2024)
    * Project:         axil_conv2D
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z010-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              366
FF:               375
DSP:              4
BRAM:             8
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.594       |
| Post-Route     | 8.011       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                         | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                         | 366 | 375 | 4   | 8    |      |     |        |      |         |          |        |
|   (inst)                                     | 24  | 141 |     |      |      |     |        |      |         |          |        |
|   BUS1_s_axi_U                               | 209 | 165 |     | 8    |      |     |        |      |         |          |        |
|   grp_axil_conv2D_Pipeline_loop_k_fu_141     | 133 | 69  | 4   |      |      |     |        |      |         |          |        |
|     (grp_axil_conv2D_Pipeline_loop_k_fu_141) | 83  | 60  |     |      |      |     |        |      |         |          |        |
|     ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2  | 13  | 7   | 1   |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U | 10  | 2   |     |      |      |     |        |      |         |          |        |
|     mac_muladd_8ns_8s_16s_17_4_1_U3          |     |     | 1   |      |      |     |        |      |         |          |        |
|     mac_muladd_8ns_8s_17s_18_4_1_U4          | 30  |     | 1   |      |      |     |        |      |         |          |        |
|     mul_8ns_8s_16_1_1_U1                     |     |     | 1   |      |      |     |        |      |         |          |        |
+----------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.08%  | OK     |
| FD                                                        | 50%       | 1.07%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.53%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 5.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 6.67%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.83%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 330       | 23     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.59   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                              | ENDPOINT PIN                                                                                                                              | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                             |                                                                                                                                           |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.989 | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[25] |            0 |         33 |          6.226 |          4.009 |        2.217 |
| Path2 | 2.178 | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22] |            0 |         33 |          6.037 |          4.009 |        2.028 |
| Path3 | 2.379 | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[20] |            0 |         33 |          5.836 |          4.009 |        1.827 |
| Path4 | 2.384 | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[21] |            0 |         33 |          5.831 |          4.009 |        1.822 |
| Path5 | 2.384 | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[42] |            0 |         33 |          5.831 |          4.009 |        1.822 |
+-------+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | Path1 Cells                                                                                                                         | Primitive Type   |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | Path2 Cells                                                                                                                         | Primitive Type   |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | Path3 Cells                                                                                                                         | Primitive Type   |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | Path4 Cells                                                                                                                         | Primitive Type   |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | Path5 Cells                                                                                                                         | Primitive Type   |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product                                                             | MULT.dsp.DSP48E1 |
    | grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg | MULT.dsp.DSP48E1 |
    +-------------------------------------------------------------------------------------------------------------------------------------+------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/axil_conv2D_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/axil_conv2D_failfast_routed.rpt                 |
| status                   | impl/verilog/report/axil_conv2D_status_routed.rpt                   |
| timing                   | impl/verilog/report/axil_conv2D_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/axil_conv2D_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/axil_conv2D_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/axil_conv2D_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------+


