# 4-Bit-Adder

This is the VHDL code for the design of an adder, adding two inputs of four bits each.

<img src="RTL-Viewer/4_bit_rltViewer.jpg" width="855px" height="419px"/>


### Dependencies

[Quartus](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html)

[Optional] [Model-Sim](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html) is needed, if you want to test your logic through testbench and tracefile.
