
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.30

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bready$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.20    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ bready$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bready$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: read_req (input port clocked by core_clock)
Endpoint: arvalid$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.05    0.00    0.00    0.20 v read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 v _249_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.16    0.10    0.30 ^ _249_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _152_ (net)
                  0.16    0.00    0.30 ^ _252_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.07    0.07    0.37 v _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _032_ (net)
                  0.07    0.00    0.37 v arvalid$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ arvalid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.20    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ araddr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library recovery time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data[26]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.12    0.47    0.66    0.66 ^ state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[1] (net)
                  0.47    0.00    0.66 ^ _246_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.10    0.40    0.33    0.99 v _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _149_ (net)
                  0.40    0.00    0.99 v _305_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.33    0.73    0.70    1.69 v _305_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _173_ (net)
                  0.73    0.00    1.69 v _317_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.41    0.46    0.56    2.25 v _317_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _175_ (net)
                  0.46    0.00    2.25 v _326_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.32    2.56 ^ _326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _085_ (net)
                  0.07    0.00    2.56 ^ read_data[26]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data[26]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.20    0.81    0.54    0.74 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.81    0.00    0.74 ^ araddr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.74   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15    9.85   library recovery time
                                  9.85   data required time
-----------------------------------------------------------------------------
                                  9.85   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data[26]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.12    0.47    0.66    0.66 ^ state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[1] (net)
                  0.47    0.00    0.66 ^ _246_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     8    0.10    0.40    0.33    0.99 v _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _149_ (net)
                  0.40    0.00    0.99 v _305_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     5    0.33    0.73    0.70    1.69 v _305_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _173_ (net)
                  0.73    0.00    1.69 v _317_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.41    0.46    0.56    2.25 v _317_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _175_ (net)
                  0.46    0.00    2.25 v _326_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.32    2.56 ^ _326_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _085_ (net)
                  0.07    0.00    2.56 ^ read_data[26]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ read_data[26]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -2.56   data arrival time
-----------------------------------------------------------------------------
                                  7.30   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.16e-02   4.03e-03   8.52e-08   3.56e-02  55.6%
Combinational          1.98e-02   8.63e-03   5.57e-08   2.85e-02  44.4%
Clock                  0.00e+00   0.00e+00   2.92e-07   2.92e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.14e-02   1.27e-02   4.33e-07   6.41e-02 100.0%
                          80.2%      19.8%       0.0%
