  <counter_set name="ARMv7R_Cortex_R4_cnt" count="3"/>
  <category name="Cortex_R4" counter_set="ARMv7R_Cortex_R4_cnt" per_cpu="yes">

    <event counter="ARMv7R_Cortex_R4_ccnt" event="0xff" title="Clock" name="Cycles" display="hertz" units="Hz" average_selection="yes" average_cores="yes" description="The number of core clock cycles"/>

    <event event="0x00" title="Software" name="Increment" description="Incremented only on writes to the Software Increment Register"/>

    <event event="0x01" title="Cache" name="Instruction cache miss" description="Each instruction fetch from normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x03" title="Cache" name="Data cache miss" description="Each data read from or write to normal cacheable memory that causes a refill from the L2 memory system generates this event. Accesses that do not cause a new cache refill, but are satisfied from refilling data of a previous miss are not counted."/>
    <event event="0x04" title="Cache" name="Data access" description="Each access to a cache line is counted including the multiple transactions of an LDM, STM, or other operations. CP15 cache maintenance operations do not count as events"/>

    <event event="0x06" title="Data" name="Data Read" description="Data Read architecturally executed. This event occurs for every instruction that explicitly reads data, including SWP."/>
    <event event="0x07" title="Data" name="Data Write" description="Data Write architecturally executed. This event occurs for every instruction that explicitly writes data, including SWP."/>

    <event event="0x08" title="Instruction" name="Instruction Executed" description="Instruction architecturally executed."/>
    <event event="0x5e" title="Instruction" name="Dual-issued Pair Executed" description="Dual-issued pair of instructions architecturally executed."/>

    <event event="0x09" title="Exception" name="Taken" description="This event occurs on each exception taken."/>
    <event event="0x0a" title="Exception" name="Return" description="Exception return architecturally executed. This event occurs on every exception return."/>
    <event event="0x0b" title="Context ID" name="Change" description="Change to Context ID executed."/>
    <event event="0x0c" title="Program Counter" name="SW change" description="Software changed the PC, except by an exception, architecturally executed."/>
    <event event="0x0d" title="Branch" name="Instruction executed" description="B immediate, BL immediate or BLX immediate instruction architecturally executed (taken or not taken)."/>
    <event event="0x0e" title="Procedure" name="Returns" description="Procedure return architecturally executed, other than exception returns, for example, BZ Rm, LDM Rn, {..,PC}."/>
    <event event="0x0f" title="Access" name="Unaligned" description="This event occurs for each instruction that was to an unaligned address that either triggered an alignment fault, or would have done so if the SCTLR A-bit had been set."/>

    <event event="0x10" title="Branch" name="Mispredicted" description="Branch mispredicted or not predicted."/>
    <event event="0x12" title="Branch" name="Predicted" description="Branches or other change in program flow that could have been predicted by the branch prediction resources of the processor."/>

    <event event="0x40" title="Pipeline" name="Instruction stall" description="Stall because instruction buffer cannot deliver an instruction. This can indicate an instruction cache miss. This event occurs every cycle where the condition is present."/>
    <event event="0x41" title="Pipeline" name="Dependency stall" description="Stall because of a data dependency between instructions. This event occurs every cycle where the condition is present."/>
    <event event="0x42" title="Cache" name="Write-back" description="Data cache write-back. This event occurs once for each line that is written back from the cache."/>
    <event event="0x43" title="External" name="Access" description="External memory request. Examples of this are cache refill, Non-cacheable accesses, write-through writes, cache line evictions (write-back)."/>
    <event event="0x44" title="Pipeline" name="LSU busy" description="Stall because of LSU being busy. This event takes place each clock cycle where the condition is met. A high incidence of this event indicates the pipeline is often waiting for transactions to complete on the external bus."/>
    <event event="0x45" title="Store Buffer" name="Drains" description="Store buffer was forced to drain completely. Examples of this are DMB, Strongly-ordered memory access, or similar events."/>

    <event event="0x46" title="Interrupt" name="FIQ Disabled" description="The number of cycles FIQ interrupts are disabled."/>
    <event event="0x47" title="Store Buffer" name="IRQ Disabled" description="The number of cycles IRQ interrupts are disabled."/>

    <event event="0x48" title="ETM" name="ETMEXTOUT[0]" description=""/>
    <event event="0x49" title="ETM" name="ETMEXTOUT[1]" description=""/>

    <event event="0x4a" title="Cache" name="Inst tag or parity error" description="Instruction cache tag RAM parity or correctable ECC error."/>
    <event event="0x4b" title="Cache" name="Inst parity error" description="Instruction cache data RAM parity or correctable ECC error."/>
    <event event="0x4c" title="Cache" name="Data tag or parity error" description="Data cache tag or dirty RAM parity error or correctable ECC error."/>
    <event event="0x4d" title="Cache" name="Data parity error" description="Data cache data RAM parity error or correctable ECC error"/>

    <event event="0x4e" title="TCM" name="Error Prefetch" description="TCM fatal ECC error reported from the prefetch unit."/>
    <event event="0x4f" title="TCM" name="Error Load/Store" description="TCM fatal ECC error reported from the load/store unit."/>

    <event event="0x50" title="Store Buffer" name="Merge" description="Store buffer merge."/>

    <event event="0x51" title="Pipeline" name="LSU store buffer full" description="LSU stall caused by full store buffer."/>
    <event event="0x52" title="Pipeline" name="LSU store queue full" description="LSU stall caused by store queue full."/>

    <event event="0x53" title="Instruction" name="Integer divide" description="Integer divide instruction, SDIV or UDIV, executed."/>
    <event event="0x54" title="Pipeline" name="Integer divide stall" description="Stall cycle caused by integer divide."/>

    <event event="0x55" title="Instruction" name="Linefill initiated" description="PLD instruction that initiates a linefill."/>
    <event event="0x56" title="Instruction" name="Linefill not initiated" description="PLD instruction that did not initiate a linefill because of a resource shortage."/>

    <event event="0x57" title="Bus" name="Non-cachable access" description="Non-cacheable access on AXI master bus."/>
    <event event="0x58" title="Cache" name="Instruction cache access" description="Instruction cache access. This is an analog to event 0x04 (Data / Cache Access)"/>

    <event event="0x59" title="Cache" name="Two slots data" description="Store buffer operation has detected that two slots have data in same cache line but with different attributes."/>
    <event event="0x5a" title="Branch" name="Dual issue case A" description="Dual issue case A (branch)."/>
    <event event="0x5b" title="Branch" name="Dual issue case B1, B2, F2, F2D" description="Dual issue case B1, B2, F2 (load/store), F2D."/>
    <event event="0x5c" title="Branch" name="Dual issue other" description="Dual issue other case."/>
    <event event="0x5d" title="Instruction" name="Double arithmetic" description="Double precision floating point arithmetic or conversion instruction executed."/>

    <event event="0x60" title="Cache" name="Data ECC error" description="Data cache data RAM fatal ECC error."/>
    <event event="0x61" title="Cache" name="Tag/dirty ECC error" description="Data cache tag/dirty RAM fatal ECC error."/>

    <event event="0x62" title="Processor" name="Livelock" description="Processor livelock because of hard errors or exception at exception vector."/>

    <event event="0x64" title="ATCM" name="Multi-bit error" description="ATCM multi-bit ECC error."/>
    <event event="0x65" title="B0TCM" name="Multi-bit error" description="B0TCM multi-bit ECC error."/>
    <event event="0x66" title="B1TCM" name="Multi-bit error" description="B1TCM multi-bit ECC error."/>
    <event event="0x67" title="ATCM" name="Single-bit error" description="ATCM single-bit ECC error."/>
    <event event="0x68" title="B0TCM" name="Single-bit error" description="B0TCM single-bit ECC error."/>
    <event event="0x69" title="B1TCM" name="Single-bit error" description="B1TCM single-bit ECC error."/>

    <event event="0x6a" title="TCM" name="Load/Store error" description="TCM correctable ECC error reported by load/store unit."/>
    <event event="0x6b" title="TCM" name="Prefetch error" description="TCM correctable ECC error reported by prefetch unit."/>
    <event event="0x6c" title="TCM" name="AXI slave fatal error" description="TCM fatal ECC error reported by AXI slave interface."/>
    <event event="0x6d" title="TCM" name="AXI slave error" description="TCM correctable ECC error reported by AXI slave interface."/>

  </category>
