[{"DBLP title": "Embedded Memories: Progress and a Look into the Future.", "DBLP authors": ["Kiyoo Itoh"], "year": 2011, "MAG papers": [{"PaperId": 2018234380, "PaperTitle": "embedded memories progress and a look into the future", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"hitachi": 1.0}}], "source": "ES"}, {"DBLP title": "Embedded DRAM in 45-nm Technology and Beyond.", "DBLP authors": ["Darren Anand", "Kevin W. Gorman", "Mark Jacunski", "Adrian Paparelli"], "year": 2011, "MAG papers": [{"PaperId": 2084799285, "PaperTitle": "embedded dram in 45 nm technology and beyond", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design.", "DBLP authors": ["Fatih Hamzaoglu", "Yih Wang", "Pramod Kolar", "Liqiong Wei", "Yong-Gee Ng", "Uddalak Bhattacharya", "Kevin Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2094295436, "PaperTitle": "bit cell optimizations and circuit techniques for nanoscale sram design", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 7.0}}], "source": "ES"}, {"DBLP title": "Challenges and Directions for Low-Voltage SRAM.", "DBLP authors": ["Masood Qazi", "Mahmut E. Sinangil", "Anantha P. Chandrakasan"], "year": 2011, "MAG papers": [{"PaperId": 2041446224, "PaperTitle": "challenges and directions for low voltage sram", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 94, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling, Architecture, and Applications for Emerging Memory Technologies.", "DBLP authors": ["Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2146245483, "PaperTitle": "modeling architecture and applications for emerging memory technologies", "Year": 2011, "CitationCount": 104, "EstimatedCitation": 150, "Affiliations": {"pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Spin-Transfer Torque RAM Technology for Normally-Off Computing.", "DBLP authors": ["Takayuki Kawahara"], "year": 2011, "MAG papers": [{"PaperId": 1987072014, "PaperTitle": "scalable spin transfer torque ram technology for normally off computing", "Year": 2011, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": {"hitachi": 1.0}}], "source": "ES"}, {"DBLP title": "Fast-Write Resistive RAM (RRAM) for Embedded Applications.", "DBLP authors": ["Shyh-Shyuan Sheu", "Kuo-Hsing Cheng", "Meng-Fan Chang", "Pei-Chia Chiang", "Wen-Pin Lin", "Heng-Yuan Lee", "Pang-Shiu Chen", "Yu-Sheng Chen", "Frederick T. Chen", "Ming-Jinn Tsai"], "year": 2011, "MAG papers": [{"PaperId": 2168602049, "PaperTitle": "fast write resistive ram rram for embedded applications", "Year": 2011, "CitationCount": 105, "EstimatedCitation": 128, "Affiliations": {"national tsing hua university": 1.0, "national central university": 2.0}}], "source": "ES"}, {"DBLP title": "Customizable Domain-Specific Computing.", "DBLP authors": ["Jason Cong", "Glenn Reinman", "Alex A. T. Bui", "Vivek Sarkar"], "year": 2011, "MAG papers": [{"PaperId": 2036779190, "PaperTitle": "customizable domain specific computing", "Year": 2011, "CitationCount": 90, "EstimatedCitation": 147, "Affiliations": {"university of california los angeles": 3.0, "rice university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring NoC-Based MPSoC Design Space with Power Estimation Models.", "DBLP authors": ["Luciano Ost", "Guilherme Montez Guindani", "Fernando Gehm Moraes", "Leandro Soares Indrusiak", "Sanna M\u00e4\u00e4tt\u00e4"], "year": 2011, "MAG papers": [{"PaperId": 1973069902, "PaperTitle": "exploring noc based mpsoc design space with power estimation models", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"pontificia universidade catolica do rio grande do sul": 2.0, "university of york": 1.0, "tampere university of technology": 1.0, "university of montpellier": 1.0}}], "source": "ES"}, {"DBLP title": "Low-Power, Resilient Interconnection with Orthogonal Latin Squares.", "DBLP authors": ["Seung Eun Lee", "Yoon Seok Yang", "Gwan S. Choi", "Wei Wu", "Ravi R. Iyer"], "year": 2011, "MAG papers": [{"PaperId": 2022195033, "PaperTitle": "low power resilient interconnection with orthogonal latin squares", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas a m university": 2.0, "seoul national university of science and technology": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid Testbench Acceleration for Reducing Communication Overhead.", "DBLP authors": ["Chin-Lung Chuang", "Chien-Nan Jimmy Liu"], "year": 2011, "MAG papers": [{"PaperId": 2124116993, "PaperTitle": "hybrid testbench acceleration for reducing communication overhead", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national central university": 2.0}}], "source": "ES"}, {"DBLP title": "A Metric to Target Small-Delay Defects in Industrial Circuits.", "DBLP authors": ["Mahmut Yilmaz", "Mohammad Tehranipoor", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 2027365819, "PaperTitle": "a metric to target small delay defects in industrial circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"duke university": 1.0, "advanced micro devices": 1.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesizing Multiple Scan Trees to Optimize Test Application Time.", "DBLP authors": ["Katherine Shu-Min Li", "Jr-Yang Huang"], "year": 2011, "MAG papers": [{"PaperId": 2092035107, "PaperTitle": "synthesizing multiple scan trees to optimize test application time", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national sun yat sen university": 2.0}}], "source": "ES"}, {"DBLP title": "Will hardware and software be codesigned? [review of \"A Practical Introduction to Hardware/Software Codesign\" (Schaumont, P.R.; 2010)].", "DBLP authors": ["Grant Martin"], "year": 2011, "MAG papers": [{"PaperId": 2041258680, "PaperTitle": "will hardware and software be codesigned review of a practical introduction to hardware software codesign schaumont p r 2010", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tensilica": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic TLM Generation for Early Validation of Multicore Systems.", "DBLP authors": ["Samar Abdi", "Yonghyun Hwang", "Lochi Yu", "Gunar Schirner", "Daniel D. Gajski"], "year": 2011, "MAG papers": [{"PaperId": 1989828912, "PaperTitle": "automatic tlm generation for early validation of multicore systems", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california irvine": 1.0, "northeastern university": 1.0, "qualcomm": 1.0, "university of costa rica": 1.0, "concordia university": 1.0}}], "source": "ES"}, {"DBLP title": "Multicore Simulation of Transaction-Level Models Using the SoC Environment.", "DBLP authors": ["Weiwei Chen", "Xu Han", "Rainer D\u00f6mer"], "year": 2011, "MAG papers": [{"PaperId": 2074271143, "PaperTitle": "multicore simulation of transaction level models using the soc environment", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california irvine": 3.0}}], "source": "ES"}, {"DBLP title": "On MPSoC Software Execution at the Transaction Level.", "DBLP authors": ["Fr\u00e9d\u00e9ric P\u00e9trot", "Nicolas Fournel", "Patrice Gerin", "Marius Gligor", "Mian Muhammad Hamayun", "Hao Shen"], "year": 2011, "MAG papers": [{"PaperId": 2126314530, "PaperTitle": "on mpsoc software execution at the transaction level", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"grenoble institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Interactive Debug of SoCs with Multiple Clocks.", "DBLP authors": ["Bart Vermeulen", "Kees Goossens"], "year": 2011, "MAG papers": [{"PaperId": 2143592276, "PaperTitle": "interactive debug of socs with multiple clocks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"nxp semiconductors": 1.0, "eindhoven university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Selective Hardening: Toward Cost-Effective Error Tolerance.", "DBLP authors": ["Ilia Polian", "John P. Hayes"], "year": 2011, "MAG papers": [{"PaperId": 1999799697, "PaperTitle": "selective hardening toward cost effective error tolerance", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 57, "Affiliations": {"university of passau": 1.0, "university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Analog and RF Device Yield through Performance Calibration.", "DBLP authors": ["Nathan Kupp", "He Huang", "Yiorgos Makris", "Petros Drineas"], "year": 2011, "MAG papers": [{"PaperId": 2015680436, "PaperTitle": "improving analog and rf device yield through performance calibration", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"yale university": 3.0, "rensselaer polytechnic institute": 1.0}}], "source": "ES"}, {"DBLP title": "Three Misconceptions Regarding Standards.", "DBLP authors": ["Stan Krolikoski"], "year": 2011, "MAG papers": [{"PaperId": 2073691999, "PaperTitle": "three misconceptions regarding standards", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "The Future of Signoff.", "DBLP authors": ["Andrew B. Kahng"], "year": 2011, "MAG papers": [{"PaperId": 2063991829, "PaperTitle": "the future of signoff", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Numerical Data Representations for FPGA-Based Scientific Computing.", "DBLP authors": ["George A. Constantinides", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2011, "MAG papers": [{"PaperId": 2169941994, "PaperTitle": "numerical data representations for fpga based scientific computing", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"imperial college london": 1.0, "mcmaster university": 1.0}}], "source": "ES"}, {"DBLP title": "Designing Custom Arithmetic Data Paths with FloPoCo.", "DBLP authors": ["Florent de Dinechin", "Bogdan Pasca"], "year": 2011, "MAG papers": [{"PaperId": 2030898836, "PaperTitle": "designing custom arithmetic data paths with flopoco", "Year": 2011, "CitationCount": 218, "EstimatedCitation": 337, "Affiliations": {"ecole normale superieure": 2.0}}], "source": "ES"}, {"DBLP title": "High-Level Languages and Floating-Point Arithmetic for FPGA-Based CFD Simulations.", "DBLP authors": ["Diego Sanchez-Roman", "Gustavo Sutter", "Sergio L\u00f3pez-Buedo", "Iv\u00e1n Gonz\u00e1lez", "Francisco J. Gomez-Arribas", "Javier Aracil", "Francisco Palacios"], "year": 2011, "MAG papers": [{"PaperId": 2154870706, "PaperTitle": "high level languages and floating point arithmetic for fpga based cfd simulations", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Data Reorganization and Prefetching of Pointer-Based Data Structures.", "DBLP authors": ["Joonseok Park", "Pedro C. Diniz"], "year": 2011, "MAG papers": [{"PaperId": 2070092388, "PaperTitle": "data reorganization and prefetching of pointer based data structures", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"inha university": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Particle Recognition in the HADES Experiment.", "DBLP authors": ["Ming Liu", "Zhonghai Lu", "Wolfgang Kuehn", "Axel Jantsch"], "year": 2011, "MAG papers": [{"PaperId": 2015469312, "PaperTitle": "fpga based particle recognition in the hades experiment", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of giessen": 1.0, "royal institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Computational Mass Spectrometry in a Reconfigurable Coherent Coprocessing Architecture.", "DBLP authors": ["Devi Yalamarthy", "Joel Coburn", "Rajesh Gupta", "Glen Edwards", "Mark Kelly"], "year": 2011, "MAG papers": [{"PaperId": 2024258523, "PaperTitle": "computational mass spectrometry in a reconfigurable coherent coprocessing architecture", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing.", "DBLP authors": ["Greg Stitt", "Alan D. George", "Herman Lam", "Melissa C. Smith", "Vikas Aggarwal", "Gongyu Wang", "Casey Reardon", "Brian Holland", "Seth Koehler", "James Coole"], "year": 2011, "MAG papers": [{"PaperId": 1989239338, "PaperTitle": "an end to end tool flow for fpga accelerated scientific computing", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mitre corporation": 1.0, "university of florida": 7.0, "clemson university": 1.0}}], "source": "ES"}, {"DBLP title": "Cyberphysical Systems: Workload Modeling and Design Optimization.", "DBLP authors": ["Radu Marculescu", "Paul Bogdan"], "year": 2011, "MAG papers": [{"PaperId": 2073683189, "PaperTitle": "cyberphysical systems workload modeling and design optimization", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Speeding Up Emulation-Based Diagnosis Techniques for Logic Cores.", "DBLP authors": ["Shyue-Kung Lu", "Yin Chen", "Shi-Yu Huang", "Cheng Wu"], "year": 2011, "MAG papers": [{"PaperId": 2043686591, "PaperTitle": "speeding up emulation based diagnosis techniques for logic cores", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university of science and technology": 1.0, "fu jen catholic university": 1.0, "national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Getting Your Bits in Order.", "DBLP authors": ["Igor L. Markov"], "year": 2011, "MAG papers": [{"PaperId": 2166574673, "PaperTitle": "getting your bits in order", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 1.0}}], "source": "ES"}, {"DBLP title": "High-Performance Asynchronous Pipelines: An Overview.", "DBLP authors": ["Steven M. Nowick", "Montek Singh"], "year": 2011, "MAG papers": [{"PaperId": 2034809602, "PaperTitle": "high performance asynchronous pipelines an overview", "Year": 2011, "CitationCount": 79, "EstimatedCitation": 129, "Affiliations": {"university of north carolina at chapel hill": 1.0, "columbia university": 1.0}}], "source": "ES"}, {"DBLP title": "Metastability and Synchronizers: A Tutorial.", "DBLP authors": ["Ran Ginosar"], "year": 2011, "MAG papers": [{"PaperId": 2119616711, "PaperTitle": "metastability and synchronizers a tutorial", "Year": 2011, "CitationCount": 113, "EstimatedCitation": 194, "Affiliations": {"technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Proteus: An ASIC Flow for GHz Asynchronous Designs.", "DBLP authors": ["Peter A. Beerel", "Georgios D. Dimou", "Andrew Lines"], "year": 2011, "MAG papers": [{"PaperId": 2097453879, "PaperTitle": "proteus an asic flow for ghz asynchronous designs", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 99, "Affiliations": {"university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "An Evaluation of Asynchronous Stacks.", "DBLP authors": ["Jo C. Ebergen", "Daniel F. Finchelstein", "Russell Kao", "Jon K. Lexau", "David Hopkins"], "year": 2011, "MAG papers": [{"PaperId": 1982979224, "PaperTitle": "an evaluation of asynchronous stacks", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"oracle corporation": 4.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "A Robust Architectural Approach for Cryptographic Algorithms Using GALS Pipelines.", "DBLP authors": ["Rafael Iankowski Soares", "Ney Laert Vilar Calazans", "Fernando Gehm Moraes", "Philippe Maurine", "Lionel Torres"], "year": 2011, "MAG papers": [{"PaperId": 1980009100, "PaperTitle": "a robust architectural approach for cryptographic algorithms using gals pipelines", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"universidade federal de pelotas": 1.0, "pontificia universidade catolica do rio grande do sul": 2.0}}], "source": "ES"}, {"DBLP title": "Asynchrony in Quantum-Dot Cellular Automata Nanocomputation: Elixir or Poison?", "DBLP authors": ["Mariagrazia Graziano", "Marco Vacca", "Davide Blua", "Maurizio Zamboni"], "year": 2011, "MAG papers": [{"PaperId": 2017857945, "PaperTitle": "asynchrony in quantum dot cellular automata nanocomputation elixir or poison", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Bringing Robustness and Power Efficiency to Autonomous Energy-Harvesting Microsystems.", "DBLP authors": ["Jean-Fr\u00e9d\u00e9ric Christmann", "Edith Beign\u00e9", "Cyril Condemine", "Pascal Vivet", "J\u00e9r\u00f4me Willemin", "Nicolas Leblond", "Christian Piguet"], "year": 2011, "MAG papers": [{"PaperId": 2082521949, "PaperTitle": "bringing robustness and power efficiency to autonomous energy harvesting microsystems", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"swiss center for electronics and microtechnology": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Circuit Design for Flexible Electronics.", "DBLP authors": ["Tsung-Ching Huang", "Jiun-Lang Huang", "Kwang-Ting (Tim) Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2000501646, "PaperTitle": "robust circuit design for flexible electronics", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 1.0, "university of tokyo": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Materials, Processing, and Testing of Flexible Image Sensor Arrays.", "DBLP authors": ["William S. Wong", "Tse Nga Ng", "Sanjiv Sambandan", "Michael Chabinyc"], "year": 2011, "MAG papers": [{"PaperId": 2040967395, "PaperTitle": "materials processing and testing of flexible image sensor arrays", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of waterloo": 1.0, "indian institute of science": 1.0, "university of california santa barbara": 1.0, "parc": 1.0}}], "source": "ES"}, {"DBLP title": "Placement Optimization of Flexible TFT Digital Circuits.", "DBLP authors": ["Chester Liu", "En-Hua Ma", "Wen-En Wei", "Chien-Mo James Li", "I-Chun Cheng", "Yung-Hui Yeh"], "year": 2011, "MAG papers": [{"PaperId": 2052513637, "PaperTitle": "placement optimization of flexible tft digital circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university": 4.0}}, {"PaperId": 2160339624, "PaperTitle": "placement optimization of flexible tft digital circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"industrial technology research institute": 1.0, "national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "Powering the Future: Organic Solar Cells with Polymer Energy Storage.", "DBLP authors": ["Yindar Chuo", "Badr Omrane", "Clinton K. Landrock", "Jeydmer Aristizabal", "Donna Hohertz", "Sasan Vosoogh-Grayli", "Bozena Kaminska"], "year": 2011, "MAG papers": [{"PaperId": 2019142168, "PaperTitle": "powering the future organic solar cells with polymer energy storage", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"simon fraser university": 7.0}}], "source": "ES"}, {"DBLP title": "Adaptive Testing: Dealing with Process Variability.", "DBLP authors": ["Peter C. Maxwell"], "year": 2011, "MAG papers": [{"PaperId": 2085654583, "PaperTitle": "adaptive testing dealing with process variability", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Pulsed-Latch Circuits: A New Dimension in ASIC Design.", "DBLP authors": ["Youngsoo Shin", "Seungwhun Paik"], "year": 2011, "MAG papers": [{"PaperId": 2026531723, "PaperTitle": "pulsed latch circuits a new dimension in asic design", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"synopsys": 1.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "Long-Term Thermal Overstressing of Computers.", "DBLP authors": ["Kirk A. Gray", "Michael G. Pecht"], "year": 2011, "MAG papers": [{"PaperId": 2060230807, "PaperTitle": "long term thermal overstressing of computers", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Replacing Error Vector Magnitude Test with RF and Analog BISTs.", "DBLP authors": ["Dallas Webster", "Rick Hudgens", "Donald Y. C. Lie"], "year": 2011, "MAG papers": [{"PaperId": 2137634025, "PaperTitle": "replacing error vector magnitude test with rf and analog bists", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"texas tech university": 1.0, "texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "RF Front-End Test Using Built-in Sensors.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Christophe Kelma"], "year": 2011, "MAG papers": [{"PaperId": 2020497502, "PaperTitle": "rf front end test using built in sensors", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}]