<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1034" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1034{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1034{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_1034{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1034{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1034{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.64px;}
#t6_1034{left:96px;bottom:1017px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t7_1034{left:96px;bottom:982px;letter-spacing:0.13px;word-spacing:-1.1px;}
#t8_1034{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.63px;}
#t9_1034{left:96px;bottom:939px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_1034{left:96px;bottom:899px;letter-spacing:0.13px;}
#tb_1034{left:248px;bottom:899px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_1034{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.51px;}
#td_1034{left:96px;bottom:856px;letter-spacing:0.12px;word-spacing:-0.65px;}
#te_1034{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-0.28px;}
#tf_1034{left:237px;bottom:835px;}
#tg_1034{left:243px;bottom:835px;letter-spacing:-0.03px;word-spacing:-0.29px;}
#th_1034{left:244px;bottom:699px;letter-spacing:0.16px;word-spacing:0.49px;}
#ti_1034{left:325px;bottom:699px;}
#tj_1034{left:332px;bottom:699px;letter-spacing:0.14px;}
#tk_1034{left:375px;bottom:699px;letter-spacing:0.09px;word-spacing:0.12px;}
#tl_1034{left:96px;bottom:652px;letter-spacing:0.11px;word-spacing:-1.02px;}
#tm_1034{left:96px;bottom:630px;letter-spacing:0.12px;word-spacing:-0.53px;}
#tn_1034{left:96px;bottom:609px;letter-spacing:0.03px;word-spacing:-0.37px;}
#to_1034{left:96px;bottom:569px;letter-spacing:0.12px;word-spacing:0.02px;}
#tp_1034{left:346px;bottom:569px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tq_1034{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_1034{left:96px;bottom:526px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ts_1034{left:96px;bottom:505px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tt_1034{left:96px;bottom:484px;letter-spacing:0.08px;word-spacing:-0.4px;}
#tu_1034{left:96px;bottom:444px;letter-spacing:0.12px;}
#tv_1034{left:178px;bottom:444px;letter-spacing:0.16px;word-spacing:0.03px;}
#tw_1034{left:96px;bottom:416px;letter-spacing:0.13px;word-spacing:-0.54px;}
#tx_1034{left:96px;bottom:395px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ty_1034{left:96px;bottom:364px;}
#tz_1034{left:124px;bottom:364px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t10_1034{left:124px;bottom:343px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_1034{left:96px;bottom:316px;}
#t12_1034{left:124px;bottom:316px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t13_1034{left:124px;bottom:294px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t14_1034{left:96px;bottom:267px;}
#t15_1034{left:124px;bottom:267px;letter-spacing:0.09px;word-spacing:-0.54px;}
#t16_1034{left:124px;bottom:245px;letter-spacing:0.15px;word-spacing:-0.53px;}
#t17_1034{left:96px;bottom:206px;letter-spacing:0.14px;}
#t18_1034{left:168px;bottom:206px;letter-spacing:0.06px;word-spacing:0.06px;}
#t19_1034{left:96px;bottom:170px;letter-spacing:0.07px;word-spacing:-0.56px;}
#t1a_1034{left:96px;bottom:149px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t1b_1034{left:631px;bottom:149px;}
#t1c_1034{left:637px;bottom:149px;letter-spacing:0.14px;word-spacing:-0.33px;}
#t1d_1034{left:101px;bottom:791px;letter-spacing:-0.13px;}
#t1e_1034{left:638px;bottom:791px;}
#t1f_1034{left:661px;bottom:791px;}
#t1g_1034{left:824px;bottom:791px;}
#t1h_1034{left:331px;bottom:755px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1i_1034{left:697px;bottom:755px;letter-spacing:-0.13px;word-spacing:-0.35px;}
#t1j_1034{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1034{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1034{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1034{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1034{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1034{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s6_1034{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1034{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_1034{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.s9_1034{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_1034{transform:scaleX(0.949);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1034" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1034Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1034" style="-webkit-user-select: none;"><object width="935" height="1210" data="1034/1034.svg" type="image/svg+xml" id="pdf1034" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1034" class="t s1_1034">579 </span><span id="t2_1034" class="t s2_1034">Secure Virtual Machine </span>
<span id="t3_1034" class="t s1_1034">AMD64 Technology </span><span id="t4_1034" class="t s1_1034">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1034" class="t s3_1034">processing. The exact mechanism is implementation-specific, but must be protected from access from </span>
<span id="t6_1034" class="t s3_1034">non-privileged software running on other cores and from direct access by an external device. </span>
<span id="t7_1034" class="t s3_1034">When the doorbell is received in guest mode, hardware on the receiving core evaluates the vAPIC state </span>
<span id="t8_1034" class="t s3_1034">in the vAPIC backing page for the currently running virtual processor and injects the interrupt into the </span>
<span id="t9_1034" class="t s3_1034">guest as appropriate. </span>
<span id="ta_1034" class="t s4_1034">Doorbell Register. </span><span id="tb_1034" class="t s3_1034">The system programming interface to the doorbell mechanism is provided via an </span>
<span id="tc_1034" class="t s3_1034">MSR. Sending a doorbell signal to a another core is initiated by writing the physical APIC ID </span>
<span id="td_1034" class="t s3_1034">corresponding to that core to the Doorbell Register (MSR C001_011Bh). The format of this register is </span>
<span id="te_1034" class="t s3_1034">shown in Figure 15</span><span id="tf_1034" class="t s5_1034">-</span><span id="tg_1034" class="t s3_1034">22 below. </span>
<span id="th_1034" class="t s6_1034">Figure 15</span><span id="ti_1034" class="t s7_1034">-</span><span id="tj_1034" class="t s6_1034">22. </span><span id="tk_1034" class="t s6_1034">Doorbell Register, MSR C001_011Bh </span>
<span id="tl_1034" class="t s3_1034">Writing to this register causes a doorbell signal to be sent to the specified physical core. The serializing </span>
<span id="tm_1034" class="t s3_1034">semantics of WRMSR are relaxed when writing to the Doorbell Register. Any attempt to read from </span>
<span id="tn_1034" class="t s3_1034">this register results in a #GP. </span>
<span id="to_1034" class="t s4_1034">Processing of Doorbell Signals. </span><span id="tp_1034" class="t s3_1034">A doorbell signal delivered to a running guest is recognized by the </span>
<span id="tq_1034" class="t s3_1034">hardware regardless of whether it can be immediately injected into the guest as a virtual interrupt. On </span>
<span id="tr_1034" class="t s3_1034">the next VMRUN, the virtual interrupt delivery mechanism evaluates the state of the IRR register of </span>
<span id="ts_1034" class="t s3_1034">the guest’s vAPIC backing page to find the highest priority pending interrupt and injects it if interrupt </span>
<span id="tt_1034" class="t s3_1034">masking and priority allow. </span>
<span id="tu_1034" class="t v0_1034 s6_1034">15.29.8.3 </span><span id="tv_1034" class="t v0_1034 s6_1034">Additional VMRUN Handling </span>
<span id="tw_1034" class="t s3_1034">In addition to the normal VMRUN operations, the core re-evaluates the APIC state in the vAPIC </span>
<span id="tx_1034" class="t s3_1034">backing page upon entry into the guest and processes pending interrupts as necessary. Specifically: </span>
<span id="ty_1034" class="t s4_1034">• </span><span id="tz_1034" class="t s3_1034">On VMRUN the interrupt state is evaluated and the highest priority pending interrupt indicated in </span>
<span id="t10_1034" class="t s3_1034">the IRR is delivered if interrupt masking and priority allow </span>
<span id="t11_1034" class="t s4_1034">• </span><span id="t12_1034" class="t s3_1034">Any doorbell signals received during VMRUN processing are recognized immediately after </span>
<span id="t13_1034" class="t s3_1034">entering the guest </span>
<span id="t14_1034" class="t s4_1034">• </span><span id="t15_1034" class="t s3_1034">When AVIC mode is enabled for a virtual processor, the V_IRQ, V_INTR_PRIO, </span>
<span id="t16_1034" class="t s3_1034">V_INTR_VECTOR, and V_IGN_TPR fields in the VMCB are ignored. </span>
<span id="t17_1034" class="t s6_1034">15.29.9 </span><span id="t18_1034" class="t s6_1034">AVIC Exit Codes </span>
<span id="t19_1034" class="t s3_1034">The AVIC architecture defines two new AVIC-related #VMEXIT events. These cases are described in </span>
<span id="t1a_1034" class="t s3_1034">the following sections. Assigned EXITCODE values are given in Table C</span><span id="t1b_1034" class="t s5_1034">-</span><span id="t1c_1034" class="t s3_1034">1 on page 745. </span>
<span id="t1d_1034" class="t s8_1034">63 </span><span id="t1e_1034" class="t s8_1034">8 </span><span id="t1f_1034" class="t s8_1034">7 </span><span id="t1g_1034" class="t s8_1034">0 </span>
<span id="t1h_1034" class="t s8_1034">Reserved, MBZ </span><span id="t1i_1034" class="t s8_1034">Physical APIC ID </span>
<span id="t1j_1034" class="t s9_1034">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
