// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _load_data55_HH_
#define _load_data55_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct load_data55 : public sc_module {
    // Port declarations 84
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_in< sc_lv<1> > in_stream_TID;
    sc_in< sc_lv<1> > in_stream_TDEST;
    sc_out< sc_lv<6> > x_local_0_V_address0;
    sc_out< sc_logic > x_local_0_V_ce0;
    sc_out< sc_logic > x_local_0_V_we0;
    sc_out< sc_lv<8> > x_local_0_V_d0;
    sc_out< sc_lv<6> > x_local_1_V_address0;
    sc_out< sc_logic > x_local_1_V_ce0;
    sc_out< sc_logic > x_local_1_V_we0;
    sc_out< sc_lv<8> > x_local_1_V_d0;
    sc_out< sc_lv<6> > x_local_2_V_address0;
    sc_out< sc_logic > x_local_2_V_ce0;
    sc_out< sc_logic > x_local_2_V_we0;
    sc_out< sc_lv<8> > x_local_2_V_d0;
    sc_out< sc_lv<6> > x_local_3_V_address0;
    sc_out< sc_logic > x_local_3_V_ce0;
    sc_out< sc_logic > x_local_3_V_we0;
    sc_out< sc_lv<8> > x_local_3_V_d0;
    sc_out< sc_lv<6> > x_local_4_V_address0;
    sc_out< sc_logic > x_local_4_V_ce0;
    sc_out< sc_logic > x_local_4_V_we0;
    sc_out< sc_lv<8> > x_local_4_V_d0;
    sc_out< sc_lv<6> > x_local_5_V_address0;
    sc_out< sc_logic > x_local_5_V_ce0;
    sc_out< sc_logic > x_local_5_V_we0;
    sc_out< sc_lv<8> > x_local_5_V_d0;
    sc_out< sc_lv<6> > x_local_6_V_address0;
    sc_out< sc_logic > x_local_6_V_ce0;
    sc_out< sc_logic > x_local_6_V_we0;
    sc_out< sc_lv<8> > x_local_6_V_d0;
    sc_out< sc_lv<6> > x_local_7_V_address0;
    sc_out< sc_logic > x_local_7_V_ce0;
    sc_out< sc_logic > x_local_7_V_we0;
    sc_out< sc_lv<8> > x_local_7_V_d0;
    sc_out< sc_lv<6> > x_local_8_V_address0;
    sc_out< sc_logic > x_local_8_V_ce0;
    sc_out< sc_logic > x_local_8_V_we0;
    sc_out< sc_lv<8> > x_local_8_V_d0;
    sc_out< sc_lv<6> > x_local_9_V_address0;
    sc_out< sc_logic > x_local_9_V_ce0;
    sc_out< sc_logic > x_local_9_V_we0;
    sc_out< sc_lv<8> > x_local_9_V_d0;
    sc_out< sc_lv<6> > x_local_10_V_address0;
    sc_out< sc_logic > x_local_10_V_ce0;
    sc_out< sc_logic > x_local_10_V_we0;
    sc_out< sc_lv<8> > x_local_10_V_d0;
    sc_out< sc_lv<6> > x_local_11_V_address0;
    sc_out< sc_logic > x_local_11_V_ce0;
    sc_out< sc_logic > x_local_11_V_we0;
    sc_out< sc_lv<8> > x_local_11_V_d0;
    sc_out< sc_lv<6> > x_local_12_V_address0;
    sc_out< sc_logic > x_local_12_V_ce0;
    sc_out< sc_logic > x_local_12_V_we0;
    sc_out< sc_lv<8> > x_local_12_V_d0;
    sc_out< sc_lv<6> > x_local_13_V_address0;
    sc_out< sc_logic > x_local_13_V_ce0;
    sc_out< sc_logic > x_local_13_V_we0;
    sc_out< sc_lv<8> > x_local_13_V_d0;
    sc_out< sc_lv<6> > x_local_14_V_address0;
    sc_out< sc_logic > x_local_14_V_ce0;
    sc_out< sc_logic > x_local_14_V_we0;
    sc_out< sc_lv<8> > x_local_14_V_d0;
    sc_out< sc_lv<6> > x_local_15_V_address0;
    sc_out< sc_logic > x_local_15_V_ce0;
    sc_out< sc_logic > x_local_15_V_we0;
    sc_out< sc_lv<8> > x_local_15_V_d0;
    sc_in< sc_lv<24> > x_norm_in_V;
    sc_out< sc_lv<24> > x_norm_in_V_out_din;
    sc_in< sc_logic > x_norm_in_V_out_full_n;
    sc_out< sc_logic > x_norm_in_V_out_write;


    // Module declarations
    load_data55(sc_module_name name);
    SC_HAS_PROCESS(load_data55);

    ~load_data55();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > in_stream_V_data_V_0_data_out;
    sc_signal< sc_logic > in_stream_V_data_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_data_V_0_vld_out;
    sc_signal< sc_logic > in_stream_V_data_V_0_ack_in;
    sc_signal< sc_logic > in_stream_V_data_V_0_ack_out;
    sc_signal< sc_lv<64> > in_stream_V_data_V_0_payload_A;
    sc_signal< sc_lv<64> > in_stream_V_data_V_0_payload_B;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > in_stream_V_data_V_0_sel;
    sc_signal< sc_logic > in_stream_V_data_V_0_load_A;
    sc_signal< sc_logic > in_stream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream_V_data_V_0_state;
    sc_signal< sc_logic > in_stream_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > in_stream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_V_dest_V_0_state;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > x_norm_in_V_out_blk_n;
    sc_signal< sc_lv<7> > i_i_i_reg_368;
    sc_signal< sc_lv<1> > exitcond1_i_i_fu_379_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > i_fu_385_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_fu_391_p1;
    sc_signal< sc_lv<1> > tmp_reg_527;
    sc_signal< sc_lv<6> > tmp_2_cast_i_i_reg_531;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<64> > newIndex1_i_i_fu_415_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_409_p1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_exitcond1_i_i_fu_379_p2();
    void thread_i_fu_385_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_V_data_V_0_ack_in();
    void thread_in_stream_V_data_V_0_ack_out();
    void thread_in_stream_V_data_V_0_data_out();
    void thread_in_stream_V_data_V_0_load_A();
    void thread_in_stream_V_data_V_0_load_B();
    void thread_in_stream_V_data_V_0_sel();
    void thread_in_stream_V_data_V_0_state_cmp_full();
    void thread_in_stream_V_data_V_0_vld_in();
    void thread_in_stream_V_data_V_0_vld_out();
    void thread_in_stream_V_dest_V_0_ack_out();
    void thread_in_stream_V_dest_V_0_vld_in();
    void thread_newIndex1_i_i_fu_415_p1();
    void thread_tmp_1_fu_409_p1();
    void thread_tmp_fu_391_p1();
    void thread_x_local_0_V_address0();
    void thread_x_local_0_V_ce0();
    void thread_x_local_0_V_d0();
    void thread_x_local_0_V_we0();
    void thread_x_local_10_V_address0();
    void thread_x_local_10_V_ce0();
    void thread_x_local_10_V_d0();
    void thread_x_local_10_V_we0();
    void thread_x_local_11_V_address0();
    void thread_x_local_11_V_ce0();
    void thread_x_local_11_V_d0();
    void thread_x_local_11_V_we0();
    void thread_x_local_12_V_address0();
    void thread_x_local_12_V_ce0();
    void thread_x_local_12_V_d0();
    void thread_x_local_12_V_we0();
    void thread_x_local_13_V_address0();
    void thread_x_local_13_V_ce0();
    void thread_x_local_13_V_d0();
    void thread_x_local_13_V_we0();
    void thread_x_local_14_V_address0();
    void thread_x_local_14_V_ce0();
    void thread_x_local_14_V_d0();
    void thread_x_local_14_V_we0();
    void thread_x_local_15_V_address0();
    void thread_x_local_15_V_ce0();
    void thread_x_local_15_V_d0();
    void thread_x_local_15_V_we0();
    void thread_x_local_1_V_address0();
    void thread_x_local_1_V_ce0();
    void thread_x_local_1_V_d0();
    void thread_x_local_1_V_we0();
    void thread_x_local_2_V_address0();
    void thread_x_local_2_V_ce0();
    void thread_x_local_2_V_d0();
    void thread_x_local_2_V_we0();
    void thread_x_local_3_V_address0();
    void thread_x_local_3_V_ce0();
    void thread_x_local_3_V_d0();
    void thread_x_local_3_V_we0();
    void thread_x_local_4_V_address0();
    void thread_x_local_4_V_ce0();
    void thread_x_local_4_V_d0();
    void thread_x_local_4_V_we0();
    void thread_x_local_5_V_address0();
    void thread_x_local_5_V_ce0();
    void thread_x_local_5_V_d0();
    void thread_x_local_5_V_we0();
    void thread_x_local_6_V_address0();
    void thread_x_local_6_V_ce0();
    void thread_x_local_6_V_d0();
    void thread_x_local_6_V_we0();
    void thread_x_local_7_V_address0();
    void thread_x_local_7_V_ce0();
    void thread_x_local_7_V_d0();
    void thread_x_local_7_V_we0();
    void thread_x_local_8_V_address0();
    void thread_x_local_8_V_ce0();
    void thread_x_local_8_V_d0();
    void thread_x_local_8_V_we0();
    void thread_x_local_9_V_address0();
    void thread_x_local_9_V_ce0();
    void thread_x_local_9_V_d0();
    void thread_x_local_9_V_we0();
    void thread_x_norm_in_V_out_blk_n();
    void thread_x_norm_in_V_out_din();
    void thread_x_norm_in_V_out_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
