<?xml version="1.0"?>
<!--                                                                                         -->
<!-- INTEL CONFIDENTIAL -->
<!-- Copyright 2009-2018 Intel Corporation All Rights Reserved. -->
<!--  -->
<!-- The source code contained or described herein and all documents related to the -->
<!-- source code ("Material") are owned by Intel Corporation or its suppliers or -->
<!-- licensors. Title to the Material remains with Intel Corporation or its -->
<!-- suppliers and licensors. The Material may contain trade secrets and proprietary -->
<!-- and confidential information of Intel Corporation and its suppliers and -->
<!-- licensors, and is protected by worldwide copyright and trade secret laws and -->
<!-- treaty provisions. No part of the Material may be used, copied, reproduced, -->
<!-- modified, published, uploaded, posted, transmitted, distributed, or disclosed -->
<!-- in any way without Intel's prior express written permission. -->
<!--  -->
<!-- No license under any patent, copyright, trade secret or other intellectual -->
<!-- property right is granted to or conferred upon you by disclosure or delivery -->
<!-- of the Materials, either expressly, by implication, inducement, estoppel or -->
<!-- otherwise. Any license under such intellectual property rights must be -->
<!-- express and approved by Intel in writing. -->
<!--  -->
<!-- Unless otherwise agreed by Intel in writing, you may not remove or alter this -->
<!-- notice or any other notice embedded in Materials by Intel or Intel's suppliers -->
<!-- or licensors in any way. -->
<!--  -->
<!--  version: RefPHY-flexran_18.12 -->
<!--                                                                                         -->

<TestConfig>
    <numSlots>5</numSlots>
    <phy_maintains_bch>0</phy_maintains_bch>
    <start_frame_number>0</start_frame_number>
    <start_slot_number>0</start_slot_number>
    <ul_ref_out>rxsduparse_tst1600.txt</ul_ref_out>
    <uliq_car0_ant0>Rx_0.bin</uliq_car0_ant0>
	<uliq_car0_ant1>Rx_1.bin</uliq_car0_ant1>
</TestConfig>

<ConfigReq>
    <nCarrierIdx>0</nCarrierIdx>
    <nDMRSTypeAPos>2</nDMRSTypeAPos>
    <nPhyCellId>11</nPhyCellId>
    <nDLAbsFrePointA>3400860</nDLAbsFrePointA>
    <nULAbsFrePointA>3400860</nULAbsFrePointA>
    <nDLBandwidth>100</nDLBandwidth>
    <nULBandwidth>100</nULBandwidth>
    <nDLFftSize>4096</nDLFftSize>
    <nULFftSize>4096</nULFftSize>
    <nSSBPwr>1</nSSBPwr>
    <nSSBAbsFre>0</nSSBAbsFre>
    <nSSBPeriod>2</nSSBPeriod>
    <nSSBSubcSpacing>2</nSSBSubcSpacing>
    <nSSBSubcOffset>0</nSSBSubcOffset>
    <nSSBPrbOffset>252</nSSBPrbOffset>
    <nDLK0>0</nDLK0>
    <nULK0>0</nULK0>
    <nSSBMask0>1</nSSBMask0>
    <nSSBMask1>0</nSSBMask1>
    <nNrOfTxAnt>2</nNrOfTxAnt>
    <nNrOfRxAnt>2</nNrOfRxAnt>
    <nNrOfDlSymbols>10</nNrOfDlSymbols>
    <nNrOfUlSymbols>2</nNrOfUlSymbols>
    <nNrOfDlSlots>3</nNrOfDlSlots>
    <nNrOfUlSlots>1</nNrOfUlSlots>
    <nCarrierAggregationLevel>1</nCarrierAggregationLevel>
    <nFrameDuplexType>1</nFrameDuplexType>
    <nSubcCommon>1</nSubcCommon>
    <nTddPeriod>5</nTddPeriod>
    <nPrachConfIdx>167</nPrachConfIdx>
    <nPrachSubcSpacing>1</nPrachSubcSpacing>
    <nPrachZeroCorrConf>2</nPrachZeroCorrConf>
    <nPrachRestrictSet>0</nPrachRestrictSet>
    <nPrachRootSeqIdx>34</nPrachRootSeqIdx>
    <nPrachFreqStart>0</nPrachFreqStart>
    <nPrachFdm>1</nPrachFdm>
    <nPrachSsbRach>0</nPrachSsbRach>
    <nCyclicPrefix>0</nCyclicPrefix>
    <nTddPeriod2>255</nTddPeriod2>
    <nNrOfUlSymbols2>2</nNrOfUlSymbols2>
    <nNrOfDlSymbols2>10</nNrOfDlSymbols2>
    <nNrOfDlSlots2>2</nNrOfDlSlots2>
    <nNrOfUlSlots2>2</nNrOfUlSlots2>
</ConfigReq>
<RxConfig>
    <SlotNum0>rxconfig_1600_1.cfg</SlotNum0>
    <SlotNum1>rxconfig_1600_1.cfg</SlotNum1>
    <SlotNum2>rxconfig_1600_1.cfg</SlotNum2>
    <SlotNum3>rxconfig_1600_1.cfg</SlotNum3>
    <SlotNum4>rxconfig_1600_0.cfg</SlotNum4>        
</RxConfig>