
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 37975
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 573761
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2449.145 ; gain = 364.766 ; free physical = 37258 ; free virtual = 52455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3451.926; parent = 2452.117; children = 999.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-573210-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-573210-yavin/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2520.082 ; gain = 435.703 ; free physical = 37446 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3519.895; parent = 2520.086; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.926 ; gain = 450.547 ; free physical = 37446 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.738; parent = 2534.930; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2534.926 ; gain = 450.547 ; free physical = 37447 ; free virtual = 52535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 171.813
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3534.738; parent = 2534.930; children = 999.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2534.926 ; gain = 0.000 ; free physical = 37441 ; free virtual = 52529
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/mul_fixed_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 37354 ; free virtual = 52443
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 37354 ; free virtual = 52443
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39476 ; free virtual = 54557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39476 ; free virtual = 54557
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39479 ; free virtual = 54560
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39478 ; free virtual = 54560
Synthesis current peak Physical Memory [PSS] (MB): peak = 1767.169; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39342 ; free virtual = 54430
Synthesis current peak Physical Memory [PSS] (MB): peak = 1772.511; parent = 1595.355; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39218 ; free virtual = 54314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1892.218; parent = 1704.940; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39218 ; free virtual = 54314
Synthesis current peak Physical Memory [PSS] (MB): peak = 1892.522; parent = 1705.245; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39216 ; free virtual = 54312
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.194; parent = 1705.917; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.409; parent = 1706.132; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.425; parent = 1706.147; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.440; parent = 1706.163; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.534; parent = 1706.257; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39217 ; free virtual = 54313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1893.565; parent = 1706.288; children = 187.322
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3575.660; parent = 2575.852; children = 999.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2607.863 ; gain = 450.547 ; free physical = 39271 ; free virtual = 54368
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2607.863 ; gain = 523.484 ; free physical = 39271 ; free virtual = 54368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 39267 ; free virtual = 54363
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2607.863 ; gain = 0.000 ; free physical = 39308 ; free virtual = 54405
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 56353e34
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2607.863 ; gain = 858.078 ; free physical = 39514 ; free virtual = 54616
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_fixed/mul_fixed_xilinx/mul_fixed_xilinx_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:14:37 2023...
