INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_0/sim/SCPU_SIM_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_xlslice_0_1/sim/SCPU_SIM_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_util_vector_logic_0_0/sim/SCPU_SIM_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_0/sim/SCPU_SIM_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_dist_mem_gen_0_1/sim/SCPU_SIM_dist_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_dist_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/EX_reg_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_reg_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ID_reg_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MEM_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/PC_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ipshared/a0d5/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/ip/SCPU_SIM_Pipeline_CPU_0_0/sim/SCPU_SIM_Pipeline_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_Pipeline_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/bd/SCPU_SIM/sim/SCPU_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/imports/hdl/SCPU_SIM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_SIM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sim_1/new/SCPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_tb
