

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Fri Sep  6 14:01:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        5|   921604|  16.665 ns|  3.072 ms|    5|  921604|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        3|   921602|         4|          1|          1|  1 ~ 921600|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled_V = alloca i32 1"   --->   Operation 7 'alloca' 'filled_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer_V = alloca i32 1"   --->   Operation 8 'alloca' 'localbuffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 9 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 13 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%op2_assign_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %op2_assign" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 15 'read' 'op2_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%strideBased_cols_bound_per_npc_V_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %strideBased_cols_bound_per_npc_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 16 'read' 'strideBased_cols_bound_per_npc_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1239]   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %j_V"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%store_ln0 = store i128 0, i128 %localbuffer_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %filled_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body7"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten"   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read"   --->   Operation 24 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%add_ln1027 = add i32 %indvar_flatten_load, i32 1"   --->   Operation 25 'add' 'add_ln1027' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc36.loopexit, void %for.end38.loopexit.exitStub"   --->   Operation 26 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_V_load = load i16 %j_V"   --->   Operation 27 'load' 'j_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln1027_1 = icmp_eq  i16 %j_V_load, i16 %strideBased_cols_bound_per_npc_V_read"   --->   Operation 28 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln1247 = select i1 %icmp_ln1027_1, i16 0, i16 %j_V_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247]   --->   Operation 29 'select' 'select_ln1247' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln1259 = store i32 %add_ln1027, i32 %indvar_flatten" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 30 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i16 %select_ln1247"   --->   Operation 31 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %op2_assign_read, i32 %zext_ln1027"   --->   Operation 32 'icmp' 'bLast' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln1027_2 = icmp_slt  i32 %zext_ln1027, i32 %cols_bound_per_npc_load_read"   --->   Operation 33 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.42ns)   --->   "%br_ln1268 = br i1 %icmp_ln1027_2, void %if.end15, void %if.then10" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1268]   --->   Operation 34 'br' 'br_ln1268' <Predicate = (!icmp_ln1027)> <Delay = 0.42>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%add_ln840 = add i16 %select_ln1247, i16 1"   --->   Operation 35 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln1259 = store i16 %add_ln840, i16 %j_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 36 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%filled_V_3 = load i8 %filled_V"   --->   Operation 37 'load' 'filled_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 921600, i64 230400"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1262 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1262]   --->   Operation 40 'specpipeline' 'specpipeline_ln1262' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247]   --->   Operation 41 'specloopname' 'specloopname_ln1247' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_load_read, i4 8" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1286]   --->   Operation 42 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1027)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1266 = sext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266]   --->   Operation 43 'sext' 'sext_ln1266' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1266 = zext i5 %sext_ln1266" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266]   --->   Operation 44 'zext' 'zext_ln1266' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%val_V = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %out_mat_data2" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1269]   --->   Operation 45 'read' 'val_V' <Predicate = (!icmp_ln1027 & icmp_ln1027_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln1269 = br void %if.end15" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1269]   --->   Operation 46 'br' 'br_ln1269' <Predicate = (!icmp_ln1027 & icmp_ln1027_2)> <Delay = 0.42>
ST_4 : Operation 47 [1/1] (0.76ns)   --->   "%sub_ln1277 = sub i8 128, i8 %zext_ln1266" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 47 'sub' 'sub_ln1277' <Predicate = (!icmp_ln1027)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.84ns)   --->   "%icmp_ln1027_3 = icmp_ugt  i8 %sub_ln1277, i8 %filled_V_3"   --->   Operation 48 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1277 = br i1 %icmp_ln1027_3, void %if.else22_ifconv, void %if.end15.for.inc_crit_edge" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 49 'br' 'br_ln1277' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i8 %filled_V_3"   --->   Operation 50 'zext' 'zext_ln1496' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.77ns)   --->   "%ret_V_1 = sub i9 128, i9 %zext_ln1496"   --->   Operation 51 'sub' 'ret_V_1' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i9 %ret_V_1"   --->   Operation 52 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %sext_ln1266"   --->   Operation 53 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln1277 = br void %for.inc" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 55 'br' 'br_ln1277' <Predicate = (!icmp_ln1027 & icmp_ln1027_3)> <Delay = 0.42>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node filled_next)   --->   "%conv3_i12_i_i923_pn = phi i8 %or_ln, void %if.else22_ifconv, i8 %zext_ln1266, void %if.end15.for.inc_crit_edge"   --->   Operation 56 'phi' 'conv3_i12_i_i923_pn' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.76ns) (out node of the LUT)   --->   "%filled_next = add i8 %conv3_i12_i_i923_pn, i8 %filled_V_3"   --->   Operation 57 'add' 'filled_next' <Predicate = (!icmp_ln1027)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln1259 = store i8 %filled_next, i8 %filled_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 58 'store' 'store_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1259 = br void %for.body7" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259]   --->   Operation 59 'br' 'br_ln1259' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%localbuffer_V_load = load i128 %localbuffer_V"   --->   Operation 77 'load' 'localbuffer_V_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %localbuffer_V_3_out, i128 %localbuffer_V_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln186 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %filled_V_1_out, i8 %filled_V_3"   --->   Operation 79 'write' 'write_ln186' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%val_V_1 = phi i24 %val_V, void %if.then10, i24 0, void %for.inc36.loopexit"   --->   Operation 60 'phi' 'val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%localbuffer_V_load_1 = load i128 %localbuffer_V"   --->   Operation 61 'load' 'localbuffer_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1267 = zext i24 %val_V_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1267]   --->   Operation 62 'zext' 'zext_ln1267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln930 = zext i8 %filled_V_3"   --->   Operation 63 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%r_V_3 = shl i128 %zext_ln1267, i128 %zext_ln930"   --->   Operation 64 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.15ns) (out node of the LUT)   --->   "%ret_V = or i128 %r_V_3, i128 %localbuffer_V_load_1"   --->   Operation 65 'or' 'ret_V' <Predicate = true> <Delay = 1.15> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.21ns)   --->   "%write_ln1284 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ldata1, i128 %ret_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1284]   --->   Operation 66 'write' 'write_ln1284' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %ret_V_1, i32 8"   --->   Operation 67 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%trunc_ln455 = trunc i9 %ret_V_1"   --->   Operation 68 'trunc' 'trunc_ln455' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.77ns)   --->   "%sub_ln553 = sub i7 0, i7 %trunc_ln938"   --->   Operation 69 'sub' 'sub_ln553' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln930_1 = zext i7 %sub_ln553"   --->   Operation 70 'zext' 'zext_ln930_1' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_V = shl i128 %zext_ln1267, i128 %zext_ln930_1"   --->   Operation 71 'shl' 'r_V' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%zext_ln948 = zext i8 %trunc_ln455"   --->   Operation 72 'zext' 'zext_ln948' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_V_3)   --->   "%r_V_2 = lshr i128 %zext_ln1267, i128 %zext_ln948"   --->   Operation 73 'lshr' 'r_V_2' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.15ns) (out node of the LUT)   --->   "%localbuffer_V_3 = select i1 %p_Result_s, i128 %r_V, i128 %r_V_2"   --->   Operation 74 'select' 'localbuffer_V_3' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 1.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.47ns)   --->   "%store_ln936 = store i128 %localbuffer_V_3, i128 %localbuffer_V"   --->   Operation 75 'store' 'store_ln936' <Predicate = (!icmp_ln1027 & !icmp_ln1027_3)> <Delay = 0.47>
ST_5 : Operation 76 [1/1] (0.47ns)   --->   "%store_ln1277 = store i128 %ret_V, i128 %localbuffer_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1277]   --->   Operation 76 'store' 'store_ln1277' <Predicate = (!icmp_ln1027 & icmp_ln1027_3)> <Delay = 0.47>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.476ns
The critical path consists of the following:
	'alloca' operation ('localbuffer.V') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'localbuffer.V' [23]  (0.476 ns)

 <State 2>: 1.46ns
The critical path consists of the following:
	'load' operation ('j_V_load') on local variable 'j.V' [33]  (0 ns)
	'icmp' operation ('icmp_ln1027_1') [36]  (1.1 ns)
	'select' operation ('select_ln1247', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1247) [37]  (0.357 ns)

 <State 3>: 1.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1027_2') [45]  (0.991 ns)
	multiplexor before 'phi' operation ('val.V') with incoming values : ('val.V', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1269) [51]  (0.427 ns)

 <State 4>: 2.01ns
The critical path consists of the following:
	'select' operation ('i_op', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1286) [42]  (0.391 ns)
	multiplexor before 'phi' operation ('conv3_i12_i_i923_pn') with incoming values : ('zext_ln1266', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266) ('or_ln') [80]  (0.427 ns)
	'phi' operation ('conv3_i12_i_i923_pn') with incoming values : ('zext_ln1266', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1266) ('or_ln') [80]  (0 ns)
	'add' operation ('filled_next') [81]  (0.765 ns)
	'store' operation ('store_ln1259', /media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1259) of variable 'filled_next' on local variable 'filled.V' [85]  (0.427 ns)

 <State 5>: 2.4ns
The critical path consists of the following:
	'sub' operation ('sub_ln553') [67]  (0.773 ns)
	'shl' operation ('r.V') [69]  (0 ns)
	'select' operation ('localbuffer.V') [72]  (1.15 ns)
	'store' operation ('store_ln936') of variable 'localbuffer.V' on local variable 'localbuffer.V' [74]  (0.476 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
