ARM GAS  /tmp/ccwOEOvR.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"w25qxx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c"
  20              		.section	.text.W25qxx_Spi,"ax",%progbits
  21              		.align	1
  22              		.global	W25qxx_Spi
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	W25qxx_Spi:
  28              	.LVL0:
  29              	.LFB137:
   1:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 
   2:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #include "w25qxx.h"
   3:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #include "w25qxxConf.h"
   4:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 
   5:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #if (_W25QXX_DEBUG==1)
   6:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #include <stdio.h>
   7:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #endif
   8:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 
   9:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #define W25QXX_DUMMY_BYTE         0xA5
  10:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 
  11:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** w25qxx_t	w25qxx;
  12:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 
  13:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #if (_W25QXX_USE_FREERTOS==1)
  14:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #define	W25qxx_Delay(delay)		osDelay(delay)
  15:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #include "cmsis_os.h"
  16:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #else
  17:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #define	W25qxx_Delay(delay)		HAL_Delay(delay)
  18:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** #endif
  19:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  20:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint8_t	W25qxx_Spi(uint8_t	Data)
  21:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
  30              		.loc 1 21 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 16
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 21 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccwOEOvR.s 			page 2


  38              		.cfi_offset 14, -4
  39 0002 87B0     		sub	sp, sp, #28
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 32
  42 0004 8DF80F00 		strb	r0, [sp, #15]
  22:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint8_t	ret;
  43              		.loc 1 22 2 is_stmt 1 view .LVU2
  23:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_SPI_TransmitReceive(&_W25QXX_SPI,&Data,&ret,1,100);
  44              		.loc 1 23 2 view .LVU3
  45 0008 6423     		movs	r3, #100
  46 000a 0093     		str	r3, [sp]
  47 000c 0123     		movs	r3, #1
  48 000e 0DF11702 		add	r2, sp, #23
  49 0012 0DF10F01 		add	r1, sp, #15
  50 0016 0448     		ldr	r0, .L3
  51              	.LVL1:
  52              		.loc 1 23 2 is_stmt 0 view .LVU4
  53 0018 FFF7FEFF 		bl	HAL_SPI_TransmitReceive
  54              	.LVL2:
  24:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return ret;	
  55              		.loc 1 24 2 is_stmt 1 view .LVU5
  25:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
  56              		.loc 1 25 1 is_stmt 0 view .LVU6
  57 001c 9DF81700 		ldrb	r0, [sp, #23]	@ zero_extendqisi2
  58 0020 07B0     		add	sp, sp, #28
  59              	.LCFI2:
  60              		.cfi_def_cfa_offset 4
  61              		@ sp needed
  62 0022 5DF804FB 		ldr	pc, [sp], #4
  63              	.L4:
  64 0026 00BF     		.align	2
  65              	.L3:
  66 0028 00000000 		.word	hspi1
  67              		.cfi_endproc
  68              	.LFE137:
  70              		.section	.text.W25qxx_ReadID,"ax",%progbits
  71              		.align	1
  72              		.global	W25qxx_ReadID
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	W25qxx_ReadID:
  78              	.LFB138:
  26:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  27:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t W25qxx_ReadID(void)
  28:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
  79              		.loc 1 28 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 24
  86              		.cfi_offset 3, -24
  87              		.cfi_offset 4, -20
  88              		.cfi_offset 5, -16
  89              		.cfi_offset 6, -12
ARM GAS  /tmp/ccwOEOvR.s 			page 3


  90              		.cfi_offset 7, -8
  91              		.cfi_offset 14, -4
  29:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
  92              		.loc 1 29 3 view .LVU8
  93              	.LVL3:
  30:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
  94              		.loc 1 30 3 view .LVU9
  95 0002 104F     		ldr	r7, .L7
  96 0004 0022     		movs	r2, #0
  97 0006 8021     		movs	r1, #128
  98 0008 3846     		mov	r0, r7
  99 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL4:
  31:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x9F);
 101              		.loc 1 31 3 view .LVU10
 102 000e 9F20     		movs	r0, #159
 103 0010 FFF7FEFF 		bl	W25qxx_Spi
 104              	.LVL5:
  32:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 105              		.loc 1 32 3 view .LVU11
 106              		.loc 1 32 11 is_stmt 0 view .LVU12
 107 0014 A520     		movs	r0, #165
 108 0016 FFF7FEFF 		bl	W25qxx_Spi
 109              	.LVL6:
 110 001a 0646     		mov	r6, r0
 111              	.LVL7:
  33:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 112              		.loc 1 33 3 is_stmt 1 view .LVU13
 113              		.loc 1 33 11 is_stmt 0 view .LVU14
 114 001c A520     		movs	r0, #165
 115              	.LVL8:
 116              		.loc 1 33 11 view .LVU15
 117 001e FFF7FEFF 		bl	W25qxx_Spi
 118              	.LVL9:
 119 0022 0446     		mov	r4, r0
 120              	.LVL10:
  34:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 121              		.loc 1 34 3 is_stmt 1 view .LVU16
 122              		.loc 1 34 11 is_stmt 0 view .LVU17
 123 0024 A520     		movs	r0, #165
 124              	.LVL11:
 125              		.loc 1 34 11 view .LVU18
 126 0026 FFF7FEFF 		bl	W25qxx_Spi
 127              	.LVL12:
 128 002a 0546     		mov	r5, r0
 129              	.LVL13:
  35:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 130              		.loc 1 35 3 is_stmt 1 view .LVU19
 131 002c 0122     		movs	r2, #1
 132 002e 8021     		movs	r1, #128
 133 0030 3846     		mov	r0, r7
 134              	.LVL14:
 135              		.loc 1 35 3 is_stmt 0 view .LVU20
 136 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 137              	.LVL15:
  36:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 138              		.loc 1 36 3 is_stmt 1 view .LVU21
ARM GAS  /tmp/ccwOEOvR.s 			page 4


 139              		.loc 1 36 33 is_stmt 0 view .LVU22
 140 0036 2402     		lsls	r4, r4, #8
 141              	.LVL16:
 142              		.loc 1 36 24 view .LVU23
 143 0038 44EA0644 		orr	r4, r4, r6, lsl #16
 144              	.LVL17:
  37:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   return Temp;
 145              		.loc 1 37 3 is_stmt 1 view .LVU24
  38:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 146              		.loc 1 38 1 is_stmt 0 view .LVU25
 147 003c 44EA0500 		orr	r0, r4, r5
 148              	.LVL18:
 149              		.loc 1 38 1 view .LVU26
 150 0040 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 151              	.LVL19:
 152              	.L8:
 153              		.loc 1 38 1 view .LVU27
 154 0042 00BF     		.align	2
 155              	.L7:
 156 0044 000C0240 		.word	1073875968
 157              		.cfi_endproc
 158              	.LFE138:
 160              		.section	.text.W25qxx_ReadUniqID,"ax",%progbits
 161              		.align	1
 162              		.global	W25qxx_ReadUniqID
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	W25qxx_ReadUniqID:
 168              	.LFB139:
  39:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  40:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_ReadUniqID(void)
  41:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 169              		.loc 1 41 1 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 10B5     		push	{r4, lr}
 174              	.LCFI4:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 4, -8
 177              		.cfi_offset 14, -4
  42:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 178              		.loc 1 42 3 view .LVU29
 179 0002 0022     		movs	r2, #0
 180 0004 8021     		movs	r1, #128
 181 0006 1048     		ldr	r0, .L16
 182 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL20:
  43:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x4B);
 184              		.loc 1 43 3 view .LVU30
 185 000c 4B20     		movs	r0, #75
 186 000e FFF7FEFF 		bl	W25qxx_Spi
 187              	.LVL21:
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<4;i++)
 188              		.loc 1 44 2 view .LVU31
 189              	.LBB2:
ARM GAS  /tmp/ccwOEOvR.s 			page 5


 190              		.loc 1 44 6 view .LVU32
 191              		.loc 1 44 14 is_stmt 0 view .LVU33
 192 0012 0024     		movs	r4, #0
 193              	.LVL22:
 194              	.L10:
 195              		.loc 1 44 19 is_stmt 1 discriminator 1 view .LVU34
 196 0014 032C     		cmp	r4, #3
 197 0016 05D8     		bhi	.L15
  45:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 198              		.loc 1 45 3 view .LVU35
 199 0018 A520     		movs	r0, #165
 200 001a FFF7FEFF 		bl	W25qxx_Spi
 201              	.LVL23:
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<4;i++)
 202              		.loc 1 44 23 discriminator 3 view .LVU36
 203 001e 0134     		adds	r4, r4, #1
 204              	.LVL24:
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<4;i++)
 205              		.loc 1 44 23 is_stmt 0 discriminator 3 view .LVU37
 206 0020 E4B2     		uxtb	r4, r4
 207              	.LVL25:
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<4;i++)
 208              		.loc 1 44 23 discriminator 3 view .LVU38
 209 0022 F7E7     		b	.L10
 210              	.L15:
  44:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<4;i++)
 211              		.loc 1 44 23 discriminator 3 view .LVU39
 212              	.LBE2:
 213              	.LBB3:
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<8;i++)
 214              		.loc 1 46 14 view .LVU40
 215 0024 0024     		movs	r4, #0
 216              	.LVL26:
 217              		.loc 1 46 14 view .LVU41
 218 0026 07E0     		b	.L12
 219              	.LVL27:
 220              	.L13:
  47:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 221              		.loc 1 47 3 is_stmt 1 view .LVU42
 222              		.loc 1 47 22 is_stmt 0 view .LVU43
 223 0028 A520     		movs	r0, #165
 224 002a FFF7FEFF 		bl	W25qxx_Spi
 225              	.LVL28:
 226              		.loc 1 47 20 discriminator 1 view .LVU44
 227 002e 074B     		ldr	r3, .L16+4
 228 0030 2344     		add	r3, r3, r4
 229 0032 5870     		strb	r0, [r3, #1]
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<8;i++)
 230              		.loc 1 46 23 is_stmt 1 discriminator 3 view .LVU45
 231 0034 0134     		adds	r4, r4, #1
 232              	.LVL29:
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<8;i++)
 233              		.loc 1 46 23 is_stmt 0 discriminator 3 view .LVU46
 234 0036 E4B2     		uxtb	r4, r4
 235              	.LVL30:
 236              	.L12:
  46:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint8_t	i=0;i<8;i++)
ARM GAS  /tmp/ccwOEOvR.s 			page 6


 237              		.loc 1 46 19 is_stmt 1 discriminator 1 view .LVU47
 238 0038 072C     		cmp	r4, #7
 239 003a F5D9     		bls	.L13
 240              	.LBE3:
  48:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 241              		.loc 1 48 3 view .LVU48
 242 003c 0122     		movs	r2, #1
 243 003e 8021     		movs	r1, #128
 244 0040 0148     		ldr	r0, .L16
 245 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 246              	.LVL31:
  49:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 247              		.loc 1 49 1 is_stmt 0 view .LVU49
 248 0046 10BD     		pop	{r4, pc}
 249              	.LVL32:
 250              	.L17:
 251              		.loc 1 49 1 view .LVU50
 252              		.align	2
 253              	.L16:
 254 0048 000C0240 		.word	1073875968
 255 004c 00000000 		.word	w25qxx
 256              		.cfi_endproc
 257              	.LFE139:
 259              		.section	.text.W25qxx_WriteEnable,"ax",%progbits
 260              		.align	1
 261              		.global	W25qxx_WriteEnable
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	W25qxx_WriteEnable:
 267              	.LFB140:
  50:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  51:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_WriteEnable(void)
  52:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 268              		.loc 1 52 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI5:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
  53:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 277              		.loc 1 53 3 view .LVU52
 278 0002 094C     		ldr	r4, .L20
 279 0004 0022     		movs	r2, #0
 280 0006 8021     		movs	r1, #128
 281 0008 2046     		mov	r0, r4
 282 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 283              	.LVL33:
  54:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x06);
 284              		.loc 1 54 3 view .LVU53
 285 000e 0620     		movs	r0, #6
 286 0010 FFF7FEFF 		bl	W25qxx_Spi
 287              	.LVL34:
  55:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
ARM GAS  /tmp/ccwOEOvR.s 			page 7


 288              		.loc 1 55 3 view .LVU54
 289 0014 0122     		movs	r2, #1
 290 0016 8021     		movs	r1, #128
 291 0018 2046     		mov	r0, r4
 292 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 293              	.LVL35:
  56:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 294              		.loc 1 56 2 view .LVU55
 295 001e 0120     		movs	r0, #1
 296 0020 FFF7FEFF 		bl	HAL_Delay
 297              	.LVL36:
  57:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 298              		.loc 1 57 1 is_stmt 0 view .LVU56
 299 0024 10BD     		pop	{r4, pc}
 300              	.L21:
 301 0026 00BF     		.align	2
 302              	.L20:
 303 0028 000C0240 		.word	1073875968
 304              		.cfi_endproc
 305              	.LFE140:
 307              		.section	.text.W25qxx_WriteDisable,"ax",%progbits
 308              		.align	1
 309              		.global	W25qxx_WriteDisable
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	W25qxx_WriteDisable:
 315              	.LFB141:
  58:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  59:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_WriteDisable(void)
  60:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 316              		.loc 1 60 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320 0000 10B5     		push	{r4, lr}
 321              	.LCFI6:
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 4, -8
 324              		.cfi_offset 14, -4
  61:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 325              		.loc 1 61 3 view .LVU58
 326 0002 094C     		ldr	r4, .L24
 327 0004 0022     		movs	r2, #0
 328 0006 8021     		movs	r1, #128
 329 0008 2046     		mov	r0, r4
 330 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 331              	.LVL37:
  62:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x04);
 332              		.loc 1 62 3 view .LVU59
 333 000e 0420     		movs	r0, #4
 334 0010 FFF7FEFF 		bl	W25qxx_Spi
 335              	.LVL38:
  63:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 336              		.loc 1 63 3 view .LVU60
 337 0014 0122     		movs	r2, #1
 338 0016 8021     		movs	r1, #128
ARM GAS  /tmp/ccwOEOvR.s 			page 8


 339 0018 2046     		mov	r0, r4
 340 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 341              	.LVL39:
  64:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 342              		.loc 1 64 2 view .LVU61
 343 001e 0120     		movs	r0, #1
 344 0020 FFF7FEFF 		bl	HAL_Delay
 345              	.LVL40:
  65:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 346              		.loc 1 65 1 is_stmt 0 view .LVU62
 347 0024 10BD     		pop	{r4, pc}
 348              	.L25:
 349 0026 00BF     		.align	2
 350              	.L24:
 351 0028 000C0240 		.word	1073875968
 352              		.cfi_endproc
 353              	.LFE141:
 355              		.section	.text.W25qxx_ReadStatusRegister,"ax",%progbits
 356              		.align	1
 357              		.global	W25qxx_ReadStatusRegister
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	W25qxx_ReadStatusRegister:
 363              	.LVL41:
 364              	.LFB142:
  66:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
  67:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint8_t W25qxx_ReadStatusRegister(uint8_t	SelectStatusRegister_1_2_3)
  68:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 365              		.loc 1 68 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 68 1 is_stmt 0 view .LVU64
 370 0000 10B5     		push	{r4, lr}
 371              	.LCFI7:
 372              		.cfi_def_cfa_offset 8
 373              		.cfi_offset 4, -8
 374              		.cfi_offset 14, -4
 375 0002 0446     		mov	r4, r0
  69:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint8_t	status=0;
 376              		.loc 1 69 2 is_stmt 1 view .LVU65
 377              	.LVL42:
  70:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 378              		.loc 1 70 3 view .LVU66
 379 0004 0022     		movs	r2, #0
 380 0006 8021     		movs	r1, #128
 381 0008 1648     		ldr	r0, .L33
 382              	.LVL43:
 383              		.loc 1 70 3 is_stmt 0 view .LVU67
 384 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 385              	.LVL44:
  71:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(SelectStatusRegister_1_2_3==1)
 386              		.loc 1 71 2 is_stmt 1 view .LVU68
 387              		.loc 1 71 4 is_stmt 0 view .LVU69
 388 000e 012C     		cmp	r4, #1
 389 0010 12D0     		beq	.L31
ARM GAS  /tmp/ccwOEOvR.s 			page 9


  72:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
  73:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x05);
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister1 = status;
  76:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
  77:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else if(SelectStatusRegister_1_2_3==2)
 390              		.loc 1 77 7 is_stmt 1 view .LVU70
 391              		.loc 1 77 9 is_stmt 0 view .LVU71
 392 0012 022C     		cmp	r4, #2
 393 0014 1BD0     		beq	.L32
  78:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x35);
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister2 = status;
  82:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
  83:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
  84:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
  85:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x15);
 394              		.loc 1 85 3 is_stmt 1 view .LVU72
 395 0016 1520     		movs	r0, #21
 396 0018 FFF7FEFF 		bl	W25qxx_Spi
 397              	.LVL45:
  86:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 398              		.loc 1 86 3 view .LVU73
 399              		.loc 1 86 10 is_stmt 0 view .LVU74
 400 001c A520     		movs	r0, #165
 401 001e FFF7FEFF 		bl	W25qxx_Spi
 402              	.LVL46:
 403 0022 0446     		mov	r4, r0
 404              	.LVL47:
  87:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister3 = status;
 405              		.loc 1 87 3 is_stmt 1 view .LVU75
 406              		.loc 1 87 26 is_stmt 0 view .LVU76
 407 0024 104B     		ldr	r3, .L33+4
 408 0026 83F82600 		strb	r0, [r3, #38]
 409              	.L28:
 410              	.LVL48:
  88:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
  89:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 411              		.loc 1 89 3 is_stmt 1 view .LVU77
 412 002a 0122     		movs	r2, #1
 413 002c 8021     		movs	r1, #128
 414 002e 0D48     		ldr	r0, .L33
 415 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 416              	.LVL49:
  90:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return status;
 417              		.loc 1 90 2 view .LVU78
  91:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 418              		.loc 1 91 1 is_stmt 0 view .LVU79
 419 0034 2046     		mov	r0, r4
 420 0036 10BD     		pop	{r4, pc}
 421              	.LVL50:
 422              	.L31:
  73:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 423              		.loc 1 73 3 is_stmt 1 view .LVU80
 424 0038 0520     		movs	r0, #5
 425 003a FFF7FEFF 		bl	W25qxx_Spi
ARM GAS  /tmp/ccwOEOvR.s 			page 10


 426              	.LVL51:
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister1 = status;
 427              		.loc 1 74 3 view .LVU81
  74:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister1 = status;
 428              		.loc 1 74 10 is_stmt 0 view .LVU82
 429 003e A520     		movs	r0, #165
 430 0040 FFF7FEFF 		bl	W25qxx_Spi
 431              	.LVL52:
 432 0044 0446     		mov	r4, r0
 433              	.LVL53:
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 434              		.loc 1 75 3 is_stmt 1 view .LVU83
  75:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 435              		.loc 1 75 26 is_stmt 0 view .LVU84
 436 0046 084B     		ldr	r3, .L33+4
 437 0048 83F82400 		strb	r0, [r3, #36]
 438 004c EDE7     		b	.L28
 439              	.LVL54:
 440              	.L32:
  79:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		status=W25qxx_Spi(W25QXX_DUMMY_BYTE);	
 441              		.loc 1 79 3 is_stmt 1 view .LVU85
 442 004e 3520     		movs	r0, #53
 443 0050 FFF7FEFF 		bl	W25qxx_Spi
 444              	.LVL55:
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister2 = status;
 445              		.loc 1 80 3 view .LVU86
  80:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister2 = status;
 446              		.loc 1 80 10 is_stmt 0 view .LVU87
 447 0054 A520     		movs	r0, #165
 448 0056 FFF7FEFF 		bl	W25qxx_Spi
 449              	.LVL56:
 450 005a 0446     		mov	r4, r0
 451              	.LVL57:
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 452              		.loc 1 81 3 is_stmt 1 view .LVU88
  81:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 453              		.loc 1 81 26 is_stmt 0 view .LVU89
 454 005c 024B     		ldr	r3, .L33+4
 455 005e 83F82500 		strb	r0, [r3, #37]
 456 0062 E2E7     		b	.L28
 457              	.L34:
 458              		.align	2
 459              	.L33:
 460 0064 000C0240 		.word	1073875968
 461 0068 00000000 		.word	w25qxx
 462              		.cfi_endproc
 463              	.LFE142:
 465              		.section	.text.W25qxx_WriteStatusRegister,"ax",%progbits
 466              		.align	1
 467              		.global	W25qxx_WriteStatusRegister
 468              		.syntax unified
 469              		.thumb
 470              		.thumb_func
 472              	W25qxx_WriteStatusRegister:
 473              	.LVL58:
 474              	.LFB143:
  92:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
ARM GAS  /tmp/ccwOEOvR.s 			page 11


  93:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_WriteStatusRegister(uint8_t	SelectStatusRegister_1_2_3,uint8_t Data)
  94:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 475              		.loc 1 94 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              		.loc 1 94 1 is_stmt 0 view .LVU91
 480 0000 38B5     		push	{r3, r4, r5, lr}
 481              	.LCFI8:
 482              		.cfi_def_cfa_offset 16
 483              		.cfi_offset 3, -16
 484              		.cfi_offset 4, -12
 485              		.cfi_offset 5, -8
 486              		.cfi_offset 14, -4
 487 0002 0546     		mov	r5, r0
 488 0004 0C46     		mov	r4, r1
  95:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 489              		.loc 1 95 3 is_stmt 1 view .LVU92
 490 0006 0022     		movs	r2, #0
 491 0008 8021     		movs	r1, #128
 492              	.LVL59:
 493              		.loc 1 95 3 is_stmt 0 view .LVU93
 494 000a 1248     		ldr	r0, .L42
 495              	.LVL60:
 496              		.loc 1 95 3 view .LVU94
 497 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 498              	.LVL61:
  96:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(SelectStatusRegister_1_2_3==1)
 499              		.loc 1 96 2 is_stmt 1 view .LVU95
 500              		.loc 1 96 4 is_stmt 0 view .LVU96
 501 0010 012D     		cmp	r5, #1
 502 0012 10D0     		beq	.L40
  97:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x01);
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister1 = Data;
 100:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 101:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else if(SelectStatusRegister_1_2_3==2)
 503              		.loc 1 101 7 is_stmt 1 view .LVU97
 504              		.loc 1 101 9 is_stmt 0 view .LVU98
 505 0014 022D     		cmp	r5, #2
 506 0016 15D0     		beq	.L41
 102:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x31);
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister2 = Data;
 105:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 106:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
 107:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 108:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x11);
 507              		.loc 1 108 3 is_stmt 1 view .LVU99
 508 0018 1120     		movs	r0, #17
 509 001a FFF7FEFF 		bl	W25qxx_Spi
 510              	.LVL62:
 109:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister3 = Data;
 511              		.loc 1 109 3 view .LVU100
 512              		.loc 1 109 26 is_stmt 0 view .LVU101
 513 001e 0E4B     		ldr	r3, .L42+4
 514 0020 83F82640 		strb	r4, [r3, #38]
ARM GAS  /tmp/ccwOEOvR.s 			page 12


 515              	.L37:
 110:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 111:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(Data);
 516              		.loc 1 111 2 is_stmt 1 view .LVU102
 517 0024 2046     		mov	r0, r4
 518 0026 FFF7FEFF 		bl	W25qxx_Spi
 519              	.LVL63:
 112:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 520              		.loc 1 112 3 view .LVU103
 521 002a 0122     		movs	r2, #1
 522 002c 8021     		movs	r1, #128
 523 002e 0948     		ldr	r0, .L42
 524 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 525              	.LVL64:
 113:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 526              		.loc 1 113 1 is_stmt 0 view .LVU104
 527 0034 38BD     		pop	{r3, r4, r5, pc}
 528              	.LVL65:
 529              	.L40:
  98:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister1 = Data;
 530              		.loc 1 98 3 is_stmt 1 view .LVU105
 531 0036 0120     		movs	r0, #1
 532 0038 FFF7FEFF 		bl	W25qxx_Spi
 533              	.LVL66:
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 534              		.loc 1 99 3 view .LVU106
  99:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 535              		.loc 1 99 26 is_stmt 0 view .LVU107
 536 003c 064B     		ldr	r3, .L42+4
 537 003e 83F82440 		strb	r4, [r3, #36]
 538 0042 EFE7     		b	.L37
 539              	.L41:
 103:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		w25qxx.StatusRegister2 = Data;
 540              		.loc 1 103 3 is_stmt 1 view .LVU108
 541 0044 3120     		movs	r0, #49
 542 0046 FFF7FEFF 		bl	W25qxx_Spi
 543              	.LVL67:
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 544              		.loc 1 104 3 view .LVU109
 104:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 545              		.loc 1 104 26 is_stmt 0 view .LVU110
 546 004a 034B     		ldr	r3, .L42+4
 547 004c 83F82540 		strb	r4, [r3, #37]
 548 0050 E8E7     		b	.L37
 549              	.L43:
 550 0052 00BF     		.align	2
 551              	.L42:
 552 0054 000C0240 		.word	1073875968
 553 0058 00000000 		.word	w25qxx
 554              		.cfi_endproc
 555              	.LFE143:
 557              		.section	.text.W25qxx_WaitForWriteEnd,"ax",%progbits
 558              		.align	1
 559              		.global	W25qxx_WaitForWriteEnd
 560              		.syntax unified
 561              		.thumb
 562              		.thumb_func
ARM GAS  /tmp/ccwOEOvR.s 			page 13


 564              	W25qxx_WaitForWriteEnd:
 565              	.LFB144:
 114:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 115:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_WaitForWriteEnd(void)
 116:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 566              		.loc 1 116 1 is_stmt 1 view -0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 0
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570 0000 10B5     		push	{r4, lr}
 571              	.LCFI9:
 572              		.cfi_def_cfa_offset 8
 573              		.cfi_offset 4, -8
 574              		.cfi_offset 14, -4
 117:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 575              		.loc 1 117 2 view .LVU112
 576 0002 0120     		movs	r0, #1
 577 0004 FFF7FEFF 		bl	HAL_Delay
 578              	.LVL68:
 118:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 579              		.loc 1 118 2 view .LVU113
 580 0008 0022     		movs	r2, #0
 581 000a 8021     		movs	r1, #128
 582 000c 0C48     		ldr	r0, .L47
 583 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 584              	.LVL69:
 119:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0x05);
 585              		.loc 1 119 2 view .LVU114
 586 0012 0520     		movs	r0, #5
 587 0014 FFF7FEFF 		bl	W25qxx_Spi
 588              	.LVL70:
 589              	.L45:
 120:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   do
 590              		.loc 1 120 3 view .LVU115
 121:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   {
 122:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****     w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 591              		.loc 1 122 5 view .LVU116
 592              		.loc 1 122 30 is_stmt 0 view .LVU117
 593 0018 A520     		movs	r0, #165
 594 001a FFF7FEFF 		bl	W25qxx_Spi
 595              	.LVL71:
 596              		.loc 1 122 28 discriminator 1 view .LVU118
 597 001e 094C     		ldr	r4, .L47+4
 598 0020 84F82400 		strb	r0, [r4, #36]
 123:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 599              		.loc 1 123 3 is_stmt 1 view .LVU119
 600 0024 0120     		movs	r0, #1
 601 0026 FFF7FEFF 		bl	HAL_Delay
 602              	.LVL72:
 124:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   }
 125:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 603              		.loc 1 125 42 discriminator 1 view .LVU120
 604              		.loc 1 125 17 is_stmt 0 discriminator 1 view .LVU121
 605 002a 94F82430 		ldrb	r3, [r4, #36]	@ zero_extendqisi2
 606              		.loc 1 125 42 discriminator 1 view .LVU122
 607 002e 13F0010F 		tst	r3, #1
 608 0032 F1D1     		bne	.L45
ARM GAS  /tmp/ccwOEOvR.s 			page 14


 126:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****  HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 609              		.loc 1 126 2 is_stmt 1 view .LVU123
 610 0034 0122     		movs	r2, #1
 611 0036 8021     		movs	r1, #128
 612 0038 0148     		ldr	r0, .L47
 613 003a FFF7FEFF 		bl	HAL_GPIO_WritePin
 614              	.LVL73:
 127:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 615              		.loc 1 127 1 is_stmt 0 view .LVU124
 616 003e 10BD     		pop	{r4, pc}
 617              	.L48:
 618              		.align	2
 619              	.L47:
 620 0040 000C0240 		.word	1073875968
 621 0044 00000000 		.word	w25qxx
 622              		.cfi_endproc
 623              	.LFE144:
 625              		.section	.text.W25qxx_Init,"ax",%progbits
 626              		.align	1
 627              		.global	W25qxx_Init
 628              		.syntax unified
 629              		.thumb
 630              		.thumb_func
 632              	W25qxx_Init:
 633              	.LFB145:
 128:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 129:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** bool	W25qxx_Init(void)
 130:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 634              		.loc 1 130 1 is_stmt 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638 0000 10B5     		push	{r4, lr}
 639              	.LCFI10:
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 4, -8
 642              		.cfi_offset 14, -4
 131:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 643              		.loc 1 131 2 view .LVU126
 644              		.loc 1 131 13 is_stmt 0 view .LVU127
 645 0002 444B     		ldr	r3, .L67
 646 0004 0122     		movs	r2, #1
 647 0006 83F82720 		strb	r2, [r3, #39]
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(HAL_GetTick()<100)
 648              		.loc 1 132 2 is_stmt 1 view .LVU128
 649              		.loc 1 132 7 is_stmt 0 view .LVU129
 650 000a 02E0     		b	.L50
 651              	.L51:
 133:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 652              		.loc 1 133 3 is_stmt 1 view .LVU130
 653 000c 0120     		movs	r0, #1
 654 000e FFF7FEFF 		bl	HAL_Delay
 655              	.LVL74:
 656              	.L50:
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(HAL_GetTick()<100)
 657              		.loc 1 132 21 view .LVU131
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(HAL_GetTick()<100)
ARM GAS  /tmp/ccwOEOvR.s 			page 15


 658              		.loc 1 132 8 is_stmt 0 view .LVU132
 659 0012 FFF7FEFF 		bl	HAL_GetTick
 660              	.LVL75:
 132:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(HAL_GetTick()<100)
 661              		.loc 1 132 21 discriminator 1 view .LVU133
 662 0016 6328     		cmp	r0, #99
 663 0018 F8D9     		bls	.L51
 134:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 664              		.loc 1 134 3 is_stmt 1 view .LVU134
 665 001a 0122     		movs	r2, #1
 666 001c 8021     		movs	r1, #128
 667 001e 3E48     		ldr	r0, .L67+4
 668 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 669              	.LVL76:
 135:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Delay(100);
 670              		.loc 1 135 3 view .LVU135
 671 0024 6420     		movs	r0, #100
 672 0026 FFF7FEFF 		bl	HAL_Delay
 673              	.LVL77:
 136:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	id;
 674              		.loc 1 136 2 view .LVU136
 137:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 138:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Init Begin...\r\n");
 139:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 140:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	id=W25qxx_ReadID();
 675              		.loc 1 140 2 view .LVU137
 676              		.loc 1 140 5 is_stmt 0 view .LVU138
 677 002a FFF7FEFF 		bl	W25qxx_ReadID
 678              	.LVL78:
 141:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	
 142:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 143:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ID:0x%X\r\n",id);
 144:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 145:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	switch(id&0x0000FFFF)
 679              		.loc 1 145 2 is_stmt 1 view .LVU139
 680              		.loc 1 145 11 is_stmt 0 view .LVU140
 681 002e 80B2     		uxth	r0, r0
 682              	.LVL79:
 683              		.loc 1 145 2 view .LVU141
 684 0030 A0F58040 		sub	r0, r0, #16384
 685 0034 1138     		subs	r0, r0, #17
 686 0036 0928     		cmp	r0, #9
 687 0038 66D8     		bhi	.L52
 688 003a DFE800F0 		tbb	[pc, r0]
 689              	.L54:
 690 003e 5F       		.byte	(.L63-.L54)/2
 691 003f 59       		.byte	(.L62-.L54)/2
 692 0040 53       		.byte	(.L61-.L54)/2
 693 0041 4D       		.byte	(.L60-.L54)/2
 694 0042 47       		.byte	(.L59-.L54)/2
 695 0043 41       		.byte	(.L58-.L54)/2
 696 0044 3B       		.byte	(.L57-.L54)/2
 697 0045 34       		.byte	(.L56-.L54)/2
 698 0046 2D       		.byte	(.L55-.L54)/2
 699 0047 05       		.byte	(.L53-.L54)/2
 700              		.p2align 1
 701              	.L53:
ARM GAS  /tmp/ccwOEOvR.s 			page 16


 146:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 147:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x401A:	// 	w25q512
 148:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q512;
 702              		.loc 1 148 4 is_stmt 1 view .LVU142
 703              		.loc 1 148 13 is_stmt 0 view .LVU143
 704 0048 324B     		ldr	r3, .L67
 705 004a 0A22     		movs	r2, #10
 706 004c 1A70     		strb	r2, [r3]
 149:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=1024;
 707              		.loc 1 149 4 is_stmt 1 view .LVU144
 708              		.loc 1 149 21 is_stmt 0 view .LVU145
 709 004e 4FF48062 		mov	r2, #1024
 710 0052 DA61     		str	r2, [r3, #28]
 150:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 151:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q512\r\n");
 152:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 153:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 711              		.loc 1 153 3 is_stmt 1 view .LVU146
 712              	.L64:
 154:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4019:	// 	w25q256
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q256;
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=512;
 157:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 158:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q256\r\n");
 159:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 160:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 161:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4018:	// 	w25q128
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q128;
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=256;
 164:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 165:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q128\r\n");
 166:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 168:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4017:	//	w25q64
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q64;
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=128;
 171:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 172:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q64\r\n");
 173:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 174:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 175:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4016:	//	w25q32
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q32;
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=64;
 178:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 179:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q32\r\n");
 180:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 181:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 182:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4015:	//	w25q16
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q16;
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=32;
 185:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 186:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q16\r\n");
 187:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 189:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4014:	//	w25q80
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q80;
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=16;
ARM GAS  /tmp/ccwOEOvR.s 			page 17


 192:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 193:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q80\r\n");
 194:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 195:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 196:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4013:	//	w25q40
 197:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q40;
 198:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=8;
 199:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 200:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q40\r\n");
 201:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 202:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 203:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4012:	//	w25q20
 204:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q20;
 205:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=4;
 206:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 207:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q20\r\n");
 208:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 209:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 210:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4011:	//	w25q10
 211:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.ID=W25Q10;
 212:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=2;
 213:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 214:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("w25qxx Chip: w25q10\r\n");
 215:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#endif
 216:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		break;
 217:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		default:
 218:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				#if (_W25QXX_DEBUG==1)
 219:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				printf("w25qxx Unknown ID\r\n");
 220:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				#endif
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.Lock=0;	
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			return false;
 223:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				
 224:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}		
 225:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.PageSize=256;
 713              		.loc 1 225 2 view .LVU147
 714              		.loc 1 225 17 is_stmt 0 view .LVU148
 715 0054 2F4C     		ldr	r4, .L67
 716 0056 4FF48073 		mov	r3, #256
 717 005a 6381     		strh	r3, [r4, #10]	@ movhi
 226:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.SectorSize=0x1000;
 718              		.loc 1 226 2 is_stmt 1 view .LVU149
 719              		.loc 1 226 19 is_stmt 0 view .LVU150
 720 005c 4FF48053 		mov	r3, #4096
 721 0060 2361     		str	r3, [r4, #16]
 227:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.SectorCount=w25qxx.BlockCount*16;
 722              		.loc 1 227 2 is_stmt 1 view .LVU151
 723              		.loc 1 227 27 is_stmt 0 view .LVU152
 724 0062 E369     		ldr	r3, [r4, #28]
 725              		.loc 1 227 38 view .LVU153
 726 0064 1A01     		lsls	r2, r3, #4
 727              		.loc 1 227 20 view .LVU154
 728 0066 6261     		str	r2, [r4, #20]
 228:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.PageCount=(w25qxx.SectorCount*w25qxx.SectorSize)/w25qxx.PageSize;
 729              		.loc 1 228 2 is_stmt 1 view .LVU155
 730              		.loc 1 228 38 is_stmt 0 view .LVU156
 731 0068 1B04     		lsls	r3, r3, #16
 732              		.loc 1 228 57 view .LVU157
ARM GAS  /tmp/ccwOEOvR.s 			page 18


 733 006a 1A0A     		lsrs	r2, r3, #8
 734              		.loc 1 228 18 view .LVU158
 735 006c E260     		str	r2, [r4, #12]
 229:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.BlockSize=w25qxx.SectorSize*16;
 736              		.loc 1 229 2 is_stmt 1 view .LVU159
 737              		.loc 1 229 18 is_stmt 0 view .LVU160
 738 006e 4FF48032 		mov	r2, #65536
 739 0072 A261     		str	r2, [r4, #24]
 230:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.CapacityInKiloByte=(w25qxx.SectorCount*w25qxx.SectorSize)/1024;
 740              		.loc 1 230 2 is_stmt 1 view .LVU161
 741              		.loc 1 230 66 is_stmt 0 view .LVU162
 742 0074 9B0A     		lsrs	r3, r3, #10
 743              		.loc 1 230 27 view .LVU163
 744 0076 2362     		str	r3, [r4, #32]
 231:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_ReadUniqID();
 745              		.loc 1 231 2 is_stmt 1 view .LVU164
 746 0078 FFF7FEFF 		bl	W25qxx_ReadUniqID
 747              	.LVL80:
 232:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_ReadStatusRegister(1);
 748              		.loc 1 232 2 view .LVU165
 749 007c 0120     		movs	r0, #1
 750 007e FFF7FEFF 		bl	W25qxx_ReadStatusRegister
 751              	.LVL81:
 233:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_ReadStatusRegister(2);
 752              		.loc 1 233 2 view .LVU166
 753 0082 0220     		movs	r0, #2
 754 0084 FFF7FEFF 		bl	W25qxx_ReadStatusRegister
 755              	.LVL82:
 234:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_ReadStatusRegister(3);
 756              		.loc 1 234 2 view .LVU167
 757 0088 0320     		movs	r0, #3
 758 008a FFF7FEFF 		bl	W25qxx_ReadStatusRegister
 759              	.LVL83:
 235:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 236:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Page Size: %d Bytes\r\n",w25qxx.PageSize);
 237:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Page Count: %d\r\n",w25qxx.PageCount);
 238:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Sector Size: %d Bytes\r\n",w25qxx.SectorSize);
 239:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Sector Count: %d\r\n",w25qxx.SectorCount);
 240:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Block Size: %d Bytes\r\n",w25qxx.BlockSize);
 241:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Block Count: %d\r\n",w25qxx.BlockCount);
 242:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Capacity: %d KiloBytes\r\n",w25qxx.CapacityInKiloByte);
 243:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx Init Done\r\n");
 244:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 245:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;	
 760              		.loc 1 245 2 view .LVU168
 761              		.loc 1 245 13 is_stmt 0 view .LVU169
 762 008e 0023     		movs	r3, #0
 763 0090 84F82730 		strb	r3, [r4, #39]
 246:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return true;
 764              		.loc 1 246 2 is_stmt 1 view .LVU170
 765              		.loc 1 246 9 is_stmt 0 view .LVU171
 766 0094 0120     		movs	r0, #1
 767              	.L65:
 247:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }	
 768              		.loc 1 247 1 view .LVU172
 769 0096 10BD     		pop	{r4, pc}
 770              	.L55:
ARM GAS  /tmp/ccwOEOvR.s 			page 19


 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=512;
 771              		.loc 1 155 4 is_stmt 1 view .LVU173
 155:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=512;
 772              		.loc 1 155 13 is_stmt 0 view .LVU174
 773 0098 1E4B     		ldr	r3, .L67
 774 009a 0922     		movs	r2, #9
 775 009c 1A70     		strb	r2, [r3]
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 776              		.loc 1 156 4 is_stmt 1 view .LVU175
 156:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 777              		.loc 1 156 21 is_stmt 0 view .LVU176
 778 009e 4FF40072 		mov	r2, #512
 779 00a2 DA61     		str	r2, [r3, #28]
 160:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4018:	// 	w25q128
 780              		.loc 1 160 3 is_stmt 1 view .LVU177
 781 00a4 D6E7     		b	.L64
 782              	.L56:
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=256;
 783              		.loc 1 162 4 view .LVU178
 162:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=256;
 784              		.loc 1 162 13 is_stmt 0 view .LVU179
 785 00a6 1B4B     		ldr	r3, .L67
 786 00a8 0822     		movs	r2, #8
 787 00aa 1A70     		strb	r2, [r3]
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 788              		.loc 1 163 4 is_stmt 1 view .LVU180
 163:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 789              		.loc 1 163 21 is_stmt 0 view .LVU181
 790 00ac 4FF48072 		mov	r2, #256
 791 00b0 DA61     		str	r2, [r3, #28]
 167:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4017:	//	w25q64
 792              		.loc 1 167 3 is_stmt 1 view .LVU182
 793 00b2 CFE7     		b	.L64
 794              	.L57:
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=128;
 795              		.loc 1 169 4 view .LVU183
 169:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=128;
 796              		.loc 1 169 13 is_stmt 0 view .LVU184
 797 00b4 174B     		ldr	r3, .L67
 798 00b6 0722     		movs	r2, #7
 799 00b8 1A70     		strb	r2, [r3]
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 800              		.loc 1 170 4 is_stmt 1 view .LVU185
 170:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 801              		.loc 1 170 21 is_stmt 0 view .LVU186
 802 00ba 8022     		movs	r2, #128
 803 00bc DA61     		str	r2, [r3, #28]
 174:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4016:	//	w25q32
 804              		.loc 1 174 3 is_stmt 1 view .LVU187
 805 00be C9E7     		b	.L64
 806              	.L58:
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=64;
 807              		.loc 1 176 4 view .LVU188
 176:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=64;
 808              		.loc 1 176 13 is_stmt 0 view .LVU189
 809 00c0 144B     		ldr	r3, .L67
 810 00c2 0622     		movs	r2, #6
ARM GAS  /tmp/ccwOEOvR.s 			page 20


 811 00c4 1A70     		strb	r2, [r3]
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 812              		.loc 1 177 4 is_stmt 1 view .LVU190
 177:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 813              		.loc 1 177 21 is_stmt 0 view .LVU191
 814 00c6 4022     		movs	r2, #64
 815 00c8 DA61     		str	r2, [r3, #28]
 181:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4015:	//	w25q16
 816              		.loc 1 181 3 is_stmt 1 view .LVU192
 817 00ca C3E7     		b	.L64
 818              	.L59:
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=32;
 819              		.loc 1 183 4 view .LVU193
 183:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=32;
 820              		.loc 1 183 13 is_stmt 0 view .LVU194
 821 00cc 114B     		ldr	r3, .L67
 822 00ce 0522     		movs	r2, #5
 823 00d0 1A70     		strb	r2, [r3]
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 824              		.loc 1 184 4 is_stmt 1 view .LVU195
 184:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 825              		.loc 1 184 21 is_stmt 0 view .LVU196
 826 00d2 2022     		movs	r2, #32
 827 00d4 DA61     		str	r2, [r3, #28]
 188:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4014:	//	w25q80
 828              		.loc 1 188 3 is_stmt 1 view .LVU197
 829 00d6 BDE7     		b	.L64
 830              	.L60:
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=16;
 831              		.loc 1 190 4 view .LVU198
 190:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=16;
 832              		.loc 1 190 13 is_stmt 0 view .LVU199
 833 00d8 0E4B     		ldr	r3, .L67
 834 00da 0422     		movs	r2, #4
 835 00dc 1A70     		strb	r2, [r3]
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 836              		.loc 1 191 4 is_stmt 1 view .LVU200
 191:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 837              		.loc 1 191 21 is_stmt 0 view .LVU201
 838 00de 1022     		movs	r2, #16
 839 00e0 DA61     		str	r2, [r3, #28]
 195:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4013:	//	w25q40
 840              		.loc 1 195 3 is_stmt 1 view .LVU202
 841 00e2 B7E7     		b	.L64
 842              	.L61:
 197:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=8;
 843              		.loc 1 197 4 view .LVU203
 197:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=8;
 844              		.loc 1 197 13 is_stmt 0 view .LVU204
 845 00e4 0B4B     		ldr	r3, .L67
 846 00e6 0322     		movs	r2, #3
 847 00e8 1A70     		strb	r2, [r3]
 198:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 848              		.loc 1 198 4 is_stmt 1 view .LVU205
 198:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 849              		.loc 1 198 21 is_stmt 0 view .LVU206
 850 00ea 0822     		movs	r2, #8
ARM GAS  /tmp/ccwOEOvR.s 			page 21


 851 00ec DA61     		str	r2, [r3, #28]
 202:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4012:	//	w25q20
 852              		.loc 1 202 3 is_stmt 1 view .LVU207
 853 00ee B1E7     		b	.L64
 854              	.L62:
 204:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=4;
 855              		.loc 1 204 4 view .LVU208
 204:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=4;
 856              		.loc 1 204 13 is_stmt 0 view .LVU209
 857 00f0 084B     		ldr	r3, .L67
 858 00f2 0222     		movs	r2, #2
 859 00f4 1A70     		strb	r2, [r3]
 205:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 860              		.loc 1 205 4 is_stmt 1 view .LVU210
 205:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 861              		.loc 1 205 21 is_stmt 0 view .LVU211
 862 00f6 0422     		movs	r2, #4
 863 00f8 DA61     		str	r2, [r3, #28]
 209:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		case 0x4011:	//	w25q10
 864              		.loc 1 209 3 is_stmt 1 view .LVU212
 865 00fa ABE7     		b	.L64
 866              	.L63:
 211:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=2;
 867              		.loc 1 211 4 view .LVU213
 211:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			w25qxx.BlockCount=2;
 868              		.loc 1 211 13 is_stmt 0 view .LVU214
 869 00fc 054B     		ldr	r3, .L67
 870 00fe 0122     		movs	r2, #1
 871 0100 1A70     		strb	r2, [r3]
 212:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 872              		.loc 1 212 4 is_stmt 1 view .LVU215
 212:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			#if (_W25QXX_DEBUG==1)
 873              		.loc 1 212 21 is_stmt 0 view .LVU216
 874 0102 0222     		movs	r2, #2
 875 0104 DA61     		str	r2, [r3, #28]
 216:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		default:
 876              		.loc 1 216 3 is_stmt 1 view .LVU217
 877 0106 A5E7     		b	.L64
 878              	.L52:
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			return false;
 879              		.loc 1 221 4 view .LVU218
 221:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			return false;
 880              		.loc 1 221 15 is_stmt 0 view .LVU219
 881 0108 0020     		movs	r0, #0
 882 010a 024B     		ldr	r3, .L67
 883 010c 83F82700 		strb	r0, [r3, #39]
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				
 884              		.loc 1 222 4 is_stmt 1 view .LVU220
 222:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				
 885              		.loc 1 222 11 is_stmt 0 view .LVU221
 886 0110 C1E7     		b	.L65
 887              	.L68:
 888 0112 00BF     		.align	2
 889              	.L67:
 890 0114 00000000 		.word	w25qxx
 891 0118 000C0240 		.word	1073875968
 892              		.cfi_endproc
ARM GAS  /tmp/ccwOEOvR.s 			page 22


 893              	.LFE145:
 895              		.section	.text.W25qxx_EraseChip,"ax",%progbits
 896              		.align	1
 897              		.global	W25qxx_EraseChip
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	W25qxx_EraseChip:
 903              	.LFB146:
 248:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 249:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void	W25qxx_EraseChip(void)
 250:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 904              		.loc 1 250 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908 0000 70B5     		push	{r4, r5, r6, lr}
 909              	.LCFI11:
 910              		.cfi_def_cfa_offset 16
 911              		.cfi_offset 4, -16
 912              		.cfi_offset 5, -12
 913              		.cfi_offset 6, -8
 914              		.cfi_offset 14, -4
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 915              		.loc 1 251 2 view .LVU223
 916              		.loc 1 251 7 is_stmt 0 view .LVU224
 917 0002 02E0     		b	.L70
 918              	.L71:
 252:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 919              		.loc 1 252 3 is_stmt 1 view .LVU225
 920 0004 0120     		movs	r0, #1
 921 0006 FFF7FEFF 		bl	HAL_Delay
 922              	.LVL84:
 923              	.L70:
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 924              		.loc 1 251 19 view .LVU226
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 925              		.loc 1 251 14 is_stmt 0 view .LVU227
 926 000a 114B     		ldr	r3, .L73
 927 000c 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 251:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 928              		.loc 1 251 19 view .LVU228
 929 0010 012B     		cmp	r3, #1
 930 0012 F7D0     		beq	.L71
 253:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 931              		.loc 1 253 2 is_stmt 1 view .LVU229
 932              		.loc 1 253 13 is_stmt 0 view .LVU230
 933 0014 0E4C     		ldr	r4, .L73
 934 0016 0126     		movs	r6, #1
 935 0018 84F82760 		strb	r6, [r4, #39]
 254:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 255:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();	
 256:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseChip Begin...\r\n");
 257:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 258:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WriteEnable();
 936              		.loc 1 258 2 is_stmt 1 view .LVU231
 937 001c FFF7FEFF 		bl	W25qxx_WriteEnable
ARM GAS  /tmp/ccwOEOvR.s 			page 23


 938              	.LVL85:
 259:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 939              		.loc 1 259 2 view .LVU232
 940 0020 0C4D     		ldr	r5, .L73+4
 941 0022 0022     		movs	r2, #0
 942 0024 8021     		movs	r1, #128
 943 0026 2846     		mov	r0, r5
 944 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 945              	.LVL86:
 260:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0xC7);
 946              		.loc 1 260 3 view .LVU233
 947 002c C720     		movs	r0, #199
 948 002e FFF7FEFF 		bl	W25qxx_Spi
 949              	.LVL87:
 261:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 950              		.loc 1 261 3 view .LVU234
 951 0032 3246     		mov	r2, r6
 952 0034 8021     		movs	r1, #128
 953 0036 2846     		mov	r0, r5
 954 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
 955              	.LVL88:
 262:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WaitForWriteEnd();
 956              		.loc 1 262 2 view .LVU235
 957 003c FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 958              	.LVL89:
 263:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 264:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseBlock done after %d ms!\r\n",HAL_GetTick()-StartTime);
 265:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 266:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(10);
 959              		.loc 1 266 2 view .LVU236
 960 0040 0A20     		movs	r0, #10
 961 0042 FFF7FEFF 		bl	HAL_Delay
 962              	.LVL90:
 267:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;	
 963              		.loc 1 267 2 view .LVU237
 964              		.loc 1 267 13 is_stmt 0 view .LVU238
 965 0046 0023     		movs	r3, #0
 966 0048 84F82730 		strb	r3, [r4, #39]
 268:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 967              		.loc 1 268 1 view .LVU239
 968 004c 70BD     		pop	{r4, r5, r6, pc}
 969              	.L74:
 970 004e 00BF     		.align	2
 971              	.L73:
 972 0050 00000000 		.word	w25qxx
 973 0054 000C0240 		.word	1073875968
 974              		.cfi_endproc
 975              	.LFE146:
 977              		.section	.text.W25qxx_EraseSector,"ax",%progbits
 978              		.align	1
 979              		.global	W25qxx_EraseSector
 980              		.syntax unified
 981              		.thumb
 982              		.thumb_func
 984              	W25qxx_EraseSector:
 985              	.LVL91:
 986              	.LFB147:
ARM GAS  /tmp/ccwOEOvR.s 			page 24


 269:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 270:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_EraseSector(uint32_t SectorAddr)
 271:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 987              		.loc 1 271 1 is_stmt 1 view -0
 988              		.cfi_startproc
 989              		@ args = 0, pretend = 0, frame = 0
 990              		@ frame_needed = 0, uses_anonymous_args = 0
 991              		.loc 1 271 1 is_stmt 0 view .LVU241
 992 0000 70B5     		push	{r4, r5, r6, lr}
 993              	.LCFI12:
 994              		.cfi_def_cfa_offset 16
 995              		.cfi_offset 4, -16
 996              		.cfi_offset 5, -12
 997              		.cfi_offset 6, -8
 998              		.cfi_offset 14, -4
 999 0002 0646     		mov	r6, r0
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1000              		.loc 1 272 2 is_stmt 1 view .LVU242
 1001              		.loc 1 272 7 is_stmt 0 view .LVU243
 1002 0004 02E0     		b	.L76
 1003              	.LVL92:
 1004              	.L77:
 273:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 1005              		.loc 1 273 3 is_stmt 1 view .LVU244
 1006 0006 0120     		movs	r0, #1
 1007 0008 FFF7FEFF 		bl	HAL_Delay
 1008              	.LVL93:
 1009              	.L76:
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1010              		.loc 1 272 19 view .LVU245
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1011              		.loc 1 272 14 is_stmt 0 view .LVU246
 1012 000c 1C4B     		ldr	r3, .L81
 1013 000e 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 272:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1014              		.loc 1 272 19 view .LVU247
 1015 0012 012B     		cmp	r3, #1
 1016 0014 F7D0     		beq	.L77
 274:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 1017              		.loc 1 274 2 is_stmt 1 view .LVU248
 1018              		.loc 1 274 13 is_stmt 0 view .LVU249
 1019 0016 1A4D     		ldr	r5, .L81
 1020 0018 0123     		movs	r3, #1
 1021 001a 85F82730 		strb	r3, [r5, #39]
 275:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 276:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();	
 277:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseSector %d Begin...\r\n",SectorAddr);
 278:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 279:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WaitForWriteEnd();
 1022              		.loc 1 279 2 is_stmt 1 view .LVU250
 1023 001e FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 1024              	.LVL94:
 280:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	SectorAddr = SectorAddr * w25qxx.SectorSize;
 1025              		.loc 1 280 2 view .LVU251
 1026              		.loc 1 280 34 is_stmt 0 view .LVU252
 1027 0022 2C69     		ldr	r4, [r5, #16]
 1028              		.loc 1 280 13 view .LVU253
ARM GAS  /tmp/ccwOEOvR.s 			page 25


 1029 0024 06FB04F4 		mul	r4, r6, r4
 1030              	.LVL95:
 281:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WriteEnable();
 1031              		.loc 1 281 3 is_stmt 1 view .LVU254
 1032 0028 FFF7FEFF 		bl	W25qxx_WriteEnable
 1033              	.LVL96:
 282:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 1034              		.loc 1 282 3 view .LVU255
 1035 002c 0022     		movs	r2, #0
 1036 002e 8021     		movs	r1, #128
 1037 0030 1448     		ldr	r0, .L81+4
 1038 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1039              	.LVL97:
 283:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x20);
 1040              		.loc 1 283 3 view .LVU256
 1041 0036 2020     		movs	r0, #32
 1042 0038 FFF7FEFF 		bl	W25qxx_Spi
 1043              	.LVL98:
 284:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 1044              		.loc 1 284 2 view .LVU257
 1045              		.loc 1 284 11 is_stmt 0 view .LVU258
 1046 003c 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1047              		.loc 1 284 4 view .LVU259
 1048 003e 082B     		cmp	r3, #8
 1049 0040 19D8     		bhi	.L80
 1050              	.L78:
 285:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 286:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 1051              		.loc 1 286 3 is_stmt 1 view .LVU260
 1052 0042 C4F30740 		ubfx	r0, r4, #16, #8
 1053 0046 FFF7FEFF 		bl	W25qxx_Spi
 1054              	.LVL99:
 287:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 1055              		.loc 1 287 3 view .LVU261
 1056 004a C4F30720 		ubfx	r0, r4, #8, #8
 1057 004e FFF7FEFF 		bl	W25qxx_Spi
 1058              	.LVL100:
 288:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(SectorAddr & 0xFF);
 1059              		.loc 1 288 3 view .LVU262
 1060 0052 E0B2     		uxtb	r0, r4
 1061 0054 FFF7FEFF 		bl	W25qxx_Spi
 1062              	.LVL101:
 289:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 1063              		.loc 1 289 2 view .LVU263
 1064 0058 0122     		movs	r2, #1
 1065 005a 8021     		movs	r1, #128
 1066 005c 0948     		ldr	r0, .L81+4
 1067 005e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1068              	.LVL102:
 290:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WaitForWriteEnd();
 1069              		.loc 1 290 3 view .LVU264
 1070 0062 FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 1071              	.LVL103:
 291:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 292:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseSector done after %d ms\r\n",HAL_GetTick()-StartTime);
 293:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 294:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
ARM GAS  /tmp/ccwOEOvR.s 			page 26


 1072              		.loc 1 294 2 view .LVU265
 1073 0066 0120     		movs	r0, #1
 1074 0068 FFF7FEFF 		bl	HAL_Delay
 1075              	.LVL104:
 295:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1076              		.loc 1 295 2 view .LVU266
 1077              		.loc 1 295 13 is_stmt 0 view .LVU267
 1078 006c 044B     		ldr	r3, .L81
 1079 006e 0022     		movs	r2, #0
 1080 0070 83F82720 		strb	r2, [r3, #39]
 296:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1081              		.loc 1 296 1 view .LVU268
 1082 0074 70BD     		pop	{r4, r5, r6, pc}
 1083              	.LVL105:
 1084              	.L80:
 285:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 1085              		.loc 1 285 3 is_stmt 1 view .LVU269
 1086 0076 200E     		lsrs	r0, r4, #24
 1087 0078 FFF7FEFF 		bl	W25qxx_Spi
 1088              	.LVL106:
 1089 007c E1E7     		b	.L78
 1090              	.L82:
 1091 007e 00BF     		.align	2
 1092              	.L81:
 1093 0080 00000000 		.word	w25qxx
 1094 0084 000C0240 		.word	1073875968
 1095              		.cfi_endproc
 1096              	.LFE147:
 1098              		.section	.text.W25qxx_EraseBlock,"ax",%progbits
 1099              		.align	1
 1100              		.global	W25qxx_EraseBlock
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1105              	W25qxx_EraseBlock:
 1106              	.LVL107:
 1107              	.LFB148:
 297:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 298:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_EraseBlock(uint32_t BlockAddr)
 299:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1108              		.loc 1 299 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		.loc 1 299 1 is_stmt 0 view .LVU271
 1113 0000 70B5     		push	{r4, r5, r6, lr}
 1114              	.LCFI13:
 1115              		.cfi_def_cfa_offset 16
 1116              		.cfi_offset 4, -16
 1117              		.cfi_offset 5, -12
 1118              		.cfi_offset 6, -8
 1119              		.cfi_offset 14, -4
 1120 0002 0646     		mov	r6, r0
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1121              		.loc 1 300 2 is_stmt 1 view .LVU272
 1122              		.loc 1 300 7 is_stmt 0 view .LVU273
 1123 0004 02E0     		b	.L84
ARM GAS  /tmp/ccwOEOvR.s 			page 27


 1124              	.LVL108:
 1125              	.L85:
 301:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 1126              		.loc 1 301 3 is_stmt 1 view .LVU274
 1127 0006 0120     		movs	r0, #1
 1128 0008 FFF7FEFF 		bl	HAL_Delay
 1129              	.LVL109:
 1130              	.L84:
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1131              		.loc 1 300 19 view .LVU275
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1132              		.loc 1 300 14 is_stmt 0 view .LVU276
 1133 000c 1D4B     		ldr	r3, .L89
 1134 000e 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 300:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1135              		.loc 1 300 19 view .LVU277
 1136 0012 012B     		cmp	r3, #1
 1137 0014 F7D0     		beq	.L85
 302:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 1138              		.loc 1 302 2 is_stmt 1 view .LVU278
 1139              		.loc 1 302 13 is_stmt 0 view .LVU279
 1140 0016 1B4D     		ldr	r5, .L89
 1141 0018 0123     		movs	r3, #1
 1142 001a 85F82730 		strb	r3, [r5, #39]
 303:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 304:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseBlock %d Begin...\r\n",BlockAddr);
 305:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 306:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();	
 307:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 308:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WaitForWriteEnd();
 1143              		.loc 1 308 2 is_stmt 1 view .LVU280
 1144 001e FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 1145              	.LVL110:
 309:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	BlockAddr = BlockAddr * w25qxx.SectorSize*16;
 1146              		.loc 1 309 2 view .LVU281
 1147              		.loc 1 309 32 is_stmt 0 view .LVU282
 1148 0022 2C69     		ldr	r4, [r5, #16]
 1149              		.loc 1 309 24 view .LVU283
 1150 0024 06FB04F4 		mul	r4, r6, r4
 1151              		.loc 1 309 12 view .LVU284
 1152 0028 2401     		lsls	r4, r4, #4
 1153              	.LVL111:
 310:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WriteEnable();
 1154              		.loc 1 310 3 is_stmt 1 view .LVU285
 1155 002a FFF7FEFF 		bl	W25qxx_WriteEnable
 1156              	.LVL112:
 311:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 1157              		.loc 1 311 3 view .LVU286
 1158 002e 0022     		movs	r2, #0
 1159 0030 8021     		movs	r1, #128
 1160 0032 1548     		ldr	r0, .L89+4
 1161 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1162              	.LVL113:
 312:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0xD8);
 1163              		.loc 1 312 3 view .LVU287
 1164 0038 D820     		movs	r0, #216
 1165 003a FFF7FEFF 		bl	W25qxx_Spi
ARM GAS  /tmp/ccwOEOvR.s 			page 28


 1166              	.LVL114:
 313:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 1167              		.loc 1 313 2 view .LVU288
 1168              		.loc 1 313 11 is_stmt 0 view .LVU289
 1169 003e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1170              		.loc 1 313 4 view .LVU290
 1171 0040 082B     		cmp	r3, #8
 1172 0042 1AD8     		bhi	.L88
 1173              	.L86:
 314:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((BlockAddr & 0xFF000000) >> 24);
 315:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((BlockAddr & 0xFF0000) >> 16);
 1174              		.loc 1 315 3 is_stmt 1 view .LVU291
 1175 0044 C4F30740 		ubfx	r0, r4, #16, #8
 1176 0048 FFF7FEFF 		bl	W25qxx_Spi
 1177              	.LVL115:
 316:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((BlockAddr & 0xFF00) >> 8);
 1178              		.loc 1 316 3 view .LVU292
 1179 004c C4F30720 		ubfx	r0, r4, #8, #8
 1180 0050 FFF7FEFF 		bl	W25qxx_Spi
 1181              	.LVL116:
 317:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(BlockAddr & 0xFF);
 1182              		.loc 1 317 3 view .LVU293
 1183 0054 04F0F000 		and	r0, r4, #240
 1184 0058 FFF7FEFF 		bl	W25qxx_Spi
 1185              	.LVL117:
 318:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 1186              		.loc 1 318 2 view .LVU294
 1187 005c 0122     		movs	r2, #1
 1188 005e 8021     		movs	r1, #128
 1189 0060 0948     		ldr	r0, .L89+4
 1190 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1191              	.LVL118:
 319:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WaitForWriteEnd();
 1192              		.loc 1 319 3 view .LVU295
 1193 0066 FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 1194              	.LVL119:
 320:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 321:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx EraseBlock done after %d ms\r\n",HAL_GetTick()-StartTime);
 322:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 323:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 324:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 1195              		.loc 1 324 2 view .LVU296
 1196 006a 0120     		movs	r0, #1
 1197 006c FFF7FEFF 		bl	HAL_Delay
 1198              	.LVL120:
 325:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1199              		.loc 1 325 2 view .LVU297
 1200              		.loc 1 325 13 is_stmt 0 view .LVU298
 1201 0070 044B     		ldr	r3, .L89
 1202 0072 0022     		movs	r2, #0
 1203 0074 83F82720 		strb	r2, [r3, #39]
 326:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1204              		.loc 1 326 1 view .LVU299
 1205 0078 70BD     		pop	{r4, r5, r6, pc}
 1206              	.LVL121:
 1207              	.L88:
 314:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((BlockAddr & 0xFF0000) >> 16);
ARM GAS  /tmp/ccwOEOvR.s 			page 29


 1208              		.loc 1 314 3 is_stmt 1 view .LVU300
 1209 007a 200E     		lsrs	r0, r4, #24
 1210 007c FFF7FEFF 		bl	W25qxx_Spi
 1211              	.LVL122:
 1212 0080 E0E7     		b	.L86
 1213              	.L90:
 1214 0082 00BF     		.align	2
 1215              	.L89:
 1216 0084 00000000 		.word	w25qxx
 1217 0088 000C0240 		.word	1073875968
 1218              		.cfi_endproc
 1219              	.LFE148:
 1221              		.section	.text.W25qxx_PageToSector,"ax",%progbits
 1222              		.align	1
 1223              		.global	W25qxx_PageToSector
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1228              	W25qxx_PageToSector:
 1229              	.LVL123:
 1230              	.LFB149:
 327:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 328:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t	W25qxx_PageToSector(uint32_t	PageAddress)
 329:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1231              		.loc 1 329 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 330:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return ((PageAddress*w25qxx.PageSize)/w25qxx.SectorSize);
 1236              		.loc 1 330 2 view .LVU302
 1237              		.loc 1 330 29 is_stmt 0 view .LVU303
 1238 0000 034A     		ldr	r2, .L92
 1239 0002 5389     		ldrh	r3, [r2, #10]
 1240              		.loc 1 330 22 view .LVU304
 1241 0004 00FB03F3 		mul	r3, r0, r3
 1242              		.loc 1 330 46 view .LVU305
 1243 0008 1069     		ldr	r0, [r2, #16]
 1244              	.LVL124:
 331:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1245              		.loc 1 331 1 view .LVU306
 1246 000a B3FBF0F0 		udiv	r0, r3, r0
 1247 000e 7047     		bx	lr
 1248              	.L93:
 1249              		.align	2
 1250              	.L92:
 1251 0010 00000000 		.word	w25qxx
 1252              		.cfi_endproc
 1253              	.LFE149:
 1255              		.section	.text.W25qxx_PageToBlock,"ax",%progbits
 1256              		.align	1
 1257              		.global	W25qxx_PageToBlock
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	W25qxx_PageToBlock:
 1263              	.LVL125:
ARM GAS  /tmp/ccwOEOvR.s 			page 30


 1264              	.LFB150:
 332:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 333:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t	W25qxx_PageToBlock(uint32_t	PageAddress)
 334:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1265              		.loc 1 334 1 is_stmt 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 335:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return ((PageAddress*w25qxx.PageSize)/w25qxx.BlockSize);
 1270              		.loc 1 335 2 view .LVU308
 1271              		.loc 1 335 29 is_stmt 0 view .LVU309
 1272 0000 034A     		ldr	r2, .L95
 1273 0002 5389     		ldrh	r3, [r2, #10]
 1274              		.loc 1 335 22 view .LVU310
 1275 0004 00FB03F3 		mul	r3, r0, r3
 1276              		.loc 1 335 46 view .LVU311
 1277 0008 9069     		ldr	r0, [r2, #24]
 1278              	.LVL126:
 336:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1279              		.loc 1 336 1 view .LVU312
 1280 000a B3FBF0F0 		udiv	r0, r3, r0
 1281 000e 7047     		bx	lr
 1282              	.L96:
 1283              		.align	2
 1284              	.L95:
 1285 0010 00000000 		.word	w25qxx
 1286              		.cfi_endproc
 1287              	.LFE150:
 1289              		.section	.text.W25qxx_SectorToBlock,"ax",%progbits
 1290              		.align	1
 1291              		.global	W25qxx_SectorToBlock
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	W25qxx_SectorToBlock:
 1297              	.LVL127:
 1298              	.LFB151:
 337:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 338:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t	W25qxx_SectorToBlock(uint32_t	SectorAddress)
 339:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1299              		.loc 1 339 1 is_stmt 1 view -0
 1300              		.cfi_startproc
 1301              		@ args = 0, pretend = 0, frame = 0
 1302              		@ frame_needed = 0, uses_anonymous_args = 0
 1303              		@ link register save eliminated.
 340:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return ((SectorAddress*w25qxx.SectorSize)/w25qxx.BlockSize);
 1304              		.loc 1 340 2 view .LVU314
 1305              		.loc 1 340 31 is_stmt 0 view .LVU315
 1306 0000 034A     		ldr	r2, .L98
 1307 0002 1369     		ldr	r3, [r2, #16]
 1308              		.loc 1 340 24 view .LVU316
 1309 0004 00FB03F3 		mul	r3, r0, r3
 1310              		.loc 1 340 50 view .LVU317
 1311 0008 9069     		ldr	r0, [r2, #24]
 1312              	.LVL128:
 341:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
ARM GAS  /tmp/ccwOEOvR.s 			page 31


 1313              		.loc 1 341 1 view .LVU318
 1314 000a B3FBF0F0 		udiv	r0, r3, r0
 1315 000e 7047     		bx	lr
 1316              	.L99:
 1317              		.align	2
 1318              	.L98:
 1319 0010 00000000 		.word	w25qxx
 1320              		.cfi_endproc
 1321              	.LFE151:
 1323              		.section	.text.W25qxx_SectorToPage,"ax",%progbits
 1324              		.align	1
 1325              		.global	W25qxx_SectorToPage
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1330              	W25qxx_SectorToPage:
 1331              	.LVL129:
 1332              	.LFB152:
 342:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 343:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t	W25qxx_SectorToPage(uint32_t	SectorAddress)
 344:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1333              		.loc 1 344 1 is_stmt 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 345:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return (SectorAddress*w25qxx.SectorSize)/w25qxx.PageSize;
 1338              		.loc 1 345 2 view .LVU320
 1339              		.loc 1 345 30 is_stmt 0 view .LVU321
 1340 0000 034A     		ldr	r2, .L101
 1341 0002 1369     		ldr	r3, [r2, #16]
 1342              		.loc 1 345 23 view .LVU322
 1343 0004 00FB03F3 		mul	r3, r0, r3
 1344              		.loc 1 345 49 view .LVU323
 1345 0008 5089     		ldrh	r0, [r2, #10]
 1346              	.LVL130:
 346:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1347              		.loc 1 346 1 view .LVU324
 1348 000a B3FBF0F0 		udiv	r0, r3, r0
 1349 000e 7047     		bx	lr
 1350              	.L102:
 1351              		.align	2
 1352              	.L101:
 1353 0010 00000000 		.word	w25qxx
 1354              		.cfi_endproc
 1355              	.LFE152:
 1357              		.section	.text.W25qxx_BlockToPage,"ax",%progbits
 1358              		.align	1
 1359              		.global	W25qxx_BlockToPage
 1360              		.syntax unified
 1361              		.thumb
 1362              		.thumb_func
 1364              	W25qxx_BlockToPage:
 1365              	.LVL131:
 1366              	.LFB153:
 347:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 348:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** uint32_t	W25qxx_BlockToPage(uint32_t	BlockAddress)
ARM GAS  /tmp/ccwOEOvR.s 			page 32


 349:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1367              		.loc 1 349 1 is_stmt 1 view -0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 0
 1370              		@ frame_needed = 0, uses_anonymous_args = 0
 1371              		@ link register save eliminated.
 350:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return (BlockAddress*w25qxx.BlockSize)/w25qxx.PageSize;
 1372              		.loc 1 350 2 view .LVU326
 1373              		.loc 1 350 29 is_stmt 0 view .LVU327
 1374 0000 034A     		ldr	r2, .L104
 1375 0002 9369     		ldr	r3, [r2, #24]
 1376              		.loc 1 350 22 view .LVU328
 1377 0004 00FB03F3 		mul	r3, r0, r3
 1378              		.loc 1 350 47 view .LVU329
 1379 0008 5089     		ldrh	r0, [r2, #10]
 1380              	.LVL132:
 351:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1381              		.loc 1 351 1 view .LVU330
 1382 000a B3FBF0F0 		udiv	r0, r3, r0
 1383 000e 7047     		bx	lr
 1384              	.L105:
 1385              		.align	2
 1386              	.L104:
 1387 0010 00000000 		.word	w25qxx
 1388              		.cfi_endproc
 1389              	.LFE153:
 1391              		.section	.text.W25qxx_IsEmptyPage,"ax",%progbits
 1392              		.align	1
 1393              		.global	W25qxx_IsEmptyPage
 1394              		.syntax unified
 1395              		.thumb
 1396              		.thumb_func
 1398              	W25qxx_IsEmptyPage:
 1399              	.LVL133:
 1400              	.LFB154:
 352:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 353:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** bool 	W25qxx_IsEmptyPage(uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByteToCheck_up_to_
 354:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1401              		.loc 1 354 1 is_stmt 1 view -0
 1402              		.cfi_startproc
 1403              		@ args = 0, pretend = 0, frame = 32
 1404              		@ frame_needed = 0, uses_anonymous_args = 0
 1405              		.loc 1 354 1 is_stmt 0 view .LVU332
 1406 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1407              	.LCFI14:
 1408              		.cfi_def_cfa_offset 24
 1409              		.cfi_offset 4, -24
 1410              		.cfi_offset 5, -20
 1411              		.cfi_offset 6, -16
 1412              		.cfi_offset 7, -12
 1413              		.cfi_offset 8, -8
 1414              		.cfi_offset 14, -4
 1415 0004 88B0     		sub	sp, sp, #32
 1416              	.LCFI15:
 1417              		.cfi_def_cfa_offset 56
 1418 0006 0446     		mov	r4, r0
 1419 0008 8846     		mov	r8, r1
ARM GAS  /tmp/ccwOEOvR.s 			page 33


 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1420              		.loc 1 355 2 is_stmt 1 view .LVU333
 1421              		.loc 1 355 7 is_stmt 0 view .LVU334
 1422 000a 02E0     		b	.L107
 1423              	.LVL134:
 1424              	.L108:
 356:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 1425              		.loc 1 356 2 is_stmt 1 view .LVU335
 1426 000c 0120     		movs	r0, #1
 1427 000e FFF7FEFF 		bl	HAL_Delay
 1428              	.LVL135:
 1429              	.L107:
 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1430              		.loc 1 355 19 view .LVU336
 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1431              		.loc 1 355 14 is_stmt 0 view .LVU337
 1432 0012 484B     		ldr	r3, .L124
 1433 0014 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 355:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1434              		.loc 1 355 19 view .LVU338
 1435 0018 012B     		cmp	r3, #1
 1436 001a F7D0     		beq	.L108
 357:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 1437              		.loc 1 357 2 is_stmt 1 view .LVU339
 1438              		.loc 1 357 13 is_stmt 0 view .LVU340
 1439 001c 454B     		ldr	r3, .L124
 1440 001e 0122     		movs	r2, #1
 1441 0020 83F82720 		strb	r2, [r3, #39]
 358:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(((NumByteToCheck_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToCheck_up_to_PageSize=
 1442              		.loc 1 358 2 is_stmt 1 view .LVU341
 1443              	.LVL136:
 357:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 1444              		.loc 1 357 13 is_stmt 0 view .LVU342
 1445 0024 4746     		mov	r7, r8
 1446              	.L109:
 1447              	.LVL137:
 359:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToCheck_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 360:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 361:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckPage:%d, Offset:%d, Bytes:%d begin...\r\n",Page_Address,OffsetInByte,NumByteTo
 362:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 363:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 364:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif		
 365:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint8_t	pBuffer[32];
 366:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	WorkAddress;
 367:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	i;
 368:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(i=OffsetInByte; i<w25qxx.PageSize; i+=sizeof(pBuffer))
 1448              		.loc 1 368 23 is_stmt 1 discriminator 1 view .LVU343
 1449              		.loc 1 368 30 is_stmt 0 discriminator 1 view .LVU344
 1450 0026 434B     		ldr	r3, .L124
 1451 0028 5B89     		ldrh	r3, [r3, #10]
 1452              		.loc 1 368 23 discriminator 1 view .LVU345
 1453 002a BB42     		cmp	r3, r7
 1454 002c 3AD9     		bls	.L121
 369:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 370:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 1455              		.loc 1 370 3 is_stmt 1 view .LVU346
 1456 002e 0022     		movs	r2, #0
ARM GAS  /tmp/ccwOEOvR.s 			page 34


 1457 0030 8021     		movs	r1, #128
 1458 0032 4148     		ldr	r0, .L124+4
 1459 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1460              	.LVL138:
 371:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		WorkAddress=(i+Page_Address*w25qxx.PageSize);
 1461              		.loc 1 371 3 view .LVU347
 1462              		.loc 1 371 37 is_stmt 0 view .LVU348
 1463 0038 3E4D     		ldr	r5, .L124
 1464 003a 6E89     		ldrh	r6, [r5, #10]
 1465              		.loc 1 371 14 view .LVU349
 1466 003c 04FB0676 		mla	r6, r4, r6, r7
 1467              	.LVL139:
 372:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x0B);
 1468              		.loc 1 372 3 is_stmt 1 view .LVU350
 1469 0040 0B20     		movs	r0, #11
 1470 0042 FFF7FEFF 		bl	W25qxx_Spi
 1471              	.LVL140:
 373:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if(w25qxx.ID>=W25Q256)
 1472              		.loc 1 373 3 view .LVU351
 1473              		.loc 1 373 12 is_stmt 0 view .LVU352
 1474 0046 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1475              		.loc 1 373 5 view .LVU353
 1476 0048 082B     		cmp	r3, #8
 1477 004a 25D8     		bhi	.L122
 1478              	.L110:
 374:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 375:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1479              		.loc 1 375 3 is_stmt 1 view .LVU354
 1480 004c C6F30740 		ubfx	r0, r6, #16, #8
 1481 0050 FFF7FEFF 		bl	W25qxx_Spi
 1482              	.LVL141:
 376:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 1483              		.loc 1 376 3 view .LVU355
 1484 0054 C6F30720 		ubfx	r0, r6, #8, #8
 1485 0058 FFF7FEFF 		bl	W25qxx_Spi
 1486              	.LVL142:
 377:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(WorkAddress & 0xFF);
 1487              		.loc 1 377 3 view .LVU356
 1488 005c F0B2     		uxtb	r0, r6
 1489 005e FFF7FEFF 		bl	W25qxx_Spi
 1490              	.LVL143:
 378:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0);
 1491              		.loc 1 378 3 view .LVU357
 1492 0062 0020     		movs	r0, #0
 1493 0064 FFF7FEFF 		bl	W25qxx_Spi
 1494              	.LVL144:
 379:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,sizeof(pBuffer),100);	
 1495              		.loc 1 379 3 view .LVU358
 1496 0068 6423     		movs	r3, #100
 1497 006a 2022     		movs	r2, #32
 1498 006c 6946     		mov	r1, sp
 1499 006e 3348     		ldr	r0, .L124+8
 1500 0070 FFF7FEFF 		bl	HAL_SPI_Receive
 1501              	.LVL145:
 380:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 1502              		.loc 1 380 3 view .LVU359
 1503 0074 0122     		movs	r2, #1
ARM GAS  /tmp/ccwOEOvR.s 			page 35


 1504 0076 8021     		movs	r1, #128
 1505 0078 2F48     		ldr	r0, .L124+4
 1506 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1507              	.LVL146:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1508              		.loc 1 381 3 view .LVU360
 1509              	.LBB4:
 1510              		.loc 1 381 7 view .LVU361
 1511              		.loc 1 381 15 is_stmt 0 view .LVU362
 1512 007e 0023     		movs	r3, #0
 1513              	.LVL147:
 1514              	.L111:
 1515              		.loc 1 381 20 is_stmt 1 discriminator 1 view .LVU363
 1516 0080 1F2B     		cmp	r3, #31
 1517 0082 0DD8     		bhi	.L123
 382:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 383:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[x]!=0xFF)
 1518              		.loc 1 383 4 view .LVU364
 1519              		.loc 1 383 14 is_stmt 0 view .LVU365
 1520 0084 03F12002 		add	r2, r3, #32
 1521 0088 6A44     		add	r2, sp, r2
 1522 008a 12F8202C 		ldrb	r2, [r2, #-32]	@ zero_extendqisi2
 1523              		.loc 1 383 6 view .LVU366
 1524 008e FF2A     		cmp	r2, #255
 1525 0090 49D1     		bne	.L112
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1526              		.loc 1 381 38 is_stmt 1 discriminator 2 view .LVU367
 1527 0092 0133     		adds	r3, r3, #1
 1528              	.LVL148:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1529              		.loc 1 381 38 is_stmt 0 discriminator 2 view .LVU368
 1530 0094 DBB2     		uxtb	r3, r3
 1531              	.LVL149:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1532              		.loc 1 381 38 discriminator 2 view .LVU369
 1533 0096 F3E7     		b	.L111
 1534              	.LVL150:
 1535              	.L122:
 381:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1536              		.loc 1 381 38 discriminator 2 view .LVU370
 1537              	.LBE4:
 374:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1538              		.loc 1 374 4 is_stmt 1 view .LVU371
 1539 0098 300E     		lsrs	r0, r6, #24
 1540 009a FFF7FEFF 		bl	W25qxx_Spi
 1541              	.LVL151:
 1542 009e D5E7     		b	.L110
 1543              	.LVL152:
 1544              	.L123:
 368:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 1545              		.loc 1 368 42 discriminator 2 view .LVU372
 1546 00a0 2037     		adds	r7, r7, #32
 1547              	.LVL153:
 368:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 1548              		.loc 1 368 42 is_stmt 0 discriminator 2 view .LVU373
 1549 00a2 C0E7     		b	.L109
 1550              	.LVL154:
ARM GAS  /tmp/ccwOEOvR.s 			page 36


 1551              	.L121:
 384:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;		
 385:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}			
 386:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 387:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((w25qxx.PageSize+OffsetInByte)%sizeof(pBuffer)!=0)
 1552              		.loc 1 387 2 is_stmt 1 view .LVU374
 1553              		.loc 1 387 21 is_stmt 0 view .LVU375
 1554 00a4 4344     		add	r3, r3, r8
 1555              		.loc 1 387 4 view .LVU376
 1556 00a6 13F01F0F 		tst	r3, #31
 1557 00aa 36D0     		beq	.L115
 388:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 389:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		i-=sizeof(pBuffer);
 1558              		.loc 1 389 3 is_stmt 1 view .LVU377
 1559              		.loc 1 389 4 is_stmt 0 view .LVU378
 1560 00ac 203F     		subs	r7, r7, #32
 1561              	.LVL155:
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for( ; i<w25qxx.PageSize; i++)
 1562              		.loc 1 390 3 is_stmt 1 view .LVU379
 1563 00ae 1DE0     		b	.L116
 1564              	.LVL156:
 1565              	.L117:
 391:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 392:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Page_Address*w25qxx.PageSize);
 394:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 397:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1566              		.loc 1 397 4 view .LVU380
 1567 00b0 C5F30740 		ubfx	r0, r5, #16, #8
 1568 00b4 FFF7FEFF 		bl	W25qxx_Spi
 1569              	.LVL157:
 398:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 1570              		.loc 1 398 4 view .LVU381
 1571 00b8 C5F30720 		ubfx	r0, r5, #8, #8
 1572 00bc FFF7FEFF 		bl	W25qxx_Spi
 1573              	.LVL158:
 399:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(WorkAddress & 0xFF);
 1574              		.loc 1 399 4 view .LVU382
 1575 00c0 E8B2     		uxtb	r0, r5
 1576 00c2 FFF7FEFF 		bl	W25qxx_Spi
 1577              	.LVL159:
 400:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0);
 1578              		.loc 1 400 4 view .LVU383
 1579 00c6 0020     		movs	r0, #0
 1580 00c8 FFF7FEFF 		bl	W25qxx_Spi
 1581              	.LVL160:
 401:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,1,100);	
 1582              		.loc 1 401 4 view .LVU384
 1583 00cc 6423     		movs	r3, #100
 1584 00ce 0122     		movs	r2, #1
 1585 00d0 6946     		mov	r1, sp
 1586 00d2 1A48     		ldr	r0, .L124+8
 1587 00d4 FFF7FEFF 		bl	HAL_SPI_Receive
 1588              	.LVL161:
 402:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
ARM GAS  /tmp/ccwOEOvR.s 			page 37


 1589              		.loc 1 402 4 view .LVU385
 1590 00d8 0122     		movs	r2, #1
 1591 00da 8021     		movs	r1, #128
 1592 00dc 1648     		ldr	r0, .L124+4
 1593 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 1594              	.LVL162:
 403:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[0]!=0xFF)
 1595              		.loc 1 403 4 view .LVU386
 1596              		.loc 1 403 14 is_stmt 0 view .LVU387
 1597 00e2 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 1598              		.loc 1 403 6 view .LVU388
 1599 00e6 FF2B     		cmp	r3, #255
 1600 00e8 1DD1     		bne	.L112
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1601              		.loc 1 390 30 is_stmt 1 view .LVU389
 1602 00ea 0137     		adds	r7, r7, #1
 1603              	.LVL163:
 1604              	.L116:
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1605              		.loc 1 390 11 discriminator 1 view .LVU390
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1606              		.loc 1 390 18 is_stmt 0 discriminator 1 view .LVU391
 1607 00ec 114B     		ldr	r3, .L124
 1608 00ee 5B89     		ldrh	r3, [r3, #10]
 390:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1609              		.loc 1 390 11 discriminator 1 view .LVU392
 1610 00f0 BB42     		cmp	r3, r7
 1611 00f2 12D9     		bls	.L115
 392:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Page_Address*w25qxx.PageSize);
 1612              		.loc 1 392 4 is_stmt 1 view .LVU393
 1613 00f4 0022     		movs	r2, #0
 1614 00f6 8021     		movs	r1, #128
 1615 00f8 0F48     		ldr	r0, .L124+4
 1616 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 1617              	.LVL164:
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1618              		.loc 1 393 4 view .LVU394
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1619              		.loc 1 393 38 is_stmt 0 view .LVU395
 1620 00fe 0D4E     		ldr	r6, .L124
 1621 0100 7589     		ldrh	r5, [r6, #10]
 393:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1622              		.loc 1 393 15 view .LVU396
 1623 0102 04FB0575 		mla	r5, r4, r5, r7
 1624              	.LVL165:
 394:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
 1625              		.loc 1 394 4 is_stmt 1 view .LVU397
 1626 0106 0B20     		movs	r0, #11
 1627 0108 FFF7FEFF 		bl	W25qxx_Spi
 1628              	.LVL166:
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1629              		.loc 1 395 4 view .LVU398
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1630              		.loc 1 395 13 is_stmt 0 view .LVU399
 1631 010c 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 395:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1632              		.loc 1 395 6 view .LVU400
ARM GAS  /tmp/ccwOEOvR.s 			page 38


 1633 010e 082B     		cmp	r3, #8
 1634 0110 CED9     		bls	.L117
 396:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1635              		.loc 1 396 5 is_stmt 1 view .LVU401
 1636 0112 280E     		lsrs	r0, r5, #24
 1637 0114 FFF7FEFF 		bl	W25qxx_Spi
 1638              	.LVL167:
 1639 0118 CAE7     		b	.L117
 1640              	.LVL168:
 1641              	.L115:
 404:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;
 405:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 406:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 407:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 408:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckPage is Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 409:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 410:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 411:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1642              		.loc 1 411 2 view .LVU402
 1643              		.loc 1 411 13 is_stmt 0 view .LVU403
 1644 011a 064B     		ldr	r3, .L124
 1645 011c 0022     		movs	r2, #0
 1646 011e 83F82720 		strb	r2, [r3, #39]
 412:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return true;	
 1647              		.loc 1 412 2 is_stmt 1 view .LVU404
 1648              		.loc 1 412 9 is_stmt 0 view .LVU405
 1649 0122 0120     		movs	r0, #1
 1650 0124 03E0     		b	.L119
 1651              	.L112:
 413:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	NOT_EMPTY:
 414:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 415:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckPage is Not Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 416:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 417:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 418:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1652              		.loc 1 418 2 is_stmt 1 view .LVU406
 1653              		.loc 1 418 13 is_stmt 0 view .LVU407
 1654 0126 0020     		movs	r0, #0
 1655 0128 024B     		ldr	r3, .L124
 1656 012a 83F82700 		strb	r0, [r3, #39]
 419:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return false;
 1657              		.loc 1 419 2 is_stmt 1 view .LVU408
 1658              	.L119:
 420:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1659              		.loc 1 420 1 is_stmt 0 view .LVU409
 1660 012e 08B0     		add	sp, sp, #32
 1661              	.LCFI16:
 1662              		.cfi_def_cfa_offset 24
 1663              		@ sp needed
 1664 0130 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1665              	.LVL169:
 1666              	.L125:
 1667              		.loc 1 420 1 view .LVU410
 1668              		.align	2
 1669              	.L124:
 1670 0134 00000000 		.word	w25qxx
 1671 0138 000C0240 		.word	1073875968
ARM GAS  /tmp/ccwOEOvR.s 			page 39


 1672 013c 00000000 		.word	hspi1
 1673              		.cfi_endproc
 1674              	.LFE154:
 1676              		.section	.text.W25qxx_IsEmptySector,"ax",%progbits
 1677              		.align	1
 1678              		.global	W25qxx_IsEmptySector
 1679              		.syntax unified
 1680              		.thumb
 1681              		.thumb_func
 1683              	W25qxx_IsEmptySector:
 1684              	.LVL170:
 1685              	.LFB155:
 421:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 422:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** bool 	W25qxx_IsEmptySector(uint32_t Sector_Address,uint32_t OffsetInByte,uint32_t NumByteToCheck_up
 423:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1686              		.loc 1 423 1 is_stmt 1 view -0
 1687              		.cfi_startproc
 1688              		@ args = 0, pretend = 0, frame = 32
 1689              		@ frame_needed = 0, uses_anonymous_args = 0
 1690              		.loc 1 423 1 is_stmt 0 view .LVU412
 1691 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1692              	.LCFI17:
 1693              		.cfi_def_cfa_offset 24
 1694              		.cfi_offset 4, -24
 1695              		.cfi_offset 5, -20
 1696              		.cfi_offset 6, -16
 1697              		.cfi_offset 7, -12
 1698              		.cfi_offset 8, -8
 1699              		.cfi_offset 14, -4
 1700 0004 88B0     		sub	sp, sp, #32
 1701              	.LCFI18:
 1702              		.cfi_def_cfa_offset 56
 1703 0006 0446     		mov	r4, r0
 1704 0008 8846     		mov	r8, r1
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1705              		.loc 1 424 2 is_stmt 1 view .LVU413
 1706              		.loc 1 424 7 is_stmt 0 view .LVU414
 1707 000a 02E0     		b	.L127
 1708              	.LVL171:
 1709              	.L128:
 425:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 1710              		.loc 1 425 2 is_stmt 1 view .LVU415
 1711 000c 0120     		movs	r0, #1
 1712 000e FFF7FEFF 		bl	HAL_Delay
 1713              	.LVL172:
 1714              	.L127:
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1715              		.loc 1 424 19 view .LVU416
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1716              		.loc 1 424 14 is_stmt 0 view .LVU417
 1717 0012 484B     		ldr	r3, .L144
 1718 0014 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 424:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1719              		.loc 1 424 19 view .LVU418
 1720 0018 012B     		cmp	r3, #1
 1721 001a F7D0     		beq	.L128
 426:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
ARM GAS  /tmp/ccwOEOvR.s 			page 40


 1722              		.loc 1 426 2 is_stmt 1 view .LVU419
 1723              		.loc 1 426 13 is_stmt 0 view .LVU420
 1724 001c 454B     		ldr	r3, .L144
 1725 001e 0122     		movs	r2, #1
 1726 0020 83F82720 		strb	r2, [r3, #39]
 427:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToCheck_up_to_SectorSize>w25qxx.SectorSize)||(NumByteToCheck_up_to_SectorSize==0))
 1727              		.loc 1 427 2 is_stmt 1 view .LVU421
 1728              	.LVL173:
 426:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 1729              		.loc 1 426 13 is_stmt 0 view .LVU422
 1730 0024 4746     		mov	r7, r8
 1731              	.L129:
 1732              	.LVL174:
 428:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToCheck_up_to_SectorSize=w25qxx.SectorSize;
 429:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 430:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckSector:%d, Offset:%d, Bytes:%d begin...\r\n",Sector_Address,OffsetInByte,NumBy
 431:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 432:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 433:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif		
 434:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint8_t	pBuffer[32];
 435:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	WorkAddress;
 436:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	i;
 437:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(i=OffsetInByte; i<w25qxx.SectorSize; i+=sizeof(pBuffer))
 1733              		.loc 1 437 23 is_stmt 1 discriminator 1 view .LVU423
 1734              		.loc 1 437 30 is_stmt 0 discriminator 1 view .LVU424
 1735 0026 434B     		ldr	r3, .L144
 1736 0028 1B69     		ldr	r3, [r3, #16]
 1737              		.loc 1 437 23 discriminator 1 view .LVU425
 1738 002a BB42     		cmp	r3, r7
 1739 002c 3AD9     		bls	.L141
 438:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 439:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 1740              		.loc 1 439 3 is_stmt 1 view .LVU426
 1741 002e 0022     		movs	r2, #0
 1742 0030 8021     		movs	r1, #128
 1743 0032 4148     		ldr	r0, .L144+4
 1744 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1745              	.LVL175:
 440:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		WorkAddress=(i+Sector_Address*w25qxx.SectorSize);
 1746              		.loc 1 440 3 view .LVU427
 1747              		.loc 1 440 39 is_stmt 0 view .LVU428
 1748 0038 3E4D     		ldr	r5, .L144
 1749 003a 2E69     		ldr	r6, [r5, #16]
 1750              		.loc 1 440 14 view .LVU429
 1751 003c 04FB0676 		mla	r6, r4, r6, r7
 1752              	.LVL176:
 441:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x0B);
 1753              		.loc 1 441 3 is_stmt 1 view .LVU430
 1754 0040 0B20     		movs	r0, #11
 1755 0042 FFF7FEFF 		bl	W25qxx_Spi
 1756              	.LVL177:
 442:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if(w25qxx.ID>=W25Q256)
 1757              		.loc 1 442 3 view .LVU431
 1758              		.loc 1 442 12 is_stmt 0 view .LVU432
 1759 0046 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1760              		.loc 1 442 5 view .LVU433
 1761 0048 082B     		cmp	r3, #8
ARM GAS  /tmp/ccwOEOvR.s 			page 41


 1762 004a 25D8     		bhi	.L142
 1763              	.L130:
 443:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 444:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1764              		.loc 1 444 3 is_stmt 1 view .LVU434
 1765 004c C6F30740 		ubfx	r0, r6, #16, #8
 1766 0050 FFF7FEFF 		bl	W25qxx_Spi
 1767              	.LVL178:
 445:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 1768              		.loc 1 445 3 view .LVU435
 1769 0054 C6F30720 		ubfx	r0, r6, #8, #8
 1770 0058 FFF7FEFF 		bl	W25qxx_Spi
 1771              	.LVL179:
 446:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(WorkAddress & 0xFF);
 1772              		.loc 1 446 3 view .LVU436
 1773 005c F0B2     		uxtb	r0, r6
 1774 005e FFF7FEFF 		bl	W25qxx_Spi
 1775              	.LVL180:
 447:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0);
 1776              		.loc 1 447 3 view .LVU437
 1777 0062 0020     		movs	r0, #0
 1778 0064 FFF7FEFF 		bl	W25qxx_Spi
 1779              	.LVL181:
 448:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,sizeof(pBuffer),100);	
 1780              		.loc 1 448 3 view .LVU438
 1781 0068 6423     		movs	r3, #100
 1782 006a 2022     		movs	r2, #32
 1783 006c 6946     		mov	r1, sp
 1784 006e 3348     		ldr	r0, .L144+8
 1785 0070 FFF7FEFF 		bl	HAL_SPI_Receive
 1786              	.LVL182:
 449:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 1787              		.loc 1 449 3 view .LVU439
 1788 0074 0122     		movs	r2, #1
 1789 0076 8021     		movs	r1, #128
 1790 0078 2F48     		ldr	r0, .L144+4
 1791 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1792              	.LVL183:
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1793              		.loc 1 450 3 view .LVU440
 1794              	.LBB5:
 1795              		.loc 1 450 7 view .LVU441
 1796              		.loc 1 450 15 is_stmt 0 view .LVU442
 1797 007e 0023     		movs	r3, #0
 1798              	.LVL184:
 1799              	.L131:
 1800              		.loc 1 450 20 is_stmt 1 discriminator 1 view .LVU443
 1801 0080 1F2B     		cmp	r3, #31
 1802 0082 0DD8     		bhi	.L143
 451:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 452:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[x]!=0xFF)
 1803              		.loc 1 452 4 view .LVU444
 1804              		.loc 1 452 14 is_stmt 0 view .LVU445
 1805 0084 03F12002 		add	r2, r3, #32
 1806 0088 6A44     		add	r2, sp, r2
 1807 008a 12F8202C 		ldrb	r2, [r2, #-32]	@ zero_extendqisi2
 1808              		.loc 1 452 6 view .LVU446
ARM GAS  /tmp/ccwOEOvR.s 			page 42


 1809 008e FF2A     		cmp	r2, #255
 1810 0090 49D1     		bne	.L132
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1811              		.loc 1 450 38 is_stmt 1 discriminator 2 view .LVU447
 1812 0092 0133     		adds	r3, r3, #1
 1813              	.LVL185:
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1814              		.loc 1 450 38 is_stmt 0 discriminator 2 view .LVU448
 1815 0094 DBB2     		uxtb	r3, r3
 1816              	.LVL186:
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1817              		.loc 1 450 38 discriminator 2 view .LVU449
 1818 0096 F3E7     		b	.L131
 1819              	.LVL187:
 1820              	.L142:
 450:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 1821              		.loc 1 450 38 discriminator 2 view .LVU450
 1822              	.LBE5:
 443:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1823              		.loc 1 443 4 is_stmt 1 view .LVU451
 1824 0098 300E     		lsrs	r0, r6, #24
 1825 009a FFF7FEFF 		bl	W25qxx_Spi
 1826              	.LVL188:
 1827 009e D5E7     		b	.L130
 1828              	.LVL189:
 1829              	.L143:
 437:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 1830              		.loc 1 437 44 discriminator 2 view .LVU452
 1831 00a0 2037     		adds	r7, r7, #32
 1832              	.LVL190:
 437:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 1833              		.loc 1 437 44 is_stmt 0 discriminator 2 view .LVU453
 1834 00a2 C0E7     		b	.L129
 1835              	.LVL191:
 1836              	.L141:
 453:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;		
 454:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}			
 455:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 456:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((w25qxx.SectorSize+OffsetInByte)%sizeof(pBuffer)!=0)
 1837              		.loc 1 456 2 is_stmt 1 view .LVU454
 1838              		.loc 1 456 23 is_stmt 0 view .LVU455
 1839 00a4 4344     		add	r3, r3, r8
 1840              		.loc 1 456 4 view .LVU456
 1841 00a6 13F01F0F 		tst	r3, #31
 1842 00aa 36D0     		beq	.L135
 457:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 458:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		i-=sizeof(pBuffer);
 1843              		.loc 1 458 3 is_stmt 1 view .LVU457
 1844              		.loc 1 458 4 is_stmt 0 view .LVU458
 1845 00ac 203F     		subs	r7, r7, #32
 1846              	.LVL192:
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for( ; i<w25qxx.SectorSize; i++)
 1847              		.loc 1 459 3 is_stmt 1 view .LVU459
 1848 00ae 1DE0     		b	.L136
 1849              	.LVL193:
 1850              	.L137:
 460:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
ARM GAS  /tmp/ccwOEOvR.s 			page 43


 461:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 462:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Sector_Address*w25qxx.SectorSize);
 463:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 464:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
 465:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 466:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1851              		.loc 1 466 4 view .LVU460
 1852 00b0 C5F30740 		ubfx	r0, r5, #16, #8
 1853 00b4 FFF7FEFF 		bl	W25qxx_Spi
 1854              	.LVL194:
 467:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 1855              		.loc 1 467 4 view .LVU461
 1856 00b8 C5F30720 		ubfx	r0, r5, #8, #8
 1857 00bc FFF7FEFF 		bl	W25qxx_Spi
 1858              	.LVL195:
 468:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(WorkAddress & 0xFF);
 1859              		.loc 1 468 4 view .LVU462
 1860 00c0 E8B2     		uxtb	r0, r5
 1861 00c2 FFF7FEFF 		bl	W25qxx_Spi
 1862              	.LVL196:
 469:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0);
 1863              		.loc 1 469 4 view .LVU463
 1864 00c6 0020     		movs	r0, #0
 1865 00c8 FFF7FEFF 		bl	W25qxx_Spi
 1866              	.LVL197:
 470:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,1,100);	
 1867              		.loc 1 470 4 view .LVU464
 1868 00cc 6423     		movs	r3, #100
 1869 00ce 0122     		movs	r2, #1
 1870 00d0 6946     		mov	r1, sp
 1871 00d2 1A48     		ldr	r0, .L144+8
 1872 00d4 FFF7FEFF 		bl	HAL_SPI_Receive
 1873              	.LVL198:
 471:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 1874              		.loc 1 471 4 view .LVU465
 1875 00d8 0122     		movs	r2, #1
 1876 00da 8021     		movs	r1, #128
 1877 00dc 1648     		ldr	r0, .L144+4
 1878 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 1879              	.LVL199:
 472:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[0]!=0xFF)
 1880              		.loc 1 472 4 view .LVU466
 1881              		.loc 1 472 14 is_stmt 0 view .LVU467
 1882 00e2 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 1883              		.loc 1 472 6 view .LVU468
 1884 00e6 FF2B     		cmp	r3, #255
 1885 00e8 1DD1     		bne	.L132
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1886              		.loc 1 459 32 is_stmt 1 view .LVU469
 1887 00ea 0137     		adds	r7, r7, #1
 1888              	.LVL200:
 1889              	.L136:
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1890              		.loc 1 459 11 discriminator 1 view .LVU470
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1891              		.loc 1 459 18 is_stmt 0 discriminator 1 view .LVU471
 1892 00ec 114B     		ldr	r3, .L144
ARM GAS  /tmp/ccwOEOvR.s 			page 44


 1893 00ee 1B69     		ldr	r3, [r3, #16]
 459:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 1894              		.loc 1 459 11 discriminator 1 view .LVU472
 1895 00f0 BB42     		cmp	r3, r7
 1896 00f2 12D9     		bls	.L135
 461:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Sector_Address*w25qxx.SectorSize);
 1897              		.loc 1 461 4 is_stmt 1 view .LVU473
 1898 00f4 0022     		movs	r2, #0
 1899 00f6 8021     		movs	r1, #128
 1900 00f8 0F48     		ldr	r0, .L144+4
 1901 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 1902              	.LVL201:
 462:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1903              		.loc 1 462 4 view .LVU474
 462:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1904              		.loc 1 462 40 is_stmt 0 view .LVU475
 1905 00fe 0D4E     		ldr	r6, .L144
 1906 0100 3569     		ldr	r5, [r6, #16]
 462:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 1907              		.loc 1 462 15 view .LVU476
 1908 0102 04FB0575 		mla	r5, r4, r5, r7
 1909              	.LVL202:
 463:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
 1910              		.loc 1 463 4 is_stmt 1 view .LVU477
 1911 0106 0B20     		movs	r0, #11
 1912 0108 FFF7FEFF 		bl	W25qxx_Spi
 1913              	.LVL203:
 464:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1914              		.loc 1 464 4 view .LVU478
 464:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1915              		.loc 1 464 13 is_stmt 0 view .LVU479
 1916 010c 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 464:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 1917              		.loc 1 464 6 view .LVU480
 1918 010e 082B     		cmp	r3, #8
 1919 0110 CED9     		bls	.L137
 465:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 1920              		.loc 1 465 5 is_stmt 1 view .LVU481
 1921 0112 280E     		lsrs	r0, r5, #24
 1922 0114 FFF7FEFF 		bl	W25qxx_Spi
 1923              	.LVL204:
 1924 0118 CAE7     		b	.L137
 1925              	.LVL205:
 1926              	.L135:
 473:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;
 474:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 475:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 476:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 477:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckSector is Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 478:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 479:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 480:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1927              		.loc 1 480 2 view .LVU482
 1928              		.loc 1 480 13 is_stmt 0 view .LVU483
 1929 011a 064B     		ldr	r3, .L144
 1930 011c 0022     		movs	r2, #0
 1931 011e 83F82720 		strb	r2, [r3, #39]
ARM GAS  /tmp/ccwOEOvR.s 			page 45


 481:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return true;	
 1932              		.loc 1 481 2 is_stmt 1 view .LVU484
 1933              		.loc 1 481 9 is_stmt 0 view .LVU485
 1934 0122 0120     		movs	r0, #1
 1935 0124 03E0     		b	.L139
 1936              	.L132:
 482:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	NOT_EMPTY:
 483:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 484:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckSector is Not Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 485:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 486:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 487:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 1937              		.loc 1 487 2 is_stmt 1 view .LVU486
 1938              		.loc 1 487 13 is_stmt 0 view .LVU487
 1939 0126 0020     		movs	r0, #0
 1940 0128 024B     		ldr	r3, .L144
 1941 012a 83F82700 		strb	r0, [r3, #39]
 488:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return false;
 1942              		.loc 1 488 2 is_stmt 1 view .LVU488
 1943              	.L139:
 489:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 1944              		.loc 1 489 1 is_stmt 0 view .LVU489
 1945 012e 08B0     		add	sp, sp, #32
 1946              	.LCFI19:
 1947              		.cfi_def_cfa_offset 24
 1948              		@ sp needed
 1949 0130 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1950              	.LVL206:
 1951              	.L145:
 1952              		.loc 1 489 1 view .LVU490
 1953              		.align	2
 1954              	.L144:
 1955 0134 00000000 		.word	w25qxx
 1956 0138 000C0240 		.word	1073875968
 1957 013c 00000000 		.word	hspi1
 1958              		.cfi_endproc
 1959              	.LFE155:
 1961              		.section	.text.W25qxx_IsEmptyBlock,"ax",%progbits
 1962              		.align	1
 1963              		.global	W25qxx_IsEmptyBlock
 1964              		.syntax unified
 1965              		.thumb
 1966              		.thumb_func
 1968              	W25qxx_IsEmptyBlock:
 1969              	.LVL207:
 1970              	.LFB156:
 490:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 491:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** bool 	W25qxx_IsEmptyBlock(uint32_t Block_Address,uint32_t OffsetInByte,uint32_t NumByteToCheck_up_t
 492:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 1971              		.loc 1 492 1 is_stmt 1 view -0
 1972              		.cfi_startproc
 1973              		@ args = 0, pretend = 0, frame = 32
 1974              		@ frame_needed = 0, uses_anonymous_args = 0
 1975              		.loc 1 492 1 is_stmt 0 view .LVU492
 1976 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1977              	.LCFI20:
 1978              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccwOEOvR.s 			page 46


 1979              		.cfi_offset 4, -24
 1980              		.cfi_offset 5, -20
 1981              		.cfi_offset 6, -16
 1982              		.cfi_offset 7, -12
 1983              		.cfi_offset 8, -8
 1984              		.cfi_offset 14, -4
 1985 0004 88B0     		sub	sp, sp, #32
 1986              	.LCFI21:
 1987              		.cfi_def_cfa_offset 56
 1988 0006 0446     		mov	r4, r0
 1989 0008 8846     		mov	r8, r1
 493:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 1990              		.loc 1 493 2 is_stmt 1 view .LVU493
 1991              		.loc 1 493 7 is_stmt 0 view .LVU494
 1992 000a 02E0     		b	.L147
 1993              	.LVL208:
 1994              	.L148:
 494:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 1995              		.loc 1 494 2 is_stmt 1 view .LVU495
 1996 000c 0120     		movs	r0, #1
 1997 000e FFF7FEFF 		bl	HAL_Delay
 1998              	.LVL209:
 1999              	.L147:
 493:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2000              		.loc 1 493 19 view .LVU496
 493:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2001              		.loc 1 493 14 is_stmt 0 view .LVU497
 2002 0012 484B     		ldr	r3, .L164
 2003 0014 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 493:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2004              		.loc 1 493 19 view .LVU498
 2005 0018 012B     		cmp	r3, #1
 2006 001a F7D0     		beq	.L148
 495:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 2007              		.loc 1 495 2 is_stmt 1 view .LVU499
 2008              		.loc 1 495 13 is_stmt 0 view .LVU500
 2009 001c 454B     		ldr	r3, .L164
 2010 001e 0122     		movs	r2, #1
 2011 0020 83F82720 		strb	r2, [r3, #39]
 496:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToCheck_up_to_BlockSize>w25qxx.BlockSize)||(NumByteToCheck_up_to_BlockSize==0))
 2012              		.loc 1 496 2 is_stmt 1 view .LVU501
 2013              	.LVL210:
 495:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;	
 2014              		.loc 1 495 13 is_stmt 0 view .LVU502
 2015 0024 4746     		mov	r7, r8
 2016              	.L149:
 2017              	.LVL211:
 497:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToCheck_up_to_BlockSize=w25qxx.BlockSize;
 498:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 499:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckBlock:%d, Offset:%d, Bytes:%d begin...\r\n",Block_Address,OffsetInByte,NumByte
 500:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 501:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 502:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif		
 503:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint8_t	pBuffer[32];
 504:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	WorkAddress;
 505:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	i;
 506:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(i=OffsetInByte; i<w25qxx.BlockSize; i+=sizeof(pBuffer))
ARM GAS  /tmp/ccwOEOvR.s 			page 47


 2018              		.loc 1 506 23 is_stmt 1 discriminator 1 view .LVU503
 2019              		.loc 1 506 30 is_stmt 0 discriminator 1 view .LVU504
 2020 0026 434B     		ldr	r3, .L164
 2021 0028 9B69     		ldr	r3, [r3, #24]
 2022              		.loc 1 506 23 discriminator 1 view .LVU505
 2023 002a BB42     		cmp	r3, r7
 2024 002c 3AD9     		bls	.L161
 507:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 508:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 2025              		.loc 1 508 3 is_stmt 1 view .LVU506
 2026 002e 0022     		movs	r2, #0
 2027 0030 8021     		movs	r1, #128
 2028 0032 4148     		ldr	r0, .L164+4
 2029 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2030              	.LVL212:
 509:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		WorkAddress=(i+Block_Address*w25qxx.BlockSize);
 2031              		.loc 1 509 3 view .LVU507
 2032              		.loc 1 509 38 is_stmt 0 view .LVU508
 2033 0038 3E4D     		ldr	r5, .L164
 2034 003a AE69     		ldr	r6, [r5, #24]
 2035              		.loc 1 509 14 view .LVU509
 2036 003c 04FB0676 		mla	r6, r4, r6, r7
 2037              	.LVL213:
 510:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0x0B);
 2038              		.loc 1 510 3 is_stmt 1 view .LVU510
 2039 0040 0B20     		movs	r0, #11
 2040 0042 FFF7FEFF 		bl	W25qxx_Spi
 2041              	.LVL214:
 511:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if(w25qxx.ID>=W25Q256)
 2042              		.loc 1 511 3 view .LVU511
 2043              		.loc 1 511 12 is_stmt 0 view .LVU512
 2044 0046 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 2045              		.loc 1 511 5 view .LVU513
 2046 0048 082B     		cmp	r3, #8
 2047 004a 25D8     		bhi	.L162
 2048              	.L150:
 512:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 513:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 2049              		.loc 1 513 3 is_stmt 1 view .LVU514
 2050 004c C6F30740 		ubfx	r0, r6, #16, #8
 2051 0050 FFF7FEFF 		bl	W25qxx_Spi
 2052              	.LVL215:
 514:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 2053              		.loc 1 514 3 view .LVU515
 2054 0054 C6F30720 		ubfx	r0, r6, #8, #8
 2055 0058 FFF7FEFF 		bl	W25qxx_Spi
 2056              	.LVL216:
 515:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(WorkAddress & 0xFF);
 2057              		.loc 1 515 3 view .LVU516
 2058 005c F0B2     		uxtb	r0, r6
 2059 005e FFF7FEFF 		bl	W25qxx_Spi
 2060              	.LVL217:
 516:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi(0);
 2061              		.loc 1 516 3 view .LVU517
 2062 0062 0020     		movs	r0, #0
 2063 0064 FFF7FEFF 		bl	W25qxx_Spi
 2064              	.LVL218:
ARM GAS  /tmp/ccwOEOvR.s 			page 48


 517:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,sizeof(pBuffer),100);	
 2065              		.loc 1 517 3 view .LVU518
 2066 0068 6423     		movs	r3, #100
 2067 006a 2022     		movs	r2, #32
 2068 006c 6946     		mov	r1, sp
 2069 006e 3348     		ldr	r0, .L164+8
 2070 0070 FFF7FEFF 		bl	HAL_SPI_Receive
 2071              	.LVL219:
 518:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 2072              		.loc 1 518 3 view .LVU519
 2073 0074 0122     		movs	r2, #1
 2074 0076 8021     		movs	r1, #128
 2075 0078 2F48     		ldr	r0, .L164+4
 2076 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 2077              	.LVL220:
 519:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 2078              		.loc 1 519 3 view .LVU520
 2079              	.LBB6:
 2080              		.loc 1 519 7 view .LVU521
 2081              		.loc 1 519 15 is_stmt 0 view .LVU522
 2082 007e 0023     		movs	r3, #0
 2083              	.LVL221:
 2084              	.L151:
 2085              		.loc 1 519 20 is_stmt 1 discriminator 1 view .LVU523
 2086 0080 1F2B     		cmp	r3, #31
 2087 0082 0DD8     		bhi	.L163
 520:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 521:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[x]!=0xFF)
 2088              		.loc 1 521 4 view .LVU524
 2089              		.loc 1 521 14 is_stmt 0 view .LVU525
 2090 0084 03F12002 		add	r2, r3, #32
 2091 0088 6A44     		add	r2, sp, r2
 2092 008a 12F8202C 		ldrb	r2, [r2, #-32]	@ zero_extendqisi2
 2093              		.loc 1 521 6 view .LVU526
 2094 008e FF2A     		cmp	r2, #255
 2095 0090 49D1     		bne	.L152
 519:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 2096              		.loc 1 519 38 is_stmt 1 discriminator 2 view .LVU527
 2097 0092 0133     		adds	r3, r3, #1
 2098              	.LVL222:
 519:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 2099              		.loc 1 519 38 is_stmt 0 discriminator 2 view .LVU528
 2100 0094 DBB2     		uxtb	r3, r3
 2101              	.LVL223:
 519:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 2102              		.loc 1 519 38 discriminator 2 view .LVU529
 2103 0096 F3E7     		b	.L151
 2104              	.LVL224:
 2105              	.L162:
 519:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for(uint8_t x=0;x<sizeof(pBuffer);x++)
 2106              		.loc 1 519 38 discriminator 2 view .LVU530
 2107              	.LBE6:
 512:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 2108              		.loc 1 512 4 is_stmt 1 view .LVU531
 2109 0098 300E     		lsrs	r0, r6, #24
 2110 009a FFF7FEFF 		bl	W25qxx_Spi
 2111              	.LVL225:
ARM GAS  /tmp/ccwOEOvR.s 			page 49


 2112 009e D5E7     		b	.L150
 2113              	.LVL226:
 2114              	.L163:
 506:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 2115              		.loc 1 506 43 discriminator 2 view .LVU532
 2116 00a0 2037     		adds	r7, r7, #32
 2117              	.LVL227:
 506:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 2118              		.loc 1 506 43 is_stmt 0 discriminator 2 view .LVU533
 2119 00a2 C0E7     		b	.L149
 2120              	.LVL228:
 2121              	.L161:
 522:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;		
 523:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}			
 524:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 525:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((w25qxx.BlockSize+OffsetInByte)%sizeof(pBuffer)!=0)
 2122              		.loc 1 525 2 is_stmt 1 view .LVU534
 2123              		.loc 1 525 22 is_stmt 0 view .LVU535
 2124 00a4 4344     		add	r3, r3, r8
 2125              		.loc 1 525 4 view .LVU536
 2126 00a6 13F01F0F 		tst	r3, #31
 2127 00aa 36D0     		beq	.L155
 526:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 527:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		i-=sizeof(pBuffer);
 2128              		.loc 1 527 3 is_stmt 1 view .LVU537
 2129              		.loc 1 527 4 is_stmt 0 view .LVU538
 2130 00ac 203F     		subs	r7, r7, #32
 2131              	.LVL229:
 528:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		for( ; i<w25qxx.BlockSize; i++)
 2132              		.loc 1 528 3 is_stmt 1 view .LVU539
 2133 00ae 1DE0     		b	.L156
 2134              	.LVL230:
 2135              	.L157:
 529:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 530:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 531:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Block_Address*w25qxx.BlockSize);
 532:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 533:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
 534:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 535:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 2136              		.loc 1 535 4 view .LVU540
 2137 00b0 C5F30740 		ubfx	r0, r5, #16, #8
 2138 00b4 FFF7FEFF 		bl	W25qxx_Spi
 2139              	.LVL231:
 536:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 2140              		.loc 1 536 4 view .LVU541
 2141 00b8 C5F30720 		ubfx	r0, r5, #8, #8
 2142 00bc FFF7FEFF 		bl	W25qxx_Spi
 2143              	.LVL232:
 537:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(WorkAddress & 0xFF);
 2144              		.loc 1 537 4 view .LVU542
 2145 00c0 E8B2     		uxtb	r0, r5
 2146 00c2 FFF7FEFF 		bl	W25qxx_Spi
 2147              	.LVL233:
 538:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0);
 2148              		.loc 1 538 4 view .LVU543
 2149 00c6 0020     		movs	r0, #0
ARM GAS  /tmp/ccwOEOvR.s 			page 50


 2150 00c8 FFF7FEFF 		bl	W25qxx_Spi
 2151              	.LVL234:
 539:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,1,100);	
 2152              		.loc 1 539 4 view .LVU544
 2153 00cc 6423     		movs	r3, #100
 2154 00ce 0122     		movs	r2, #1
 2155 00d0 6946     		mov	r1, sp
 2156 00d2 1A48     		ldr	r0, .L164+8
 2157 00d4 FFF7FEFF 		bl	HAL_SPI_Receive
 2158              	.LVL235:
 540:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 2159              		.loc 1 540 4 view .LVU545
 2160 00d8 0122     		movs	r2, #1
 2161 00da 8021     		movs	r1, #128
 2162 00dc 1648     		ldr	r0, .L164+4
 2163 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 2164              	.LVL236:
 541:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(pBuffer[0]!=0xFF)
 2165              		.loc 1 541 4 view .LVU546
 2166              		.loc 1 541 14 is_stmt 0 view .LVU547
 2167 00e2 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 2168              		.loc 1 541 6 view .LVU548
 2169 00e6 FF2B     		cmp	r3, #255
 2170 00e8 1DD1     		bne	.L152
 528:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 2171              		.loc 1 528 31 is_stmt 1 view .LVU549
 2172 00ea 0137     		adds	r7, r7, #1
 2173              	.LVL237:
 2174              	.L156:
 528:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 2175              		.loc 1 528 11 discriminator 1 view .LVU550
 528:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 2176              		.loc 1 528 18 is_stmt 0 discriminator 1 view .LVU551
 2177 00ec 114B     		ldr	r3, .L164
 2178 00ee 9B69     		ldr	r3, [r3, #24]
 528:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 2179              		.loc 1 528 11 discriminator 1 view .LVU552
 2180 00f0 BB42     		cmp	r3, r7
 2181 00f2 12D9     		bls	.L155
 530:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			WorkAddress=(i+Block_Address*w25qxx.BlockSize);
 2182              		.loc 1 530 4 is_stmt 1 view .LVU553
 2183 00f4 0022     		movs	r2, #0
 2184 00f6 8021     		movs	r1, #128
 2185 00f8 0F48     		ldr	r0, .L164+4
 2186 00fa FFF7FEFF 		bl	HAL_GPIO_WritePin
 2187              	.LVL238:
 531:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 2188              		.loc 1 531 4 view .LVU554
 531:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 2189              		.loc 1 531 39 is_stmt 0 view .LVU555
 2190 00fe 0D4E     		ldr	r6, .L164
 2191 0100 B569     		ldr	r5, [r6, #24]
 531:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi(0x0B);
 2192              		.loc 1 531 15 view .LVU556
 2193 0102 04FB0575 		mla	r5, r4, r5, r7
 2194              	.LVL239:
 532:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			if(w25qxx.ID>=W25Q256)
ARM GAS  /tmp/ccwOEOvR.s 			page 51


 2195              		.loc 1 532 4 is_stmt 1 view .LVU557
 2196 0106 0B20     		movs	r0, #11
 2197 0108 FFF7FEFF 		bl	W25qxx_Spi
 2198              	.LVL240:
 533:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 2199              		.loc 1 533 4 view .LVU558
 533:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 2200              		.loc 1 533 13 is_stmt 0 view .LVU559
 2201 010c 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 533:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
 2202              		.loc 1 533 6 view .LVU560
 2203 010e 082B     		cmp	r3, #8
 2204 0110 CED9     		bls	.L157
 534:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 2205              		.loc 1 534 5 is_stmt 1 view .LVU561
 2206 0112 280E     		lsrs	r0, r5, #24
 2207 0114 FFF7FEFF 		bl	W25qxx_Spi
 2208              	.LVL241:
 2209 0118 CAE7     		b	.L157
 2210              	.LVL242:
 2211              	.L155:
 542:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 				goto NOT_EMPTY;
 543:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 544:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 545:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 546:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckBlock is Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 547:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 548:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 549:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 2212              		.loc 1 549 2 view .LVU562
 2213              		.loc 1 549 13 is_stmt 0 view .LVU563
 2214 011a 064B     		ldr	r3, .L164
 2215 011c 0022     		movs	r2, #0
 2216 011e 83F82720 		strb	r2, [r3, #39]
 550:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return true;	
 2217              		.loc 1 550 2 is_stmt 1 view .LVU564
 2218              		.loc 1 550 9 is_stmt 0 view .LVU565
 2219 0122 0120     		movs	r0, #1
 2220 0124 03E0     		b	.L159
 2221              	.L152:
 551:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	NOT_EMPTY:
 552:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 553:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx CheckBlock is Not Empty in %d ms\r\n",HAL_GetTick()-StartTime);
 554:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 555:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 556:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 2222              		.loc 1 556 2 is_stmt 1 view .LVU566
 2223              		.loc 1 556 13 is_stmt 0 view .LVU567
 2224 0126 0020     		movs	r0, #0
 2225 0128 024B     		ldr	r3, .L164
 2226 012a 83F82700 		strb	r0, [r3, #39]
 557:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	return false;
 2227              		.loc 1 557 2 is_stmt 1 view .LVU568
 2228              	.L159:
 558:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2229              		.loc 1 558 1 is_stmt 0 view .LVU569
 2230 012e 08B0     		add	sp, sp, #32
ARM GAS  /tmp/ccwOEOvR.s 			page 52


 2231              	.LCFI22:
 2232              		.cfi_def_cfa_offset 24
 2233              		@ sp needed
 2234 0130 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2235              	.LVL243:
 2236              	.L165:
 2237              		.loc 1 558 1 view .LVU570
 2238              		.align	2
 2239              	.L164:
 2240 0134 00000000 		.word	w25qxx
 2241 0138 000C0240 		.word	1073875968
 2242 013c 00000000 		.word	hspi1
 2243              		.cfi_endproc
 2244              	.LFE156:
 2246              		.section	.text.W25qxx_WriteByte,"ax",%progbits
 2247              		.align	1
 2248              		.global	W25qxx_WriteByte
 2249              		.syntax unified
 2250              		.thumb
 2251              		.thumb_func
 2253              	W25qxx_WriteByte:
 2254              	.LVL244:
 2255              	.LFB157:
 559:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 560:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_WriteByte(uint8_t pBuffer, uint32_t WriteAddr_inBytes)
 561:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 2256              		.loc 1 561 1 is_stmt 1 view -0
 2257              		.cfi_startproc
 2258              		@ args = 0, pretend = 0, frame = 0
 2259              		@ frame_needed = 0, uses_anonymous_args = 0
 2260              		.loc 1 561 1 is_stmt 0 view .LVU572
 2261 0000 70B5     		push	{r4, r5, r6, lr}
 2262              	.LCFI23:
 2263              		.cfi_def_cfa_offset 16
 2264              		.cfi_offset 4, -16
 2265              		.cfi_offset 5, -12
 2266              		.cfi_offset 6, -8
 2267              		.cfi_offset 14, -4
 2268 0002 0546     		mov	r5, r0
 2269 0004 0C46     		mov	r4, r1
 562:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2270              		.loc 1 562 2 is_stmt 1 view .LVU573
 2271              		.loc 1 562 7 is_stmt 0 view .LVU574
 2272 0006 02E0     		b	.L167
 2273              	.LVL245:
 2274              	.L168:
 563:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 2275              		.loc 1 563 3 is_stmt 1 view .LVU575
 2276 0008 0120     		movs	r0, #1
 2277 000a FFF7FEFF 		bl	HAL_Delay
 2278              	.LVL246:
 2279              	.L167:
 562:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2280              		.loc 1 562 19 view .LVU576
 562:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2281              		.loc 1 562 14 is_stmt 0 view .LVU577
 2282 000e 1B4B     		ldr	r3, .L172
ARM GAS  /tmp/ccwOEOvR.s 			page 53


 2283 0010 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 562:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2284              		.loc 1 562 19 view .LVU578
 2285 0014 012B     		cmp	r3, #1
 2286 0016 F7D0     		beq	.L168
 564:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;
 2287              		.loc 1 564 2 is_stmt 1 view .LVU579
 2288              		.loc 1 564 13 is_stmt 0 view .LVU580
 2289 0018 184E     		ldr	r6, .L172
 2290 001a 0123     		movs	r3, #1
 2291 001c 86F82730 		strb	r3, [r6, #39]
 565:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 566:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 567:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx WriteByte 0x%02X at address %d begin...",pBuffer,WriteAddr_inBytes);
 568:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 569:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WaitForWriteEnd();
 2292              		.loc 1 569 2 is_stmt 1 view .LVU581
 2293 0020 FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 2294              	.LVL247:
 570:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WriteEnable();
 2295              		.loc 1 570 3 view .LVU582
 2296 0024 FFF7FEFF 		bl	W25qxx_WriteEnable
 2297              	.LVL248:
 571:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 2298              		.loc 1 571 3 view .LVU583
 2299 0028 0022     		movs	r2, #0
 2300 002a 8021     		movs	r1, #128
 2301 002c 1448     		ldr	r0, .L172+4
 2302 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 2303              	.LVL249:
 572:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x02);
 2304              		.loc 1 572 3 view .LVU584
 2305 0032 0220     		movs	r0, #2
 2306 0034 FFF7FEFF 		bl	W25qxx_Spi
 2307              	.LVL250:
 573:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 2308              		.loc 1 573 2 view .LVU585
 2309              		.loc 1 573 11 is_stmt 0 view .LVU586
 2310 0038 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 2311              		.loc 1 573 4 view .LVU587
 2312 003a 082B     		cmp	r3, #8
 2313 003c 19D8     		bhi	.L171
 2314              	.L169:
 574:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((WriteAddr_inBytes & 0xFF000000) >> 24);
 575:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((WriteAddr_inBytes & 0xFF0000) >> 16);
 2315              		.loc 1 575 3 is_stmt 1 view .LVU588
 2316 003e C4F30740 		ubfx	r0, r4, #16, #8
 2317 0042 FFF7FEFF 		bl	W25qxx_Spi
 2318              	.LVL251:
 576:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((WriteAddr_inBytes & 0xFF00) >> 8);
 2319              		.loc 1 576 3 view .LVU589
 2320 0046 C4F30720 		ubfx	r0, r4, #8, #8
 2321 004a FFF7FEFF 		bl	W25qxx_Spi
 2322              	.LVL252:
 577:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(WriteAddr_inBytes & 0xFF);
 2323              		.loc 1 577 3 view .LVU590
 2324 004e E0B2     		uxtb	r0, r4
ARM GAS  /tmp/ccwOEOvR.s 			page 54


 2325 0050 FFF7FEFF 		bl	W25qxx_Spi
 2326              	.LVL253:
 578:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(pBuffer);
 2327              		.loc 1 578 3 view .LVU591
 2328 0054 2846     		mov	r0, r5
 2329 0056 FFF7FEFF 		bl	W25qxx_Spi
 2330              	.LVL254:
 579:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 2331              		.loc 1 579 2 view .LVU592
 2332 005a 0122     		movs	r2, #1
 2333 005c 8021     		movs	r1, #128
 2334 005e 0848     		ldr	r0, .L172+4
 2335 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2336              	.LVL255:
 580:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WaitForWriteEnd();
 2337              		.loc 1 580 3 view .LVU593
 2338 0064 FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 2339              	.LVL256:
 581:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 582:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx WriteByte done after %d ms\r\n",HAL_GetTick()-StartTime);
 583:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 584:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 2340              		.loc 1 584 2 view .LVU594
 2341              		.loc 1 584 13 is_stmt 0 view .LVU595
 2342 0068 044B     		ldr	r3, .L172
 2343 006a 0022     		movs	r2, #0
 2344 006c 83F82720 		strb	r2, [r3, #39]
 585:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2345              		.loc 1 585 1 view .LVU596
 2346 0070 70BD     		pop	{r4, r5, r6, pc}
 2347              	.LVL257:
 2348              	.L171:
 574:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((WriteAddr_inBytes & 0xFF0000) >> 16);
 2349              		.loc 1 574 3 is_stmt 1 view .LVU597
 2350 0072 200E     		lsrs	r0, r4, #24
 2351 0074 FFF7FEFF 		bl	W25qxx_Spi
 2352              	.LVL258:
 2353 0078 E1E7     		b	.L169
 2354              	.L173:
 2355 007a 00BF     		.align	2
 2356              	.L172:
 2357 007c 00000000 		.word	w25qxx
 2358 0080 000C0240 		.word	1073875968
 2359              		.cfi_endproc
 2360              	.LFE157:
 2362              		.section	.text.W25qxx_WritePage,"ax",%progbits
 2363              		.align	1
 2364              		.global	W25qxx_WritePage
 2365              		.syntax unified
 2366              		.thumb
 2367              		.thumb_func
 2369              	W25qxx_WritePage:
 2370              	.LVL259:
 2371              	.LFB158:
 586:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 587:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_WritePage(uint8_t *pBuffer	,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumBy
 588:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
ARM GAS  /tmp/ccwOEOvR.s 			page 55


 2372              		.loc 1 588 1 view -0
 2373              		.cfi_startproc
 2374              		@ args = 0, pretend = 0, frame = 0
 2375              		@ frame_needed = 0, uses_anonymous_args = 0
 2376              		.loc 1 588 1 is_stmt 0 view .LVU599
 2377 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2378              	.LCFI24:
 2379              		.cfi_def_cfa_offset 24
 2380              		.cfi_offset 4, -24
 2381              		.cfi_offset 5, -20
 2382              		.cfi_offset 6, -16
 2383              		.cfi_offset 7, -12
 2384              		.cfi_offset 8, -8
 2385              		.cfi_offset 14, -4
 2386 0004 0746     		mov	r7, r0
 2387 0006 8846     		mov	r8, r1
 2388 0008 1546     		mov	r5, r2
 2389 000a 1E46     		mov	r6, r3
 589:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2390              		.loc 1 589 2 is_stmt 1 view .LVU600
 2391              		.loc 1 589 7 is_stmt 0 view .LVU601
 2392 000c 02E0     		b	.L175
 2393              	.LVL260:
 2394              	.L176:
 590:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 2395              		.loc 1 590 3 is_stmt 1 view .LVU602
 2396 000e 0120     		movs	r0, #1
 2397 0010 FFF7FEFF 		bl	HAL_Delay
 2398              	.LVL261:
 2399              	.L175:
 589:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2400              		.loc 1 589 19 view .LVU603
 589:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2401              		.loc 1 589 14 is_stmt 0 view .LVU604
 2402 0014 254C     		ldr	r4, .L183
 2403 0016 94F827C0 		ldrb	ip, [r4, #39]	@ zero_extendqisi2
 589:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2404              		.loc 1 589 19 view .LVU605
 2405 001a BCF1010F 		cmp	ip, #1
 2406 001e F6D0     		beq	.L176
 591:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;
 2407              		.loc 1 591 2 is_stmt 1 view .LVU606
 2408              		.loc 1 591 13 is_stmt 0 view .LVU607
 2409 0020 0122     		movs	r2, #1
 2410 0022 84F82720 		strb	r2, [r4, #39]
 592:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(((NumByteToWrite_up_to_PageSize+OffsetInByte)>w25qxx.PageSize)||(NumByteToWrite_up_to_PageSize=
 2411              		.loc 1 592 2 is_stmt 1 view .LVU608
 2412              		.loc 1 592 36 is_stmt 0 view .LVU609
 2413 0026 7219     		adds	r2, r6, r5
 2414              		.loc 1 592 57 view .LVU610
 2415 0028 6389     		ldrh	r3, [r4, #10]
 2416              		.loc 1 592 4 view .LVU611
 2417 002a 9A42     		cmp	r2, r3
 2418 002c 00D8     		bhi	.L177
 2419              		.loc 1 592 67 discriminator 1 view .LVU612
 2420 002e 06B9     		cbnz	r6, .L178
 2421              	.L177:
ARM GAS  /tmp/ccwOEOvR.s 			page 56


 593:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToWrite_up_to_PageSize=w25qxx.PageSize-OffsetInByte;
 2422              		.loc 1 593 3 is_stmt 1 view .LVU613
 2423              		.loc 1 593 32 is_stmt 0 view .LVU614
 2424 0030 5E1B     		subs	r6, r3, r5
 2425              	.LVL262:
 2426              	.L178:
 594:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 2427              		.loc 1 594 2 is_stmt 1 view .LVU615
 2428              		.loc 1 594 18 is_stmt 0 view .LVU616
 2429 0032 7219     		adds	r2, r6, r5
 2430              		.loc 1 594 4 view .LVU617
 2431 0034 9342     		cmp	r3, r2
 2432 0036 00D2     		bcs	.L179
 595:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToWrite_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 2433              		.loc 1 595 3 is_stmt 1 view .LVU618
 2434              		.loc 1 595 33 is_stmt 0 view .LVU619
 2435 0038 5E1B     		subs	r6, r3, r5
 2436              	.LVL263:
 2437              	.L179:
 596:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 597:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n",Page_Address,OffsetInByte,N
 598:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 599:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 600:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 601:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_WaitForWriteEnd();
 2438              		.loc 1 601 2 is_stmt 1 view .LVU620
 2439 003a FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 2440              	.LVL264:
 602:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WriteEnable();
 2441              		.loc 1 602 3 view .LVU621
 2442 003e FFF7FEFF 		bl	W25qxx_WriteEnable
 2443              	.LVL265:
 603:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 2444              		.loc 1 603 3 view .LVU622
 2445 0042 0022     		movs	r2, #0
 2446 0044 8021     		movs	r1, #128
 2447 0046 1A48     		ldr	r0, .L183+4
 2448 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2449              	.LVL266:
 604:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x02);
 2450              		.loc 1 604 3 view .LVU623
 2451 004c 0220     		movs	r0, #2
 2452 004e FFF7FEFF 		bl	W25qxx_Spi
 2453              	.LVL267:
 605:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	Page_Address = (Page_Address*w25qxx.PageSize)+OffsetInByte;	
 2454              		.loc 1 605 2 view .LVU624
 2455              		.loc 1 605 37 is_stmt 0 view .LVU625
 2456 0052 164B     		ldr	r3, .L183
 2457 0054 5A89     		ldrh	r2, [r3, #10]
 2458              		.loc 1 605 15 view .LVU626
 2459 0056 08FB0255 		mla	r5, r8, r2, r5
 2460              	.LVL268:
 606:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 2461              		.loc 1 606 2 is_stmt 1 view .LVU627
 2462              		.loc 1 606 11 is_stmt 0 view .LVU628
 2463 005a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2464              		.loc 1 606 4 view .LVU629
ARM GAS  /tmp/ccwOEOvR.s 			page 57


 2465 005c 082B     		cmp	r3, #8
 2466 005e 20D8     		bhi	.L182
 2467              	.L180:
 607:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 608:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 2468              		.loc 1 608 3 is_stmt 1 view .LVU630
 2469 0060 C5F30740 		ubfx	r0, r5, #16, #8
 2470 0064 FFF7FEFF 		bl	W25qxx_Spi
 2471              	.LVL269:
 609:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 2472              		.loc 1 609 3 view .LVU631
 2473 0068 C5F30720 		ubfx	r0, r5, #8, #8
 2474 006c FFF7FEFF 		bl	W25qxx_Spi
 2475              	.LVL270:
 610:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(Page_Address&0xFF);
 2476              		.loc 1 610 3 view .LVU632
 2477 0070 E8B2     		uxtb	r0, r5
 2478 0072 FFF7FEFF 		bl	W25qxx_Spi
 2479              	.LVL271:
 611:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_SPI_Transmit(&_W25QXX_SPI,pBuffer,NumByteToWrite_up_to_PageSize,100);	
 2480              		.loc 1 611 2 view .LVU633
 2481 0076 6423     		movs	r3, #100
 2482 0078 B2B2     		uxth	r2, r6
 2483 007a 3946     		mov	r1, r7
 2484 007c 0D48     		ldr	r0, .L183+8
 2485 007e FFF7FEFF 		bl	HAL_SPI_Transmit
 2486              	.LVL272:
 612:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 2487              		.loc 1 612 2 view .LVU634
 2488 0082 0122     		movs	r2, #1
 2489 0084 8021     		movs	r1, #128
 2490 0086 0A48     		ldr	r0, .L183+4
 2491 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2492              	.LVL273:
 613:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_WaitForWriteEnd();
 2493              		.loc 1 613 3 view .LVU635
 2494 008c FFF7FEFF 		bl	W25qxx_WaitForWriteEnd
 2495              	.LVL274:
 614:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 615:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartTime = HAL_GetTick()-StartTime; 
 616:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint32_t i=0;i<NumByteToWrite_up_to_PageSize ; i++)
 617:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 618:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if((i%8==0)&&(i>2))
 619:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 620:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("\r\n");
 621:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Delay(10);			
 622:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 623:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("0x%02X,",pBuffer[i]);		
 624:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 625:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("\r\n");
 626:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx WritePage done after %d ms\r\n",StartTime);
 627:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 628:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 629:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 2496              		.loc 1 629 2 view .LVU636
 2497 0090 0120     		movs	r0, #1
 2498 0092 FFF7FEFF 		bl	HAL_Delay
ARM GAS  /tmp/ccwOEOvR.s 			page 58


 2499              	.LVL275:
 630:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 2500              		.loc 1 630 2 view .LVU637
 2501              		.loc 1 630 13 is_stmt 0 view .LVU638
 2502 0096 054B     		ldr	r3, .L183
 2503 0098 0022     		movs	r2, #0
 2504 009a 83F82720 		strb	r2, [r3, #39]
 631:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2505              		.loc 1 631 1 view .LVU639
 2506 009e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2507              	.LVL276:
 2508              	.L182:
 607:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 2509              		.loc 1 607 3 is_stmt 1 view .LVU640
 2510 00a2 280E     		lsrs	r0, r5, #24
 2511 00a4 FFF7FEFF 		bl	W25qxx_Spi
 2512              	.LVL277:
 2513 00a8 DAE7     		b	.L180
 2514              	.L184:
 2515 00aa 00BF     		.align	2
 2516              	.L183:
 2517 00ac 00000000 		.word	w25qxx
 2518 00b0 000C0240 		.word	1073875968
 2519 00b4 00000000 		.word	hspi1
 2520              		.cfi_endproc
 2521              	.LFE158:
 2523              		.section	.text.W25qxx_WriteSector,"ax",%progbits
 2524              		.align	1
 2525              		.global	W25qxx_WriteSector
 2526              		.syntax unified
 2527              		.thumb
 2528              		.thumb_func
 2530              	W25qxx_WriteSector:
 2531              	.LVL278:
 2532              	.LFB159:
 632:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 633:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_WriteSector(uint8_t *pBuffer	,uint32_t Sector_Address,uint32_t OffsetInByte	,uint32_t 
 634:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 2533              		.loc 1 634 1 view -0
 2534              		.cfi_startproc
 2535              		@ args = 0, pretend = 0, frame = 0
 2536              		@ frame_needed = 0, uses_anonymous_args = 0
 2537              		.loc 1 634 1 is_stmt 0 view .LVU642
 2538 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2539              	.LCFI25:
 2540              		.cfi_def_cfa_offset 24
 2541              		.cfi_offset 3, -24
 2542              		.cfi_offset 4, -20
 2543              		.cfi_offset 5, -16
 2544              		.cfi_offset 6, -12
 2545              		.cfi_offset 7, -8
 2546              		.cfi_offset 14, -4
 2547 0002 0646     		mov	r6, r0
 2548 0004 0846     		mov	r0, r1
 2549              	.LVL279:
 2550              		.loc 1 634 1 view .LVU643
 2551 0006 1446     		mov	r4, r2
ARM GAS  /tmp/ccwOEOvR.s 			page 59


 635:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToWrite_up_to_SectorSize>w25qxx.SectorSize)||(NumByteToWrite_up_to_SectorSize==0))
 2552              		.loc 1 635 2 is_stmt 1 view .LVU644
 2553              		.loc 1 635 44 is_stmt 0 view .LVU645
 2554 0008 144A     		ldr	r2, .L194
 2555              	.LVL280:
 2556              		.loc 1 635 44 view .LVU646
 2557 000a 1569     		ldr	r5, [r2, #16]
 2558              		.loc 1 635 4 view .LVU647
 2559 000c 9D42     		cmp	r5, r3
 2560 000e 02D3     		bcc	.L191
 2561              		.loc 1 635 56 discriminator 1 view .LVU648
 2562 0010 13B9     		cbnz	r3, .L186
 636:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToWrite_up_to_SectorSize=w25qxx.SectorSize;
 2563              		.loc 1 636 34 view .LVU649
 2564 0012 2B46     		mov	r3, r5
 2565              	.LVL281:
 2566              		.loc 1 636 34 view .LVU650
 2567 0014 00E0     		b	.L186
 2568              	.LVL282:
 2569              	.L191:
 2570              		.loc 1 636 34 view .LVU651
 2571 0016 2B46     		mov	r3, r5
 2572              	.LVL283:
 2573              	.L186:
 637:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 638:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n",Sector_Address,OffsetIn
 639:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 640:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 641:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(OffsetInByte>=w25qxx.SectorSize)
 2574              		.loc 1 641 2 is_stmt 1 view .LVU652
 2575              		.loc 1 641 4 is_stmt 0 view .LVU653
 2576 0018 A542     		cmp	r5, r4
 2577 001a 1CD9     		bls	.L185
 642:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 643:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#if (_W25QXX_DEBUG==1)
 644:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("---w25qxx WriteSector Faild!\r\n");
 645:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(100);
 646:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#endif	
 647:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		return;
 648:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 649:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartPage;
 2578              		.loc 1 649 2 is_stmt 1 view .LVU654
 650:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	int32_t		BytesToWrite;
 2579              		.loc 1 650 2 view .LVU655
 651:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	LocalOffset;	
 2580              		.loc 1 651 2 view .LVU656
 652:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 2581              		.loc 1 652 2 view .LVU657
 2582              		.loc 1 652 18 is_stmt 0 view .LVU658
 2583 001c 1919     		adds	r1, r3, r4
 2584              	.LVL284:
 2585              		.loc 1 652 4 view .LVU659
 2586 001e 8D42     		cmp	r5, r1
 2587 0020 1AD2     		bcs	.L188
 653:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite = w25qxx.SectorSize-OffsetInByte;
 2588              		.loc 1 653 3 is_stmt 1 view .LVU660
 2589              		.loc 1 653 35 is_stmt 0 view .LVU661
ARM GAS  /tmp/ccwOEOvR.s 			page 60


 2590 0022 2D1B     		subs	r5, r5, r4
 2591              	.LVL285:
 2592              	.L189:
 654:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
 655:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite = NumByteToWrite_up_to_SectorSize;	
 656:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 2593              		.loc 1 656 2 is_stmt 1 view .LVU662
 2594              		.loc 1 656 14 is_stmt 0 view .LVU663
 2595 0024 FFF7FEFF 		bl	W25qxx_SectorToPage
 2596              	.LVL286:
 2597              		.loc 1 656 70 discriminator 1 view .LVU664
 2598 0028 0C4B     		ldr	r3, .L194
 2599 002a 5A89     		ldrh	r2, [r3, #10]
 2600              		.loc 1 656 63 discriminator 1 view .LVU665
 2601 002c B4FBF2F3 		udiv	r3, r4, r2
 2602              		.loc 1 656 12 discriminator 1 view .LVU666
 2603 0030 C718     		adds	r7, r0, r3
 2604              	.LVL287:
 657:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 2605              		.loc 1 657 2 is_stmt 1 view .LVU667
 2606              		.loc 1 657 14 is_stmt 0 view .LVU668
 2607 0032 02FB1344 		mls	r4, r2, r3, r4
 2608              	.LVL288:
 2609              	.L190:
 658:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	do
 2610              		.loc 1 658 2 is_stmt 1 view .LVU669
 659:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{		
 660:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_WritePage(pBuffer,StartPage,LocalOffset,BytesToWrite);
 2611              		.loc 1 660 3 view .LVU670
 2612 0036 2B46     		mov	r3, r5
 2613 0038 2246     		mov	r2, r4
 2614 003a 3946     		mov	r1, r7
 2615 003c 3046     		mov	r0, r6
 2616 003e FFF7FEFF 		bl	W25qxx_WritePage
 2617              	.LVL289:
 661:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		StartPage++;
 2618              		.loc 1 661 3 view .LVU671
 2619              		.loc 1 661 12 is_stmt 0 view .LVU672
 2620 0042 0137     		adds	r7, r7, #1
 2621              	.LVL290:
 662:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite-=w25qxx.PageSize-LocalOffset;
 2622              		.loc 1 662 3 is_stmt 1 view .LVU673
 2623              		.loc 1 662 23 is_stmt 0 view .LVU674
 2624 0044 054B     		ldr	r3, .L194
 2625 0046 5989     		ldrh	r1, [r3, #10]
 2626              		.loc 1 662 15 view .LVU675
 2627 0048 631A     		subs	r3, r4, r1
 2628 004a 1D44     		add	r5, r5, r3
 2629              	.LVL291:
 663:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		pBuffer += w25qxx.PageSize - LocalOffset;
 2630              		.loc 1 663 3 is_stmt 1 view .LVU676
 2631              		.loc 1 663 30 is_stmt 0 view .LVU677
 2632 004c 091B     		subs	r1, r1, r4
 2633              		.loc 1 663 11 view .LVU678
 2634 004e 0E44     		add	r6, r6, r1
 2635              	.LVL292:
 664:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
ARM GAS  /tmp/ccwOEOvR.s 			page 61


 2636              		.loc 1 664 3 is_stmt 1 view .LVU679
 665:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}while(BytesToWrite>0);		
 2637              		.loc 1 665 21 discriminator 1 view .LVU680
 664:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 2638              		.loc 1 664 14 is_stmt 0 view .LVU681
 2639 0050 0024     		movs	r4, #0
 2640              		.loc 1 665 21 discriminator 1 view .LVU682
 2641 0052 A542     		cmp	r5, r4
 2642 0054 EFDC     		bgt	.L190
 2643              	.LVL293:
 2644              	.L185:
 666:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 667:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("---w25qxx WriteSector Done\r\n");
 668:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 669:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 670:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2645              		.loc 1 670 1 view .LVU683
 2646 0056 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2647              	.LVL294:
 2648              	.L188:
 655:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 2649              		.loc 1 655 3 is_stmt 1 view .LVU684
 655:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 2650              		.loc 1 655 16 is_stmt 0 view .LVU685
 2651 0058 1D46     		mov	r5, r3
 2652              	.LVL295:
 655:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 2653              		.loc 1 655 16 view .LVU686
 2654 005a E3E7     		b	.L189
 2655              	.L195:
 2656              		.align	2
 2657              	.L194:
 2658 005c 00000000 		.word	w25qxx
 2659              		.cfi_endproc
 2660              	.LFE159:
 2662              		.section	.text.W25qxx_WriteBlock,"ax",%progbits
 2663              		.align	1
 2664              		.global	W25qxx_WriteBlock
 2665              		.syntax unified
 2666              		.thumb
 2667              		.thumb_func
 2669              	W25qxx_WriteBlock:
 2670              	.LVL296:
 2671              	.LFB160:
 671:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 672:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_WriteBlock	(uint8_t* pBuffer ,uint32_t Block_Address	,uint32_t OffsetInByte	,uint32_t	
 673:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 2672              		.loc 1 673 1 is_stmt 1 view -0
 2673              		.cfi_startproc
 2674              		@ args = 0, pretend = 0, frame = 0
 2675              		@ frame_needed = 0, uses_anonymous_args = 0
 2676              		.loc 1 673 1 is_stmt 0 view .LVU688
 2677 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2678              	.LCFI26:
 2679              		.cfi_def_cfa_offset 24
 2680              		.cfi_offset 3, -24
 2681              		.cfi_offset 4, -20
ARM GAS  /tmp/ccwOEOvR.s 			page 62


 2682              		.cfi_offset 5, -16
 2683              		.cfi_offset 6, -12
 2684              		.cfi_offset 7, -8
 2685              		.cfi_offset 14, -4
 2686 0002 0646     		mov	r6, r0
 2687 0004 0846     		mov	r0, r1
 2688              	.LVL297:
 2689              		.loc 1 673 1 view .LVU689
 2690 0006 1446     		mov	r4, r2
 674:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToWrite_up_to_BlockSize>w25qxx.BlockSize)||(NumByteToWrite_up_to_BlockSize==0))
 2691              		.loc 1 674 2 is_stmt 1 view .LVU690
 2692              		.loc 1 674 43 is_stmt 0 view .LVU691
 2693 0008 144A     		ldr	r2, .L205
 2694              	.LVL298:
 2695              		.loc 1 674 43 view .LVU692
 2696 000a 9569     		ldr	r5, [r2, #24]
 2697              		.loc 1 674 4 view .LVU693
 2698 000c 9D42     		cmp	r5, r3
 2699 000e 02D3     		bcc	.L202
 2700              		.loc 1 674 54 discriminator 1 view .LVU694
 2701 0010 13B9     		cbnz	r3, .L197
 675:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToWrite_up_to_BlockSize=w25qxx.BlockSize;
 2702              		.loc 1 675 33 view .LVU695
 2703 0012 2B46     		mov	r3, r5
 2704              	.LVL299:
 2705              		.loc 1 675 33 view .LVU696
 2706 0014 00E0     		b	.L197
 2707              	.LVL300:
 2708              	.L202:
 2709              		.loc 1 675 33 view .LVU697
 2710 0016 2B46     		mov	r3, r5
 2711              	.LVL301:
 2712              	.L197:
 676:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 677:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("+++w25qxx WriteBlock:%d, Offset:%d ,Write %d Bytes, begin...\r\n",Block_Address,OffsetInBy
 678:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 679:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 680:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(OffsetInByte>=w25qxx.BlockSize)
 2713              		.loc 1 680 2 is_stmt 1 view .LVU698
 2714              		.loc 1 680 4 is_stmt 0 view .LVU699
 2715 0018 A542     		cmp	r5, r4
 2716 001a 1CD9     		bls	.L196
 681:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 682:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#if (_W25QXX_DEBUG==1)
 683:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("---w25qxx WriteBlock Faild!\r\n");
 684:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(100);
 685:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#endif	
 686:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		return;
 687:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 688:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartPage;
 2717              		.loc 1 688 2 is_stmt 1 view .LVU700
 689:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	int32_t		BytesToWrite;
 2718              		.loc 1 689 2 view .LVU701
 690:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	LocalOffset;	
 2719              		.loc 1 690 2 view .LVU702
 691:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToWrite_up_to_BlockSize) > w25qxx.BlockSize)
 2720              		.loc 1 691 2 view .LVU703
ARM GAS  /tmp/ccwOEOvR.s 			page 63


 2721              		.loc 1 691 18 is_stmt 0 view .LVU704
 2722 001c 1919     		adds	r1, r3, r4
 2723              	.LVL302:
 2724              		.loc 1 691 4 view .LVU705
 2725 001e 8D42     		cmp	r5, r1
 2726 0020 1AD2     		bcs	.L199
 692:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite = w25qxx.BlockSize-OffsetInByte;
 2727              		.loc 1 692 3 is_stmt 1 view .LVU706
 2728              		.loc 1 692 34 is_stmt 0 view .LVU707
 2729 0022 2D1B     		subs	r5, r5, r4
 2730              	.LVL303:
 2731              	.L200:
 693:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
 694:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite = NumByteToWrite_up_to_BlockSize;	
 695:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 2732              		.loc 1 695 2 is_stmt 1 view .LVU708
 2733              		.loc 1 695 14 is_stmt 0 view .LVU709
 2734 0024 FFF7FEFF 		bl	W25qxx_BlockToPage
 2735              	.LVL304:
 2736              		.loc 1 695 68 discriminator 1 view .LVU710
 2737 0028 0C4B     		ldr	r3, .L205
 2738 002a 5A89     		ldrh	r2, [r3, #10]
 2739              		.loc 1 695 61 discriminator 1 view .LVU711
 2740 002c B4FBF2F3 		udiv	r3, r4, r2
 2741              		.loc 1 695 12 discriminator 1 view .LVU712
 2742 0030 C718     		adds	r7, r0, r3
 2743              	.LVL305:
 696:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 2744              		.loc 1 696 2 is_stmt 1 view .LVU713
 2745              		.loc 1 696 14 is_stmt 0 view .LVU714
 2746 0032 02FB1344 		mls	r4, r2, r3, r4
 2747              	.LVL306:
 2748              	.L201:
 697:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	do
 2749              		.loc 1 697 2 is_stmt 1 view .LVU715
 698:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{		
 699:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_WritePage(pBuffer,StartPage,LocalOffset,BytesToWrite);
 2750              		.loc 1 699 3 view .LVU716
 2751 0036 2B46     		mov	r3, r5
 2752 0038 2246     		mov	r2, r4
 2753 003a 3946     		mov	r1, r7
 2754 003c 3046     		mov	r0, r6
 2755 003e FFF7FEFF 		bl	W25qxx_WritePage
 2756              	.LVL307:
 700:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		StartPage++;
 2757              		.loc 1 700 3 view .LVU717
 2758              		.loc 1 700 12 is_stmt 0 view .LVU718
 2759 0042 0137     		adds	r7, r7, #1
 2760              	.LVL308:
 701:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToWrite-=w25qxx.PageSize-LocalOffset;
 2761              		.loc 1 701 3 is_stmt 1 view .LVU719
 2762              		.loc 1 701 23 is_stmt 0 view .LVU720
 2763 0044 054B     		ldr	r3, .L205
 2764 0046 5989     		ldrh	r1, [r3, #10]
 2765              		.loc 1 701 15 view .LVU721
 2766 0048 631A     		subs	r3, r4, r1
 2767 004a 1D44     		add	r5, r5, r3
ARM GAS  /tmp/ccwOEOvR.s 			page 64


 2768              	.LVL309:
 702:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		pBuffer += w25qxx.PageSize - LocalOffset;
 2769              		.loc 1 702 3 is_stmt 1 view .LVU722
 2770              		.loc 1 702 30 is_stmt 0 view .LVU723
 2771 004c 091B     		subs	r1, r1, r4
 2772              		.loc 1 702 11 view .LVU724
 2773 004e 0E44     		add	r6, r6, r1
 2774              	.LVL310:
 703:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 2775              		.loc 1 703 3 is_stmt 1 view .LVU725
 704:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}while(BytesToWrite>0);		
 2776              		.loc 1 704 21 discriminator 1 view .LVU726
 703:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 2777              		.loc 1 703 14 is_stmt 0 view .LVU727
 2778 0050 0024     		movs	r4, #0
 2779              		.loc 1 704 21 discriminator 1 view .LVU728
 2780 0052 A542     		cmp	r5, r4
 2781 0054 EFDC     		bgt	.L201
 2782              	.LVL311:
 2783              	.L196:
 705:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 706:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("---w25qxx WriteBlock Done\r\n");
 707:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 708:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 709:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2784              		.loc 1 709 1 view .LVU729
 2785 0056 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2786              	.LVL312:
 2787              	.L199:
 694:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 2788              		.loc 1 694 3 is_stmt 1 view .LVU730
 694:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 2789              		.loc 1 694 16 is_stmt 0 view .LVU731
 2790 0058 1D46     		mov	r5, r3
 2791              	.LVL313:
 694:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 2792              		.loc 1 694 16 view .LVU732
 2793 005a E3E7     		b	.L200
 2794              	.L206:
 2795              		.align	2
 2796              	.L205:
 2797 005c 00000000 		.word	w25qxx
 2798              		.cfi_endproc
 2799              	.LFE160:
 2801              		.section	.text.W25qxx_ReadByte,"ax",%progbits
 2802              		.align	1
 2803              		.global	W25qxx_ReadByte
 2804              		.syntax unified
 2805              		.thumb
 2806              		.thumb_func
 2808              	W25qxx_ReadByte:
 2809              	.LVL314:
 2810              	.LFB161:
 710:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 711:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_ReadByte(uint8_t *pBuffer,uint32_t Bytes_Address)
 712:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 2811              		.loc 1 712 1 is_stmt 1 view -0
ARM GAS  /tmp/ccwOEOvR.s 			page 65


 2812              		.cfi_startproc
 2813              		@ args = 0, pretend = 0, frame = 0
 2814              		@ frame_needed = 0, uses_anonymous_args = 0
 2815              		.loc 1 712 1 is_stmt 0 view .LVU734
 2816 0000 70B5     		push	{r4, r5, r6, lr}
 2817              	.LCFI27:
 2818              		.cfi_def_cfa_offset 16
 2819              		.cfi_offset 4, -16
 2820              		.cfi_offset 5, -12
 2821              		.cfi_offset 6, -8
 2822              		.cfi_offset 14, -4
 2823 0002 0546     		mov	r5, r0
 2824 0004 0C46     		mov	r4, r1
 713:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2825              		.loc 1 713 2 is_stmt 1 view .LVU735
 2826              		.loc 1 713 7 is_stmt 0 view .LVU736
 2827 0006 02E0     		b	.L208
 2828              	.LVL315:
 2829              	.L209:
 714:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 2830              		.loc 1 714 3 is_stmt 1 view .LVU737
 2831 0008 0120     		movs	r0, #1
 2832 000a FFF7FEFF 		bl	HAL_Delay
 2833              	.LVL316:
 2834              	.L208:
 713:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2835              		.loc 1 713 19 view .LVU738
 713:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2836              		.loc 1 713 14 is_stmt 0 view .LVU739
 2837 000e 1A4B     		ldr	r3, .L213
 2838 0010 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 713:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2839              		.loc 1 713 19 view .LVU740
 2840 0014 012B     		cmp	r3, #1
 2841 0016 F7D0     		beq	.L209
 715:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;
 2842              		.loc 1 715 2 is_stmt 1 view .LVU741
 2843              		.loc 1 715 13 is_stmt 0 view .LVU742
 2844 0018 174E     		ldr	r6, .L213
 2845 001a 0123     		movs	r3, #1
 2846 001c 86F82730 		strb	r3, [r6, #39]
 716:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 717:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 718:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadByte at address %d begin...\r\n",Bytes_Address);
 719:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 720:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 2847              		.loc 1 720 2 is_stmt 1 view .LVU743
 2848 0020 0022     		movs	r2, #0
 2849 0022 8021     		movs	r1, #128
 2850 0024 1548     		ldr	r0, .L213+4
 2851 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2852              	.LVL317:
 721:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(0x0B);
 2853              		.loc 1 721 3 view .LVU744
 2854 002a 0B20     		movs	r0, #11
 2855 002c FFF7FEFF 		bl	W25qxx_Spi
 2856              	.LVL318:
ARM GAS  /tmp/ccwOEOvR.s 			page 66


 722:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 2857              		.loc 1 722 2 view .LVU745
 2858              		.loc 1 722 11 is_stmt 0 view .LVU746
 2859 0030 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 2860              		.loc 1 722 4 view .LVU747
 2861 0032 082B     		cmp	r3, #8
 2862 0034 1BD8     		bhi	.L212
 2863              	.L210:
 723:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((Bytes_Address & 0xFF000000) >> 24);
 724:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Bytes_Address & 0xFF0000) >> 16);
 2864              		.loc 1 724 3 is_stmt 1 view .LVU748
 2865 0036 C4F30740 		ubfx	r0, r4, #16, #8
 2866 003a FFF7FEFF 		bl	W25qxx_Spi
 2867              	.LVL319:
 725:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Bytes_Address& 0xFF00) >> 8);
 2868              		.loc 1 725 3 view .LVU749
 2869 003e C4F30720 		ubfx	r0, r4, #8, #8
 2870 0042 FFF7FEFF 		bl	W25qxx_Spi
 2871              	.LVL320:
 726:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(Bytes_Address & 0xFF);
 2872              		.loc 1 726 3 view .LVU750
 2873 0046 E0B2     		uxtb	r0, r4
 2874 0048 FFF7FEFF 		bl	W25qxx_Spi
 2875              	.LVL321:
 727:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0);
 2876              		.loc 1 727 2 view .LVU751
 2877 004c 0020     		movs	r0, #0
 2878 004e FFF7FEFF 		bl	W25qxx_Spi
 2879              	.LVL322:
 728:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	*pBuffer = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 2880              		.loc 1 728 2 view .LVU752
 2881              		.loc 1 728 13 is_stmt 0 view .LVU753
 2882 0052 A520     		movs	r0, #165
 2883 0054 FFF7FEFF 		bl	W25qxx_Spi
 2884              	.LVL323:
 2885              		.loc 1 728 11 discriminator 1 view .LVU754
 2886 0058 2870     		strb	r0, [r5]
 729:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);	
 2887              		.loc 1 729 2 is_stmt 1 view .LVU755
 2888 005a 0122     		movs	r2, #1
 2889 005c 8021     		movs	r1, #128
 2890 005e 0748     		ldr	r0, .L213+4
 2891 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2892              	.LVL324:
 730:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 731:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadByte 0x%02X done after %d ms\r\n",*pBuffer,HAL_GetTick()-StartTime);
 732:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif
 733:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 2893              		.loc 1 733 2 view .LVU756
 2894              		.loc 1 733 13 is_stmt 0 view .LVU757
 2895 0064 044B     		ldr	r3, .L213
 2896 0066 0022     		movs	r2, #0
 2897 0068 83F82720 		strb	r2, [r3, #39]
 734:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 2898              		.loc 1 734 1 view .LVU758
 2899 006c 70BD     		pop	{r4, r5, r6, pc}
 2900              	.LVL325:
ARM GAS  /tmp/ccwOEOvR.s 			page 67


 2901              	.L212:
 723:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Bytes_Address & 0xFF0000) >> 16);
 2902              		.loc 1 723 3 is_stmt 1 view .LVU759
 2903 006e 200E     		lsrs	r0, r4, #24
 2904 0070 FFF7FEFF 		bl	W25qxx_Spi
 2905              	.LVL326:
 2906 0074 DFE7     		b	.L210
 2907              	.L214:
 2908 0076 00BF     		.align	2
 2909              	.L213:
 2910 0078 00000000 		.word	w25qxx
 2911 007c 000C0240 		.word	1073875968
 2912              		.cfi_endproc
 2913              	.LFE161:
 2915              		.section	.text.W25qxx_ReadBytes,"ax",%progbits
 2916              		.align	1
 2917              		.global	W25qxx_ReadBytes
 2918              		.syntax unified
 2919              		.thumb
 2920              		.thumb_func
 2922              	W25qxx_ReadBytes:
 2923              	.LVL327:
 2924              	.LFB162:
 735:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 736:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void W25qxx_ReadBytes(uint8_t* pBuffer, uint32_t ReadAddr, uint32_t NumByteToRead)
 737:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 2925              		.loc 1 737 1 view -0
 2926              		.cfi_startproc
 2927              		@ args = 0, pretend = 0, frame = 0
 2928              		@ frame_needed = 0, uses_anonymous_args = 0
 2929              		.loc 1 737 1 is_stmt 0 view .LVU761
 2930 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2931              	.LCFI28:
 2932              		.cfi_def_cfa_offset 24
 2933              		.cfi_offset 3, -24
 2934              		.cfi_offset 4, -20
 2935              		.cfi_offset 5, -16
 2936              		.cfi_offset 6, -12
 2937              		.cfi_offset 7, -8
 2938              		.cfi_offset 14, -4
 2939 0002 0546     		mov	r5, r0
 2940 0004 0C46     		mov	r4, r1
 2941 0006 1646     		mov	r6, r2
 738:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2942              		.loc 1 738 2 is_stmt 1 view .LVU762
 2943              		.loc 1 738 7 is_stmt 0 view .LVU763
 2944 0008 02E0     		b	.L216
 2945              	.LVL328:
 2946              	.L217:
 739:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 2947              		.loc 1 739 3 is_stmt 1 view .LVU764
 2948 000a 0120     		movs	r0, #1
 2949 000c FFF7FEFF 		bl	HAL_Delay
 2950              	.LVL329:
 2951              	.L216:
 738:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2952              		.loc 1 738 19 view .LVU765
ARM GAS  /tmp/ccwOEOvR.s 			page 68


 738:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2953              		.loc 1 738 14 is_stmt 0 view .LVU766
 2954 0010 1C4B     		ldr	r3, .L221
 2955 0012 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 738:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 2956              		.loc 1 738 19 view .LVU767
 2957 0016 012B     		cmp	r3, #1
 2958 0018 F7D0     		beq	.L217
 740:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;
 2959              		.loc 1 740 2 is_stmt 1 view .LVU768
 2960              		.loc 1 740 13 is_stmt 0 view .LVU769
 2961 001a 1A4F     		ldr	r7, .L221
 2962 001c 0123     		movs	r3, #1
 2963 001e 87F82730 		strb	r3, [r7, #39]
 741:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 742:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 743:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadBytes at Address:%d, %d Bytes  begin...\r\n",ReadAddr,NumByteToRead);
 744:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 745:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 2964              		.loc 1 745 2 is_stmt 1 view .LVU770
 2965 0022 0022     		movs	r2, #0
 2966 0024 8021     		movs	r1, #128
 2967 0026 1848     		ldr	r0, .L221+4
 2968 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2969              	.LVL330:
 746:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0x0B);
 2970              		.loc 1 746 2 view .LVU771
 2971 002c 0B20     		movs	r0, #11
 2972 002e FFF7FEFF 		bl	W25qxx_Spi
 2973              	.LVL331:
 747:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 2974              		.loc 1 747 2 view .LVU772
 2975              		.loc 1 747 11 is_stmt 0 view .LVU773
 2976 0032 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 2977              		.loc 1 747 4 view .LVU774
 2978 0034 082B     		cmp	r3, #8
 2979 0036 21D8     		bhi	.L220
 2980              	.L218:
 748:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((ReadAddr & 0xFF000000) >> 24);
 749:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 2981              		.loc 1 749 3 is_stmt 1 view .LVU775
 2982 0038 C4F30740 		ubfx	r0, r4, #16, #8
 2983 003c FFF7FEFF 		bl	W25qxx_Spi
 2984              	.LVL332:
 750:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((ReadAddr& 0xFF00) >> 8);
 2985              		.loc 1 750 3 view .LVU776
 2986 0040 C4F30720 		ubfx	r0, r4, #8, #8
 2987 0044 FFF7FEFF 		bl	W25qxx_Spi
 2988              	.LVL333:
 751:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(ReadAddr & 0xFF);
 2989              		.loc 1 751 3 view .LVU777
 2990 0048 E0B2     		uxtb	r0, r4
 2991 004a FFF7FEFF 		bl	W25qxx_Spi
 2992              	.LVL334:
 752:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0);
 2993              		.loc 1 752 2 view .LVU778
 2994 004e 0020     		movs	r0, #0
ARM GAS  /tmp/ccwOEOvR.s 			page 69


 2995 0050 FFF7FEFF 		bl	W25qxx_Spi
 2996              	.LVL335:
 753:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead,2000);	
 2997              		.loc 1 753 2 view .LVU779
 2998 0054 4FF4FA63 		mov	r3, #2000
 2999 0058 B2B2     		uxth	r2, r6
 3000 005a 2946     		mov	r1, r5
 3001 005c 0B48     		ldr	r0, .L221+8
 3002 005e FFF7FEFF 		bl	HAL_SPI_Receive
 3003              	.LVL336:
 754:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 3004              		.loc 1 754 2 view .LVU780
 3005 0062 0122     		movs	r2, #1
 3006 0064 8021     		movs	r1, #128
 3007 0066 0848     		ldr	r0, .L221+4
 3008 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3009              	.LVL337:
 755:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 756:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartTime = HAL_GetTick()-StartTime; 
 757:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint32_t i=0;i<NumByteToRead ; i++)
 758:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 759:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if((i%8==0)&&(i>2))
 760:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 761:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("\r\n");
 762:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Delay(10);
 763:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 764:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("0x%02X,",pBuffer[i]);		
 765:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}
 766:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("\r\n");
 767:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadBytes done after %d ms\r\n",StartTime);
 768:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 769:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 770:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 3010              		.loc 1 770 2 view .LVU781
 3011 006c 0120     		movs	r0, #1
 3012 006e FFF7FEFF 		bl	HAL_Delay
 3013              	.LVL338:
 771:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 3014              		.loc 1 771 2 view .LVU782
 3015              		.loc 1 771 13 is_stmt 0 view .LVU783
 3016 0072 044B     		ldr	r3, .L221
 3017 0074 0022     		movs	r2, #0
 3018 0076 83F82720 		strb	r2, [r3, #39]
 772:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 3019              		.loc 1 772 1 view .LVU784
 3020 007a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3021              	.LVL339:
 3022              	.L220:
 748:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((ReadAddr & 0xFF0000) >> 16);
 3023              		.loc 1 748 3 is_stmt 1 view .LVU785
 3024 007c 200E     		lsrs	r0, r4, #24
 3025 007e FFF7FEFF 		bl	W25qxx_Spi
 3026              	.LVL340:
 3027 0082 D9E7     		b	.L218
 3028              	.L222:
 3029              		.align	2
 3030              	.L221:
ARM GAS  /tmp/ccwOEOvR.s 			page 70


 3031 0084 00000000 		.word	w25qxx
 3032 0088 000C0240 		.word	1073875968
 3033 008c 00000000 		.word	hspi1
 3034              		.cfi_endproc
 3035              	.LFE162:
 3037              		.section	.text.W25qxx_ReadPage,"ax",%progbits
 3038              		.align	1
 3039              		.global	W25qxx_ReadPage
 3040              		.syntax unified
 3041              		.thumb
 3042              		.thumb_func
 3044              	W25qxx_ReadPage:
 3045              	.LVL341:
 3046              	.LFB163:
 773:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 774:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_ReadPage(uint8_t *pBuffer,uint32_t Page_Address,uint32_t OffsetInByte,uint32_t NumByte
 775:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 3047              		.loc 1 775 1 view -0
 3048              		.cfi_startproc
 3049              		@ args = 0, pretend = 0, frame = 0
 3050              		@ frame_needed = 0, uses_anonymous_args = 0
 3051              		.loc 1 775 1 is_stmt 0 view .LVU787
 3052 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3053              	.LCFI29:
 3054              		.cfi_def_cfa_offset 24
 3055              		.cfi_offset 4, -24
 3056              		.cfi_offset 5, -20
 3057              		.cfi_offset 6, -16
 3058              		.cfi_offset 7, -12
 3059              		.cfi_offset 8, -8
 3060              		.cfi_offset 14, -4
 3061 0004 0746     		mov	r7, r0
 3062 0006 8846     		mov	r8, r1
 3063 0008 1546     		mov	r5, r2
 3064 000a 1E46     		mov	r6, r3
 776:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 3065              		.loc 1 776 2 is_stmt 1 view .LVU788
 3066              		.loc 1 776 7 is_stmt 0 view .LVU789
 3067 000c 02E0     		b	.L224
 3068              	.LVL342:
 3069              	.L225:
 777:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(1);
 3070              		.loc 1 777 3 is_stmt 1 view .LVU790
 3071 000e 0120     		movs	r0, #1
 3072 0010 FFF7FEFF 		bl	HAL_Delay
 3073              	.LVL343:
 3074              	.L224:
 776:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 3075              		.loc 1 776 19 view .LVU791
 776:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 3076              		.loc 1 776 14 is_stmt 0 view .LVU792
 3077 0014 234C     		ldr	r4, .L233
 3078 0016 94F827C0 		ldrb	ip, [r4, #39]	@ zero_extendqisi2
 776:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	while(w25qxx.Lock==1)
 3079              		.loc 1 776 19 view .LVU793
 3080 001a BCF1010F 		cmp	ip, #1
 3081 001e F6D0     		beq	.L225
ARM GAS  /tmp/ccwOEOvR.s 			page 71


 778:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=1;
 3082              		.loc 1 778 2 is_stmt 1 view .LVU794
 3083              		.loc 1 778 13 is_stmt 0 view .LVU795
 3084 0020 0122     		movs	r2, #1
 3085 0022 84F82720 		strb	r2, [r4, #39]
 779:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToRead_up_to_PageSize>w25qxx.PageSize)||(NumByteToRead_up_to_PageSize==0))
 3086              		.loc 1 779 2 is_stmt 1 view .LVU796
 3087              		.loc 1 779 41 is_stmt 0 view .LVU797
 3088 0026 6389     		ldrh	r3, [r4, #10]
 3089              		.loc 1 779 4 view .LVU798
 3090 0028 B342     		cmp	r3, r6
 3091 002a 02D3     		bcc	.L229
 3092              		.loc 1 779 51 discriminator 1 view .LVU799
 3093 002c 16B9     		cbnz	r6, .L226
 780:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToRead_up_to_PageSize=w25qxx.PageSize;
 3094              		.loc 1 780 31 view .LVU800
 3095 002e 1E46     		mov	r6, r3
 3096              	.LVL344:
 3097              		.loc 1 780 31 view .LVU801
 3098 0030 00E0     		b	.L226
 3099              	.LVL345:
 3100              	.L229:
 3101              		.loc 1 780 31 view .LVU802
 3102 0032 1E46     		mov	r6, r3
 3103              	.LVL346:
 3104              	.L226:
 781:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 3105              		.loc 1 781 2 is_stmt 1 view .LVU803
 3106              		.loc 1 781 18 is_stmt 0 view .LVU804
 3107 0034 7219     		adds	r2, r6, r5
 3108              		.loc 1 781 4 view .LVU805
 3109 0036 9342     		cmp	r3, r2
 3110 0038 00D2     		bcs	.L227
 782:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToRead_up_to_PageSize = w25qxx.PageSize-OffsetInByte;
 3111              		.loc 1 782 3 is_stmt 1 view .LVU806
 3112              		.loc 1 782 32 is_stmt 0 view .LVU807
 3113 003a 5E1B     		subs	r6, r3, r5
 3114              	.LVL347:
 3115              	.L227:
 783:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 784:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n",Page_Address,OffsetInByte,NumB
 785:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 786:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartTime=HAL_GetTick();
 787:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 788:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	Page_Address = Page_Address*w25qxx.PageSize+OffsetInByte;
 3116              		.loc 1 788 2 is_stmt 1 view .LVU808
 3117              		.loc 1 788 15 is_stmt 0 view .LVU809
 3118 003c 08FB0355 		mla	r5, r8, r3, r5
 3119              	.LVL348:
 789:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_RESET);
 3120              		.loc 1 789 2 is_stmt 1 view .LVU810
 3121 0040 0022     		movs	r2, #0
 3122 0042 8021     		movs	r1, #128
 3123 0044 1848     		ldr	r0, .L233+4
 3124 0046 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3125              	.LVL349:
 790:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0x0B);
ARM GAS  /tmp/ccwOEOvR.s 			page 72


 3126              		.loc 1 790 2 view .LVU811
 3127 004a 0B20     		movs	r0, #11
 3128 004c FFF7FEFF 		bl	W25qxx_Spi
 3129              	.LVL350:
 791:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(w25qxx.ID>=W25Q256)
 3130              		.loc 1 791 2 view .LVU812
 3131              		.loc 1 791 11 is_stmt 0 view .LVU813
 3132 0050 144B     		ldr	r3, .L233
 3133 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3134              		.loc 1 791 4 view .LVU814
 3135 0054 082B     		cmp	r3, #8
 3136 0056 21D8     		bhi	.L232
 3137              	.L228:
 792:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 793:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 3138              		.loc 1 793 3 is_stmt 1 view .LVU815
 3139 0058 C5F30740 		ubfx	r0, r5, #16, #8
 3140 005c FFF7FEFF 		bl	W25qxx_Spi
 3141              	.LVL351:
 794:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address& 0xFF00) >> 8);
 3142              		.loc 1 794 3 view .LVU816
 3143 0060 C5F30720 		ubfx	r0, r5, #8, #8
 3144 0064 FFF7FEFF 		bl	W25qxx_Spi
 3145              	.LVL352:
 795:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi(Page_Address & 0xFF);
 3146              		.loc 1 795 3 view .LVU817
 3147 0068 E8B2     		uxtb	r0, r5
 3148 006a FFF7FEFF 		bl	W25qxx_Spi
 3149              	.LVL353:
 796:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Spi(0);
 3150              		.loc 1 796 2 view .LVU818
 3151 006e 0020     		movs	r0, #0
 3152 0070 FFF7FEFF 		bl	W25qxx_Spi
 3153              	.LVL354:
 797:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_SPI_Receive(&_W25QXX_SPI,pBuffer,NumByteToRead_up_to_PageSize,100);	
 3154              		.loc 1 797 2 view .LVU819
 3155 0074 6423     		movs	r3, #100
 3156 0076 B2B2     		uxth	r2, r6
 3157 0078 3946     		mov	r1, r7
 3158 007a 0C48     		ldr	r0, .L233+8
 3159 007c FFF7FEFF 		bl	HAL_SPI_Receive
 3160              	.LVL355:
 798:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	HAL_GPIO_WritePin(_W25QXX_CS_GPIO,_W25QXX_CS_PIN,GPIO_PIN_SET);
 3161              		.loc 1 798 2 view .LVU820
 3162 0080 0122     		movs	r2, #1
 3163 0082 8021     		movs	r1, #128
 3164 0084 0848     		ldr	r0, .L233+4
 3165 0086 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3166              	.LVL356:
 799:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 800:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartTime = HAL_GetTick()-StartTime; 
 801:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	for(uint32_t i=0;i<NumByteToRead_up_to_PageSize ; i++)
 802:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 803:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		if((i%8==0)&&(i>2))
 804:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		{
 805:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			printf("\r\n");
 806:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 			W25qxx_Delay(10);
ARM GAS  /tmp/ccwOEOvR.s 			page 73


 807:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		}
 808:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("0x%02X,",pBuffer[i]);		
 809:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 810:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("\r\n");
 811:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("w25qxx ReadPage done after %d ms\r\n",StartTime);
 812:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 813:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 814:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(1);
 3167              		.loc 1 814 2 view .LVU821
 3168 008a 0120     		movs	r0, #1
 3169 008c FFF7FEFF 		bl	HAL_Delay
 3170              	.LVL357:
 815:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	w25qxx.Lock=0;
 3171              		.loc 1 815 2 view .LVU822
 3172              		.loc 1 815 13 is_stmt 0 view .LVU823
 3173 0090 044B     		ldr	r3, .L233
 3174 0092 0022     		movs	r2, #0
 3175 0094 83F82720 		strb	r2, [r3, #39]
 816:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 3176              		.loc 1 816 1 view .LVU824
 3177 0098 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3178              	.LVL358:
 3179              	.L232:
 792:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c ****   W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 3180              		.loc 1 792 3 is_stmt 1 view .LVU825
 3181 009c 280E     		lsrs	r0, r5, #24
 3182 009e FFF7FEFF 		bl	W25qxx_Spi
 3183              	.LVL359:
 3184 00a2 D9E7     		b	.L228
 3185              	.L234:
 3186              		.align	2
 3187              	.L233:
 3188 00a4 00000000 		.word	w25qxx
 3189 00a8 000C0240 		.word	1073875968
 3190 00ac 00000000 		.word	hspi1
 3191              		.cfi_endproc
 3192              	.LFE163:
 3194              		.section	.text.W25qxx_ReadSector,"ax",%progbits
 3195              		.align	1
 3196              		.global	W25qxx_ReadSector
 3197              		.syntax unified
 3198              		.thumb
 3199              		.thumb_func
 3201              	W25qxx_ReadSector:
 3202              	.LVL360:
 3203              	.LFB164:
 817:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 818:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_ReadSector(uint8_t *pBuffer,uint32_t Sector_Address,uint32_t OffsetInByte,uint32_t Num
 819:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {	
 3204              		.loc 1 819 1 view -0
 3205              		.cfi_startproc
 3206              		@ args = 0, pretend = 0, frame = 0
 3207              		@ frame_needed = 0, uses_anonymous_args = 0
 3208              		.loc 1 819 1 is_stmt 0 view .LVU827
 3209 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3210              	.LCFI30:
 3211              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccwOEOvR.s 			page 74


 3212              		.cfi_offset 3, -24
 3213              		.cfi_offset 4, -20
 3214              		.cfi_offset 5, -16
 3215              		.cfi_offset 6, -12
 3216              		.cfi_offset 7, -8
 3217              		.cfi_offset 14, -4
 3218 0002 0646     		mov	r6, r0
 3219 0004 0846     		mov	r0, r1
 3220              	.LVL361:
 3221              		.loc 1 819 1 view .LVU828
 3222 0006 1446     		mov	r4, r2
 820:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToRead_up_to_SectorSize>w25qxx.SectorSize)||(NumByteToRead_up_to_SectorSize==0))
 3223              		.loc 1 820 2 is_stmt 1 view .LVU829
 3224              		.loc 1 820 43 is_stmt 0 view .LVU830
 3225 0008 144A     		ldr	r2, .L244
 3226              	.LVL362:
 3227              		.loc 1 820 43 view .LVU831
 3228 000a 1569     		ldr	r5, [r2, #16]
 3229              		.loc 1 820 4 view .LVU832
 3230 000c 9D42     		cmp	r5, r3
 3231 000e 02D3     		bcc	.L241
 3232              		.loc 1 820 55 discriminator 1 view .LVU833
 3233 0010 13B9     		cbnz	r3, .L236
 821:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToRead_up_to_SectorSize=w25qxx.SectorSize;
 3234              		.loc 1 821 33 view .LVU834
 3235 0012 2B46     		mov	r3, r5
 3236              	.LVL363:
 3237              		.loc 1 821 33 view .LVU835
 3238 0014 00E0     		b	.L236
 3239              	.LVL364:
 3240              	.L241:
 3241              		.loc 1 821 33 view .LVU836
 3242 0016 2B46     		mov	r3, r5
 3243              	.LVL365:
 3244              	.L236:
 822:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 823:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n",Sector_Address,OffsetInBy
 824:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 825:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 826:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(OffsetInByte>=w25qxx.SectorSize)
 3245              		.loc 1 826 2 is_stmt 1 view .LVU837
 3246              		.loc 1 826 4 is_stmt 0 view .LVU838
 3247 0018 A542     		cmp	r5, r4
 3248 001a 1CD9     		bls	.L235
 827:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 828:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#if (_W25QXX_DEBUG==1)
 829:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("---w25qxx ReadSector Faild!\r\n");
 830:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(100);
 831:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#endif	
 832:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		return;
 833:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 834:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartPage;
 3249              		.loc 1 834 2 is_stmt 1 view .LVU839
 835:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	int32_t		BytesToRead;
 3250              		.loc 1 835 2 view .LVU840
 836:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	LocalOffset;	
 3251              		.loc 1 836 2 view .LVU841
ARM GAS  /tmp/ccwOEOvR.s 			page 75


 837:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 3252              		.loc 1 837 2 view .LVU842
 3253              		.loc 1 837 18 is_stmt 0 view .LVU843
 3254 001c 1919     		adds	r1, r3, r4
 3255              	.LVL366:
 3256              		.loc 1 837 4 view .LVU844
 3257 001e 8D42     		cmp	r5, r1
 3258 0020 1AD2     		bcs	.L238
 838:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead = w25qxx.SectorSize-OffsetInByte;
 3259              		.loc 1 838 3 is_stmt 1 view .LVU845
 3260              		.loc 1 838 34 is_stmt 0 view .LVU846
 3261 0022 2D1B     		subs	r5, r5, r4
 3262              	.LVL367:
 3263              	.L239:
 839:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
 840:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead = NumByteToRead_up_to_SectorSize;	
 841:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 3264              		.loc 1 841 2 is_stmt 1 view .LVU847
 3265              		.loc 1 841 14 is_stmt 0 view .LVU848
 3266 0024 FFF7FEFF 		bl	W25qxx_SectorToPage
 3267              	.LVL368:
 3268              		.loc 1 841 70 discriminator 1 view .LVU849
 3269 0028 0C4B     		ldr	r3, .L244
 3270 002a 5A89     		ldrh	r2, [r3, #10]
 3271              		.loc 1 841 63 discriminator 1 view .LVU850
 3272 002c B4FBF2F3 		udiv	r3, r4, r2
 3273              		.loc 1 841 12 discriminator 1 view .LVU851
 3274 0030 C718     		adds	r7, r0, r3
 3275              	.LVL369:
 842:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 3276              		.loc 1 842 2 is_stmt 1 view .LVU852
 3277              		.loc 1 842 14 is_stmt 0 view .LVU853
 3278 0032 02FB1344 		mls	r4, r2, r3, r4
 3279              	.LVL370:
 3280              	.L240:
 843:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	do
 3281              		.loc 1 843 2 is_stmt 1 view .LVU854
 844:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{		
 845:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_ReadPage(pBuffer,StartPage,LocalOffset,BytesToRead);
 3282              		.loc 1 845 3 view .LVU855
 3283 0036 2B46     		mov	r3, r5
 3284 0038 2246     		mov	r2, r4
 3285 003a 3946     		mov	r1, r7
 3286 003c 3046     		mov	r0, r6
 3287 003e FFF7FEFF 		bl	W25qxx_ReadPage
 3288              	.LVL371:
 846:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		StartPage++;
 3289              		.loc 1 846 3 view .LVU856
 3290              		.loc 1 846 12 is_stmt 0 view .LVU857
 3291 0042 0137     		adds	r7, r7, #1
 3292              	.LVL372:
 847:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead-=w25qxx.PageSize-LocalOffset;
 3293              		.loc 1 847 3 is_stmt 1 view .LVU858
 3294              		.loc 1 847 22 is_stmt 0 view .LVU859
 3295 0044 054B     		ldr	r3, .L244
 3296 0046 5989     		ldrh	r1, [r3, #10]
 3297              		.loc 1 847 14 view .LVU860
ARM GAS  /tmp/ccwOEOvR.s 			page 76


 3298 0048 631A     		subs	r3, r4, r1
 3299 004a 1D44     		add	r5, r5, r3
 3300              	.LVL373:
 848:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		pBuffer += w25qxx.PageSize - LocalOffset;
 3301              		.loc 1 848 3 is_stmt 1 view .LVU861
 3302              		.loc 1 848 30 is_stmt 0 view .LVU862
 3303 004c 091B     		subs	r1, r1, r4
 3304              		.loc 1 848 11 view .LVU863
 3305 004e 0E44     		add	r6, r6, r1
 3306              	.LVL374:
 849:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 3307              		.loc 1 849 3 is_stmt 1 view .LVU864
 850:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}while(BytesToRead>0);		
 3308              		.loc 1 850 20 discriminator 1 view .LVU865
 849:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 3309              		.loc 1 849 14 is_stmt 0 view .LVU866
 3310 0050 0024     		movs	r4, #0
 3311              		.loc 1 850 20 discriminator 1 view .LVU867
 3312 0052 A542     		cmp	r5, r4
 3313 0054 EFDC     		bgt	.L240
 3314              	.LVL375:
 3315              	.L235:
 851:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 852:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("---w25qxx ReadSector Done\r\n");
 853:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 854:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 855:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 3316              		.loc 1 855 1 view .LVU868
 3317 0056 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3318              	.LVL376:
 3319              	.L238:
 840:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 3320              		.loc 1 840 3 is_stmt 1 view .LVU869
 840:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 3321              		.loc 1 840 15 is_stmt 0 view .LVU870
 3322 0058 1D46     		mov	r5, r3
 3323              	.LVL377:
 840:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_SectorToPage(Sector_Address)+(OffsetInByte/w25qxx.PageSize);
 3324              		.loc 1 840 15 view .LVU871
 3325 005a E3E7     		b	.L239
 3326              	.L245:
 3327              		.align	2
 3328              	.L244:
 3329 005c 00000000 		.word	w25qxx
 3330              		.cfi_endproc
 3331              	.LFE164:
 3333              		.section	.text.W25qxx_ReadBlock,"ax",%progbits
 3334              		.align	1
 3335              		.global	W25qxx_ReadBlock
 3336              		.syntax unified
 3337              		.thumb
 3338              		.thumb_func
 3340              	W25qxx_ReadBlock:
 3341              	.LVL378:
 3342              	.LFB165:
 856:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** //#################################################################################################
 857:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** void 	W25qxx_ReadBlock(uint8_t* pBuffer,uint32_t Block_Address,uint32_t OffsetInByte,uint32_t	NumBy
ARM GAS  /tmp/ccwOEOvR.s 			page 77


 858:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** {
 3343              		.loc 1 858 1 is_stmt 1 view -0
 3344              		.cfi_startproc
 3345              		@ args = 0, pretend = 0, frame = 0
 3346              		@ frame_needed = 0, uses_anonymous_args = 0
 3347              		.loc 1 858 1 is_stmt 0 view .LVU873
 3348 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3349              	.LCFI31:
 3350              		.cfi_def_cfa_offset 24
 3351              		.cfi_offset 3, -24
 3352              		.cfi_offset 4, -20
 3353              		.cfi_offset 5, -16
 3354              		.cfi_offset 6, -12
 3355              		.cfi_offset 7, -8
 3356              		.cfi_offset 14, -4
 3357 0002 0646     		mov	r6, r0
 3358 0004 0846     		mov	r0, r1
 3359              	.LVL379:
 3360              		.loc 1 858 1 view .LVU874
 3361 0006 1446     		mov	r4, r2
 859:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((NumByteToRead_up_to_BlockSize>w25qxx.BlockSize)||(NumByteToRead_up_to_BlockSize==0))
 3362              		.loc 1 859 2 is_stmt 1 view .LVU875
 3363              		.loc 1 859 42 is_stmt 0 view .LVU876
 3364 0008 144A     		ldr	r2, .L255
 3365              	.LVL380:
 3366              		.loc 1 859 42 view .LVU877
 3367 000a 9569     		ldr	r5, [r2, #24]
 3368              		.loc 1 859 4 view .LVU878
 3369 000c 9D42     		cmp	r5, r3
 3370 000e 02D3     		bcc	.L252
 3371              		.loc 1 859 53 discriminator 1 view .LVU879
 3372 0010 13B9     		cbnz	r3, .L247
 860:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		NumByteToRead_up_to_BlockSize=w25qxx.BlockSize;
 3373              		.loc 1 860 32 view .LVU880
 3374 0012 2B46     		mov	r3, r5
 3375              	.LVL381:
 3376              		.loc 1 860 32 view .LVU881
 3377 0014 00E0     		b	.L247
 3378              	.LVL382:
 3379              	.L252:
 3380              		.loc 1 860 32 view .LVU882
 3381 0016 2B46     		mov	r3, r5
 3382              	.LVL383:
 3383              	.L247:
 861:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 862:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("+++w25qxx ReadBlock:%d, Offset:%d ,Read %d Bytes, begin...\r\n",Block_Address,OffsetInByte
 863:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 864:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 865:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if(OffsetInByte>=w25qxx.BlockSize)
 3384              		.loc 1 865 2 is_stmt 1 view .LVU883
 3385              		.loc 1 865 4 is_stmt 0 view .LVU884
 3386 0018 A542     		cmp	r5, r4
 3387 001a 1CD9     		bls	.L246
 866:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{
 867:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#if (_W25QXX_DEBUG==1)
 868:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		printf("w25qxx ReadBlock Faild!\r\n");
 869:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_Delay(100);
ARM GAS  /tmp/ccwOEOvR.s 			page 78


 870:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		#endif	
 871:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		return;
 872:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}	
 873:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	StartPage;
 3388              		.loc 1 873 2 is_stmt 1 view .LVU885
 874:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	int32_t		BytesToRead;
 3389              		.loc 1 874 2 view .LVU886
 875:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	uint32_t	LocalOffset;	
 3390              		.loc 1 875 2 view .LVU887
 876:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	if((OffsetInByte+NumByteToRead_up_to_BlockSize) > w25qxx.BlockSize)
 3391              		.loc 1 876 2 view .LVU888
 3392              		.loc 1 876 18 is_stmt 0 view .LVU889
 3393 001c 1919     		adds	r1, r3, r4
 3394              	.LVL384:
 3395              		.loc 1 876 4 view .LVU890
 3396 001e 8D42     		cmp	r5, r1
 3397 0020 1AD2     		bcs	.L249
 877:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead = w25qxx.BlockSize-OffsetInByte;
 3398              		.loc 1 877 3 is_stmt 1 view .LVU891
 3399              		.loc 1 877 33 is_stmt 0 view .LVU892
 3400 0022 2D1B     		subs	r5, r5, r4
 3401              	.LVL385:
 3402              	.L250:
 878:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	else
 879:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead = NumByteToRead_up_to_BlockSize;	
 880:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 3403              		.loc 1 880 2 is_stmt 1 view .LVU893
 3404              		.loc 1 880 14 is_stmt 0 view .LVU894
 3405 0024 FFF7FEFF 		bl	W25qxx_BlockToPage
 3406              	.LVL386:
 3407              		.loc 1 880 68 discriminator 1 view .LVU895
 3408 0028 0C4B     		ldr	r3, .L255
 3409 002a 5A89     		ldrh	r2, [r3, #10]
 3410              		.loc 1 880 61 discriminator 1 view .LVU896
 3411 002c B4FBF2F3 		udiv	r3, r4, r2
 3412              		.loc 1 880 12 discriminator 1 view .LVU897
 3413 0030 C718     		adds	r7, r0, r3
 3414              	.LVL387:
 881:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	LocalOffset = OffsetInByte%w25qxx.PageSize;	
 3415              		.loc 1 881 2 is_stmt 1 view .LVU898
 3416              		.loc 1 881 14 is_stmt 0 view .LVU899
 3417 0032 02FB1344 		mls	r4, r2, r3, r4
 3418              	.LVL388:
 3419              	.L251:
 882:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	do
 3420              		.loc 1 882 2 is_stmt 1 view .LVU900
 883:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	{		
 884:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		W25qxx_ReadPage(pBuffer,StartPage,LocalOffset,BytesToRead);
 3421              		.loc 1 884 3 view .LVU901
 3422 0036 2B46     		mov	r3, r5
 3423 0038 2246     		mov	r2, r4
 3424 003a 3946     		mov	r1, r7
 3425 003c 3046     		mov	r0, r6
 3426 003e FFF7FEFF 		bl	W25qxx_ReadPage
 3427              	.LVL389:
 885:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		StartPage++;
 3428              		.loc 1 885 3 view .LVU902
ARM GAS  /tmp/ccwOEOvR.s 			page 79


 3429              		.loc 1 885 12 is_stmt 0 view .LVU903
 3430 0042 0137     		adds	r7, r7, #1
 3431              	.LVL390:
 886:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		BytesToRead-=w25qxx.PageSize-LocalOffset;
 3432              		.loc 1 886 3 is_stmt 1 view .LVU904
 3433              		.loc 1 886 22 is_stmt 0 view .LVU905
 3434 0044 054B     		ldr	r3, .L255
 3435 0046 5989     		ldrh	r1, [r3, #10]
 3436              		.loc 1 886 14 view .LVU906
 3437 0048 631A     		subs	r3, r4, r1
 3438 004a 1D44     		add	r5, r5, r3
 3439              	.LVL391:
 887:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		pBuffer += w25qxx.PageSize - LocalOffset;
 3440              		.loc 1 887 3 is_stmt 1 view .LVU907
 3441              		.loc 1 887 30 is_stmt 0 view .LVU908
 3442 004c 091B     		subs	r1, r1, r4
 3443              		.loc 1 887 11 view .LVU909
 3444 004e 0E44     		add	r6, r6, r1
 3445              	.LVL392:
 888:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 3446              		.loc 1 888 3 is_stmt 1 view .LVU910
 889:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	}while(BytesToRead>0);		
 3447              		.loc 1 889 20 discriminator 1 view .LVU911
 888:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 		LocalOffset=0;
 3448              		.loc 1 888 14 is_stmt 0 view .LVU912
 3449 0050 0024     		movs	r4, #0
 3450              		.loc 1 889 20 discriminator 1 view .LVU913
 3451 0052 A542     		cmp	r5, r4
 3452 0054 EFDC     		bgt	.L251
 3453              	.LVL393:
 3454              	.L246:
 890:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#if (_W25QXX_DEBUG==1)
 891:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	printf("---w25qxx ReadBlock Done\r\n");
 892:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	W25qxx_Delay(100);
 893:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	#endif	
 894:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** }
 3455              		.loc 1 894 1 view .LVU914
 3456 0056 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3457              	.LVL394:
 3458              	.L249:
 879:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 3459              		.loc 1 879 3 is_stmt 1 view .LVU915
 879:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 3460              		.loc 1 879 15 is_stmt 0 view .LVU916
 3461 0058 1D46     		mov	r5, r3
 3462              	.LVL395:
 879:/home/dat/Documents/colir_one/rocket_code/Module/Src/w25qxx.c **** 	StartPage = W25qxx_BlockToPage(Block_Address)+(OffsetInByte/w25qxx.PageSize);
 3463              		.loc 1 879 15 view .LVU917
 3464 005a E3E7     		b	.L250
 3465              	.L256:
 3466              		.align	2
 3467              	.L255:
 3468 005c 00000000 		.word	w25qxx
 3469              		.cfi_endproc
 3470              	.LFE165:
 3472              		.global	w25qxx
 3473              		.section	.bss.w25qxx,"aw",%nobits
ARM GAS  /tmp/ccwOEOvR.s 			page 80


 3474              		.align	2
 3477              	w25qxx:
 3478 0000 00000000 		.space	40
 3478      00000000 
 3478      00000000 
 3478      00000000 
 3478      00000000 
 3479              		.text
 3480              	.Letext0:
 3481              		.file 2 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 3482              		.file 3 "/home/dat/.config/Code/User/globalStorage/litaitech.stm32-colir-one/@xpack-dev-tools/arm-
 3483              		.file 4 "/home/dat/Documents/colir_one/rocket_code/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32
 3484              		.file 5 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 3485              		.file 6 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 3486              		.file 7 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 3487              		.file 8 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_
 3488              		.file 9 "/home/dat/Documents/colir_one/rocket_code/Module/Inc/w25qxx.h"
 3489              		.file 10 "/home/dat/Documents/colir_one/rocket_code/Module/Inc/w25qxxConf.h"
 3490              		.file 11 "/home/dat/Documents/colir_one/rocket_code/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal
ARM GAS  /tmp/ccwOEOvR.s 			page 81


DEFINED SYMBOLS
                            *ABS*:00000000 w25qxx.c
     /tmp/ccwOEOvR.s:21     .text.W25qxx_Spi:00000000 $t
     /tmp/ccwOEOvR.s:27     .text.W25qxx_Spi:00000000 W25qxx_Spi
     /tmp/ccwOEOvR.s:66     .text.W25qxx_Spi:00000028 $d
     /tmp/ccwOEOvR.s:71     .text.W25qxx_ReadID:00000000 $t
     /tmp/ccwOEOvR.s:77     .text.W25qxx_ReadID:00000000 W25qxx_ReadID
     /tmp/ccwOEOvR.s:156    .text.W25qxx_ReadID:00000044 $d
     /tmp/ccwOEOvR.s:161    .text.W25qxx_ReadUniqID:00000000 $t
     /tmp/ccwOEOvR.s:167    .text.W25qxx_ReadUniqID:00000000 W25qxx_ReadUniqID
     /tmp/ccwOEOvR.s:254    .text.W25qxx_ReadUniqID:00000048 $d
     /tmp/ccwOEOvR.s:3477   .bss.w25qxx:00000000 w25qxx
     /tmp/ccwOEOvR.s:260    .text.W25qxx_WriteEnable:00000000 $t
     /tmp/ccwOEOvR.s:266    .text.W25qxx_WriteEnable:00000000 W25qxx_WriteEnable
     /tmp/ccwOEOvR.s:303    .text.W25qxx_WriteEnable:00000028 $d
     /tmp/ccwOEOvR.s:308    .text.W25qxx_WriteDisable:00000000 $t
     /tmp/ccwOEOvR.s:314    .text.W25qxx_WriteDisable:00000000 W25qxx_WriteDisable
     /tmp/ccwOEOvR.s:351    .text.W25qxx_WriteDisable:00000028 $d
     /tmp/ccwOEOvR.s:356    .text.W25qxx_ReadStatusRegister:00000000 $t
     /tmp/ccwOEOvR.s:362    .text.W25qxx_ReadStatusRegister:00000000 W25qxx_ReadStatusRegister
     /tmp/ccwOEOvR.s:460    .text.W25qxx_ReadStatusRegister:00000064 $d
     /tmp/ccwOEOvR.s:466    .text.W25qxx_WriteStatusRegister:00000000 $t
     /tmp/ccwOEOvR.s:472    .text.W25qxx_WriteStatusRegister:00000000 W25qxx_WriteStatusRegister
     /tmp/ccwOEOvR.s:552    .text.W25qxx_WriteStatusRegister:00000054 $d
     /tmp/ccwOEOvR.s:558    .text.W25qxx_WaitForWriteEnd:00000000 $t
     /tmp/ccwOEOvR.s:564    .text.W25qxx_WaitForWriteEnd:00000000 W25qxx_WaitForWriteEnd
     /tmp/ccwOEOvR.s:620    .text.W25qxx_WaitForWriteEnd:00000040 $d
     /tmp/ccwOEOvR.s:626    .text.W25qxx_Init:00000000 $t
     /tmp/ccwOEOvR.s:632    .text.W25qxx_Init:00000000 W25qxx_Init
     /tmp/ccwOEOvR.s:690    .text.W25qxx_Init:0000003e $d
     /tmp/ccwOEOvR.s:700    .text.W25qxx_Init:00000048 $t
     /tmp/ccwOEOvR.s:890    .text.W25qxx_Init:00000114 $d
     /tmp/ccwOEOvR.s:896    .text.W25qxx_EraseChip:00000000 $t
     /tmp/ccwOEOvR.s:902    .text.W25qxx_EraseChip:00000000 W25qxx_EraseChip
     /tmp/ccwOEOvR.s:972    .text.W25qxx_EraseChip:00000050 $d
     /tmp/ccwOEOvR.s:978    .text.W25qxx_EraseSector:00000000 $t
     /tmp/ccwOEOvR.s:984    .text.W25qxx_EraseSector:00000000 W25qxx_EraseSector
     /tmp/ccwOEOvR.s:1093   .text.W25qxx_EraseSector:00000080 $d
     /tmp/ccwOEOvR.s:1099   .text.W25qxx_EraseBlock:00000000 $t
     /tmp/ccwOEOvR.s:1105   .text.W25qxx_EraseBlock:00000000 W25qxx_EraseBlock
     /tmp/ccwOEOvR.s:1216   .text.W25qxx_EraseBlock:00000084 $d
     /tmp/ccwOEOvR.s:1222   .text.W25qxx_PageToSector:00000000 $t
     /tmp/ccwOEOvR.s:1228   .text.W25qxx_PageToSector:00000000 W25qxx_PageToSector
     /tmp/ccwOEOvR.s:1251   .text.W25qxx_PageToSector:00000010 $d
     /tmp/ccwOEOvR.s:1256   .text.W25qxx_PageToBlock:00000000 $t
     /tmp/ccwOEOvR.s:1262   .text.W25qxx_PageToBlock:00000000 W25qxx_PageToBlock
     /tmp/ccwOEOvR.s:1285   .text.W25qxx_PageToBlock:00000010 $d
     /tmp/ccwOEOvR.s:1290   .text.W25qxx_SectorToBlock:00000000 $t
     /tmp/ccwOEOvR.s:1296   .text.W25qxx_SectorToBlock:00000000 W25qxx_SectorToBlock
     /tmp/ccwOEOvR.s:1319   .text.W25qxx_SectorToBlock:00000010 $d
     /tmp/ccwOEOvR.s:1324   .text.W25qxx_SectorToPage:00000000 $t
     /tmp/ccwOEOvR.s:1330   .text.W25qxx_SectorToPage:00000000 W25qxx_SectorToPage
     /tmp/ccwOEOvR.s:1353   .text.W25qxx_SectorToPage:00000010 $d
     /tmp/ccwOEOvR.s:1358   .text.W25qxx_BlockToPage:00000000 $t
     /tmp/ccwOEOvR.s:1364   .text.W25qxx_BlockToPage:00000000 W25qxx_BlockToPage
     /tmp/ccwOEOvR.s:1387   .text.W25qxx_BlockToPage:00000010 $d
     /tmp/ccwOEOvR.s:1392   .text.W25qxx_IsEmptyPage:00000000 $t
ARM GAS  /tmp/ccwOEOvR.s 			page 82


     /tmp/ccwOEOvR.s:1398   .text.W25qxx_IsEmptyPage:00000000 W25qxx_IsEmptyPage
     /tmp/ccwOEOvR.s:1670   .text.W25qxx_IsEmptyPage:00000134 $d
     /tmp/ccwOEOvR.s:1677   .text.W25qxx_IsEmptySector:00000000 $t
     /tmp/ccwOEOvR.s:1683   .text.W25qxx_IsEmptySector:00000000 W25qxx_IsEmptySector
     /tmp/ccwOEOvR.s:1955   .text.W25qxx_IsEmptySector:00000134 $d
     /tmp/ccwOEOvR.s:1962   .text.W25qxx_IsEmptyBlock:00000000 $t
     /tmp/ccwOEOvR.s:1968   .text.W25qxx_IsEmptyBlock:00000000 W25qxx_IsEmptyBlock
     /tmp/ccwOEOvR.s:2240   .text.W25qxx_IsEmptyBlock:00000134 $d
     /tmp/ccwOEOvR.s:2247   .text.W25qxx_WriteByte:00000000 $t
     /tmp/ccwOEOvR.s:2253   .text.W25qxx_WriteByte:00000000 W25qxx_WriteByte
     /tmp/ccwOEOvR.s:2357   .text.W25qxx_WriteByte:0000007c $d
     /tmp/ccwOEOvR.s:2363   .text.W25qxx_WritePage:00000000 $t
     /tmp/ccwOEOvR.s:2369   .text.W25qxx_WritePage:00000000 W25qxx_WritePage
     /tmp/ccwOEOvR.s:2517   .text.W25qxx_WritePage:000000ac $d
     /tmp/ccwOEOvR.s:2524   .text.W25qxx_WriteSector:00000000 $t
     /tmp/ccwOEOvR.s:2530   .text.W25qxx_WriteSector:00000000 W25qxx_WriteSector
     /tmp/ccwOEOvR.s:2658   .text.W25qxx_WriteSector:0000005c $d
     /tmp/ccwOEOvR.s:2663   .text.W25qxx_WriteBlock:00000000 $t
     /tmp/ccwOEOvR.s:2669   .text.W25qxx_WriteBlock:00000000 W25qxx_WriteBlock
     /tmp/ccwOEOvR.s:2797   .text.W25qxx_WriteBlock:0000005c $d
     /tmp/ccwOEOvR.s:2802   .text.W25qxx_ReadByte:00000000 $t
     /tmp/ccwOEOvR.s:2808   .text.W25qxx_ReadByte:00000000 W25qxx_ReadByte
     /tmp/ccwOEOvR.s:2910   .text.W25qxx_ReadByte:00000078 $d
     /tmp/ccwOEOvR.s:2916   .text.W25qxx_ReadBytes:00000000 $t
     /tmp/ccwOEOvR.s:2922   .text.W25qxx_ReadBytes:00000000 W25qxx_ReadBytes
     /tmp/ccwOEOvR.s:3031   .text.W25qxx_ReadBytes:00000084 $d
     /tmp/ccwOEOvR.s:3038   .text.W25qxx_ReadPage:00000000 $t
     /tmp/ccwOEOvR.s:3044   .text.W25qxx_ReadPage:00000000 W25qxx_ReadPage
     /tmp/ccwOEOvR.s:3188   .text.W25qxx_ReadPage:000000a4 $d
     /tmp/ccwOEOvR.s:3195   .text.W25qxx_ReadSector:00000000 $t
     /tmp/ccwOEOvR.s:3201   .text.W25qxx_ReadSector:00000000 W25qxx_ReadSector
     /tmp/ccwOEOvR.s:3329   .text.W25qxx_ReadSector:0000005c $d
     /tmp/ccwOEOvR.s:3334   .text.W25qxx_ReadBlock:00000000 $t
     /tmp/ccwOEOvR.s:3340   .text.W25qxx_ReadBlock:00000000 W25qxx_ReadBlock
     /tmp/ccwOEOvR.s:3468   .text.W25qxx_ReadBlock:0000005c $d
     /tmp/ccwOEOvR.s:3474   .bss.w25qxx:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_TransmitReceive
hspi1
HAL_GPIO_WritePin
HAL_Delay
HAL_GetTick
HAL_SPI_Receive
HAL_SPI_Transmit
