Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 30 19:44:44 2022
| Host         : LAPTOP-3ORB5S4M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file aclock_control_sets_placed.rpt
| Design       : aclock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   266 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |           15 |
| No           | Yes                   | No                     |              12 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|          Clock Signal          |      Enable Signal      |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_hour_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   |                         | tmp_minute_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | Alarm_i_1_n_0           | reset_IBUF                    |                1 |              1 |         1.00 |
|  tmp_minute_reg[4]_LDC_i_1_n_0 |                         | tmp_minute_reg[4]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[5]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_hour[5]_P_i_1_n_0   | tmp_hour_reg[4]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  tmp_minute_reg[0]_LDC_i_1_n_0 |                         | tmp_minute_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[5]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[4]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_1s_BUFG                   | tmp_minute[5]_P_i_1_n_0 | tmp_minute_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  tmp_hour_reg[2]_LDC_i_1_n_0   |                         | tmp_hour_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_hour_reg[1]_LDC_i_1_n_0   |                         | tmp_hour_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_hour_reg[0]_LDC_i_1_n_0   |                         | tmp_hour_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_hour_reg[5]_LDC_i_1_n_0   |                         | tmp_hour_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_hour_reg[4]_LDC_i_1_n_0   |                         | tmp_hour_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_hour_reg[3]_LDC_i_1_n_0   |                         | tmp_hour_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  tmp_minute_reg[1]_LDC_i_1_n_0 |                         | tmp_minute_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  tmp_minute_reg[5]_LDC_i_1_n_0 |                         | tmp_minute_reg[5]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  tmp_minute_reg[2]_LDC_i_1_n_0 |                         | tmp_minute_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  tmp_minute_reg[3]_LDC_i_1_n_0 |                         | tmp_minute_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                 |                         | reset_IBUF                    |                1 |              5 |         5.00 |
|  clk_1s_BUFG                   |                         | reset_IBUF                    |                2 |              6 |         3.00 |
|  clk_1s_BUFG                   | LD_alarm_IBUF           | reset_IBUF                    |                6 |             14 |         2.33 |
+--------------------------------+-------------------------+-------------------------------+------------------+----------------+--------------+


