
<!DOCTYPE HTML>
<html lang="zh-hans" >
    <head>
        <meta charset="UTF-8">
        <meta content="text/html; charset=utf-8" http-equiv="Content-Type">
        <title>参考文献 · FPGA并行编程</title>
        <meta http-equiv="X-UA-Compatible" content="IE=edge" />
        <meta name="description" content="">
        <meta name="generator" content="GitBook 3.2.3">
        <meta name="author" content="xupsh">
        
        
    
    <link rel="stylesheet" href="gitbook/style.css">

    
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-yahei/yahei.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-code/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-katex/katex.min.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-splitter/splitter.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-disqus/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-search-plus/search.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-expandable-chapters-small/expandable-chapters-small.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-image-captions/image-captions.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-anchor-navigation-ex-toc/style/plugin.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-hints/plugin-hints.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-highlight/website.css">
                
            
                
                <link rel="stylesheet" href="gitbook/gitbook-plugin-fontsettings/website.css">
                
            
        

    

    
        
        <link rel="stylesheet" href="styles/website.css">
        
    
        
    
        
    
        
    
        
    
        
    

        
    
    
    
    <meta name="HandheldFriendly" content="true"/>
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black">
    <link rel="apple-touch-icon-precomposed" sizes="152x152" href="gitbook/images/apple-touch-icon-precomposed-152.png">
    <link rel="shortcut icon" href="gitbook/images/favicon.ico" type="image/x-icon">

    
    
    <link rel="prev" href="SKIPGLOSSARY.html" />
    

    <style>
    @media only screen and (max-width: 640px) {
        .book-header .hidden-mobile {
            display: none;
        }
    }
    </style>
    <script>
        window["gitbook-plugin-github-buttons"] = {"buttons":[{"user":"xupsh","repo":"pp4fpgas-cn","type":"star","size":"small","count":true}]};
    </script>

    </head>
    <body>
        
<div class="book">
    <div class="book-summary">
        
            
<div id="book-search-input" role="search">
    <input type="text" placeholder="输入并搜索" />
</div>

            
                <nav role="navigation">
                


<ul class="summary">
    
    

    

    
        
        <li class="header">序</li>
        
        
    
        <li class="chapter " data-level="1.1" data-path="PREFACE.html">
            
                <a href="PREFACE.html">
            
                    
                    译序
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">README</li>
        
        
    
        <li class="chapter " data-level="2.1" data-path="./">
            
                <a href="./">
            
                    
                    FPGA并行编程
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">正文</li>
        
        
    
        <li class="chapter " data-level="3.1" data-path="00-Preface.html">
            
                <a href="00-Preface.html">
            
                    
                    第零章 前言
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.2" data-path="01-Introduction.html">
            
                <a href="01-Introduction.html">
            
                    
                    第一章 简介
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.3" data-path="02-Finite-Impulse-Response-Filters.html">
            
                <a href="02-Finite-Impulse-Response-Filters.html">
            
                    
                    第二章 FIR滤波器
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.4" data-path="03-CORDIC.html">
            
                <a href="03-CORDIC.html">
            
                    
                    第三章 CORDIC
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.5" data-path="04-Discrete-Fourier-Transform.html">
            
                <a href="04-Discrete-Fourier-Transform.html">
            
                    
                    第四章 离散傅立叶变换
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.6" data-path="05-Fast-Fourier-Transform.html">
            
                <a href="05-Fast-Fourier-Transform.html">
            
                    
                    第五章 快速傅里叶变换
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.7" data-path="06-Sparse-Matrix-Vector-Multiplication.html">
            
                <a href="06-Sparse-Matrix-Vector-Multiplication.html">
            
                    
                    第六章 稀疏矩阵向量乘法
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.8" data-path="07-Matrix-Multiplication.html">
            
                <a href="07-Matrix-Multiplication.html">
            
                    
                    第七章 矩阵乘法
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.9" data-path="08-Prefix-Sum-and-Histogram.html">
            
                <a href="08-Prefix-Sum-and-Histogram.html">
            
                    
                    第八章 前缀和与直方图
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.10" data-path="09-Video-Systems.html">
            
                <a href="09-Video-Systems.html">
            
                    
                    第九章 视频系统
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.11" data-path="10-Sorting-Algorithms.html">
            
                <a href="10-Sorting-Algorithms.html">
            
                    
                    第十章 排序算法
            
                </a>
            

            
        </li>
    
        <li class="chapter " data-level="3.12" data-path="11-Huffman-Encoding.html">
            
                <a href="11-Huffman-Encoding.html">
            
                    
                    第十一章 霍夫曼排序
            
                </a>
            

            
        </li>
    

    
        
        <li class="header">附录</li>
        
        
    
        <li class="chapter " data-level="4.1" data-path="SKIPGLOSSARY.html">
            
                <a href="SKIPGLOSSARY.html">
            
                    
                    词汇表汇总
            
                </a>
            

            
        </li>
    
        <li class="chapter active" data-level="4.2" data-path="BIBLIOGRAPHY.html">
            
                <a href="BIBLIOGRAPHY.html">
            
                    
                    参考文献
            
                </a>
            

            
        </li>
    

    

    <li class="divider"></li>

    <li>
        <a href="https://www.gitbook.com" target="blank" class="gitbook-link">
            本书使用 GitBook 发布
        </a>
    </li>
</ul>


                </nav>
            
        
    </div>

    <div class="book-body">
        
            <div class="body-inner">
                
                    

<div class="book-header" role="navigation">
    

    <!-- Title -->
    <h1>
        <i class="fa fa-circle-o-notch fa-spin"></i>
        <a href="." >参考文献</a>
    </h1>
</div>




                    <div class="page-wrapper" tabindex="-1" role="main">
                        <div class="page-inner">
                            
<div class="search-plus" id="book-search-results">
    <div class="search-noresults">
    
                                <section class="normal markdown-section">
                                
                                <div id="anchor-navigation-ex-navbar"><i class="fa fa-anchor"></i><ul><li><span class="title-icon "></span><a href="#&#x53C2;&#x8003;&#x6587;&#x732E;"><b></b>&#x53C2;&#x8003;&#x6587;&#x732E;</a></li><ul><li><span class="title-icon "></span><a href="#1"><b></b>1</a></li><li><span class="title-icon "></span><a href="#2"><b></b>2</a></li><li><span class="title-icon "></span><a href="#3"><b></b>3</a></li><li><span class="title-icon "></span><a href="#4"><b></b>4</a></li><li><span class="title-icon "></span><a href="#5"><b></b>5</a></li><li><span class="title-icon "></span><a href="#6"><b></b>6</a></li><li><span class="title-icon "></span><a href="#7"><b></b>7</a></li><li><span class="title-icon "></span><a href="#8"><b></b>8</a></li><li><span class="title-icon "></span><a href="#9"><b></b>9</a></li><li><span class="title-icon "></span><a href="#10"><b></b>10</a></li><li><span class="title-icon "></span><a href="#11"><b></b>11</a></li><li><span class="title-icon "></span><a href="#12"><b></b>12</a></li><li><span class="title-icon "></span><a href="#13"><b></b>13</a></li><li><span class="title-icon "></span><a href="#14"><b></b>14</a></li><li><span class="title-icon "></span><a href="#15"><b></b>15</a></li><li><span class="title-icon "></span><a href="#16"><b></b>16</a></li><li><span class="title-icon "></span><a href="#17"><b></b>17</a></li><li><span class="title-icon "></span><a href="#18"><b></b>18</a></li><li><span class="title-icon "></span><a href="#19"><b></b>19</a></li><li><span class="title-icon "></span><a href="#20"><b></b>20</a></li><li><span class="title-icon "></span><a href="#21"><b></b>21</a></li><li><span class="title-icon "></span><a href="#22"><b></b>22</a></li><li><span class="title-icon "></span><a href="#23"><b></b>23</a></li><li><span class="title-icon "></span><a href="#24"><b></b>24</a></li><li><span class="title-icon "></span><a href="#25"><b></b>25</a></li><li><span class="title-icon "></span><a href="#26"><b></b>26</a></li><li><span class="title-icon "></span><a href="#27"><b></b>27</a></li><li><span class="title-icon "></span><a href="#28"><b></b>28</a></li><li><span class="title-icon "></span><a href="#29"><b></b>29</a></li><li><span class="title-icon "></span><a href="#30"><b></b>30</a></li><li><span class="title-icon "></span><a href="#31"><b></b>31</a></li><li><span class="title-icon "></span><a href="#32"><b></b>32</a></li><li><span class="title-icon "></span><a href="#33"><b></b>33</a></li><li><span class="title-icon "></span><a href="#34"><b></b>34</a></li><li><span class="title-icon "></span><a href="#35"><b></b>35</a></li><li><span class="title-icon "></span><a href="#36"><b></b>36</a></li><li><span class="title-icon "></span><a href="#37"><b></b>37</a></li><li><span class="title-icon "></span><a href="#38"><b></b>38</a></li><li><span class="title-icon "></span><a href="#39"><b></b>39</a></li><li><span class="title-icon "></span><a href="#40"><b></b>40</a></li><li><span class="title-icon "></span><a href="#41"><b></b>41</a></li><li><span class="title-icon "></span><a href="#42"><b></b>42</a></li><li><span class="title-icon "></span><a href="#43"><b></b>43</a></li><li><span class="title-icon "></span><a href="#44"><b></b>44</a></li><li><span class="title-icon "></span><a href="#45"><b></b>45</a></li><li><span class="title-icon "></span><a href="#46"><b></b>46</a></li><li><span class="title-icon "></span><a href="#47"><b></b>47</a></li><li><span class="title-icon "></span><a href="#48"><b></b>48</a></li><li><span class="title-icon "></span><a href="#49"><b></b>49</a></li><li><span class="title-icon "></span><a href="#50"><b></b>50</a></li><li><span class="title-icon "></span><a href="#51"><b></b>51</a></li><li><span class="title-icon "></span><a href="#52"><b></b>52</a></li><li><span class="title-icon "></span><a href="#53"><b></b>53</a></li><li><span class="title-icon "></span><a href="#54"><b></b>54</a></li><li><span class="title-icon "></span><a href="#55"><b></b>55</a></li><li><span class="title-icon "></span><a href="#56"><b></b>56</a></li><li><span class="title-icon "></span><a href="#57"><b></b>57</a></li><li><span class="title-icon "></span><a href="#58"><b></b>58</a></li><li><span class="title-icon "></span><a href="#59"><b></b>59</a></li><li><span class="title-icon "></span><a href="#60"><b></b>60</a></li><li><span class="title-icon "></span><a href="#61"><b></b>61</a></li><li><span class="title-icon "></span><a href="#62"><b></b>62</a></li><li><span class="title-icon "></span><a href="#63"><b></b>63</a></li><li><span class="title-icon "></span><a href="#64"><b></b>64</a></li></ul></ul></div><a href="#&#x53C2;&#x8003;&#x6587;&#x732E;" id="anchorNavigationExGoTop"><i class="fa fa-arrow-up"></i></a><h1 id="&#x53C2;&#x8003;&#x6587;&#x732E;"><a name="&#x53C2;&#x8003;&#x6587;&#x732E;" class="anchor-navigation-ex-anchor" href="#&#x53C2;&#x8003;&#x6587;&#x732E;"><i class="fa fa-link" aria-hidden="true"></i></a>&#x53C2;&#x8003;&#x6587;&#x732E;</h1>
<h2 id="1"><a name="1" class="anchor-navigation-ex-anchor" href="#1"><i class="fa fa-link" aria-hidden="true"></i></a>1</h2>
<pre><code class="lang-latex">Ameer M.S. Abdelhadi and Guy G.F. Lemieux. Modular multi-ported SRAM-based memories.
In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA),
pages 35{44. ACM, 2014. ISBN 978-1-4503-2671-1. doi: 10.1145/2554688.2554773. URL
http://doi.acm.org/10.1145/2554688.2554773.
</code></pre>
<h2 id="2"><a name="2" class="anchor-navigation-ex-anchor" href="#2"><i class="fa fa-link" aria-hidden="true"></i></a>2</h2>
<pre><code class="lang-latex">SystemC. Accellera, 2.3.2 edition, October 2017. URL http://www.accellera.org/
downloads/standards/systemc.
</code></pre>
<h2 id="3"><a name="3" class="anchor-navigation-ex-anchor" href="#3"><i class="fa fa-link" aria-hidden="true"></i></a>3</h2>
<pre><code class="lang-latex">Hassan M. Ahmed, Jean-Marc Delosme, and Martin Morf. Highly concurrent computing
structures for matrix arithmetic and signal processing. IEEE Computer, 15(1):65{82, 1982.s
</code></pre>
<h2 id="4"><a name="4" class="anchor-navigation-ex-anchor" href="#4"><i class="fa fa-link" aria-hidden="true"></i></a>4</h2>
<pre><code class="lang-latex">Raymond J. Andraka. Building a high performance bit-serial processor in an FPGA. In
Proceedings of Design SuperCon, volume 96, pages 1{5, 1996.
</code></pre>
<h2 id="5"><a name="5" class="anchor-navigation-ex-anchor" href="#5"><i class="fa fa-link" aria-hidden="true"></i></a>5</h2>
<pre><code class="lang-latex">Oriol Arcas-Abella et al. An empirical evaluation of high-level synthesis languages and tools
for database acceleration. In Proceedings of the International Field Programmable Logic and
Applications Conference (FPL), pages 1{8. IEEE, 2014.
</code></pre>
<h2 id="6"><a name="6" class="anchor-navigation-ex-anchor" href="#6"><i class="fa fa-link" aria-hidden="true"></i></a>6</h2>
<pre><code class="lang-latex">AMBA AXI and ACE Protocol Specication. ARM Limited, v1.0 edition, 2013. URL http://
infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022e/index.html. ARM
IHI 0022E.
</code></pre>
<h2 id="7"><a name="7" class="anchor-navigation-ex-anchor" href="#7"><i class="fa fa-link" aria-hidden="true"></i></a>7</h2>
<pre><code class="lang-latex">Bryce E. Bayer. Color imaging array, July 1976. US 3971065.
</code></pre>
<h2 id="8"><a name="8" class="anchor-navigation-ex-anchor" href="#8"><i class="fa fa-link" aria-hidden="true"></i></a>8</h2>
<pre><code class="lang-latex">Samuel Bayliss and George A. Constantinides. Optimizing SDRAM bandwidth for cus-
tom FPGA loop accelerators. In Proceedings of the International Symposium on Field Pro-
grammable Gate Arrays (FPGA), pages 195{204. ACM, February 2012.
</code></pre>
<h2 id="9"><a name="9" class="anchor-navigation-ex-anchor" href="#9"><i class="fa fa-link" aria-hidden="true"></i></a>9</h2>
<pre><code class="lang-latex">Marcus Bednara et al. Tradeo analysis and architecture design of a hybrid hardware/soft-
ware sorter. In Proceedings of the International Conference on Application-specic Systems,
Architectures and Processors (ASAP), pages 299{308. IEEE, 2000.
</code></pre>
<h2 id="10"><a name="10" class="anchor-navigation-ex-anchor" href="#10"><i class="fa fa-link" aria-hidden="true"></i></a>10</h2>
<pre><code class="lang-latex">Vaughn Betz and Jonathan Rose. VPR: A new packing, placement and routing tool for
FPGA research. In Proceedings of the International Field Programmable Logic and Applications
Conference (FPL), pages 213{222. Springer, 1997.
</code></pre>
<h2 id="11"><a name="11" class="anchor-navigation-ex-anchor" href="#11"><i class="fa fa-link" aria-hidden="true"></i></a>11</h2>
<pre><code class="lang-latex">Guy E. Blelloch. Prex sums and their applications. Technical Report CMU-CS-90-190, School
of Computer Science, Carnegie Mellon University, November 1990.
</code></pre>
<h2 id="12"><a name="12" class="anchor-navigation-ex-anchor" href="#12"><i class="fa fa-link" aria-hidden="true"></i></a>12</h2>
<pre><code class="lang-latex">Stephen Brown and Jonathan Rose. FPGA and CPLD architectures: A tutorial. IEEE Design
and Test of Computers, 13(2):42{57, 1996.
</code></pre>
<h2 id="13"><a name="13" class="anchor-navigation-ex-anchor" href="#13"><i class="fa fa-link" aria-hidden="true"></i></a>13</h2>
<pre><code class="lang-latex">Andrew Canis, Jongsok Choi, Mark Aldham, Victor Zhang, Ahmed Kammoona, Jason H
Anderson, Stephen Brown, and Tomasz Czajkowski. LegUp: high-level synthesis for FPGA-
based processor/accelerator systems. In Proceedings of the International Symposium on Field
Programmable Gate Arrays (FPGA), pages 33{36. ACM, 2011.
</code></pre>
<h2 id="14"><a name="14" class="anchor-navigation-ex-anchor" href="#14"><i class="fa fa-link" aria-hidden="true"></i></a>14</h2>
<pre><code class="lang-latex">Jianwen Chen, Jason Cong, Ming Yan, and Yi Zou. FPGA-accelerated 3D reconstruction using
compressive sensing. In Proceedings of the International Symposium on Field Programmable
Gate Arrays (FPGA), pages 163{166. ACM, 2012.
</code></pre>
<h2 id="15"><a name="15" class="anchor-navigation-ex-anchor" href="#15"><i class="fa fa-link" aria-hidden="true"></i></a>15</h2>
<pre><code class="lang-latex">Jason Cong, Bin Liu, Stephen Neuendorer, Juanjo Noguera, Kees Vissers, and Zhiru Zhang.
High-level synthesis for fpgas: From prototyping to deployment. IEEE Transactions on
Computer-aided Design of Integrated Circuits and Systems (TCAD), 30(4):473{491, 2011.
</code></pre>
<h2 id="16"><a name="16" class="anchor-navigation-ex-anchor" href="#16"><i class="fa fa-link" aria-hidden="true"></i></a>16</h2>
<pre><code class="lang-latex">James W. Cooley and John W. Tukey. An algorithm for the machine calculation of complex
fourier series. Mathematics of Computation, 19(90):297{301, 1965. ISSN 00255718. URL
http://www.jstor.org/stable/2003354.
</code></pre>
<h2 id="17"><a name="17" class="anchor-navigation-ex-anchor" href="#17"><i class="fa fa-link" aria-hidden="true"></i></a>17</h2>
<pre><code class="lang-latex">Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Cliord Stein. Introduction to
Algorithms, Third Edition. MIT Press, 3rd edition, 2009. ISBN 0262033844, 9780262033848.
</code></pre>
<h2 id="18"><a name="18" class="anchor-navigation-ex-anchor" href="#18"><i class="fa fa-link" aria-hidden="true"></i></a>18</h2>
<pre><code class="lang-latex">Philippe Coussy and Adam Morawiec. High-level synthesis, volume 1. Springer, 2010.
</code></pre>
<h2 id="19"><a name="19" class="anchor-navigation-ex-anchor" href="#19"><i class="fa fa-link" aria-hidden="true"></i></a>19</h2>
<pre><code class="lang-latex">Steve Dai, Ritchie Zhao, Gai Liu, Shreesha Srinath, Udit Gupta, Christopher Batten, and
Zhiru Zhang. Dynamic hazard resolution for pipelining irregular loops in high-level synthesis.
In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA),
pages 189{194, 2017. ISBN 978-1-4503-4354-1. doi: 10.1145/3020078.3021754. URL http:
//doi.acm.org/10.1145/3020078.3021754.
</code></pre>
<h2 id="20"><a name="20" class="anchor-navigation-ex-anchor" href="#20"><i class="fa fa-link" aria-hidden="true"></i></a>20</h2>
<pre><code class="lang-latex">Jerey Dean and Sanjay Ghemawat. MapReduce: Simplied data processing on large clusters.
Communications of the ACM, 51(1):107{113, January 2008. ISSN 0001-0782. doi: 10.1145/
1327452.1327492. URL http://doi.acm.org/10.1145/1327452.1327492.
</code></pre>
<h2 id="21"><a name="21" class="anchor-navigation-ex-anchor" href="#21"><i class="fa fa-link" aria-hidden="true"></i></a>21</h2>
<pre><code class="lang-latex">Alvin M. Despain. Fourier transform computers using CORDIC iterations. IEEE Transactions
on Computers, 100(10):993{1001, 1974.
</code></pre>
<h2 id="22"><a name="22" class="anchor-navigation-ex-anchor" href="#22"><i class="fa fa-link" aria-hidden="true"></i></a>22</h2>
<pre><code class="lang-latex">J. Detrey and F. de Dinechin. Floating-point trigonometric functions for FPGAs. In Proceed-
ings of the International Field Programmable Logic and Applications Conference (FPL), pages
29{34, August 2007. doi: 10.1109/FPL.2007.4380621.
</code></pre>
<h2 id="23"><a name="23" class="anchor-navigation-ex-anchor" href="#23"><i class="fa fa-link" aria-hidden="true"></i></a>23</h2>
<pre><code class="lang-latex">L Peter Deutsch. DEFLATE compressed data format specication version 1.3. 1996.
</code></pre>
<h2 id="24"><a name="24" class="anchor-navigation-ex-anchor" href="#24"><i class="fa fa-link" aria-hidden="true"></i></a>24</h2>
<pre><code class="lang-latex">Jean Duprat and Jean-Michel Muller. The CORDIC algorithm: new results for fast VLSI
implementation. IEEE Transactions on Computers, 42(2):168{178, 1993.
</code></pre>
<h2 id="25"><a name="25" class="anchor-navigation-ex-anchor" href="#25"><i class="fa fa-link" aria-hidden="true"></i></a>25</h2>
<pre><code class="lang-latex">Brian P. Flannery, William H. Press, Saul A. Teukolsky, and William Vetterling. Numerical
recipes in C. Press Syndicate of the University of Cambridge, New York, 1992.
</code></pre>
<h2 id="26"><a name="26" class="anchor-navigation-ex-anchor" href="#26"><i class="fa fa-link" aria-hidden="true"></i></a>26</h2>
<pre><code class="lang-latex">Daniel D. Gajski, Nikil D. Dutt, Allen C.H. Wu, and Steve Y.L. Lin. High-Level Synthesis:
Introduction to Chip and System Design. Springer Science &amp; Business Media, 2012.
</code></pre>
<h2 id="27"><a name="27" class="anchor-navigation-ex-anchor" href="#27"><i class="fa fa-link" aria-hidden="true"></i></a>27</h2>
<pre><code class="lang-latex">W Morven Gentleman and Gordon Sande. Fast fourier transforms: for fun and prot. In
Proceedings of the November 7-10, 1966, fall joint computer conference, pages 563{578. ACM,
1966.
</code></pre>
<h2 id="28"><a name="28" class="anchor-navigation-ex-anchor" href="#28"><i class="fa fa-link" aria-hidden="true"></i></a>28</h2>
<pre><code class="lang-latex">Nivia George, HyoukJoong Lee, David Novo, Tiark Rompf, Kevin J. Brown, Arvind K. Su-
jeeth, Martin Odersky, Kunle Olukotun, and Paolo Ienne. Hardware system synthesis from
domain-specic languages. In Proceedings of the International Field Programmable Logic and
Applications Conference (FPL), pages 1{8. IEEE, 2014.
</code></pre>
<h2 id="29"><a name="29" class="anchor-navigation-ex-anchor" href="#29"><i class="fa fa-link" aria-hidden="true"></i></a>29</h2>
<pre><code class="lang-latex">Sumit Gupta, Rajesh Gupta, Nikil Dutt, and Alexandru Nicolau. SPARK: A Parallelizing
Approach to the High-level Synthesis of Digital Circuits. Kluwer, 2004. ISBN 1-4020-7837-4.
</code></pre>
<h2 id="30"><a name="30" class="anchor-navigation-ex-anchor" href="#30"><i class="fa fa-link" aria-hidden="true"></i></a>30</h2>
<pre><code class="lang-latex">Scott Hauck and Andre DeHon. Recongurable computing: the theory and practice of FPGA-
based computation, volume 1. Morgan Kaufmann, 2010.
</code></pre>
<h2 id="31"><a name="31" class="anchor-navigation-ex-anchor" href="#31"><i class="fa fa-link" aria-hidden="true"></i></a>31</h2>
<pre><code class="lang-latex">James Hegarty, Ross Daly, Zachary DeVito, Jonathan Ragan-Kelley, Mark Horowitz, and
Pat Hanrahan. Rigel: Flexible multi-rate image processing hardware. ACM Trans. Graph.,
35(4):85:1{85:11, July 2016. ISSN 0730-0301. doi: 10.1145/2897824.2925892. URL http:
//doi.acm.org/10.1145/2897824.2925892.
</code></pre>
<h2 id="32"><a name="32" class="anchor-navigation-ex-anchor" href="#32"><i class="fa fa-link" aria-hidden="true"></i></a>32</h2>
<pre><code class="lang-latex">M. Heideman, D. Johnson, and C. Burrus. Gauss and the history of the fast fourier transform.
ASSP Magazine, IEEE, 1(4):14{21, October 1984. ISSN 0740-7467. doi: 10.1109/MASSP.
1984.1162257.
</code></pre>
<h2 id="33"><a name="33" class="anchor-navigation-ex-anchor" href="#33"><i class="fa fa-link" aria-hidden="true"></i></a>33</h2>
<pre><code class="lang-latex">David A. Human. A method for the construction of minimum-redundancy codes. Proceedings
of the IRE, 40(9):1098{1101, 1952.
</code></pre>
<h2 id="34"><a name="34" class="anchor-navigation-ex-anchor" href="#34"><i class="fa fa-link" aria-hidden="true"></i></a>34</h2>
<pre><code class="lang-latex">Ryan Kastner, Anup Hosangadi, and Farzan Fallah. Arithmetic optimization techniques for
hardware and software design. Cambridge University Press, 2010.
</code></pre>
<h2 id="35"><a name="35" class="anchor-navigation-ex-anchor" href="#35"><i class="fa fa-link" aria-hidden="true"></i></a>35</h2>
<pre><code class="lang-latex">David Knapp. Behavioral Synthesis: Digital System Design using the Synopsys Behavioral
Compiler. Prentice-Hall, 1996. ISBN 0-13-569252-0.
</code></pre>
<h2 id="36"><a name="36" class="anchor-navigation-ex-anchor" href="#36"><i class="fa fa-link" aria-hidden="true"></i></a>36</h2>
<pre><code class="lang-latex">Donald Ervin Knuth. The art of computer programming: sorting and searching, volume 3.
Pearson Education, 1998.
</code></pre>
<h2 id="37"><a name="37" class="anchor-navigation-ex-anchor" href="#37"><i class="fa fa-link" aria-hidden="true"></i></a>37</h2>
<pre><code class="lang-latex">Charles Eric Laforest, Zimo Li, Tristan O&apos;rourke, Ming G. Liu, and J. Gregory Stean.
Composing multi-ported memories on FPGAs. ACM Transactions on Recongurable Tech-
nology and Systems (TRETS), 7(3):16:1{16:23, September 2014. ISSN 1936-7406. doi:
10.1145/2629629. URL http://doi.acm.org/10.1145/2629629.
</code></pre>
<h2 id="38"><a name="38" class="anchor-navigation-ex-anchor" href="#38"><i class="fa fa-link" aria-hidden="true"></i></a>38</h2>
<pre><code class="lang-latex">Glen G. Langdon Jr, Joan L. Mitchell, William B. Pennebaker, and Jorma J. Rissanen. Arith-
metic coding encoder and decoder system, February 27 1990. US Patent 4,905,297.
</code></pre>
<h2 id="39"><a name="39" class="anchor-navigation-ex-anchor" href="#39"><i class="fa fa-link" aria-hidden="true"></i></a>39</h2>
<pre><code class="lang-latex">Dajung Lee, Janarbek Matai, Brad Weals, and Ryan Kastner. High throughput channel
tracking for JTRS wireless channel emulation. In Proceedings of the International Field Pro-
grammable Logic and Applications Conference (FPL). IEEE, 2014.
</code></pre>
<h2 id="40"><a name="40" class="anchor-navigation-ex-anchor" href="#40"><i class="fa fa-link" aria-hidden="true"></i></a>40</h2>
<pre><code class="lang-latex">Edward A. Lee and David G. Messerschmitt. Pipeline interleaved programmable DSPs: Ar-
chitecture. IEEE Transactions on Acoustics, Speech, and Signal Processing (TASSP), 35(9):
1320{1333, September 1987.
</code></pre>
<h2 id="41"><a name="41" class="anchor-navigation-ex-anchor" href="#41"><i class="fa fa-link" aria-hidden="true"></i></a>41</h2>
<pre><code class="lang-latex">Edward A. Lee and Pravin Varaiya. Structure and Interpretation of Signals and Systems,
Second Edition. 2011. ISBN 0578077191. URL LeeVaraiya.org.
</code></pre>
<h2 id="42"><a name="42" class="anchor-navigation-ex-anchor" href="#42"><i class="fa fa-link" aria-hidden="true"></i></a>42</h2>
<pre><code class="lang-latex">Edward Ashford Lee. Plato and the Nerd: The Creative Partnership of Humans and Technol-
ogy. MIT Press, 2017. ISBN 978-0262036481.
</code></pre>
<h2 id="43"><a name="43" class="anchor-navigation-ex-anchor" href="#43"><i class="fa fa-link" aria-hidden="true"></i></a>43</h2>
<pre><code class="lang-latex">C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry by retiming. In Third
Caltech Conference On VLSI, 1993.
</code></pre>
<h2 id="44"><a name="44" class="anchor-navigation-ex-anchor" href="#44"><i class="fa fa-link" aria-hidden="true"></i></a>44</h2>
<pre><code class="lang-latex">G. Liu, M. Tan, S. Dai, R. Zhao, and Z. Zhang. Architecture and synthesis for area-ecient
pipelining of irregular loop nests. IEEE Transactions on Computer-aided Design of Integrated
Circuits and Systems (TCAD), 36(11):1817{1830, November 2017. ISSN 0278-0070. doi:
10.1109/TCAD.2017.2664067.
</code></pre>
<h2 id="45"><a name="45" class="anchor-navigation-ex-anchor" href="#45"><i class="fa fa-link" aria-hidden="true"></i></a>45</h2>
<pre><code class="lang-latex">Rui Marcelino et al. Sorting units for FPGA-based embedded systems. In Distributed Embedded
Systems: Design, Middleware and Resources, pages 11{22. Springer, 2008.
</code></pre>
<h2 id="46"><a name="46" class="anchor-navigation-ex-anchor" href="#46"><i class="fa fa-link" aria-hidden="true"></i></a>46</h2>
<pre><code class="lang-latex">Janarbek Matai, Pingfan Meng, Lingjuan Wu, Brad T Weals, and Ryan Kastner. Designing a
hardware in the loop wireless digital channel emulator for software dened radio. In Proceedings
of the International Conference on Field-Programmable Technology (FPT). IEEE, 2012.
</code></pre>
<h2 id="47"><a name="47" class="anchor-navigation-ex-anchor" href="#47"><i class="fa fa-link" aria-hidden="true"></i></a>47</h2>
<pre><code class="lang-latex">Janarbek Matai, Joo-Young Kim, and Ryan Kastner. Energy ecient canonical human
encoding. In Proceedings of the International Conference on Application-specic Systems,
Architectures and Processors (ASAP). IEEE, 2014.
</code></pre>
<h2 id="48"><a name="48" class="anchor-navigation-ex-anchor" href="#48"><i class="fa fa-link" aria-hidden="true"></i></a>48</h2>
<pre><code class="lang-latex">Janarbek Matai, Dustin Richmond, Dajung Lee, and Ryan Kastner. Enabling FPGAs for the
masses. arXiv preprint arXiv:1408.5870, 2014.
</code></pre>
<h2 id="49"><a name="49" class="anchor-navigation-ex-anchor" href="#49"><i class="fa fa-link" aria-hidden="true"></i></a>49</h2>
<pre><code class="lang-latex">Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, and
Ryan Kastner. Resolve: Generation of high-performance sorting architectures from high-level
synthesis. In Proceedings of the International Symposium on Field Programmable Gate Arrays
(FPGA), pages 195{204. ACM, 2016. ISBN 978-1-4503-3856-1. doi: 10.1145/2847263.2847268.
URL http://doi.acm.org/10.1145/2847263.2847268.
</code></pre>
<h2 id="50"><a name="50" class="anchor-navigation-ex-anchor" href="#50"><i class="fa fa-link" aria-hidden="true"></i></a>50</h2>
<pre><code class="lang-latex">Carver Mead and Lynn Conway. Introduction to VLSI systems, volume 1080. Addison-Wesley
Reading, MA, 1980.
</code></pre>
<h2 id="51"><a name="51" class="anchor-navigation-ex-anchor" href="#51"><i class="fa fa-link" aria-hidden="true"></i></a>51</h2>
<pre><code class="lang-latex">Giovanni De Micheli. Synthesis and optimization of digital circuits. McGraw-Hill Higher
Education, 1994.
</code></pre>
<h2 id="52"><a name="52" class="anchor-navigation-ex-anchor" href="#52"><i class="fa fa-link" aria-hidden="true"></i></a>52</h2>
<pre><code class="lang-latex">Shahnam Mirzaei, Anup Hosangadi, and Ryan Kastner. FPGA implementation of high speed
r lters using add and shift method. In Computer Design, 2006. ICCD 2006. International
Conference on, pages 308{313. IEEE, 2007.
</code></pre>
<h2 id="53"><a name="53" class="anchor-navigation-ex-anchor" href="#53"><i class="fa fa-link" aria-hidden="true"></i></a>53</h2>
<pre><code class="lang-latex">MISRA. Guidelines for the Use of the C Language in Critical Systems. March 2013. ISBN
978-1-906400-10-1. URL https://www.misra.org.uk.
</code></pre>
<h2 id="54"><a name="54" class="anchor-navigation-ex-anchor" href="#54"><i class="fa fa-link" aria-hidden="true"></i></a>54</h2>
<pre><code class="lang-latex">Rene Mueller et al. Sorting networks on FPGAs. The VLDB Journal|The International
Journal on Very Large Data Bases, 21(1):1{23, 2012.
</code></pre>
<h2 id="55"><a name="55" class="anchor-navigation-ex-anchor" href="#55"><i class="fa fa-link" aria-hidden="true"></i></a>55</h2>
<pre><code class="lang-latex">Jorge Ortiz et al. A streaming high-throughput linear sorter system with contention buering.
International Journal of Recongurable Computing, 2011.
</code></pre>
<h2 id="56"><a name="56" class="anchor-navigation-ex-anchor" href="#56"><i class="fa fa-link" aria-hidden="true"></i></a>56</h2>
<pre><code class="lang-latex">Marios C. Papaefthymiou. Understanding retiming through maximum average-weight cycles.
In SPAA &apos;91: Proceedings of the third annual ACM symposium on Parallel algorithms and
architectures, pages 338{348, 1991.
</code></pre>
<h2 id="57"><a name="57" class="anchor-navigation-ex-anchor" href="#57"><i class="fa fa-link" aria-hidden="true"></i></a>57</h2>
<pre><code class="lang-latex">William B. Pennebaker. JPEG: Still image data compression standard. Springer, 1992.
</code></pre>
<h2 id="58"><a name="58" class="anchor-navigation-ex-anchor" href="#58"><i class="fa fa-link" aria-hidden="true"></i></a>58</h2>
<pre><code class="lang-latex">Robert Sedgewick. Algorithms in C. Addison-Wesley, 2001. ISBN 978-0201756081.
</code></pre>
<h2 id="59"><a name="59" class="anchor-navigation-ex-anchor" href="#59"><i class="fa fa-link" aria-hidden="true"></i></a>59</h2>
<pre><code class="lang-latex">Bhaskar Sherigar and Valmiki K. Ramanujan. Human decoder used for decoding both ad-
vanced audio coding (AAC) and MP3 audio, June 29 2004. US Patent App. 10/880,695.
</code></pre>
<h2 id="60"><a name="60" class="anchor-navigation-ex-anchor" href="#60"><i class="fa fa-link" aria-hidden="true"></i></a>60</h2>
<pre><code class="lang-latex">F. Winterstein, S. Bayliss, and G. A. Constantinides. High-level synthesis of dynamic data
structures: A case study using Vivado HLS. In Proceedings of the International Symposium
on Field Programmable Gate Arrays (FPGA), pages 362{365, December 2013. doi: 10.1109/
FPT.2013.6718388.
</code></pre>
<h2 id="61"><a name="61" class="anchor-navigation-ex-anchor" href="#61"><i class="fa fa-link" aria-hidden="true"></i></a>61</h2>
<pre><code class="lang-latex">Ian H. Witten, Radford M. Neal, and John G. Cleary. Arithmetic coding for data compression.
Communications of the ACM, 30(6):520{540, 1987.
</code></pre>
<h2 id="62"><a name="62" class="anchor-navigation-ex-anchor" href="#62"><i class="fa fa-link" aria-hidden="true"></i></a>62</h2>
<pre><code class="lang-latex">UltraScale Architecture Congurable Logic Block (UG574). Xilinx, v1.5 edition,
February 2017. URL https://www.xilinx.com/support/documentation/user_guides/
ug574-ultrascale-clb.pdf.
</code></pre>
<h2 id="63"><a name="63" class="anchor-navigation-ex-anchor" href="#63"><i class="fa fa-link" aria-hidden="true"></i></a>63</h2>
<pre><code class="lang-latex">Vivado Design Suite User Guide: High-Level Synthesis (UG902). Xilinx, v2017.1 edition, April
2017. URL https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_
1/ug902-vivado-high-level-synthesis.pdf.
</code></pre>
<h2 id="64"><a name="64" class="anchor-navigation-ex-anchor" href="#64"><i class="fa fa-link" aria-hidden="true"></i></a>64</h2>
<pre><code class="lang-latex">UltraScale Architecture Conguration (UG570). Xilinx, v1.7 edition, March
2017. URL https://www.xilinx.com/support/documentation/user_guides/
ug570-ultrascale-configuration.pdf.
</code></pre>

                                
                                </section>
                            
    </div>
    <div class="search-results">
        <div class="has-results">
            
            <h1 class="search-results-title"><span class='search-results-count'></span> results matching "<span class='search-query'></span>"</h1>
            <ul class="search-results-list"></ul>
            
        </div>
        <div class="no-results">
            
            <h1 class="search-results-title">No results matching "<span class='search-query'></span>"</h1>
            
        </div>
    </div>
</div>

                        </div>
                    </div>
                
            </div>

            
                
                <a href="SKIPGLOSSARY.html" class="navigation navigation-prev navigation-unique" aria-label="Previous page: 词汇表汇总">
                    <i class="fa fa-angle-left"></i>
                </a>
                
                
            
        
    </div>

    <script>
        var gitbook = gitbook || [];
        gitbook.push(function() {
            gitbook.page.hasChanged({"page":{"title":"参考文献","level":"4.2","depth":1,"previous":{"title":"词汇表汇总","level":"4.1","depth":1,"path":"SKIPGLOSSARY.md","ref":"SKIPGLOSSARY.md","articles":[]},"dir":"ltr"},"config":{"plugins":["yahei","code","katex","splitter","github-buttons","disqus","-lunr","-search","search-plus","-sharing","sharing-plus","expandable-chapters-small","image-captions","anchor-navigation-ex-toc","hints","custom-favicon"],"root":".","styles":{"website":"styles/website.css","pdf":"styles/pdf.css","epub":"styles/epub.css","mobi":"styles/mobi.css","ebook":"styles/ebook.css","print":"styles/print.css"},"pluginsConfig":{"disqus":{"useIdentifier":false,"shortName":"pp4fpga-cn"},"yahei":{},"splitter":{},"sharing-plus":{"qq":false,"all":["facebook","google","twitter","instapaper","linkedin","pocket","stumbleupon"],"douban":false,"facebook":true,"weibo":false,"instapaper":false,"whatsapp":false,"hatenaBookmark":false,"twitter":true,"messenger":false,"line":false,"vk":false,"pocket":true,"google":false,"viber":false,"stumbleupon":false,"qzone":false,"linkedin":false},"hints":{"danger":"fa fa-exclamation-triangle","info":"fa fa-info-circle","tip":"fa fa-mortar-board","working":"fa fa-wrench"},"code":{"copyButtons":true},"anchor-navigation-ex-toc":{"associatedWithSummary":false,"float":{"level1Icon":"fa fa-hand-o-right","level2Icon":"fa fa-hand-o-right","level3Icon":"fa fa-hand-o-right","showLevelIcon":false},"mode":"float","multipleH1":false,"pageTop":{"level1Icon":"fa fa-hand-o-right","level2Icon":"fa fa-hand-o-right","level3Icon":"fa fa-hand-o-right","showLevelIcon":false},"printLog":false,"showLevel":false},"katex":{},"fontsettings":{"theme":"white","family":"sans","size":2},"fontSettings":{"theme":"white","family":"msyh","size":2},"highlight":{},"favicon":"favicon.ico","github-buttons":{"buttons":[{"user":"xupsh","repo":"pp4fpgas-cn","type":"star","size":"small","count":true}]},"custom-favicon":{},"expandable-chapters-small":{},"sharing":{"qq":true,"all":["facebook","google","twitter","weibo","instapaper","linkedin","pocket","stumbleupon"],"douban":false,"facebook":false,"weibo":true,"instapaper":false,"whatsapp":false,"hatenaBookmark":false,"twitter":false,"messenger":false,"line":false,"vk":false,"pocket":false,"google":true,"viber":false,"stumbleupon":false,"qzone":true,"linkedin":true},"theme-default":{"styles":{"website":"styles/website.css","pdf":"styles/pdf.css","epub":"styles/epub.css","mobi":"styles/mobi.css","ebook":"styles/ebook.css","print":"styles/print.css"},"showLevel":false},"search-plus":{},"image-captions":{"caption":"_CAPTION_","variable_name":"_pictures"}},"theme":"default","author":"xupsh","pdf":{"pageBreaksBefore":"/","headerTemplate":null,"paperSize":"a4","margin":{"right":62,"left":62,"top":36,"bottom":36},"fontSize":14,"fontFamily":"Arial","footerTemplate":null,"chapterMark":"pagebreak","pageNumbers":true},"structure":{"langs":"LANGS.md","readme":"README.md","glossary":"GLOSSARY.md","summary":"SUMMARY.md"},"variables":{"_pictures":[{"backlink":"PREFACE.html#fig1.1.1","level":"1.1","list_caption":"Figure: 胡成龙，复旦大学计算机科学技术学院在读研究生，Xilinx实习生","alt":"胡成龙，复旦大学计算机科学技术学院在读研究生，Xilinx实习生","nro":1,"url":"images/hcl.png","index":1,"caption_template":"_CAPTION_","label":"胡成龙，复旦大学计算机科学技术学院在读研究生，Xilinx实习生","attributes":{},"skip":false,"key":"1.1.1"},{"backlink":"PREFACE.html#fig1.1.2","level":"1.1","list_caption":"Figure: 李彦晔，伊利诺伊大学香槟分校本科在读，Xilinx实习生","alt":"李彦晔，伊利诺伊大学香槟分校本科在读，Xilinx实习生","nro":2,"url":"images/lyy.png","index":2,"caption_template":"_CAPTION_","label":"李彦晔，伊利诺伊大学香槟分校本科在读，Xilinx实习生","attributes":{},"skip":false,"key":"1.1.2"},{"backlink":"PREFACE.html#fig1.1.3","level":"1.1","list_caption":"Figure: 曹越，现就职于中国科学院电子学研究所，研究方向为实时信号处理。工作至今已完成多个合成孔径雷达实时信号处理项目，在雷达成像、动目标检测和识别领域有丰富的工程经验。","alt":"曹越，现就职于中国科学院电子学研究所，研究方向为实时信号处理。工作至今已完成多个合成孔径雷达实时信号处理项目，在雷达成像、动目标检测和识别领域有丰富的工程经验。","nro":3,"url":"images/cy.png","index":3,"caption_template":"_CAPTION_","label":"曹越，现就职于中国科学院电子学研究所，研究方向为实时信号处理。工作至今已完成多个合成孔径雷达实时信号处理项目，在雷达成像、动目标检测和识别领域有丰富的工程经验。","attributes":{},"skip":false,"key":"1.1.3"},{"backlink":"PREFACE.html#fig1.1.4","level":"1.1","list_caption":"Figure: 陈雯，东南大学电气学院在读研究生，Xilinx实习生","alt":"陈雯，东南大学电气学院在读研究生，Xilinx实习生","nro":4,"url":"images/cw.png","index":4,"caption_template":"_CAPTION_","label":"陈雯，东南大学电气学院在读研究生，Xilinx实习生","attributes":{},"skip":false,"key":"1.1.4"},{"backlink":"PREFACE.html#fig1.1.5","level":"1.1","list_caption":"Figure: 吴彦北，武汉邮电科学研究院硕士毕业，目前主要工作方式向是医疗图像处理FPGA平台相关的开发。","alt":"吴彦北，武汉邮电科学研究院硕士毕业，目前主要工作方式向是医疗图像处理FPGA平台相关的开发。","nro":5,"url":"images/wyb.png","index":5,"caption_template":"_CAPTION_","label":"吴彦北，武汉邮电科学研究院硕士毕业，目前主要工作方式向是医疗图像处理FPGA平台相关的开发。","attributes":{},"skip":false,"key":"1.1.5"},{"backlink":"PREFACE.html#fig1.1.6","level":"1.1","list_caption":"Figure: 胡博，本硕毕业于哈尔滨工程大学。上学期间多次参加国家挑战杯（国家三等奖）、\"博创杯\"全国嵌入式设计大赛（国家一等奖）、Robosub全球水下机器人大赛（全球第五）、微软imageinecup等比赛。目前主要从事视频编解码、图像预处理、目标识别与跟踪等相关工作。近几年技术方向积累多围绕SOC相关开发来构建自己的知识体系，主要是逻辑设计（Verilog和HLS）、驱动开发（Linux及裸核）、Linux系统上应用程序设计等。目前正在研究深度学习在前端智能中的应用。","alt":"胡博，本硕毕业于哈尔滨工程大学。上学期间多次参加国家挑战杯（国家三等奖）、\"博创杯\"全国嵌入式设计大赛（国家一等奖）、Robosub全球水下机器人大赛（全球第五）、微软imageinecup等比赛。目前主要从事视频编解码、图像预处理、目标识别与跟踪等相关工作。近几年技术方向积累多围绕SOC相关开发来构建自己的知识体系，主要是逻辑设计（Verilog和HLS）、驱动开发（Linux及裸核）、Linux系统上应用程序设计等。目前正在研究深度学习在前端智能中的应用。","nro":6,"url":"images/hb.png","index":6,"caption_template":"_CAPTION_","label":"胡博，本硕毕业于哈尔滨工程大学。上学期间多次参加国家挑战杯（国家三等奖）、\"博创杯\"全国嵌入式设计大赛（国家一等奖）、Robosub全球水下机器人大赛（全球第五）、微软imageinecup等比赛。目前主要从事视频编解码、图像预处理、目标识别与跟踪等相关工作。近几年技术方向积累多围绕SOC相关开发来构建自己的知识体系，主要是逻辑设计（Verilog和HLS）、驱动开发（Linux及裸核）、Linux系统上应用程序设计等。目前正在研究深度学习在前端智能中的应用。","attributes":{},"skip":false,"key":"1.1.6"},{"backlink":"PREFACE.html#fig1.1.7","level":"1.1","list_caption":"Figure: 王芝斌，江南大学计算机科学与技术硕士毕业，原OpenHEC FPGA 云初创公司联合创始人、技术合伙人，现任科大讯飞研究院高级软件工程师，从事异构计算、云计算方面的工作。基于HLS 的光流算法加速工作发表在FPGA、FPT、FSP 和ACM TACO 等国际会议或期刊上。","alt":"王芝斌，江南大学计算机科学与技术硕士毕业，原OpenHEC FPGA 云初创公司联合创始人、技术合伙人，现任科大讯飞研究院高级软件工程师，从事异构计算、云计算方面的工作。基于HLS 的光流算法加速工作发表在FPGA、FPT、FSP 和ACM TACO 等国际会议或期刊上。","nro":7,"url":"images/wzb.jpg","index":7,"caption_template":"_CAPTION_","label":"王芝斌，江南大学计算机科学与技术硕士毕业，原OpenHEC FPGA 云初创公司联合创始人、技术合伙人，现任科大讯飞研究院高级软件工程师，从事异构计算、云计算方面的工作。基于HLS 的光流算法加速工作发表在FPGA、FPT、FSP 和ACM TACO 等国际会议或期刊上。","attributes":{},"skip":false,"key":"1.1.7"},{"backlink":"PREFACE.html#fig1.1.8","level":"1.1","list_caption":"Figure: 杨勇（网名：rowen800），2013年于华中师范大学获得无线电物理专业硕士学位，具有5年的FPGA设计和板级硬件开发经历，主要从事数字信号处理、无线通信以及FPGA应用技术的研究。活跃于各大电子技术论坛，分享了多篇博文，个人的技术博客深受广大网友的喜爱。","alt":"杨勇（网名：rowen800），2013年于华中师范大学获得无线电物理专业硕士学位，具有5年的FPGA设计和板级硬件开发经历，主要从事数字信号处理、无线通信以及FPGA应用技术的研究。活跃于各大电子技术论坛，分享了多篇博文，个人的技术博客深受广大网友的喜爱。","nro":8,"url":"images/yy.png","index":8,"caption_template":"_CAPTION_","label":"杨勇（网名：rowen800），2013年于华中师范大学获得无线电物理专业硕士学位，具有5年的FPGA设计和板级硬件开发经历，主要从事数字信号处理、无线通信以及FPGA应用技术的研究。活跃于各大电子技术论坛，分享了多篇博文，个人的技术博客深受广大网友的喜爱。","attributes":{},"skip":false,"key":"1.1.8"},{"backlink":"01-Introduction.html#fig3.2.1","level":"3.2","list_caption":"Figure: 图1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","alt":"图1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","nro":9,"url":"/images/lut.jpg","index":1,"caption_template":"_CAPTION_","label":"图1.1：a部分是一个两位输入查找表，写作2-LUT。每一个configuration bit，即备置比特，可以根据查找表的功能变化而变化，这样的特性让它具有了可编写的特性。b部分是AND门的编写方式，out一列的数值从上到下依次对应了配置比特0-3的数值。c部分是一个由查找表和触发器组成的简单的slice。这个查找表拥有九个配置比特，其中八个决定查找表的功能，剩下一个决定直接使用查找表的输出或使用触发器中储存的输出。slice的性质见下文。","attributes":{},"skip":false,"key":"3.2.1"},{"backlink":"01-Introduction.html#fig3.2.2","level":"3.2","list_caption":"Figure: 图1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","alt":"图1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","nro":10,"url":"images/slice_channel.jpg","index":2,"caption_template":"_CAPTION_","label":"图1.2:由查找表和触发器组成的slice，通常slice比图上结构更加复杂一点，slice之间通过连线通道（routing channel）和开关盒（switchbox）相连，这两个用于连接的设备提供了一个同样可编写的互联和自定义的数据传输方向。开关盒是一个包含很多开关（传输晶体管制成）的部分，提供了编写传输路径的能力","attributes":{},"skip":false,"key":"3.2.2"},{"backlink":"01-Introduction.html#fig3.2.3","level":"3.2","list_caption":"Figure: 图1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","alt":"图1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","nro":11,"url":"images/fpga.jpg","index":3,"caption_template":"_CAPTION_","label":"图1.3:2D的FPGA岛状结构。每个slice内的逻辑与内存通过连接通道和开关盒相连。IO模块有一个对外接口，可以通往内存，处理器，传感器等等。一些FPGA上IO直接与芯片引脚相连，一些FPGA则用起连接逻辑架构和片上的一些资源。","attributes":{},"skip":false,"key":"3.2.3"},{"backlink":"01-Introduction.html#fig3.2.4","level":"3.2","list_caption":"Figure: 图1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","alt":"图1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","nro":12,"url":"images/heterogenous_fpga.jpg","index":4,"caption_template":"_CAPTION_","label":"图1.4:现代FPGA变得更加异构化，一些FPGA除了可编程部分之外，加入了很多预配好的结构比如寄存器堆，自定义数据路径，高速互联等等。现如今FPGA通常配有一个或多个处理器，比如ARM或x86核，两者协同控制系统。","attributes":{},"skip":false,"key":"3.2.4"},{"backlink":"01-Introduction.html#fig3.2.5","level":"3.2","list_caption":"Figure: 图1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","alt":"图1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","nro":13,"url":"images/embedded_design_template.jpg","index":5,"caption_template":"_CAPTION_","label":"图1.6:设想中的嵌入式FPGA设计结构图，包括接口核心（蓝色框），标准核（绿色框），和应用加速核（紫色框）。注意应用加速核也可能自带流接口，内存对应接口。","attributes":{},"skip":false,"key":"3.2.5"},{"backlink":"01-Introduction.html#fig3.2.6","level":"3.2","list_caption":"Figure: 图1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","alt":"图1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","nro":14,"url":"images/intervalduration.jpg","index":6,"caption_template":"_CAPTION_","label":"图1.7:两种不同设计的任务间隔和任务延迟，上方的弧线指示的是任务间隔，下方的弧线指示的是任务延迟。左右两个设计的区别在于，左边是流水线（pipeline），右边使用了更顺序化的设计。","attributes":{},"skip":false,"key":"3.2.6"},{"backlink":"01-Introduction.html#fig3.2.7","level":"3.2","list_caption":"Figure: （代码样例）图1.8:四抽头FIR滤波器的代码","alt":"（代码样例）图1.8:四抽头FIR滤波器的代码","nro":15,"url":"images/placeholder.png","index":7,"caption_template":"_CAPTION_","label":"（代码样例）图1.8:四抽头FIR滤波器的代码","attributes":{},"skip":false,"key":"3.2.7"},{"backlink":"01-Introduction.html#fig3.2.8","level":"3.2","list_caption":"Figure: （代码样例）图1.9:RISC风格下图1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","alt":"（代码样例）图1.9:RISC风格下图1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","nro":16,"url":"images/filter_asm_behavior.jpg","index":8,"caption_template":"_CAPTION_","label":"（代码样例）图1.9:RISC风格下图1.8中的代码的汇编版。在赛灵思Microblaze处理器下施行。这段代码由microblazeel-xilinx-linux-gnu-gcc -01 -mno -xl -soft -mul S fir.c 指令产生","attributes":{},"skip":false,"key":"3.2.8"},{"backlink":"01-Introduction.html#fig3.2.9","level":"3.2","list_caption":"Figure: 图1.10:每周期一抽头设计。可以由图1.8中的代码产出","alt":"图1.10:每周期一抽头设计。可以由图1.8中的代码产出","nro":17,"url":"images/filter_one_sample_behavior.jpg","index":9,"caption_template":"_CAPTION_","label":"图1.10:每周期一抽头设计。可以由图1.8中的代码产出","attributes":{},"skip":false,"key":"3.2.9"},{"backlink":"01-Introduction.html#fig3.2.10","level":"3.2","list_caption":"Figure: 图1.11:每周期一样本设计。可以由图1.8中的代码加入函数流水指令产出","alt":"图1.11:每周期一样本设计。可以由图1.8中的代码加入函数流水指令产出","nro":18,"url":"images/filter_one_tap_behavior.jpg","index":10,"caption_template":"_CAPTION_","label":"图1.11:每周期一样本设计。可以由图1.8中的代码加入函数流水指令产出","attributes":{},"skip":false,"key":"3.2.10"},{"backlink":"01-Introduction.html#fig3.2.11","level":"3.2","list_caption":"Figure: （代码样例）图1.12：另一种FIR滤波器代码","alt":"（代码样例）图1.12：另一种FIR滤波器代码","nro":19,"url":"images/placeholder.png","index":11,"caption_template":"_CAPTION_","label":"（代码样例）图1.12：另一种FIR滤波器代码","attributes":{},"skip":false,"key":"3.2.11"},{"backlink":"01-Introduction.html#fig3.2.12","level":"3.2","list_caption":"Figure: 表1.1:一个优化策略和章节的对照表","alt":"表1.1:一个优化策略和章节的对照表","nro":20,"url":"images/placeholder.png","index":12,"caption_template":"_CAPTION_","label":"表1.1:一个优化策略和章节的对照表","attributes":{},"skip":false,"key":"3.2.12"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.1","level":"3.3","list_caption":"Figure: mac","alt":"mac","nro":21,"url":"/images/mac.jpg","index":1,"caption_template":"_CAPTION_","label":"mac","attributes":{},"skip":false,"key":"3.3.1"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.2","level":"3.3","list_caption":"Figure: 图2.6:在fir11函数中以展开因子4手动将MAC循环展开。","alt":"图2.6:在fir11函数中以展开因子4手动将MAC循环展开。","nro":22,"url":"images/placeholder.png","index":2,"caption_template":"_CAPTION_","label":"图2.6:在fir11函数中以展开因子4手动将MAC循环展开。","attributes":{},"skip":false,"key":"3.3.2"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.3","level":"3.3","list_caption":"Figure: pipeline_mac","alt":"pipeline_mac","nro":23,"url":"/images/pipeline_mac.jpg","index":3,"caption_template":"_CAPTION_","label":"pipeline_mac","attributes":{},"skip":false,"key":"3.3.3"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.4","level":"3.3","list_caption":"Figure: 图2.7: a)表示MAC for循环时序图。b)表示三个迭代运算用流水形式优化的MAC for循环。","alt":"图2.7: a)表示MAC for循环时序图。b)表示三个迭代运算用流水形式优化的MAC for循环。","nro":24,"url":"images/placeholder.png","index":4,"caption_template":"_CAPTION_","label":"图2.7: a)表示MAC for循环时序图。b)表示三个迭代运算用流水形式优化的MAC for循环。","attributes":{},"skip":false,"key":"3.3.4"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.5","level":"3.3","list_caption":"Figure: pipeline_tdl","alt":"pipeline_tdl","nro":25,"url":"/images/pipeline_tdl.jpg","index":5,"caption_template":"_CAPTION_","label":"pipeline_tdl","attributes":{},"skip":false,"key":"3.3.5"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.6","level":"3.3","list_caption":"Figure: 图2.8:a)TDL for循环两次迭代流程表。b)II=1，TDL for循环三次迭代流程表。","alt":"图2.8:a)TDL for循环两次迭代流程表。b)II=1，TDL for循环三次迭代流程表。","nro":26,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图2.8:a)TDL for循环两次迭代流程表。b)II=1，TDL for循环三次迭代流程表。","attributes":{},"skip":false,"key":"3.3.6"},{"backlink":"02-Finite-Impulse-Response-Filters.html#fig3.3.7","level":"3.3","list_caption":"Figure: complex_fir","alt":"complex_fir","nro":27,"url":"/images/complex_fir.jpg","index":7,"caption_template":"_CAPTION_","label":"complex_fir","attributes":{},"skip":false,"key":"3.3.7"},{"backlink":"03-CORDIC.html#fig3.4.1","level":"3.4","list_caption":"Figure: 图3.2用CORDIC算法计算 cos60 和 sin60 。使用递增数i(0，1，2，3，4)来表示执行五次旋转，最终旋转结果为61.078度 。这个矢量对应的x和y值可以近似为指定角度的余弦和正弦值。","alt":"图3.2用CORDIC算法计算 cos60 和 sin60 。使用递增数i(0，1，2，3，4)来表示执行五次旋转，最终旋转结果为61.078度 。这个矢量对应的x和y值可以近似为指定角度的余弦和正弦值。","nro":28,"url":"images/sin_cos_cordic.jpg","index":1,"caption_template":"_CAPTION_","label":"图3.2用CORDIC算法计算 cos60 和 sin60 。使用递增数i(0，1，2，3，4)来表示执行五次旋转，最终旋转结果为61.078度 。这个矢量对应的x和y值可以近似为指定角度的余弦和正弦值。","attributes":{},"skip":false,"key":"3.4.1"},{"backlink":"03-CORDIC.html#fig3.4.2","level":"3.4","list_caption":"Figure: 图3.4:图中显示了一个二维平面和一个同时用笛卡尔形式(x,y)和极坐标形式(r,θ)表示的矢量,通过该矢量说明这两个坐标系之间的关系。","alt":"图3.4:图中显示了一个二维平面和一个同时用笛卡尔形式(x,y)和极坐标形式(r,θ)表示的矢量,通过该矢量说明这两个坐标系之间的关系。","nro":29,"url":"images/rotation.jpg","index":2,"caption_template":"_CAPTION_","label":"图3.4:图中显示了一个二维平面和一个同时用笛卡尔形式(x,y)和极坐标形式(r,θ)表示的矢量,通过该矢量说明这两个坐标系之间的关系。","attributes":{},"skip":false,"key":"3.4.2"},{"backlink":"03-CORDIC.html#fig3.4.3","level":"3.4","list_caption":"Figure: 图3.5：笛卡尔坐标系转换为极坐标系的第一步是执行一个正或负90度的旋转，这次旋转的目的是为了使初始矢量到象限I或IV。一旦矢量到了这两个象限，后续的旋转将使矢量到达最终角度0◦。此时，初始矢量的径向值是最终旋转矢量的x值，初始矢量的角度是CORDIC所做旋转角度累加和。a)和b)展示了一个初始y值为正的例子，这意味着矢量位于象限I或II中。旋转-90度将它们旋转到相应象限中。c)和d)给出了类似的情况，当初始矢量y值为负值时，我们希望旋转+90度使矢量转到第I或第IV象限。 ","alt":"图3.5：笛卡尔坐标系转换为极坐标系的第一步是执行一个正或负90度的旋转，这次旋转的目的是为了使初始矢量到象限I或IV。一旦矢量到了这两个象限，后续的旋转将使矢量到达最终角度0◦。此时，初始矢量的径向值是最终旋转矢量的x值，初始矢量的角度是CORDIC所做旋转角度累加和。a)和b)展示了一个初始y值为正的例子，这意味着矢量位于象限I或II中。旋转-90度将它们旋转到相应象限中。c)和d)给出了类似的情况，当初始矢量y值为负值时，我们希望旋转+90度使矢量转到第I或第IV象限。 ","nro":30,"url":"images/cordic_magnitude_angle.jpg","index":3,"caption_template":"_CAPTION_","label":"图3.5：笛卡尔坐标系转换为极坐标系的第一步是执行一个正或负90度的旋转，这次旋转的目的是为了使初始矢量到象限I或IV。一旦矢量到了这两个象限，后续的旋转将使矢量到达最终角度0◦。此时，初始矢量的径向值是最终旋转矢量的x值，初始矢量的角度是CORDIC所做旋转角度累加和。a)和b)展示了一个初始y值为正的例子，这意味着矢量位于象限I或II中。旋转-90度将它们旋转到相应象限中。c)和d)给出了类似的情况，当初始矢量y值为负值时，我们希望旋转+90度使矢量转到第I或第IV象限。 ","attributes":{},"skip":false,"key":"3.4.3"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.1","level":"3.5","list_caption":"Figure: 图4.1：余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量 $e^{jx}$ and $e^{-jx}$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$e^{jx}$ and $-e^{-jx}$ 求和。 这个总和落在虚轴上，其值为2sin(x).","alt":"图4.1：余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量 $$e^{jx}$$ and $$e^{-jx}$$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$$e^{jx}$$ and $$-e^{-jx}$$ 求和。 这个总和落在虚轴上，其值为2sin(x).","nro":31,"url":"images/sin_cos_exp.jpg","index":1,"caption_template":"_CAPTION_","label":"图4.1：余弦，正弦和复指数之间的关系。a）部分显示了两个复矢量 $$e^{jx}$$ and $$e^{-jx}$$ 的和。 这个求和的结果恰好落在实值轴上，其值为2cos(x)。b）部分显示了一个类似的总和，只是这次对矢量$$e^{jx}$$ and $$-e^{-jx}$$ 求和。 这个总和落在虚轴上，其值为2sin(x).","attributes":{},"skip":false,"key":"3.5.1"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.2","level":"3.5","list_caption":"Figure: 图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","alt":"图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","nro":32,"url":"images/basic-DFT.jpg","index":2,"caption_template":"_CAPTION_","label":"图4.2：一个有N个样本点的离散实值时域函数g可以用一个具有N/2+1个样本点的频域函数表示。每个频域采样都有一个余弦值和一个正弦幅值。这两个幅度值可以共同表示为一个复数，余弦幅度表示实部，正弦幅度表示虚部。","attributes":{},"skip":false,"key":"3.5.2"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.3","level":"3.5","list_caption":"Figure: 图4.3 矩阵S中元素的复数向量图.","alt":"图4.3 矩阵S中元素的复数向量图.","nro":33,"url":"images/dft-visualization.jpg","index":3,"caption_template":"_CAPTION_","label":"图4.3 矩阵S中元素的复数向量图.","attributes":{},"skip":false,"key":"3.5.3"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.4","level":"3.5","list_caption":"Figure: 图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","alt":"图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","nro":34,"url":"images/dft_behavior_loop_sequential.jpg","index":4,"caption_template":"_CAPTION_","label":"图4.5 一种图4.4矩阵向量乘法代码可能的实现方式。","attributes":{},"skip":false,"key":"3.5.4"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.5","level":"3.5","list_caption":"Figure: 图4.7：图4.6的内循环代码对应的数据流图。","alt":"图4.7：图4.6的内循环代码对应的数据流图。","nro":35,"url":"images/matrix_vector_unroll_inner.jpg","index":5,"caption_template":"_CAPTION_","label":"图4.7：图4.6的内循环代码对应的数据流图。","attributes":{},"skip":false,"key":"3.5.5"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.6","level":"3.5","list_caption":"Figure: 图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","alt":"图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","nro":36,"url":"images/dft_behavior1.jpg","index":6,"caption_template":"_CAPTION_","label":"图4.8：由图4.6的内部循环实现的两种不同的顺序模式操作图。","attributes":{},"skip":false,"key":"3.5.6"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.7","level":"3.5","list_caption":"Figure: 图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","alt":"图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","nro":37,"url":"images/dft_behavior2.jpg","index":7,"caption_template":"_CAPTION_","label":"图4.9：由图4.6的内部循环实现的两种不同的流水线模式操作图。","attributes":{},"skip":false,"key":"3.5.7"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.8","level":"3.5","list_caption":"Figure: 图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","alt":"图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","nro":38,"url":"images/dft_behavior3.jpg","index":8,"caption_template":"_CAPTION_","label":"图4.10：由图4.6的内部循环实现的两种不同的流水线乘法器操作。","attributes":{},"skip":false,"key":"3.5.8"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.9","level":"3.5","list_caption":"Figure: 图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","alt":"图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","nro":39,"url":"images/matrix_vector_optimized.jpg","index":9,"caption_template":"_CAPTION_","label":"图4.12 具有特定的阵列分区和流水线选择的矩阵-矢量乘法体系结构。右图的流水线寄存器已经被删除.","attributes":{},"skip":false,"key":"3.5.9"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.10","level":"3.5","list_caption":"Figure: 图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","alt":"图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","nro":40,"url":"images/matrix_vector_poor_scaling.jpg","index":10,"caption_template":"_CAPTION_","label":"图4.13 II = 3时具有特定的阵列分区选择的矩阵向量乘法体系结构。如左图所示，阵列已被分割得超过需要以至于使用了多路复用器。如右图所示，数组用factor=3分区，这样减少了多路复用器的使用，但j循环索引成为地址计算的一部分。","attributes":{},"skip":false,"key":"3.5.10"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.11","level":"3.5","list_caption":"Figure: 图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","alt":"图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","nro":41,"url":"images/dft_sequential_arch.jpg","index":11,"caption_template":"_CAPTION_","label":"图4.16：DFT的高层体系结构图，如图4.15所示。 这不是该体系结构的综合视图，例如，它缺少与更新循环计数器i和j的相关内容。该图想向读者提供关于如何合成这种体系结构的近似概念。这里我们假定浮点运算符需要4个时钟周期。.","attributes":{},"skip":false,"key":"3.5.11"},{"backlink":"04-Discrete-Fourier-Transform.html#fig3.5.12","level":"3.5","list_caption":"Figure: 图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","alt":"图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","nro":42,"url":"images/dft_pipelined_behavior.jpg","index":12,"caption_template":"_CAPTION_","label":"图4.17：图4.16中的行为的流水线版本。在这个设计案例下，由于每个浮点的添加需要4个时钟周期才能完成，并且在下一个循环开始之前需要上一个循环的结果加入计算（以红色显示相关性），所以设置循环的启动间隔为4个间隔。所有迭代的依赖关系汇总在右图中。.","attributes":{},"skip":false,"key":"3.5.12"},{"backlink":"05-Fast-Fourier-Transform.html#fig3.6.1","level":"3.6","list_caption":"Figure: 图5.1 a）部分是2点DFT/FFT的数据流图。 b）部分显示了该运算的蝴蝶结构。它是数字信号处理领域中计算FFT的常见表示方法。","alt":"图5.1 a）部分是2点DFT/FFT的数据流图。 b）部分显示了该运算的蝴蝶结构。它是数字信号处理领域中计算FFT的常见表示方法。","nro":43,"url":"images/2pointFFT.jpg","index":1,"caption_template":"_CAPTION_","label":"图5.1 a）部分是2点DFT/FFT的数据流图。 b）部分显示了该运算的蝴蝶结构。它是数字信号处理领域中计算FFT的常见表示方法。","attributes":{},"skip":false,"key":"3.6.1"},{"backlink":"05-Fast-Fourier-Transform.html#fig3.6.2","level":"3.6","list_caption":"Figure: 四点FFT分为两个阶段。 阶段1使用两个2点FFT {一个2点FFT用于偶数输入值，另一个2点FFT用于奇数输入值。 阶段2执行剩余的操作以完成FFT计算，如公式5.12所述。","alt":"四点FFT分为两个阶段。 阶段1使用两个2点FFT {一个2点FFT用于偶数输入值，另一个2点FFT用于奇数输入值。 阶段2执行剩余的操作以完成FFT计算，如公式5.12所述。","nro":44,"url":"images/4ptFFT.jpg","index":2,"caption_template":"_CAPTION_","label":"四点FFT分为两个阶段。 阶段1使用两个2点FFT {一个2点FFT用于偶数输入值，另一个2点FFT用于奇数输入值。 阶段2执行剩余的操作以完成FFT计算，如公式5.12所述。","attributes":{},"skip":false,"key":"3.6.2"},{"backlink":"05-Fast-Fourier-Transform.html#fig3.6.3","level":"3.6","list_caption":"Figure: 图5.3：从两个N/2点FFT构建N点FFT。在偶数输入上执行上N/2点FFT; 较低的N/2点FFT使用奇数输入。","alt":"图5.3：从两个N/2点FFT构建N点FFT。在偶数输入上执行上N/2点FFT; 较低的N/2点FFT使用奇数输入。","nro":45,"url":"images/NptFFT.jpg","index":3,"caption_template":"_CAPTION_","label":"图5.3：从两个N/2点FFT构建N点FFT。在偶数输入上执行上N/2点FFT; 较低的N/2点FFT使用奇数输入。","attributes":{},"skip":false,"key":"3.6.3"},{"backlink":"05-Fast-Fourier-Transform.html#fig3.6.4","level":"3.6","list_caption":"Figure: 图5.4：递归构建的8点FFT。有两个4点FFT，每个FFT使用两个2点FFT。 必须将输入重新排序为偶数和奇数元素两次。 这导致基于索引的比特反转进行重新排序。","alt":"图5.4：递归构建的8点FFT。有两个4点FFT，每个FFT使用两个2点FFT。 必须将输入重新排序为偶数和奇数元素两次。 这导致基于索引的比特反转进行重新排序。","nro":46,"url":"images/8ptFFT.jpg","index":4,"caption_template":"_CAPTION_","label":"图5.4：递归构建的8点FFT。有两个4点FFT，每个FFT使用两个2点FFT。 必须将输入重新排序为偶数和奇数元素两次。 这导致基于索引的比特反转进行重新排序。","attributes":{},"skip":false,"key":"3.6.4"},{"backlink":"05-Fast-Fourier-Transform.html#fig3.6.5","level":"3.6","list_caption":"Figure: 图5.8：该将FFT分成了不同的阶段允许跨越每个阶段的任务流水线。该图演示了同时执行4个具有三个FFT级（即，8点FFT）的示例。","alt":"图5.8：该将FFT分成了不同的阶段允许跨越每个阶段的任务流水线。该图演示了同时执行4个具有三个FFT级（即，8点FFT）的示例。","nro":47,"url":"images/fft_dataflow_behavior.jpg","index":5,"caption_template":"_CAPTION_","label":"图5.8：该将FFT分成了不同的阶段允许跨越每个阶段的任务流水线。该图演示了同时执行4个具有三个FFT级（即，8点FFT）的示例。","attributes":{},"skip":false,"key":"3.6.5"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.1","level":"3.7","list_caption":"Figure: 图 6.1: M是一个4x4矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","alt":"图 6.1: M是一个4x4矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","nro":48,"url":"images/crs.jpg","index":1,"caption_template":"_CAPTION_","label":"图 6.1: M是一个4x4矩阵，用两种方式表示：同\"密集\"矩阵一样存在二维数组之中；作为稀疏矩阵，以行压缩存储的形式保存，行压缩存储是一种由3个数组组成的数据结构。","attributes":{},"skip":false,"key":"3.7.1"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.2","level":"3.7","list_caption":"Figure: 图6.2: 主体代码演示了系数矩阵向量乘（SpMV）y=M.x的计算。采用CRS的方式，通过rowPt*、columnIndex 和 value 保存矩阵M。第一个for循环通过迭代访问每一行，第二个for循环访问每一列，实现矩阵M中非0元素和向量中对应的元素相乘并保存值在向量y中。","alt":"图6.2: 主体代码演示了系数矩阵向量乘（SpMV）y=M.x的计算。采用CRS的方式，通过rowPt*、columnIndex 和 value 保存矩阵M。第一个for循环通过迭代访问每一行，第二个for循环访问每一列，实现矩阵M中非0元素和向量中对应的元素相乘并保存值在向量y中。","nro":49,"url":"images/placeholder.png","index":2,"caption_template":"_CAPTION_","label":"图6.2: 主体代码演示了系数矩阵向量乘（SpMV）y=M.x的计算。采用CRS的方式，通过rowPt*、columnIndex 和 value 保存矩阵M。第一个for循环通过迭代访问每一行，第二个for循环访问每一列，实现矩阵M中非0元素和向量中对应的元素相乘并保存值在向量y中。","attributes":{},"skip":false,"key":"3.7.2"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.3","level":"3.7","list_caption":"Figure: 图6.3： spmv函数和激励的头文件","alt":"图6.3： spmv函数和激励的头文件","nro":50,"url":"images/placeholder.png","index":3,"caption_template":"_CAPTION_","label":"图6.3： spmv函数和激励的头文件","attributes":{},"skip":false,"key":"3.7.3"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.4","level":"3.7","list_caption":"Figure: 图6.4 ： 一个简单spmv函数的简单测试平台。测试平台生成了一个用例，并且计算矩阵的向量乘法通过稀疏矩阵乘法（spmv）和非系数矩阵乘法(matrixvector)。","alt":"图6.4 ： 一个简单spmv函数的简单测试平台。测试平台生成了一个用例，并且计算矩阵的向量乘法通过稀疏矩阵乘法（spmv）和非系数矩阵乘法(matrixvector)。","nro":51,"url":"images/placeholder.png","index":4,"caption_template":"_CAPTION_","label":"图6.4 ： 一个简单spmv函数的简单测试平台。测试平台生成了一个用例，并且计算矩阵的向量乘法通过稀疏矩阵乘法（spmv）和非系数矩阵乘法(matrixvector)。","attributes":{},"skip":false,"key":"3.7.4"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.5","level":"3.7","list_caption":"Figure: 图6.5  spmv函数内部循环流水执行过程和结构","alt":"图6.5  spmv函数内部循环流水执行过程和结构","nro":52,"url":"images/spmv_behavior.jpg","index":5,"caption_template":"_CAPTION_","label":"图6.5  spmv函数内部循环流水执行过程和结构","attributes":{},"skip":false,"key":"3.7.5"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.6","level":"3.7","list_caption":"Figure: 图6.6  局部展开图6.2中**smpv**函数","alt":"图6.6  局部展开图6.2中**smpv**函数","nro":53,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图6.6  局部展开图6.2中**smpv**函数","attributes":{},"skip":false,"key":"3.7.6"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.7","level":"3.7","list_caption":"Figure: 图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","alt":"图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","nro":54,"url":"images/spmv_partial_unroll.jpg","index":7,"caption_template":"_CAPTION_","label":"图6.7 针对累加的两种不同方式的局部展开。左边的版本有3个加法器进行递归操作，相反右边的版本只有1个加法器进行递归累加","attributes":{},"skip":false,"key":"3.7.7"},{"backlink":"06-Sparse-Matrix-Vector-Multiplication.html#fig3.7.8","level":"3.7","list_caption":"Figure: 图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","alt":"图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","nro":55,"url":"images/spmv_unrolled_behavior.jpg","index":8,"caption_template":"_CAPTION_","label":"图6.8 图6.6中 spmv函数基于部分展开和内部流水线处理后执行过程","attributes":{},"skip":false,"key":"3.7.8"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.1","level":"3.8","list_caption":"Figure: 图7.1 一个通用的3层for循环实现了矩阵乘法。","alt":"图7.1 一个通用的3层for循环实现了矩阵乘法。","nro":56,"url":"images/placeholder.png","index":1,"caption_template":"_CAPTION_","label":"图7.1 一个通用的3层for循环实现了矩阵乘法。","attributes":{},"skip":false,"key":"3.8.1"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.2","level":"3.8","list_caption":"Figure: 图 7.2:三种实现二维矩阵的方式。左边采用原始的方式，保存N*M个元素。中间数组使用了array_partition directive进行了变形，结果是使用了M个存储单元，每个保存N个元素。右边的，使用array_shape directive进行了变形，结果保存在一个存储单元，带有N个入口，每个入口保存原始矩阵的M个元素","alt":"图 7.2:三种实现二维矩阵的方式。左边采用原始的方式，保存N*M个元素。中间数组使用了array_partition directive进行了变形，结果是使用了M个存储单元，每个保存N个元素。右边的，使用array_shape directive进行了变形，结果保存在一个存储单元，带有N个入口，每个入口保存原始矩阵的M个元素","nro":57,"url":"images/matmul_array_reshape.jpg","index":2,"caption_template":"_CAPTION_","label":"图 7.2:三种实现二维矩阵的方式。左边采用原始的方式，保存N*M个元素。中间数组使用了array_partition directive进行了变形，结果是使用了M个存储单元，每个保存N个元素。右边的，使用array_shape directive进行了变形，结果保存在一个存储单元，带有N个入口，每个入口保存原始矩阵的M个元素","attributes":{},"skip":false,"key":"3.8.2"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.3","level":"3.8","list_caption":"Figure: 图 7.3:  一种可能的分块方式是讲矩阵分解为2个4x4的矩阵。整个AB 乘被分为4个矩阵乘法，分别是对A进行2x4个块，对B进行4x2个块","alt":"图 7.3:  一种可能的分块方式是讲矩阵分解为2个4x4的矩阵。整个AB 乘被分为4个矩阵乘法，分别是对A进行2x4个块，对B进行4x2个块","nro":58,"url":"images/blockmm.jpg","index":3,"caption_template":"_CAPTION_","label":"图 7.3:  一种可能的分块方式是讲矩阵分解为2个4x4的矩阵。整个AB 乘被分为4个矩阵乘法，分别是对A进行2x4个块，对B进行4x2个块","attributes":{},"skip":false,"key":"3.8.3"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.4","level":"3.8","list_caption":"Figure: 图7.4：分块矩阵乘法头文件的定义。文件定义了函数内部使用的数据结构，最关键的是，函数blockmatmul的接口。","alt":"图7.4：分块矩阵乘法头文件的定义。文件定义了函数内部使用的数据结构，最关键的是，函数blockmatmul的接口。","nro":59,"url":"images/placeholder.png","index":4,"caption_template":"_CAPTION_","label":"图7.4：分块矩阵乘法头文件的定义。文件定义了函数内部使用的数据结构，最关键的是，函数blockmatmul的接口。","attributes":{},"skip":false,"key":"3.8.4"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.5","level":"3.8","list_caption":"Figure: 图7.5： 函数blockmatmul从矩阵A输入一系列大小为BLOCK_SIZE的行，从矩阵 B 输入一系列大小为BLOCK_SIZE 的列，创建一个BLOCK_SIZWxBLOCK_SIZE 分布结果，作为矩阵AB 的一部分。代码的第一部分（标记为loadA ）保存 A 的行到局部存储，第二部分是嵌套的partialsum for循环执行部分结果的计算，最后的一部分（标记为 writeoutput ）将之前计算返回的分布结果放到合适格式中。","alt":"图7.5： 函数blockmatmul从矩阵A输入一系列大小为BLOCK_SIZE的行，从矩阵 B 输入一系列大小为BLOCK_SIZE 的列，创建一个BLOCK_SIZWxBLOCK_SIZE 分布结果，作为矩阵AB 的一部分。代码的第一部分（标记为loadA ）保存 A 的行到局部存储，第二部分是嵌套的partialsum for循环执行部分结果的计算，最后的一部分（标记为 writeoutput ）将之前计算返回的分布结果放到合适格式中。","nro":60,"url":"images/placeholder.png","index":5,"caption_template":"_CAPTION_","label":"图7.5： 函数blockmatmul从矩阵A输入一系列大小为BLOCK_SIZE的行，从矩阵 B 输入一系列大小为BLOCK_SIZE 的列，创建一个BLOCK_SIZWxBLOCK_SIZE 分布结果，作为矩阵AB 的一部分。代码的第一部分（标记为loadA ）保存 A 的行到局部存储，第二部分是嵌套的partialsum for循环执行部分结果的计算，最后的一部分（标记为 writeoutput ）将之前计算返回的分布结果放到合适格式中。","attributes":{},"skip":false,"key":"3.8.5"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.6","level":"3.8","list_caption":"Figure: 图7.6： 分块矩阵乘法测试平台的第一部分。函数被分为两个部分， 因为太长不能在单页上一次显示。测试平台剩下的部分在图7.7中。其中有一个“软件”版本的矩阵乘法、变量的声明和初始化。","alt":"图7.6： 分块矩阵乘法测试平台的第一部分。函数被分为两个部分， 因为太长不能在单页上一次显示。测试平台剩下的部分在图7.7中。其中有一个“软件”版本的矩阵乘法、变量的声明和初始化。","nro":61,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图7.6： 分块矩阵乘法测试平台的第一部分。函数被分为两个部分， 因为太长不能在单页上一次显示。测试平台剩下的部分在图7.7中。其中有一个“软件”版本的矩阵乘法、变量的声明和初始化。","attributes":{},"skip":false,"key":"3.8.6"},{"backlink":"07-Matrix-Multiplication.html#fig3.8.7","level":"3.8","list_caption":"Figure: 图7.7：分块矩阵乘法的第二部分。第一部分在图7.6中。这部分演示如何将流类型数据送入函数blockmatmul，代码比较函数和用简化三重for循环实现之间的结果。","alt":"图7.7：分块矩阵乘法的第二部分。第一部分在图7.6中。这部分演示如何将流类型数据送入函数blockmatmul，代码比较函数和用简化三重for循环实现之间的结果。","nro":62,"url":"images/placeholder.png","index":7,"caption_template":"_CAPTION_","label":"图7.7：分块矩阵乘法的第二部分。第一部分在图7.6中。这部分演示如何将流类型数据送入函数blockmatmul，代码比较函数和用简化三重for循环实现之间的结果。","attributes":{},"skip":false,"key":"3.8.7"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.1","level":"3.9","list_caption":"Figure: 图8.1 前缀和实现代码及行为描述","alt":"图8.1 前缀和实现代码及行为描述","nro":63,"url":"images/8_1.png","index":1,"caption_template":"_CAPTION_","label":"图8.1 前缀和实现代码及行为描述","attributes":{},"skip":false,"key":"3.9.1"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.2","level":"3.9","list_caption":"Figure: 图8.2 优化后的前缀和代码及行为描述","alt":"图8.2 优化后的前缀和代码及行为描述","nro":64,"url":"images/8_2.png","index":2,"caption_template":"_CAPTION_","label":"图8.2 优化后的前缀和代码及行为描述","attributes":{},"skip":false,"key":"3.9.2"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.3","level":"3.9","list_caption":"Figure: 图8.3 使用unroll,pipeline和array_partition指令优化的前缀和代码","alt":"图8.3 使用unroll,pipeline和array_partition指令优化的前缀和代码","nro":65,"url":"images/8_3.png","index":3,"caption_template":"_CAPTION_","label":"图8.3 使用unroll,pipeline和array_partition指令优化的前缀和代码","attributes":{},"skip":false,"key":"3.9.3"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.4","level":"3.9","list_caption":"Figure: 图8.4 a)部分展示了与图8.1中代码相对应的体系结构。对out[]数组的依赖限制了循环II =1设计的实现。如图8.2中代码所示，使用局部变量计算循环能够减少循环中的延迟并实现II = 1的设计","alt":"图8.4 a)部分展示了与图8.1中代码相对应的体系结构。对out[]数组的依赖限制了循环II =1设计的实现。如图8.2中代码所示，使用局部变量计算循环能够减少循环中的延迟并实现II = 1的设计","nro":66,"url":"images/architectures_prefixsum.jpg","index":4,"caption_template":"_CAPTION_","label":"图8.4 a)部分展示了与图8.1中代码相对应的体系结构。对out[]数组的依赖限制了循环II =1设计的实现。如图8.2中代码所示，使用局部变量计算循环能够减少循环中的延迟并实现II = 1的设计","attributes":{},"skip":false,"key":"3.9.4"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.5","level":"3.9","list_caption":"Figure: 图8.5 一个直方图实例","alt":"图8.5 一个直方图实例","nro":67,"url":"images/histogram_introd.jpg","index":5,"caption_template":"_CAPTION_","label":"图8.5 一个直方图实例","attributes":{},"skip":false,"key":"3.9.5"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.6","level":"3.9","list_caption":"Figure: 图8.6：计算直方图的原始代码。 for循环遍历输入数组并递增hist数组的相应元素。","alt":"图8.6：计算直方图的原始代码。 for循环遍历输入数组并递增hist数组的相应元素。","nro":68,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图8.6：计算直方图的原始代码。 for循环遍历输入数组并递增hist数组的相应元素。","attributes":{},"skip":false,"key":"3.9.6"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.7","level":"3.9","list_caption":"Figure: 图8.7：图中对应的是图8.6中的代码产生的体系结构。 数组中的val数据用于索引hist数组。val会增加并存储回相同的位置。","alt":"图8.7：图中对应的是图8.6中的代码产生的体系结构。 数组中的val数据用于索引hist数组。val会增加并存储回相同的位置。","nro":69,"url":"images/architectures_histogram.jpg","index":7,"caption_template":"_CAPTION_","label":"图8.7：图中对应的是图8.6中的代码产生的体系结构。 数组中的val数据用于索引hist数组。val会增加并存储回相同的位置。","attributes":{},"skip":false,"key":"3.9.7"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.8","level":"3.9","list_caption":"Figure: 图8.8：计算直方图的替代函数。 通过向Vivado @HLS添加指令约束输入，就可以在不显着更改代码的情况下实现II = 1的设计。","alt":"图8.8：计算直方图的替代函数。 通过向Vivado @HLS添加指令约束输入，就可以在不显着更改代码的情况下实现II = 1的设计。","nro":70,"url":"images/placeholder.png","index":8,"caption_template":"_CAPTION_","label":"图8.8：计算直方图的替代函数。 通过向Vivado @HLS添加指令约束输入，就可以在不显着更改代码的情况下实现II = 1的设计。","attributes":{},"skip":false,"key":"3.9.8"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.9","level":"3.9","list_caption":"Figure: 图8.9：当hist数组完全分区时，由图8.6中的代码产生的体系结构。","alt":"图8.9：当hist数组完全分区时，由图8.6中的代码产生的体系结构。","nro":71,"url":"images/architectures_histogram.jpg","index":9,"caption_template":"_CAPTION_","label":"图8.9：当hist数组完全分区时，由图8.6中的代码产生的体系结构。","attributes":{},"skip":false,"key":"3.9.9"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.10","level":"3.9","list_caption":"Figure: 图8.10：从for循环中删除写入依赖后的读取。 这需要一个if /else结构，看起来似乎会增加设计的不必要的复杂性。尽管数据路径更复杂，但它允许更有效的流水线操作。","alt":"图8.10：从for循环中删除写入依赖后的读取。 这需要一个if /else结构，看起来似乎会增加设计的不必要的复杂性。尽管数据路径更复杂，但它允许更有效的流水线操作。","nro":72,"url":"images/placeholder.png","index":10,"caption_template":"_CAPTION_","label":"图8.10：从for循环中删除写入依赖后的读取。 这需要一个if /else结构，看起来似乎会增加设计的不必要的复杂性。尽管数据路径更复杂，但它允许更有效的流水线操作。","attributes":{},"skip":false,"key":"3.9.10"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.11","level":"3.9","list_caption":"Figure: 图8.11：图中所示是与图8.10中的代码对应的数据路径的描述。 这里包含对应于if和else子句两个独立的部分。 该图显示了计算的重要部分，并省略了一些细节。","alt":"图8.11：图中所示是与图8.10中的代码对应的数据路径的描述。 这里包含对应于if和else子句两个独立的部分。 该图显示了计算的重要部分，并省略了一些细节。","nro":73,"url":"images/architectures_histogram_restructured.jpg","index":11,"caption_template":"_CAPTION_","label":"图8.11：图中所示是与图8.10中的代码对应的数据路径的描述。 这里包含对应于if和else子句两个独立的部分。 该图显示了计算的重要部分，并省略了一些细节。","attributes":{},"skip":false,"key":"3.9.11"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.12","level":"3.9","list_caption":"Figure: 图8.12：使用map-reduce模式实现的直方图计算。 a）部分中的处理单元（PE）与图8.11所示的结构相同。 in数组是分块后的，每个分块由一个单独的PE处理。合并块组合各个直方图以创建最终直方图。","alt":"图8.12：使用map-reduce模式实现的直方图计算。 a）部分中的处理单元（PE）与图8.11所示的结构相同。 in数组是分块后的，每个分块由一个单独的PE处理。合并块组合各个直方图以创建最终直方图。","nro":74,"url":"images/architectures_histogram_parallel.jpg","index":12,"caption_template":"_CAPTION_","label":"图8.12：使用map-reduce模式实现的直方图计算。 a）部分中的处理单元（PE）与图8.11所示的结构相同。 in数组是分块后的，每个分块由一个单独的PE处理。合并块组合各个直方图以创建最终直方图。","attributes":{},"skip":false,"key":"3.9.12"},{"backlink":"08-Prefix-Sum-and-Histogram.html#fig3.9.13","level":"3.9","list_caption":"Figure: 图8.13：图示是使用任务级并行和流水线操作的直方图的另一种实现。直方图操作分为两个子任务，这两个子任务在两个histogram_map函数中执行。使用histogram_reduce函数将这些结果合并到最终的直方图结果中。顶层的histogram函数是将这三个函数连接在一起。","alt":"图8.13：图示是使用任务级并行和流水线操作的直方图的另一种实现。直方图操作分为两个子任务，这两个子任务在两个histogram_map函数中执行。使用histogram_reduce函数将这些结果合并到最终的直方图结果中。顶层的histogram函数是将这三个函数连接在一起。","nro":75,"url":"images/placeholder.png","index":13,"caption_template":"_CAPTION_","label":"图8.13：图示是使用任务级并行和流水线操作的直方图的另一种实现。直方图操作分为两个子任务，这两个子任务在两个histogram_map函数中执行。使用histogram_reduce函数将这些结果合并到最终的直方图结果中。顶层的histogram函数是将这三个函数连接在一起。","attributes":{},"skip":false,"key":"3.9.13"},{"backlink":"09-Video-Systems.html#fig3.10.1","level":"3.10","list_caption":"Figure: 图 9.1: 视频帧的扫描处理顺序","alt":"图 9.1: 视频帧的扫描处理顺序","nro":76,"url":"images/videoScanlineOrder.jpg","index":1,"caption_template":"_CAPTION_","label":"图 9.1: 视频帧的扫描处理顺序","attributes":{},"skip":false,"key":"3.10.1"},{"backlink":"09-Video-Systems.html#fig3.10.2","level":"3.10","list_caption":"Figure: 图9.2：1080P@60Hz高清视频信号中的典型的同步信号","alt":"图9.2：1080P@60Hz高清视频信号中的典型的同步信号","nro":77,"url":"images/video_syncs.jpg","index":2,"caption_template":"_CAPTION_","label":"图9.2：1080P@60Hz高清视频信号中的典型的同步信号","attributes":{},"skip":false,"key":"3.10.2"},{"backlink":"09-Video-Systems.html#fig3.10.3","level":"3.10","list_caption":"Figure: 图9.3 简单视频滤波器的实现代码","alt":"图9.3 简单视频滤波器的实现代码","nro":78,"url":"images/placeholder.png","index":3,"caption_template":"_CAPTION_","label":"图9.3 简单视频滤波器的实现代码","attributes":{},"skip":false,"key":"3.10.3"},{"backlink":"09-Video-Systems.html#fig3.10.4","level":"3.10","list_caption":"Figure: 图9.4  将视频处理设计与BRAM接口集成","alt":"图9.4  将视频处理设计与BRAM接口集成","nro":79,"url":"images/video_BRAM_interface.jpg","index":4,"caption_template":"_CAPTION_","label":"图9.4  将视频处理设计与BRAM接口集成","attributes":{},"skip":false,"key":"3.10.4"},{"backlink":"09-Video-Systems.html#fig3.10.5","level":"3.10","list_caption":"Figure: 图9.5 将视频处理设计与外部存储接口集成","alt":"图9.5 将视频处理设计与外部存储接口集成","nro":80,"url":"images/video_DDR_interface.jpg","index":5,"caption_template":"_CAPTION_","label":"图9.5 将视频处理设计与外部存储接口集成","attributes":{},"skip":false,"key":"3.10.5"},{"backlink":"09-Video-Systems.html#fig3.10.6","level":"3.10","list_caption":"Figure: 图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","alt":"图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","nro":81,"url":"images/video_DDR_DMA_interface.jpg","index":6,"caption_template":"_CAPTION_","label":"图9.6:通过DMA将视频处理设计模块与外部存储器接口集成","attributes":{},"skip":false,"key":"3.10.6"},{"backlink":"09-Video-Systems.html#fig3.10.7","level":"3.10","list_caption":"Figure: 图9.7: HLS中流接口的代码实现方式","alt":"图9.7: HLS中流接口的代码实现方式","nro":82,"url":"images/placeholder.png","index":7,"caption_template":"_CAPTION_","label":"图9.7: HLS中流接口的代码实现方式","attributes":{},"skip":false,"key":"3.10.7"},{"backlink":"09-Video-Systems.html#fig3.10.8","level":"3.10","list_caption":"Figure: 图9.8：将视频处理设计与流接口集成","alt":"图9.8：将视频处理设计与流接口集成","nro":83,"url":"images/video_streaming_interface.jpg","index":8,"caption_template":"_CAPTION_","label":"图9.8：将视频处理设计与流接口集成","attributes":{},"skip":false,"key":"3.10.8"},{"backlink":"09-Video-Systems.html#fig3.10.9","level":"3.10","list_caption":"Figure: 图9.9: 没有使用线性缓冲区的2D滤波代码","alt":"图9.9: 没有使用线性缓冲区的2D滤波代码","nro":84,"url":"images/placeholder.png","index":9,"caption_template":"_CAPTION_","label":"图9.9: 没有使用线性缓冲区的2D滤波代码","attributes":{},"skip":false,"key":"3.10.9"},{"backlink":"09-Video-Systems.html#fig3.10.10","level":"3.10","list_caption":"Figure: 图 9.10: 使用线性缓冲区实现2D滤波器的代码","alt":"图 9.10: 使用线性缓冲区实现2D滤波器的代码","nro":85,"url":"images/placeholder.png","index":10,"caption_template":"_CAPTION_","label":"图 9.10: 使用线性缓冲区实现2D滤波器的代码","attributes":{},"skip":false,"key":"3.10.10"},{"backlink":"09-Video-Systems.html#fig3.10.11","level":"3.10","list_caption":"Figure: 图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","alt":"图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","nro":86,"url":"images/video_buffers.jpg","index":11,"caption_template":"_CAPTION_","label":"图9.11:图中所示为图9.10中的代码实现的存储器。 存储器在特定的循环周期时将从线性缓冲区中读取出数据存储在窗口缓冲区的最右端区域。黑色的像素存储在行缓冲区中，红色的像素存储在窗口缓冲区中。","attributes":{},"skip":false,"key":"3.10.11"},{"backlink":"09-Video-Systems.html#fig3.10.12","level":"3.10","list_caption":"Figure: 图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","alt":"图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","nro":87,"url":"images/filter2d_results_withshifting.jpg","index":12,"caption_template":"_CAPTION_","label":"图9.13:不同滤波器滤波后的效果图。图b时图9.9中代码生成效果图，图c是由图9.10中代码生成效果图，图d是由图9.12中代码生成效果图与图像b相同","attributes":{},"skip":false,"key":"3.10.12"},{"backlink":"09-Video-Systems.html#fig3.10.13","level":"3.10","list_caption":"Figure: 图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","alt":"图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","nro":88,"url":"images/video_timelines.jpg","index":13,"caption_template":"_CAPTION_","label":"图9.14：使用线性缓冲区方法代码执行时序。上方执行顺序为图9.10中代码执行时序。下方执行时序为图9.12中代码执行时序。红色框标记的像素在两种实现中以相同的周期输出，在上方执行时序中表示第二行第二个像素，在下方时序中表示第一行第一个像素","attributes":{},"skip":false,"key":"3.10.13"},{"backlink":"09-Video-Systems.html#fig3.10.14","level":"3.10","list_caption":"Figure: 图9.15：不同边界条件处理方法效果图","alt":"图9.15：不同边界条件处理方法效果图","nro":89,"url":"images/filter2d_results_boundary_conditions.jpg","index":14,"caption_template":"_CAPTION_","label":"图9.15：不同边界条件处理方法效果图","attributes":{},"skip":false,"key":"3.10.14"},{"backlink":"09-Video-Systems.html#fig3.10.15","level":"3.10","list_caption":"Figure: 图9.16: 使用线性缓冲区核常量边界来实现处理边界条件的代码，这种方法处理消耗硬件资源成本很大","alt":"图9.16: 使用线性缓冲区核常量边界来实现处理边界条件的代码，这种方法处理消耗硬件资源成本很大","nro":90,"url":"images/placeholder.png","index":15,"caption_template":"_CAPTION_","label":"图9.16: 使用线性缓冲区核常量边界来实现处理边界条件的代码，这种方法处理消耗硬件资源成本很大","attributes":{},"skip":false,"key":"3.10.15"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.1","level":"3.11","list_caption":"Figure: 图10.1 插入排序算法在数组上操作。初始数组显示在上面，在算法的每个步骤中，都要比较下划线元素并将其桉按顺序排序在左边；在每个阶段，阴影部分按顺序排列。","alt":"图10.1 插入排序算法在数组上操作。初始数组显示在上面，在算法的每个步骤中，都要比较下划线元素并将其桉按顺序排序在左边；在每个阶段，阴影部分按顺序排列。","nro":91,"url":"images/10.1.png","index":1,"caption_template":"_CAPTION_","label":"图10.1 插入排序算法在数组上操作。初始数组显示在上面，在算法的每个步骤中，都要比较下划线元素并将其桉按顺序排序在左边；在每个阶段，阴影部分按顺序排列。","attributes":{},"skip":false,"key":"3.11.1"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.2","level":"3.11","list_caption":"Figure: 图10.2 : 插入排序的参考代码。外部循环for用来遍历数组元素，内部循环while用来遍历已经排序的序列，将当前元素移动到对应位置。","alt":"图10.2 : 插入排序的参考代码。外部循环for用来遍历数组元素，内部循环while用来遍历已经排序的序列，将当前元素移动到对应位置。","nro":92,"url":"images/placeholder.png","index":2,"caption_template":"_CAPTION_","label":"图10.2 : 插入排序的参考代码。外部循环for用来遍历数组元素，内部循环while用来遍历已经排序的序列，将当前元素移动到对应位置。","attributes":{},"skip":false,"key":"3.11.2"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.3","level":"3.11","list_caption":"Figure: 图10.3 ： 根据表10.1中的优化选项1重构插入排序","alt":"图10.3 ： 根据表10.1中的优化选项1重构插入排序","nro":93,"url":"images/placeholder.png","index":3,"caption_template":"_CAPTION_","label":"图10.3 ： 根据表10.1中的优化选项1重构插入排序","attributes":{},"skip":false,"key":"3.11.3"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.4","level":"3.11","list_caption":"Figure: 图10.4：重构表10.1中优化选型3的插入排序代码","alt":"图10.4：重构表10.1中优化选型3的插入排序代码","nro":94,"url":"images/placeholder.png","index":4,"caption_template":"_CAPTION_","label":"图10.4：重构表10.1中优化选型3的插入排序代码","attributes":{},"skip":false,"key":"3.11.4"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.5","level":"3.11","list_caption":"Figure: 图10.5：插入单元的体系结构。每个单元只存放一个本地值，在每次执行中，获取输入值，将其与本地值进行比较，并把较小的值写入输出端口。排序N个元素需要N个单元。","alt":"图10.5：插入单元的体系结构。每个单元只存放一个本地值，在每次执行中，获取输入值，将其与本地值进行比较，并把较小的值写入输出端口。排序N个元素需要N个单元。","nro":95,"url":"images/insertion_cell.jpg","index":5,"caption_template":"_CAPTION_","label":"图10.5：插入单元的体系结构。每个单元只存放一个本地值，在每次执行中，获取输入值，将其与本地值进行比较，并把较小的值写入输出端口。排序N个元素需要N个单元。","attributes":{},"skip":false,"key":"3.11.5"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.6","level":"3.11","list_caption":"Figure: 图10.6：一个插入单元cell0对应的Vivado HLS C代码，其他单元格除了需要具体不同的函数名（比如cell1、cell2等）之外，其他的功能代码都时相同的。代码与图10.5中架构图所展示的功能相同，输入和输出变量采用了HLS的数据流接口，此接口提供了一种抽象层次更高更方便的方法去生成和仿真FIFO。","alt":"图10.6：一个插入单元cell0对应的Vivado HLS C代码，其他单元格除了需要具体不同的函数名（比如cell1、cell2等）之外，其他的功能代码都时相同的。代码与图10.5中架构图所展示的功能相同，输入和输出变量采用了HLS的数据流接口，此接口提供了一种抽象层次更高更方便的方法去生成和仿真FIFO。","nro":96,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图10.6：一个插入单元cell0对应的Vivado HLS C代码，其他单元格除了需要具体不同的函数名（比如cell1、cell2等）之外，其他的功能代码都时相同的。代码与图10.5中架构图所展示的功能相同，输入和输出变量采用了HLS的数据流接口，此接口提供了一种抽象层次更高更方便的方法去生成和仿真FIFO。","attributes":{},"skip":false,"key":"3.11.6"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.7","level":"3.11","list_caption":"Figure: 图10.7：插入单元对8个元素进行排序，函数的输入是HLS的数据流接口，输出是通过变量out按顺序的输出元素，输出顺序从最小的元素开始，以最大的元素结束。","alt":"图10.7：插入单元对8个元素进行排序，函数的输入是HLS的数据流接口，输出是通过变量out按顺序的输出元素，输出顺序从最小的元素开始，以最大的元素结束。","nro":97,"url":"images/placeholder.png","index":7,"caption_template":"_CAPTION_","label":"图10.7：插入单元对8个元素进行排序，函数的输入是HLS的数据流接口，输出是通过变量out按顺序的输出元素，输出顺序从最小的元素开始，以最大的元素结束。","attributes":{},"skip":false,"key":"3.11.7"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.8","level":"3.11","list_caption":"Figure: 图10.8：insertion_cell_sort函数的测试平台","alt":"图10.8：insertion_cell_sort函数的测试平台","nro":98,"url":"images/placeholder.png","index":8,"caption_template":"_CAPTION_","label":"图10.8：insertion_cell_sort函数的测试平台","attributes":{},"skip":false,"key":"3.11.8"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.9","level":"3.11","list_caption":"Figure: 图10.9：归并排序的操作示例。在顶部，每一个元素的初始状态是长度为1的排序子数组；操作示例中每一步操作，都是围绕将两个已经有序的子数组合并成一个大的有序数组，组成最终的有序序列。","alt":"图10.9：归并排序的操作示例。在顶部，每一个元素的初始状态是长度为1的排序子数组；操作示例中每一步操作，都是围绕将两个已经有序的子数组合并成一个大的有序数组，组成最终的有序序列。","nro":99,"url":"images/10.9.jpg","index":9,"caption_template":"_CAPTION_","label":"图10.9：归并排序的操作示例。在顶部，每一个元素的初始状态是长度为1的排序子数组；操作示例中每一步操作，都是围绕将两个已经有序的子数组合并成一个大的有序数组，组成最终的有序序列。","attributes":{},"skip":false,"key":"3.11.9"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.10","level":"3.11","list_caption":"Figure: 图10.10：合并两个有序数组的操作示例。顶部是初始状态，算法的每一步都需要考虑下划线的元素，并将其中的一个元素排序在输出有序数组中。","alt":"图10.10：合并两个有序数组的操作示例。顶部是初始状态，算法的每一步都需要考虑下划线的元素，并将其中的一个元素排序在输出有序数组中。","nro":100,"url":"images/10.10.jpg","index":10,"caption_template":"_CAPTION_","label":"图10.10：合并两个有序数组的操作示例。顶部是初始状态，算法的每一步都需要考虑下划线的元素，并将其中的一个元素排序在输出有序数组中。","attributes":{},"skip":false,"key":"3.11.10"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.11","level":"3.11","list_caption":"Figure: 图10.11：非递归方式的归并排序实现。merge_sort函数每一步都将两个已经有序的子数组合并成一个大的有序数组 ，直到整个数组有序","alt":"图10.11：非递归方式的归并排序实现。merge_sort函数每一步都将两个已经有序的子数组合并成一个大的有序数组 ，直到整个数组有序","nro":101,"url":"images/placeholder.png","index":11,"caption_template":"_CAPTION_","label":"图10.11：非递归方式的归并排序实现。merge_sort函数每一步都将两个已经有序的子数组合并成一个大的有序数组 ，直到整个数组有序","attributes":{},"skip":false,"key":"3.11.11"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.12","level":"3.11","list_caption":"Figure: 图10.12：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1","alt":"图10.12：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1","nro":102,"url":"images/placeholder.png","index":12,"caption_template":"_CAPTION_","label":"图10.12：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1","attributes":{},"skip":false,"key":"3.11.12"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.13","level":"3.11","list_caption":"Figure: 图10.13： 图10.12中重构代码的行为结构","alt":"图10.13： 图10.12中重构代码的行为结构","nro":103,"url":"images/10.13.jpg","index":13,"caption_template":"_CAPTION_","label":"图10.13： 图10.12中重构代码的行为结构","attributes":{},"skip":false,"key":"3.11.13"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.14","level":"3.11","list_caption":"Figure: 图10.14：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1，而且流水线的气泡很少","alt":"图10.14：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1，而且流水线的气泡很少","nro":104,"url":"images/placeholder.png","index":14,"caption_template":"_CAPTION_","label":"图10.14：重构merge函数的代码实现：在Vivado HLS中循环的启动间隔可以达到1，而且流水线的气泡很少","attributes":{},"skip":false,"key":"3.11.14"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.15","level":"3.11","list_caption":"Figure: 图10.15：归并排序中任务级流水线的体系结构，可以容纳16个元素的排序","alt":"图10.15：归并排序中任务级流水线的体系结构，可以容纳16个元素的排序","nro":105,"url":"images/10.15.jpg","index":15,"caption_template":"_CAPTION_","label":"图10.15：归并排序中任务级流水线的体系结构，可以容纳16个元素的排序","attributes":{},"skip":false,"key":"3.11.15"},{"backlink":"10-Sorting-Algorithms.html#fig3.11.16","level":"3.11","list_caption":"Figure: 图10.16：重构归并排序的代码实现：利用了Vivado HLS的dataflow和pipeline的指令优化","alt":"图10.16：重构归并排序的代码实现：利用了Vivado HLS的dataflow和pipeline的指令优化","nro":106,"url":"images/placeholder.png","index":16,"caption_template":"_CAPTION_","label":"图10.16：重构归并排序的代码实现：利用了Vivado HLS的dataflow和pipeline的指令优化","attributes":{},"skip":false,"key":"3.11.16"},{"backlink":"11-Huffman-Encoding.html#fig3.12.1","level":"3.12","list_caption":"Figure: 图11.1：Canonical霍夫曼编码过程。 符号被过滤、排序，并且被用来建造霍夫曼树，而不是将整个树传递给解码器（就像“基本的” 霍夫曼编码所完成的那样），这样编码使得只有树的符号长度是解码器所需要的。 请注意，最终Canonical树与初始树在流程开始创建时是不同的。","alt":"图11.1：Canonical霍夫曼编码过程。 符号被过滤、排序，并且被用来建造霍夫曼树，而不是将整个树传递给解码器（就像“基本的” 霍夫曼编码所完成的那样），这样编码使得只有树的符号长度是解码器所需要的。 请注意，最终Canonical树与初始树在流程开始创建时是不同的。","nro":107,"url":"images/canonical_huffman_flow.jpg","index":1,"caption_template":"_CAPTION_","label":"图11.1：Canonical霍夫曼编码过程。 符号被过滤、排序，并且被用来建造霍夫曼树，而不是将整个树传递给解码器（就像“基本的” 霍夫曼编码所完成的那样），这样编码使得只有树的符号长度是解码器所需要的。 请注意，最终Canonical树与初始树在流程开始创建时是不同的。","attributes":{},"skip":false,"key":"3.12.1"},{"backlink":"11-Huffman-Encoding.html#fig3.12.2","level":"3.12","list_caption":"Figure: 图11.2: 显示了整个“top” Huffman_encoding函数，它设置了数组和其他在各个子函数之间传递的变量，并实例化了这些函数。","alt":"图11.2: 显示了整个“top” Huffman_encoding函数，它设置了数组和其他在各个子函数之间传递的变量，并实例化了这些函数。","nro":108,"url":"images/placeholder.png","index":2,"caption_template":"_CAPTION_","label":"图11.2: 显示了整个“top” Huffman_encoding函数，它设置了数组和其他在各个子函数之间传递的变量，并实例化了这些函数。","attributes":{},"skip":false,"key":"3.12.2"},{"backlink":"11-Huffman-Encoding.html#fig3.12.3","level":"3.12","list_caption":"Figure: 图11.4：Canonical霍夫曼编码的硬件实现框图。灰色块表示由不同子函数生成和消耗的重要输入和输出数据。白色块对应于函数（计算核心）。注意，数组初始位长度出现两次，以使图形更加清晰。","alt":"图11.4：Canonical霍夫曼编码的硬件实现框图。灰色块表示由不同子函数生成和消耗的重要输入和输出数据。白色块对应于函数（计算核心）。注意，数组初始位长度出现两次，以使图形更加清晰。","nro":109,"url":"images/che_dataflow.jpg","index":3,"caption_template":"_CAPTION_","label":"图11.4：Canonical霍夫曼编码的硬件实现框图。灰色块表示由不同子函数生成和消耗的重要输入和输出数据。白色块对应于函数（计算核心）。注意，数组初始位长度出现两次，以使图形更加清晰。","attributes":{},"skip":false,"key":"3.12.3"},{"backlink":"11-Huffman-Encoding.html#fig3.12.4","level":"3.12","list_caption":"Figure: 图11.5：filter函数在输入数组in中迭代，并将具有非零频率字段的任何符号条目添加到输出数组out。此外，它记录非零频率元素的数量并将其传递到输出参数n。","alt":"图11.5：filter函数在输入数组in中迭代，并将具有非零频率字段的任何符号条目添加到输出数组out。此外，它记录非零频率元素的数量并将其传递到输出参数n。","nro":110,"url":"images/placeholder.png","index":4,"caption_template":"_CAPTION_","label":"图11.5：filter函数在输入数组in中迭代，并将具有非零频率字段的任何符号条目添加到输出数组out。此外，它记录非零频率元素的数量并将其传递到输出参数n。","attributes":{},"skip":false,"key":"3.12.4"},{"backlink":"11-Huffman-Encoding.html#fig3.12.5","level":"3.12","list_caption":"Figure: 图11.6：sort函数根据输入符号的频率值对其进行基数排序。","alt":"图11.6：sort函数根据输入符号的频率值对其进行基数排序。","nro":111,"url":"images/placeholder.png","index":5,"caption_template":"_CAPTION_","label":"图11.6：sort函数根据输入符号的频率值对其进行基数排序。","attributes":{},"skip":false,"key":"3.12.5"},{"backlink":"11-Huffman-Encoding.html#fig3.12.6","level":"3.12","list_caption":"Figure: 图11.8：霍夫曼树的创建完整的代码。 该代码将已排序的符号数组in作为输入，该数组中国的元素数量为n，并输出left, right和 parent三个数组的霍夫曼树。","alt":"图11.8：霍夫曼树的创建完整的代码。 该代码将已排序的符号数组in作为输入，该数组中国的元素数量为n，并输出left, right和 parent三个数组的霍夫曼树。","nro":112,"url":"images/placeholder.png","index":6,"caption_template":"_CAPTION_","label":"图11.8：霍夫曼树的创建完整的代码。 该代码将已排序的符号数组in作为输入，该数组中国的元素数量为n，并输出left, right和 parent三个数组的霍夫曼树。","attributes":{},"skip":false,"key":"3.12.6"},{"backlink":"11-Huffman-Encoding.html#fig3.12.7","level":"3.12","list_caption":"Figure: 图11.9：用于确定每个比特长度上符号数量的完整代码。","alt":"图11.9：用于确定每个比特长度上符号数量的完整代码。","nro":113,"url":"images/placeholder.png","index":7,"caption_template":"_CAPTION_","label":"图11.9：用于确定每个比特长度上符号数量的完整代码。","attributes":{},"skip":false,"key":"3.12.7"},{"backlink":"11-Huffman-Encoding.html#fig3.12.8","level":"3.12","list_caption":"Figure: 图11.10：重新组织霍夫曼树的完整代码，以便任何节点的深度低于参数MAX_CODEWORD_LENGTH指定的目标值。","alt":"图11.10：重新组织霍夫曼树的完整代码，以便任何节点的深度低于参数MAX_CODEWORD_LENGTH指定的目标值。","nro":114,"url":"images/placeholder.png","index":8,"caption_template":"_CAPTION_","label":"图11.10：重新组织霍夫曼树的完整代码，以便任何节点的深度低于参数MAX_CODEWORD_LENGTH指定的目标值。","attributes":{},"skip":false,"key":"3.12.8"},{"backlink":"11-Huffman-Encoding.html#fig3.12.9","level":"3.12","list_caption":"Figure: 图11.11：完整的canonizing霍夫曼树代码，它定义了每个符号的位数","alt":"图11.11：完整的canonizing霍夫曼树代码，它定义了每个符号的位数","nro":115,"url":"images/placeholder.png","index":9,"caption_template":"_CAPTION_","label":"图11.11：完整的canonizing霍夫曼树代码，它定义了每个符号的位数","attributes":{},"skip":false,"key":"3.12.9"},{"backlink":"11-Huffman-Encoding.html#fig3.12.10","level":"3.12","list_caption":"Figure: 图11.12：图11.11中process_symbols循环的替代循环结构。","alt":"图11.12：图11.11中process_symbols循环的替代循环结构。","nro":116,"url":"images/placeholder.png","index":10,"caption_template":"_CAPTION_","label":"图11.12：图11.11中process_symbols循环的替代循环结构。","attributes":{},"skip":false,"key":"3.12.10"},{"backlink":"11-Huffman-Encoding.html#fig3.12.11","level":"3.12","list_caption":"Figure: 图11.13:为每个符号生成canonical霍夫曼码字的完整代码。可以在知道每个符号的比特数的情况下计算码字（存储在输入数组symbol_bits[]中）。另外，我们有另一个输入数组codeword_length_histogram[]，其在每个条目中存储具有该位长度的码字的符号数，输出是存储在encoding[]数组中的每个符号的代码字。","alt":"图11.13:为每个符号生成canonical霍夫曼码字的完整代码。可以在知道每个符号的比特数的情况下计算码字（存储在输入数组symbol_bits[]中）。另外，我们有另一个输入数组codeword_length_histogram[]，其在每个条目中存储具有该位长度的码字的符号数，输出是存储在encoding[]数组中的每个符号的代码字。","nro":117,"url":"images/placeholder.png","index":11,"caption_template":"_CAPTION_","label":"图11.13:为每个符号生成canonical霍夫曼码字的完整代码。可以在知道每个符号的比特数的情况下计算码字（存储在输入数组symbol_bits[]中）。另外，我们有另一个输入数组codeword_length_histogram[]，其在每个条目中存储具有该位长度的码字的符号数，输出是存储在encoding[]数组中的每个符号的代码字。","attributes":{},"skip":false,"key":"3.12.11"},{"backlink":"11-Huffman-Encoding.html#fig3.12.12","level":"3.12","list_caption":"Figure: 图11.14：完整的canonical霍夫曼编码测试平台代码。该代码使用输入文件中的数据初始化in数组，并将它传递给顶层的huffman_encoding函数，然后它将结果码字存储到一个文件中，并将其与另一个黄金参考文件进行比较，最后打印出比较结果，并返回适当的值","alt":"图11.14：完整的canonical霍夫曼编码测试平台代码。该代码使用输入文件中的数据初始化in数组，并将它传递给顶层的huffman_encoding函数，然后它将结果码字存储到一个文件中，并将其与另一个黄金参考文件进行比较，最后打印出比较结果，并返回适当的值","nro":118,"url":"images/placeholder.png","index":12,"caption_template":"_CAPTION_","label":"图11.14：完整的canonical霍夫曼编码测试平台代码。该代码使用输入文件中的数据初始化in数组，并将它传递给顶层的huffman_encoding函数，然后它将结果码字存储到一个文件中，并将其与另一个黄金参考文件进行比较，最后打印出比较结果，并返回适当的值","attributes":{},"skip":false,"key":"3.12.12"}]},"title":"FPGA并行编程","language":"zh-hans","gitbook":"3.2.3","description":"pp4fpga"},"file":{"path":"BIBLIOGRAPHY.md","mtime":"2019-04-17T09:47:11.078Z","type":"markdown"},"gitbook":{"version":"3.2.3","time":"2019-04-17T09:48:37.360Z"},"basePath":".","book":{"language":""}});
        });
    </script>
</div>

        
    <script src="gitbook/gitbook.js"></script>
    <script src="gitbook/theme.js"></script>
    
        
        <script src="gitbook/gitbook-plugin-code/plugin.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-splitter/splitter.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-github-buttons/plugin.js"></script>
        
    
        
        <script src="https://cdnjs.cloudflare.com/ajax/libs/URI.js/1.16.1/URI.min.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-disqus/plugin.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-search-plus/jquery.mark.min.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-search-plus/search.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-sharing-plus/buttons.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-expandable-chapters-small/expandable-chapters-small.js"></script>
        
    
        
        <script src="gitbook/gitbook-plugin-fontsettings/fontsettings.js"></script>
        
    

    </body>
</html>

