Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt5\DigitalThereminVHDL\synth\Audio_config.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt5\DigitalThereminVHDL\vhdl\Audio_config\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading synth/Audio_config.qsys
Progress: Reading input file
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Audio_config: Generating Audio_config "Audio_config" for QUARTUS_SYNTH
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "Audio_config" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: Audio_config: Done "Audio_config" with 2 modules, 16 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
