// Seed: 347674462
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  wire [!  1 'b0 : 1] id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    output wire  id_0,
    output tri0  id_1,
    output logic id_2,
    input  uwire id_3,
    input  tri   _id_4
);
  always @(posedge -1) begin : LABEL_0
    $signed(78);
    ;
    id_2 = id_4;
  end
  logic [id_4  ==  -1 : 1] id_6 = id_3;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
  logic [7:0] id_7;
  assign id_7[-1] = -1;
  initial begin : LABEL_1
    deassign id_2;
  end
endmodule
