###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:51 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin U0_UART/u_rx/u_data_sampling/sampled_reg_reg/CK 
Endpoint:   U0_UART/u_rx/u_data_sampling/sampled_reg_reg/SN (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q                 (^) triggered by  
leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                          0.037
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.137
  Arrival Time                  0.183
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.046 | 
     | u_uart_clk_mux/U1                            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.046 | 
     | U0_RST_SYNC/\sync_reg_reg[1]                 | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |    0.091 | 
     | u_uart_rst_mux/U1                            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.137 | 
     | U0_UART/u_rx/u_data_sampling/sampled_reg_reg | SN ^        | SDFFSX1M  | 0.017 | 0.000 |   0.183 |    0.137 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                              |             |                |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                                | Y ^         |                | 0.000 |       |   0.000 |    0.046 | 
     | U1_ClkDiv                                    | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.046 | 
     | u_uart_RX_clk_mux/U1                         | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.046 | 
     | U0_UART/u_rx/u_data_sampling/sampled_reg_reg | CK ^        | SDFFSX1M       | 0.000 | 0.000 |   0.000 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |   -0.093 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.093 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.093 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M      | 0.037 | 0.141 |   0.141 |    0.048 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M      | 0.037 | 0.000 |   0.141 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |    0.093 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.093 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.093 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][0] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.093 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.142
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |   -0.095 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.095 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.095 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M      | 0.039 | 0.142 |   0.142 |    0.047 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M      | 0.039 | 0.000 |   0.142 |    0.048 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |    0.095 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.095 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.095 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][3] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.095 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.146
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |   -0.098 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.098 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M      | 0.043 | 0.145 |   0.145 |    0.047 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M      | 0.043 | 0.000 |   0.146 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |    0.098 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.098 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.098 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.098 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.099 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.048 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M | 0.035 | 0.000 |   0.147 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.099 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.100 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.147 |   0.147 |    0.048 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M | 0.036 | 0.000 |   0.147 |    0.048 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |           | 0.050 |       |   0.000 |    0.100 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.100 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.100 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.148
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.100 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.148 |   0.148 |    0.048 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M | 0.036 | 0.000 |   0.148 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.100 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /
CK 
Endpoint:   U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.148
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |   -0.101 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.101 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.101 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[0][2] | CK ^ -> Q ^ | SDFFRQX2M      | 0.047 | 0.148 |   0.148 |    0.047 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | D ^         | SDFFRQX2M      | 0.047 | 0.000 |   0.148 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                               |             |                |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                                 | Y ^         |                | 0.000 |       |   0.000 |    0.101 | 
     | U0_ClkDiv                                     | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.101 | 
     | u_uart_TX_clk_mux/U1                          | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.101 | 
     | U0_UART_FIFO/u_wr_DF_SYNC/\sync_reg_reg[1][2] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.101 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.103 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.044 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M | 0.035 | 0.000 |   0.147 |    0.044 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.103 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.103 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.103 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.147 |   0.147 |    0.044 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M | 0.036 | 0.000 |   0.147 |    0.044 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.103 | 
     | u_ref_clk_mux/U1             | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.103 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.103 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.152
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55             | Y ^         |                | 0.000 |       |   0.000 |   -0.105 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.105 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.105 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.052 | 0.151 |   0.151 |    0.046 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M      | 0.052 | 0.000 |   0.152 |    0.047 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55             | Y ^         |                | 0.000 |       |   0.000 |    0.105 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.105 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.105 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.105 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.106 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.106 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.146 |   0.146 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.146 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.106 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.106 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.106 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.154
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.107 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.107 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][3] | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.154 |   0.154 |    0.047 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | D ^         | SDFFRQX2M | 0.045 | 0.000 |   0.154 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.107 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.107 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.107 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.046 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.107 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.147
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.107 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M | 0.046 | 0.000 |   0.147 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.107 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.107 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.107 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.108 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.147 |   0.147 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.108 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.108 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.108 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.108 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.108 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.108 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.148
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.148 |   0.148 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.148 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.156
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.109 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.109 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.155 |   0.155 |    0.047 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M | 0.047 | 0.000 |   0.156 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.109 | 
     | u_ref_clk_mux/U1                              | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.109 | 
     | U0_UART_FIFO/u_rd_DF_SYNC/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.109 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.109 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.109 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.109 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.149
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.149 |   0.149 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.149 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.149 |   0.149 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.150 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.110 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M | 0.050 | 0.150 |   0.150 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M | 0.050 | 0.000 |   0.150 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.110 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.110 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.110 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.111 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.111 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M | 0.051 | 0.150 |   0.150 |    0.040 | 
     | U0_ALU/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M | 0.051 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.111 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.111 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.111 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.111 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.052 | 0.151 |   0.151 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.111 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.111 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/ALU_OUT_VLD_reg/Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.152
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.112 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.112 | 
     | U0_ALU/ALU_OUT_VLD_reg     | CK ^ -> Q ^ | SDFFRQX2M | 0.053 | 0.151 |   0.151 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[0]     | SI ^        | SDFFRQX2M | 0.053 | 0.000 |   0.152 |    0.040 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.112 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.112 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.112 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.154
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -0.115 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |   -0.115 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.056 | 0.154 |   0.154 |    0.039 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.056 | 0.000 |   0.154 |    0.039 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |    0.115 | 
     | U0_CLK_GATE                | gated_clk ^ | CLK_GATE  |       |       |   0.000 |    0.115 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.115 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D      (^) checked with  leading edge of 
'UART_TX_CLK'
Beginpoint: U0_UART/u_tx/u_TX_FSM/busy_reg/Q (^) triggered by  leading edge of 
'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.171
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                |             |                |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                  | Y ^         |                | 0.000 |       |   0.000 |   -0.127 | 
     | U0_ClkDiv                      | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |   -0.127 | 
     | u_uart_TX_clk_mux/U1           | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.127 | 
     | U0_UART/u_tx/u_TX_FSM/busy_reg | CK ^ -> Q ^ | SDFFRQX2M      | 0.086 | 0.171 |   0.171 |    0.044 | 
     | U0_PULSE_GEN/rcv_flop_reg      | D ^         | SDFFRQX2M      | 0.086 | 0.000 |   0.171 |    0.044 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |                |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55             | Y ^         |                | 0.000 |       |   0.000 |    0.127 | 
     | U0_ClkDiv                 | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.127 | 
     | u_uart_TX_clk_mux/U1      | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.127 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.127 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[0] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[0] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.182
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.134 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.134 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.134 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0]   | CK ^ -> QN v | SDFFRX1M       | 0.051 | 0.115 |   0.115 |   -0.020 | 
     | U0_UART/u_rx/u_deserializer/U44            | B1 v -> Y ^  | OAI2BB2X1M     | 0.034 | 0.068 |   0.182 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | D ^          | SDFFRQX2M      | 0.034 | 0.000 |   0.182 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.134 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.134 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.134 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[0] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.134 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[5] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[5] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.185
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.138 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.138 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.138 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5]   | CK ^ -> QN v | SDFFRX1M       | 0.050 | 0.114 |   0.114 |   -0.023 | 
     | U0_UART/u_rx/u_deserializer/U49            | B1 v -> Y ^  | OAI2BB2X1M     | 0.037 | 0.071 |   0.185 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | D ^          | SDFFRQX2M      | 0.037 | 0.000 |   0.185 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.138 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.138 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.138 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[5] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.138 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[7] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[7] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.187
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.140 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.140 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.140 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7]   | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.118 |   0.118 |   -0.022 | 
     | U0_UART/u_rx/u_deserializer/U51            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.070 |   0.187 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   0.187 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.140 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.140 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.140 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[7] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/RN           (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U1_ClkDiv/flag_reg           | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1  | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U1_ClkDiv/flag_reg | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[1]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[2]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[3]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[4]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[5]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[6]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[0]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /RN   (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.183
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.140 | 
     | u_uart_clk_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.140 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.003 | 
     | u_uart_rst_mux/U1            | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.042 | 
     | U0_ClkDiv/\counter_reg[7]    | RN ^        | SDFFRX4M  | 0.017 | 0.000 |   0.183 |    0.042 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |          | 0.050 |       |   0.000 |    0.140 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M   | 0.050 | 0.000 |   0.000 |    0.140 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M | 0.050 | 0.000 |   0.000 |    0.140 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[2] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[2] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.189
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.141 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.141 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.141 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2]   | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.123 |   0.123 |   -0.018 | 
     | U0_UART/u_rx/u_deserializer/U46            | B1 v -> Y ^  | OAI2BB2X1M     | 0.032 | 0.066 |   0.189 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | D ^          | SDFFRQX2M      | 0.032 | 0.000 |   0.189 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.141 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.141 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.141 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[2] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.141 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[6] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[6] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.189
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.141 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.141 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.141 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6]   | CK ^ -> QN v | SDFFRX1M       | 0.054 | 0.118 |   0.118 |   -0.023 | 
     | U0_UART/u_rx/u_deserializer/U50            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.071 |   0.189 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   0.189 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.141 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.141 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.141 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[6] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.141 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[1] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[1] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.193
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.146 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.146 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.146 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1]   | CK ^ -> QN v | SDFFRX1M       | 0.053 | 0.117 |   0.117 |   -0.028 | 
     | U0_UART/u_rx/u_deserializer/U45            | B1 v -> Y ^  | OAI2BB2X1M     | 0.040 | 0.076 |   0.193 |    0.047 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | D ^          | SDFFRQX2M      | 0.040 | 0.000 |   0.193 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.146 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.146 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.146 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[1] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.146 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART/u_rx/u_deserializer/\p_data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\p_data_reg[3] /D (^) checked with  
leading edge of 'UART_RX_CLK'
Beginpoint: U0_UART/u_rx/u_deserializer/\data_reg[3] /QN  (v) triggered by  
leading edge of 'UART_RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.194
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |              |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^          |                | 0.000 |       |   0.000 |   -0.146 | 
     | U1_ClkDiv                                  | o_div_clk ^  | CLK_DIV_test_1 |       |       |   0.000 |   -0.146 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^   | MX2X2M         | 0.000 | 0.000 |   0.000 |   -0.146 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3]   | CK ^ -> QN v | SDFFRX1M       | 0.060 | 0.122 |   0.122 |   -0.024 | 
     | U0_UART/u_rx/u_deserializer/U47            | B1 v -> Y ^  | OAI2BB2X1M     | 0.036 | 0.072 |   0.194 |    0.048 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | D ^          | SDFFRQX2M      | 0.036 | 0.000 |   0.194 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |                |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U1_ClkDiv/U58                              | Y ^         |                | 0.000 |       |   0.000 |    0.146 | 
     | U1_ClkDiv                                  | o_div_clk ^ | CLK_DIV_test_1 |       |       |   0.000 |    0.146 | 
     | u_uart_RX_clk_mux/U1                       | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.146 | 
     | U0_UART/u_rx/u_deserializer/\p_data_reg[3] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.146 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Hold Check with Pin U0_CLK_GATE/U0_TLATNCAX12M/CK 
Endpoint:   U0_CLK_GATE/U0_TLATNCAX12M/E    (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_SYS_CTRL/\cmd_reg_reg[1] /QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {clkgate} {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Clock Gating Hold             0.040
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.140
  Arrival Time                  0.288
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |             |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^    |             | 0.050 |       |   0.000 |   -0.149 | 
     | u_ref_clk_mux/U1            | A ^ -> Y ^   | CLKMX2X4M   | 0.050 | 0.000 |   0.000 |   -0.149 | 
     | U0_SYS_CTRL/\cmd_reg_reg[1] | CK ^ -> QN v | SDFFRX1M    | 0.122 | 0.176 |   0.176 |    0.028 | 
     | U0_CLK_GATE/U1              | A v -> Y v   | OR2X2M      | 0.048 | 0.112 |   0.288 |    0.139 | 
     | U0_CLK_GATE/U0_TLATNCAX12M  | E v          | TLATNCAX12M | 0.048 | 0.000 |   0.288 |    0.140 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |            |             |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------------+-------+-------+---------+----------| 
     |                            | REF_CLK ^  |             | 0.050 |       |   0.000 |    0.149 | 
     | u_ref_clk_mux/U1           | A ^ -> Y ^ | CLKMX2X4M   | 0.050 | 0.000 |   0.000 |    0.149 | 
     | U0_CLK_GATE/U0_TLATNCAX12M | CK ^       | TLATNCAX12M | 0.050 | 0.000 |   0.000 |    0.149 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D (v) checked with  leading edge of 'UART_
CLK'
Beginpoint: U0_ClkDiv/div_clk_reg_reg/Q (^) triggered by  leading edge of 'UART_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.086
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.014
  Arrival Time                  0.166
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.152 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.152 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.015 | 
     | U0_ClkDiv/U20             | A1 ^ -> Y v | OAI32X1M  | 0.025 | 0.029 |   0.166 |    0.014 | 
     | U0_ClkDiv/div_clk_reg_reg | D v         | SDFFRQX2M | 0.025 | 0.000 |   0.166 |    0.014 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | UART_CLK ^ |           | 0.050 |       |   0.000 |    0.152 | 
     | u_uart_clk_mux/U1         | A ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.152 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.152 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] /RN (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q                 (^) triggered by  
leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.030
  Arrival Time                  0.183
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.153 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.153 | 
     | U0_RST_SYNC/\sync_reg_reg[1]                | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.016 | 
     | u_uart_rst_mux/U1                           | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.030 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | RN ^        | SDFFRQX2M | 0.017 | 0.000 |   0.183 |    0.030 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                               | Y ^         |                | 0.000 |       |   0.000 |    0.153 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.153 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.153 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[6] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.153 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /
CK 
Endpoint:   U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] /RN (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q                 (^) triggered by  
leading edge of 'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.030
  Arrival Time                  0.183
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.153 | 
     | u_uart_clk_mux/U1                           | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.153 | 
     | U0_RST_SYNC/\sync_reg_reg[1]                | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.137 |   0.137 |   -0.016 | 
     | u_uart_rst_mux/U1                           | A ^ -> Y ^  | MX2X2M    | 0.017 | 0.046 |   0.183 |    0.030 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | RN ^        | SDFFRQX2M | 0.017 | 0.000 |   0.183 |    0.030 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |                |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+----------------+-------+-------+---------+----------| 
     | U0_ClkDiv/U55                               | Y ^         |                | 0.000 |       |   0.000 |    0.153 | 
     | U0_ClkDiv                                   | o_div_clk ^ | CLK_DIV_test_0 |       |       |   0.000 |    0.153 | 
     | u_uart_TX_clk_mux/U1                        | A ^ -> Y ^  | MX2X2M         | 0.000 | 0.000 |   0.000 |    0.153 | 
     | U0_UART/u_tx/u_parity_calc/\data_reg_reg[3] | CK ^        | SDFFRQX2M      | 0.000 | 0.000 |   0.000 |    0.153 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

