Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/d/Xilinx/Vivado/2016.3/bin/unwrapped/lnx64.o/xelab -wto 84eeee341bb54e0f9c96e2254cb4c790 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_uart_behav xil_defaultlib.test_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_default
Compiling module xil_defaultlib.test_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_uart_behav
