{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558588125677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558588125709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 15:08:45 2019 " "Processing started: Thu May 23 15:08:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558588125709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588125709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588125709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558588127412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558588127412 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "HDMI_OUT.v(44) " "Verilog HDL Module Instantiation warning at HDMI_OUT.v(44): ignored dangling comma in List of Port Connections" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1558588141490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_out.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_OUT " "Found entity 1: HDMI_OUT" {  } { { "HDMI_OUT.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/HDMI_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588141490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_draw.v(30) " "Verilog HDL information at vertical_draw.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558588141490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file vertical_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_draw " "Found entity 1: vertical_draw" {  } { { "vertical_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/vertical_draw.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588141490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "horizontal_draw.v(29) " "Verilog HDL information at horizontal_draw.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558588141506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_draw " "Found entity 1: horizontal_draw" {  } { { "horizontal_draw.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/horizontal_draw.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588141506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_output.v 1 1 " "Found 1 design units, including 1 entities, in source file image_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_output " "Found entity 1: image_output" {  } { { "image_output.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/image_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558588141506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141506 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \";\" I2C_config.v(43) " "Verilog HDL syntax error at I2C_config.v(43) near text: \"endcase\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1558588141524 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "I2C_config I2C_config.v(1) " "Ignored design unit \"I2C_config\" at I2C_config.v(1) due to previous errors" {  } { { "I2C_config.v" "" { Text "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/I2C_config.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1558588141524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 0 0 " "Found 0 design units, including 0 entities, in source file i2c_config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/output_files/HDMI_OUT.map.smsg " "Generated suppressed messages file C:/Users/tsdavs/Documents/Quartus/HDMI_OUT/output_files/HDMI_OUT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141568 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558588141785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 23 15:09:01 2019 " "Processing ended: Thu May 23 15:09:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558588141785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558588141785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558588141785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558588141785 ""}
