// Seed: 4093114744
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_4(
      .id_0(1'b0), .id_1(id_2 == id_2), .id_2(id_1)
  );
  assign id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_4;
  wor id_5;
  assign id_5 = id_2 === id_5;
  assign id_5 = id_4 ? 1 : 1 ? 1 : id_5;
  module_0(
      id_4, id_4, id_5
  ); id_6(
      .id_0(1), .id_1(1)
  );
endmodule
