
SGTL5000_I2C.elf:     file format elf32-littlenios2
SGTL5000_I2C.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00004180

Program Header:
    LOAD off    0x00001000 vaddr 0x00004000 paddr 0x00004000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00004020 paddr 0x00004020 align 2**12
         filesz 0x000026c0 memsz 0x000026c0 flags r-x
    LOAD off    0x000036e0 vaddr 0x000066e0 paddr 0x00006810 align 2**12
         filesz 0x00000130 memsz 0x00000130 flags rw-
    LOAD off    0x00003940 vaddr 0x00006940 paddr 0x00006940 align 2**12
         filesz 0x00000000 memsz 0x0000011c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00004000  00004000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00004020  00004020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002378  00004180  00004180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000001e8  000064f8  000064f8  000034f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000130  000066e0  00006810  000036e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0000011c  00006940  00006940  00003940  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00006a5c  00006a5c  00003810  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00003810  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000478  00000000  00000000  00003838  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00007323  00000000  00000000  00003cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002397  00000000  00000000  0000afd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002637  00000000  00000000  0000d36a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000a68  00000000  00000000  0000f9a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000021e0  00000000  00000000  0001040c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002f26  00000000  00000000  000125ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  00015514  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000340  00000000  00000000  00015558  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00017532  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00017535  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00017541  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00017542  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00017543  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00017547  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001754b  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0001754f  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0001755a  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  00017565  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  00017570  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000003b  00000000  00000000  00017575  2**0
                  CONTENTS, READONLY
 29 .jdi          000060d5  00000000  00000000  000175b0  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00067856  00000000  00000000  0001d685  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00004000 l    d  .entry	00000000 .entry
00004020 l    d  .exceptions	00000000 .exceptions
00004180 l    d  .text	00000000 .text
000064f8 l    d  .rodata	00000000 .rodata
000066e0 l    d  .rwdata	00000000 .rwdata
00006940 l    d  .bss	00000000 .bss
00006a5c l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../SGTL5000_I2C_bsp//obj/HAL/src/crt0.o
000041b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 sgtl5000.c
00000000 l    df *ABS*	00000000 sgtl5000_test.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00004624 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
000066e0 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000067c0 l     O .rwdata	00000038 i2c_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
000058f0 l     F .text	000000b8 optional_irq_callback
00005848 l     F .text	00000060 alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 memcmp.c
00006958 g     O .bss	00000004 alt_instruction_exception_handler
00004fa4 g     F .text	0000002c alt_main
00004574 g     F .text	00000080 _puts_r
0000695c g     O .bss	00000100 alt_irq
00006810 g       *ABS*	00000000 __flash_rwdata_start
00004528 g     F .text	0000004c printf
000052b0 g     F .text	00000080 alt_avalon_i2c_rx_read
000057e8 g     F .text	00000014 alt_avalon_i2c_enabled_ints_get
00005190 g     F .text	0000004c alt_avalon_i2c_master_config_speed_get
00005e3c g     F .text	0000017c alt_avalon_i2c_master_transmit_using_interrupts
0000644c g     F .text	00000008 altera_nios2_gen2_irq_init
00004000 g     F .entry	0000000c __reset
00004020 g       *ABS*	00000000 __flash_exceptions_start
00006940 g     O .bss	00000004 errno
00006948 g     O .bss	00000004 alt_argv
0000e7f8 g       *ABS*	00000000 _gp
00005a94 g     F .text	00000018 alt_avalon_i2c_rx_fifo_threshold_get
00005268 g     F .text	00000010 alt_avalon_i2c_is_busy
00005138 g     F .text	00000058 alt_avalon_i2c_master_config_set
000062e0 g     F .text	00000074 alt_find_dev
000054bc g     F .text	00000144 alt_avalon_i2c_master_transmit
000045f4 g     F .text	00000014 puts
00006454 g     F .text	00000074 alt_exception_cause_generated_bad_addr
000044ec g     F .text	0000003c _printf_r
00004000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00004de0 g     F .text	00000064 .hidden __udivsi3
00005090 g     F .text	00000048 alt_avalon_i2c_enable
000057fc g     F .text	0000004c alt_avalon_i2c_int_disable
000041bc g     F .text	0000006c SGTL5000_Reg_Rd
00005600 g     F .text	000001b4 alt_avalon_i2c_master_receive
000058a8 g     F .text	00000048 alt_avalon_i2c_int_enable
000067f8 g     O .rwdata	00000004 _global_impure_ptr
00006a5c g       *ABS*	00000000 __bss_end
000063e4 g     F .text	00000068 alt_iic_isr_register
000057b4 g     F .text	00000018 alt_avalon_i2c_int_status_get
000063cc g     F .text	00000018 alt_ic_irq_enabled
00005078 g     F .text	00000010 alt_avalon_i2c_register_callback
00006954 g     O .bss	00000004 alt_irq_active
00005d8c g     F .text	000000b0 alt_avalon_i2c_init
000040fc g     F .exceptions	00000060 alt_irq_handler
00006270 g     F .text	00000004 alt_dcache_flush_all
00006810 g       *ABS*	00000000 __ram_rwdata_end
00004fd0 g     F .text	00000060 write
00005360 g     F .text	0000001c alt_avalon_i2c_check_arblost
000057dc g     F .text	0000000c alt_avalon_i2c_int_clear
000066e0 g       *ABS*	00000000 __ram_rodata_end
00006950 g     O .bss	00000004 jtag_uart_0
00006800 g     O .rwdata	00000008 alt_avalon_i2c_list
00004e44 g     F .text	00000058 .hidden __umodsi3
00006a5c g       *ABS*	00000000 end
0000415c g     F .exceptions	00000024 alt_instruction_exception_entry
00005088 g     F .text	00000008 alt_avalon_i2c_open
00007000 g       *ABS*	00000000 __alt_stack_pointer
00005fb8 g     F .text	000000c4 alt_avalon_i2c_master_tx
000061b4 g     F .text	00000034 altera_avalon_jtag_uart_write
00004690 g     F .text	0000052c ___vfprintf_internal_r
0000505c g     F .text	0000001c alt_avalon_i2c_register_optional_irq_handler
00004180 g     F .text	0000003c _start
00005ad4 g     F .text	0000018c alt_avalon_i2c_master_receive_using_interrupts
00005aac g     F .text	00000028 alt_avalon_i2c_rx_fifo_threshold_set
00005050 g     F .text	0000000c alt_sys_init
0000607c g     F .text	00000138 alt_avalon_i2c_master_tx_rx
00004e9c g     F .text	00000028 .hidden __mulsi3
000066e0 g       *ABS*	00000000 __ram_rwdata_start
000064f8 g       *ABS*	00000000 __ram_rodata_start
000061e8 g     F .text	00000088 alt_busy_sleep
000064c8 g     F .text	00000030 memcmp
00005278 g     F .text	00000038 alt_avalon_i2c_rx_read_available
00006a5c g       *ABS*	00000000 __alt_stack_base
00006274 g     F .text	0000006c alt_dev_llist_insert
000059a8 g     F .text	000000ec alt_avalon_i2c_interrupt_transaction_status
00005344 g     F .text	0000001c alt_avalon_i2c_check_nack
00004bd8 g     F .text	000000b8 __sfvwrite_small_dev
00006940 g       *ABS*	00000000 __bss_start
00004298 g     F .text	00000254 main
0000533c g     F .text	00000008 alt_avalon_i2c_master_target_set
00006944 g     O .bss	00000004 alt_envp
000057cc g     F .text	00000010 alt_avalon_i2c_int_raw_status_get
00006808 g     O .rwdata	00000004 alt_errno
00004ce8 g     F .text	00000084 .hidden __divsi3
000064f8 g       *ABS*	00000000 __flash_rodata_start
00004228 g     F .text	00000070 SGTL5000_Reg_Wr
00005030 g     F .text	00000020 alt_irq_init
00004c90 g     F .text	00000058 _write_r
000067fc g     O .rwdata	00000004 _impure_ptr
0000694c g     O .bss	00000004 alt_argc
00005330 g     F .text	0000000c alt_avalon_i2c_master_target_get
00005444 g     F .text	00000078 alt_avalon_i2c_send_address
00004020 g       .exceptions	00000000 alt_irq_entry
00004020 g       *ABS*	00000000 __ram_exceptions_start
00005d60 g     F .text	0000002c alt_avalon_i2c_tfr_cmd_fifo_threshold_set
00006358 g     F .text	00000004 alt_ic_isr_register
000050d8 g     F .text	0000001c alt_avalon_i2c_disable
00006810 g       *ABS*	00000000 _edata
00006a5c g       *ABS*	00000000 _end
00004180 g       *ABS*	00000000 __ram_exceptions_end
000050f4 g     F .text	00000044 alt_avalon_i2c_master_config_get
00006394 g     F .text	00000038 alt_ic_irq_disable
00004d6c g     F .text	00000074 .hidden __modsi3
00007000 g       *ABS*	00000000 __alt_data_end
00004020 g     F .exceptions	00000000 alt_exception
000051dc g     F .text	0000008c alt_avalon_i2c_master_config_speed_set
0000537c g     F .text	000000c8 alt_avalon_i2c_cmd_write
0000400c g       .entry	00000000 _exit
00004608 g     F .text	0000001c strlen
00006354 g     F .text	00000004 alt_icache_flush_all
0000680c g     O .rwdata	00000004 alt_priority_mask
0000635c g     F .text	00000038 alt_ic_irq_enable
00004bbc g     F .text	0000001c __vfprintf_internal
00005d48 g     F .text	00000018 alt_avalon_i2c_tfr_cmd_fifo_threshold_get
00004ec4 g     F .text	000000e0 alt_load
00005c60 g     F .text	000000e8 alt_avalon_i2c_master_rx



Disassembly of section .entry:

00004000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    4000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    4004:	08506014 	ori	at,at,16768
    jmp r1
    4008:	0800683a 	jmp	at

0000400c <_exit>:
	...

Disassembly of section .exceptions:

00004020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    4020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    4024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    4028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    402c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    4030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    4034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    4038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    403c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    4040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    4044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    4048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    404c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    4050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    4054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    4058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    405c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    4060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    4064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    4068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    406c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    4070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    4074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    4078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    407c:	10000326 	beq	r2,zero,408c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    4080:	20000226 	beq	r4,zero,408c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    4084:	00040fc0 	call	40fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    4088:	00000706 	br	40a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
    408c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
    4090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
    4094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
    4098:	000415c0 	call	415c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
    409c:	1000021e 	bne	r2,zero,40a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
    40a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    40a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    40a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    40ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    40b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    40b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    40b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    40bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    40c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    40c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    40c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    40cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    40d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    40d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    40d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    40dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    40e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    40e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    40e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    40ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    40f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    40f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    40f8:	ef80083a 	eret

000040fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	dfc00115 	stw	ra,4(sp)
    4104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    4108:	0009313a 	rdctl	r4,ipending
    do
    {
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
    410c:	04000034 	movhi	r16,0
    4110:	841a5704 	addi	r16,r16,26972

  active = alt_irq_pending ();

  do
  {
    i = 0;
    4114:	0005883a 	mov	r2,zero
    mask = 1;
    4118:	00c00044 	movi	r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    411c:	20ca703a 	and	r5,r4,r3
    4120:	28000b26 	beq	r5,zero,4150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
    4124:	100490fa 	slli	r2,r2,3
    4128:	8085883a 	add	r2,r16,r2
    412c:	10c00017 	ldw	r3,0(r2)
    4130:	11000117 	ldw	r4,4(r2)
    4134:	183ee83a 	callr	r3
    4138:	0009313a 	rdctl	r4,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
    413c:	203ff51e 	bne	r4,zero,4114 <_gp+0xffff591c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
    4140:	dfc00117 	ldw	ra,4(sp)
    4144:	dc000017 	ldw	r16,0(sp)
    4148:	dec00204 	addi	sp,sp,8
    414c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
    4150:	18c7883a 	add	r3,r3,r3
      i++;
    4154:	10800044 	addi	r2,r2,1

    } while (1);
    4158:	003ff006 	br	411c <_gp+0xffff5924>

0000415c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
    415c:	d0a05817 	ldw	r2,-32416(gp)
    4160:	10000426 	beq	r2,zero,4174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
    4164:	200b883a 	mov	r5,r4
    4168:	000d883a 	mov	r6,zero
    416c:	013fffc4 	movi	r4,-1
    4170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
    4174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
    4178:	0005883a 	mov	r2,zero
    417c:	f800283a 	ret

Disassembly of section .text:

00004180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    4180:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
    4184:	dedc0014 	ori	sp,sp,28672
    movhi gp, %hi(_gp)
    4188:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
    418c:	d6b9fe14 	ori	gp,gp,59384
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    4190:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    4194:	109a5014 	ori	r2,r2,26944

    movhi r3, %hi(__bss_end)
    4198:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    419c:	18da9714 	ori	r3,r3,27228

    beq r2, r3, 1f
    41a0:	10c00326 	beq	r2,r3,41b0 <_start+0x30>

0:
    stw zero, (r2)
    41a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    41a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    41ac:	10fffd36 	bltu	r2,r3,41a4 <_gp+0xffff59ac>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    41b0:	0004ec40 	call	4ec4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    41b4:	0004fa40 	call	4fa4 <alt_main>

000041b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    41b8:	003fff06 	br	41b8 <_gp+0xffff59c0>

000041bc <SGTL5000_Reg_Rd>:
#include "sgtl5000.h"
#include "altera_avalon_i2c.h"
#include "altera_avalon_i2c_regs.h"

WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
    41bc:	defffb04 	addi	sp,sp,-20
    41c0:	dc000315 	stw	r16,12(sp)
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
    41c4:	2c3fffcc 	andi	r16,r5,65535
    41c8:	8004d23a 	srli	r2,r16,8
	buffer[1] = (ADDR & 0x00FF);

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
    41cc:	01800084 	movi	r6,2
    41d0:	d9c00204 	addi	r7,sp,8
WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
	buffer[1] = (ADDR & 0x00FF);
    41d4:	d9400245 	stb	r5,9(sp)

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
    41d8:	d8000115 	stw	zero,4(sp)
    41dc:	d9800015 	stw	r6,0(sp)
    41e0:	380b883a 	mov	r5,r7
#include "sgtl5000.h"
#include "altera_avalon_i2c.h"
#include "altera_avalon_i2c_regs.h"

WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
    41e4:	dfc00415 	stw	ra,16(sp)
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
    41e8:	d8800205 	stb	r2,8(sp)
	buffer[1] = (ADDR & 0x00FF);

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
    41ec:	000607c0 	call	607c <alt_avalon_i2c_master_tx_rx>

	if (status != ALT_AVALON_I2C_SUCCESS){
    41f0:	10000526 	beq	r2,zero,4208 <SGTL5000_Reg_Rd+0x4c>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
    41f4:	01000034 	movhi	r4,0
    41f8:	800b883a 	mov	r5,r16
    41fc:	21193e04 	addi	r4,r4,25848
    4200:	00045280 	call	4528 <printf>
    4204:	003fff06 	br	4204 <_gp+0xffff5a0c>
		while (1)
		{
			//hang here
		}
	}
	value = (buffer[0] << 8) | buffer[1];
    4208:	d8800203 	ldbu	r2,8(sp)
    420c:	d8c00243 	ldbu	r3,9(sp)
    4210:	1004923a 	slli	r2,r2,8
	return value;
}
    4214:	10c4b03a 	or	r2,r2,r3
    4218:	dfc00417 	ldw	ra,16(sp)
    421c:	dc000317 	ldw	r16,12(sp)
    4220:	dec00504 	addi	sp,sp,20
    4224:	f800283a 	ret

00004228 <SGTL5000_Reg_Wr>:

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
    4228:	defffc04 	addi	sp,sp,-16
    422c:	dc400215 	stw	r17,8(sp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
    4230:	2c7fffcc 	andi	r17,r5,65535
    4234:	8804d23a 	srli	r2,r17,8
	value = (buffer[0] << 8) | buffer[1];
	return value;
}

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
    4238:	dc000115 	stw	r16,4(sp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
	buffer[1] = (ADDR & 0x00FF);
    423c:	d9400045 	stb	r5,1(sp)
}

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
    4240:	d8800005 	stb	r2,0(sp)
	buffer[1] = (ADDR & 0x00FF);
	buffer[2] = (DATA & 0xFF00) >> 8;
    4244:	3004d23a 	srli	r2,r6,8
	value = (buffer[0] << 8) | buffer[1];
	return value;
}

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
    4248:	3021883a 	mov	r16,r6
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
	buffer[1] = (ADDR & 0x00FF);
	buffer[2] = (DATA & 0xFF00) >> 8;
	buffer[3] = (DATA & 0x00FF);
    424c:	d98000c5 	stb	r6,3(sp)


	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx(dev,buffer,4,0);
    4250:	000f883a 	mov	r7,zero
    4254:	01800104 	movi	r6,4
    4258:	d80b883a 	mov	r5,sp
	value = (buffer[0] << 8) | buffer[1];
	return value;
}

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
    425c:	dfc00315 	stw	ra,12(sp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
	buffer[1] = (ADDR & 0x00FF);
	buffer[2] = (DATA & 0xFF00) >> 8;
    4260:	d8800085 	stb	r2,2(sp)
	buffer[3] = (DATA & 0x00FF);


	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx(dev,buffer,4,0);
    4264:	0005fb80 	call	5fb8 <alt_avalon_i2c_master_tx>

	if (status != ALT_AVALON_I2C_SUCCESS){
    4268:	10000526 	beq	r2,zero,4280 <SGTL5000_Reg_Wr+0x58>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
    426c:	01000034 	movhi	r4,0
    4270:	880b883a 	mov	r5,r17
    4274:	21193e04 	addi	r4,r4,25848
    4278:	00045280 	call	4528 <printf>
    427c:	003fff06 	br	427c <_gp+0xffff5a84>
		{
			//hang here
		}
	}
	return DATA;
}
    4280:	8005883a 	mov	r2,r16
    4284:	dfc00317 	ldw	ra,12(sp)
    4288:	dc400217 	ldw	r17,8(sp)
    428c:	dc000117 	ldw	r16,4(sp)
    4290:	dec00404 	addi	sp,sp,16
    4294:	f800283a 	ret

00004298 <main>:

int main()
{
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
    4298:	01000034 	movhi	r4,0
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
//}


int main()
{
    429c:	defffe04 	addi	sp,sp,-8
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
    42a0:	21194604 	addi	r4,r4,25880
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
//}


int main()
{
    42a4:	dfc00115 	stw	ra,4(sp)
    42a8:	dc000015 	stw	r16,0(sp)
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
    42ac:	00050880 	call	5088 <alt_avalon_i2c_open>
	if (NULL==i2c_dev)						     //check the BSP if unsure
    42b0:	1000051e 	bne	r2,zero,42c8 <main+0x30>
	{
		printf("Error: Cannot find /dev/i2c_0\n");
    42b4:	01000034 	movhi	r4,0
    42b8:	21194904 	addi	r4,r4,25892
    42bc:	00045f40 	call	45f4 <puts>
		return 1;
    42c0:	00800044 	movi	r2,1
    42c4:	00008506 	br	44dc <main+0x244>
	}
	printf ("I2C Test Program\n");
    42c8:	01000034 	movhi	r4,0
    42cc:	21195104 	addi	r4,r4,25924
    42d0:	1021883a 	mov	r16,r2
    42d4:	00045f40 	call	45f4 <puts>

	alt_avalon_i2c_master_target_set(i2c_dev,0xA); //CODEC at address 0b0001010
    42d8:	01400284 	movi	r5,10
    42dc:	8009883a 	mov	r4,r16
    42e0:	000533c0 	call	533c <alt_avalon_i2c_master_target_set>
	//print device ID (verify I2C is working)
	printf( "Device ID register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ID));
    42e4:	000b883a 	mov	r5,zero
    42e8:	8009883a 	mov	r4,r16
    42ec:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    42f0:	01000034 	movhi	r4,0
    42f4:	117fffcc 	andi	r5,r2,65535
    42f8:	21195604 	addi	r4,r4,25944
    42fc:	00045280 	call	4528 <printf>

	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
    4300:	01000034 	movhi	r4,0
    4304:	0180e6c4 	movi	r6,923
    4308:	01400384 	movi	r5,14
    430c:	21195c04 	addi	r4,r4,25968
    4310:	00045280 	call	4528 <printf>
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
    4314:	019ce6c4 	movi	r6,29595
    4318:	01400c84 	movi	r5,50
    431c:	8009883a 	mov	r4,r16
    4320:	00042280 	call	4228 <SGTL5000_Reg_Wr>
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
				frac_divisor << SGTL5000_PLL_FRAC_DIV_SHIFT);
	printf( "CHIP_PLL_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PLL_CTRL));
    4324:	01400c84 	movi	r5,50
    4328:	8009883a 	mov	r4,r16
    432c:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    4330:	01000034 	movhi	r4,0
    4334:	117fffcc 	andi	r5,r2,65535
    4338:	21196d04 	addi	r4,r4,26036
    433c:	00045280 	call	4528 <printf>

	//configure power control, disable internal VDDD, VDDIO=3.3V, VDDA=VDDD=1.8V (ext)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_POWER, \
    4340:	01917f84 	movi	r6,17918
    4344:	01400c04 	movi	r5,48
    4348:	8009883a 	mov	r4,r16
    434c:	00042280 	call	4228 <SGTL5000_Reg_Wr>
			SGTL5000_REFTOP_POWERUP|
			SGTL5000_HP_POWERUP|
			SGTL5000_DAC_POWERUP|
			SGTL5000_CAPLESS_HP_POWERUP|
			SGTL5000_ADC_POWERUP);
	printf( "CHIP_ANA_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_POWER));
    4350:	01400c04 	movi	r5,48
    4354:	8009883a 	mov	r4,r16
    4358:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    435c:	01000034 	movhi	r4,0
    4360:	117fffcc 	andi	r5,r2,65535
    4364:	21197404 	addi	r4,r4,26064
    4368:	00045280 	call	4528 <printf>

	//select internal ground bias to .9V (1.8V/2)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_REF_CTRL, 0x004E);
    436c:	01801384 	movi	r6,78
    4370:	01400a04 	movi	r5,40
    4374:	8009883a 	mov	r4,r16
    4378:	00042280 	call	4228 <SGTL5000_Reg_Wr>
	printf( "CHIP_REF_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_REF_CTRL));
    437c:	01400a04 	movi	r5,40
    4380:	8009883a 	mov	r4,r16
    4384:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    4388:	01000034 	movhi	r4,0
    438c:	117fffcc 	andi	r5,r2,65535
    4390:	21197c04 	addi	r4,r4,26096
    4394:	00045280 	call	4528 <printf>

	//enable core modules
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_DIG_POWER,\
    4398:	018018c4 	movi	r6,99
    439c:	01400084 	movi	r5,2
    43a0:	8009883a 	mov	r4,r16
    43a4:	00042280 	call	4228 <SGTL5000_Reg_Wr>
			SGTL5000_ADC_EN|
			SGTL5000_DAC_EN|
			//SGTL5000_DAP_POWERUP| //disable digital audio processor in CODEC
			SGTL5000_I2S_OUT_POWERUP|
			SGTL5000_I2S_IN_POWERUP);
	printf( "CHIP_DIG_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_DIG_POWER));
    43a8:	01400084 	movi	r5,2
    43ac:	8009883a 	mov	r4,r16
    43b0:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    43b4:	01000034 	movhi	r4,0
    43b8:	117fffcc 	andi	r5,r2,65535
    43bc:	21198304 	addi	r4,r4,26124
    43c0:	00045280 	call	4528 <printf>


	//MCLK is 12.5 MHz, configure clocks to use PLL
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_CLK_CTRL, \
    43c4:	018001c4 	movi	r6,7
    43c8:	01400104 	movi	r5,4
    43cc:	8009883a 	mov	r4,r16
    43d0:	00042280 	call	4228 <SGTL5000_Reg_Wr>
			SGTL5000_SYS_FS_44_1k << SGTL5000_SYS_FS_SHIFT |
			SGTL5000_MCLK_FREQ_PLL << SGTL5000_MCLK_FREQ_SHIFT);
	printf( "CHIP_CLK_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_CLK_CTRL));
    43d4:	01400104 	movi	r5,4
    43d8:	8009883a 	mov	r4,r16
    43dc:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    43e0:	01000034 	movhi	r4,0
    43e4:	117fffcc 	andi	r5,r2,65535
    43e8:	21198b04 	addi	r4,r4,26156
    43ec:	00045280 	call	4528 <printf>

	//note thata I2S mode is set by default (0 I2S mode, 0 LRalign)
	//note that SCLKFREQ is 64Fs by default
	//Set as I2S master
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_I2S_CTRL, \
    43f0:	01802c04 	movi	r6,176
    43f4:	01400184 	movi	r5,6
    43f8:	8009883a 	mov	r4,r16
    43fc:	00042280 	call	4228 <SGTL5000_Reg_Wr>
			SGTL5000_I2S_MASTER |
			(SGTL5000_I2S_DLEN_16 << SGTL5000_I2S_DLEN_SHIFT));
	//#define SGTL5000_I2S_DLEN_16			0x3
	//#define SGTL5000_I2S_DLEN_SHIFT			4
	//SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_I2S_CTRL, SGTL5000_I2S_MASTER);
	printf( "CHIP_I2S_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_I2S_CTRL));
    4400:	01400184 	movi	r5,6
    4404:	8009883a 	mov	r4,r16
    4408:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    440c:	01000034 	movhi	r4,0
    4410:	117fffcc 	andi	r5,r2,65535
    4414:	21199204 	addi	r4,r4,26184
    4418:	00045280 	call	4528 <printf>

	//ADC input from Line
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
    441c:	01800104 	movi	r6,4
    4420:	01400904 	movi	r5,36
    4424:	8009883a 	mov	r4,r16
    4428:	00042280 	call	4228 <SGTL5000_Reg_Wr>
	    //SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
	                SGTL5000_ADC_SEL_LINE_IN << SGTL5000_HP_SEL_SHIFT);
	//Line Passthrough to Headphones
	//SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
				SGTL5000_ADC_SEL_LINE_IN << SGTL5000_HP_SEL_SHIFT);
	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
    442c:	01400904 	movi	r5,36
    4430:	8009883a 	mov	r4,r16
    4434:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    4438:	01000034 	movhi	r4,0
    443c:	117fffcc 	andi	r5,r2,65535
    4440:	21199904 	addi	r4,r4,26212
    4444:	00045280 	call	4528 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_SSS_CTRL, \
    4448:	01800404 	movi	r6,16
    444c:	01400284 	movi	r5,10
    4450:	8009883a 	mov	r4,r16
    4454:	00042280 	call	4228 <SGTL5000_Reg_Wr>
			SGTL5000_DAC_SEL_I2S_IN << SGTL5000_DAC_SEL_SHIFT |
			SGTL5000_I2S_OUT_SEL_ADC << SGTL5000_I2S_OUT_SEL_SHIFT);
	printf( "CHIP_SSS_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_SSS_CTRL));
    4458:	01400284 	movi	r5,10
    445c:	8009883a 	mov	r4,r16
    4460:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    4464:	01000034 	movhi	r4,0
    4468:	117fffcc 	andi	r5,r2,65535
    446c:	2119a004 	addi	r4,r4,26240
    4470:	00045280 	call	4528 <printf>

	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
    4474:	01400904 	movi	r5,36
    4478:	8009883a 	mov	r4,r16
    447c:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    4480:	01000034 	movhi	r4,0
    4484:	117fffcc 	andi	r5,r2,65535
    4488:	21199904 	addi	r4,r4,26212
    448c:	00045280 	call	4528 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000);
    4490:	000d883a 	mov	r6,zero
    4494:	01400384 	movi	r5,14
    4498:	8009883a 	mov	r4,r16
    449c:	00042280 	call	4228 <SGTL5000_Reg_Wr>
	printf( "CHIP_ADCDAC_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL));
    44a0:	01400384 	movi	r5,14
    44a4:	8009883a 	mov	r4,r16
    44a8:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    44ac:	01000034 	movhi	r4,0
    44b0:	117fffcc 	andi	r5,r2,65535
    44b4:	2119a704 	addi	r4,r4,26268
    44b8:	00045280 	call	4528 <printf>
	printf( "CHIP_PAD_STRENGTH register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PAD_STRENGTH));
    44bc:	01400504 	movi	r5,20
    44c0:	8009883a 	mov	r4,r16
    44c4:	00041bc0 	call	41bc <SGTL5000_Reg_Rd>
    44c8:	01000034 	movhi	r4,0
    44cc:	117fffcc 	andi	r5,r2,65535
    44d0:	2119af04 	addi	r4,r4,26300
    44d4:	00045280 	call	4528 <printf>


	return 0;
    44d8:	0005883a 	mov	r2,zero
}
    44dc:	dfc00117 	ldw	ra,4(sp)
    44e0:	dc000017 	ldw	r16,0(sp)
    44e4:	dec00204 	addi	sp,sp,8
    44e8:	f800283a 	ret

000044ec <_printf_r>:
    44ec:	defffd04 	addi	sp,sp,-12
    44f0:	dfc00015 	stw	ra,0(sp)
    44f4:	d9800115 	stw	r6,4(sp)
    44f8:	d9c00215 	stw	r7,8(sp)
    44fc:	20c00217 	ldw	r3,8(r4)
    4500:	01800034 	movhi	r6,0
    4504:	3192f604 	addi	r6,r6,19416
    4508:	19800115 	stw	r6,4(r3)
    450c:	280d883a 	mov	r6,r5
    4510:	21400217 	ldw	r5,8(r4)
    4514:	d9c00104 	addi	r7,sp,4
    4518:	00046900 	call	4690 <___vfprintf_internal_r>
    451c:	dfc00017 	ldw	ra,0(sp)
    4520:	dec00304 	addi	sp,sp,12
    4524:	f800283a 	ret

00004528 <printf>:
    4528:	defffc04 	addi	sp,sp,-16
    452c:	dfc00015 	stw	ra,0(sp)
    4530:	d9400115 	stw	r5,4(sp)
    4534:	d9800215 	stw	r6,8(sp)
    4538:	d9c00315 	stw	r7,12(sp)
    453c:	00800034 	movhi	r2,0
    4540:	1099ff04 	addi	r2,r2,26620
    4544:	10800017 	ldw	r2,0(r2)
    4548:	01400034 	movhi	r5,0
    454c:	2952f604 	addi	r5,r5,19416
    4550:	10c00217 	ldw	r3,8(r2)
    4554:	d9800104 	addi	r6,sp,4
    4558:	19400115 	stw	r5,4(r3)
    455c:	200b883a 	mov	r5,r4
    4560:	11000217 	ldw	r4,8(r2)
    4564:	0004bbc0 	call	4bbc <__vfprintf_internal>
    4568:	dfc00017 	ldw	ra,0(sp)
    456c:	dec00404 	addi	sp,sp,16
    4570:	f800283a 	ret

00004574 <_puts_r>:
    4574:	defffd04 	addi	sp,sp,-12
    4578:	dc000015 	stw	r16,0(sp)
    457c:	2021883a 	mov	r16,r4
    4580:	2809883a 	mov	r4,r5
    4584:	dfc00215 	stw	ra,8(sp)
    4588:	dc400115 	stw	r17,4(sp)
    458c:	2823883a 	mov	r17,r5
    4590:	00046080 	call	4608 <strlen>
    4594:	81400217 	ldw	r5,8(r16)
    4598:	01000034 	movhi	r4,0
    459c:	2112f604 	addi	r4,r4,19416
    45a0:	29000115 	stw	r4,4(r5)
    45a4:	100f883a 	mov	r7,r2
    45a8:	880d883a 	mov	r6,r17
    45ac:	8009883a 	mov	r4,r16
    45b0:	0004bd80 	call	4bd8 <__sfvwrite_small_dev>
    45b4:	00ffffc4 	movi	r3,-1
    45b8:	10c00926 	beq	r2,r3,45e0 <_puts_r+0x6c>
    45bc:	81400217 	ldw	r5,8(r16)
    45c0:	01800034 	movhi	r6,0
    45c4:	01c00044 	movi	r7,1
    45c8:	28800117 	ldw	r2,4(r5)
    45cc:	3199b704 	addi	r6,r6,26332
    45d0:	8009883a 	mov	r4,r16
    45d4:	103ee83a 	callr	r2
    45d8:	10bfffe0 	cmpeqi	r2,r2,-1
    45dc:	0085c83a 	sub	r2,zero,r2
    45e0:	dfc00217 	ldw	ra,8(sp)
    45e4:	dc400117 	ldw	r17,4(sp)
    45e8:	dc000017 	ldw	r16,0(sp)
    45ec:	dec00304 	addi	sp,sp,12
    45f0:	f800283a 	ret

000045f4 <puts>:
    45f4:	00800034 	movhi	r2,0
    45f8:	1099ff04 	addi	r2,r2,26620
    45fc:	200b883a 	mov	r5,r4
    4600:	11000017 	ldw	r4,0(r2)
    4604:	00045741 	jmpi	4574 <_puts_r>

00004608 <strlen>:
    4608:	2005883a 	mov	r2,r4
    460c:	10c00007 	ldb	r3,0(r2)
    4610:	18000226 	beq	r3,zero,461c <strlen+0x14>
    4614:	10800044 	addi	r2,r2,1
    4618:	003ffc06 	br	460c <_gp+0xffff5e14>
    461c:	1105c83a 	sub	r2,r2,r4
    4620:	f800283a 	ret

00004624 <print_repeat>:
    4624:	defffb04 	addi	sp,sp,-20
    4628:	dc800315 	stw	r18,12(sp)
    462c:	dc400215 	stw	r17,8(sp)
    4630:	dc000115 	stw	r16,4(sp)
    4634:	dfc00415 	stw	ra,16(sp)
    4638:	2025883a 	mov	r18,r4
    463c:	2823883a 	mov	r17,r5
    4640:	d9800005 	stb	r6,0(sp)
    4644:	3821883a 	mov	r16,r7
    4648:	04000a0e 	bge	zero,r16,4674 <print_repeat+0x50>
    464c:	88800117 	ldw	r2,4(r17)
    4650:	01c00044 	movi	r7,1
    4654:	d80d883a 	mov	r6,sp
    4658:	880b883a 	mov	r5,r17
    465c:	9009883a 	mov	r4,r18
    4660:	103ee83a 	callr	r2
    4664:	843fffc4 	addi	r16,r16,-1
    4668:	103ff726 	beq	r2,zero,4648 <_gp+0xffff5e50>
    466c:	00bfffc4 	movi	r2,-1
    4670:	00000106 	br	4678 <print_repeat+0x54>
    4674:	0005883a 	mov	r2,zero
    4678:	dfc00417 	ldw	ra,16(sp)
    467c:	dc800317 	ldw	r18,12(sp)
    4680:	dc400217 	ldw	r17,8(sp)
    4684:	dc000117 	ldw	r16,4(sp)
    4688:	dec00504 	addi	sp,sp,20
    468c:	f800283a 	ret

00004690 <___vfprintf_internal_r>:
    4690:	deffe504 	addi	sp,sp,-108
    4694:	d8c00804 	addi	r3,sp,32
    4698:	ddc01815 	stw	r23,96(sp)
    469c:	dd801715 	stw	r22,92(sp)
    46a0:	dd401615 	stw	r21,88(sp)
    46a4:	dd001515 	stw	r20,84(sp)
    46a8:	dcc01415 	stw	r19,80(sp)
    46ac:	dc801315 	stw	r18,76(sp)
    46b0:	dc401215 	stw	r17,72(sp)
    46b4:	dc001115 	stw	r16,68(sp)
    46b8:	dfc01a15 	stw	ra,104(sp)
    46bc:	df001915 	stw	fp,100(sp)
    46c0:	2029883a 	mov	r20,r4
    46c4:	2823883a 	mov	r17,r5
    46c8:	382d883a 	mov	r22,r7
    46cc:	d9800f15 	stw	r6,60(sp)
    46d0:	0021883a 	mov	r16,zero
    46d4:	d8000e15 	stw	zero,56(sp)
    46d8:	d8000a15 	stw	zero,40(sp)
    46dc:	002b883a 	mov	r21,zero
    46e0:	0027883a 	mov	r19,zero
    46e4:	0025883a 	mov	r18,zero
    46e8:	d8000c15 	stw	zero,48(sp)
    46ec:	d8000b15 	stw	zero,44(sp)
    46f0:	002f883a 	mov	r23,zero
    46f4:	d8c00915 	stw	r3,36(sp)
    46f8:	d8c00f17 	ldw	r3,60(sp)
    46fc:	19000003 	ldbu	r4,0(r3)
    4700:	20803fcc 	andi	r2,r4,255
    4704:	1080201c 	xori	r2,r2,128
    4708:	10bfe004 	addi	r2,r2,-128
    470c:	10011e26 	beq	r2,zero,4b88 <___vfprintf_internal_r+0x4f8>
    4710:	00c00044 	movi	r3,1
    4714:	b8c01426 	beq	r23,r3,4768 <___vfprintf_internal_r+0xd8>
    4718:	1dc00216 	blt	r3,r23,4724 <___vfprintf_internal_r+0x94>
    471c:	b8000626 	beq	r23,zero,4738 <___vfprintf_internal_r+0xa8>
    4720:	00011506 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4724:	01400084 	movi	r5,2
    4728:	b9401d26 	beq	r23,r5,47a0 <___vfprintf_internal_r+0x110>
    472c:	014000c4 	movi	r5,3
    4730:	b9402b26 	beq	r23,r5,47e0 <___vfprintf_internal_r+0x150>
    4734:	00011006 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4738:	01400944 	movi	r5,37
    473c:	1140fc26 	beq	r2,r5,4b30 <___vfprintf_internal_r+0x4a0>
    4740:	88800117 	ldw	r2,4(r17)
    4744:	d9000005 	stb	r4,0(sp)
    4748:	01c00044 	movi	r7,1
    474c:	d80d883a 	mov	r6,sp
    4750:	880b883a 	mov	r5,r17
    4754:	a009883a 	mov	r4,r20
    4758:	103ee83a 	callr	r2
    475c:	1000d81e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4760:	84000044 	addi	r16,r16,1
    4764:	00010406 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4768:	01400c04 	movi	r5,48
    476c:	1140fa26 	beq	r2,r5,4b58 <___vfprintf_internal_r+0x4c8>
    4770:	01400944 	movi	r5,37
    4774:	11400a1e 	bne	r2,r5,47a0 <___vfprintf_internal_r+0x110>
    4778:	d8800005 	stb	r2,0(sp)
    477c:	88800117 	ldw	r2,4(r17)
    4780:	b80f883a 	mov	r7,r23
    4784:	d80d883a 	mov	r6,sp
    4788:	880b883a 	mov	r5,r17
    478c:	a009883a 	mov	r4,r20
    4790:	103ee83a 	callr	r2
    4794:	1000ca1e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4798:	84000044 	addi	r16,r16,1
    479c:	0000f506 	br	4b74 <___vfprintf_internal_r+0x4e4>
    47a0:	25fff404 	addi	r23,r4,-48
    47a4:	bdc03fcc 	andi	r23,r23,255
    47a8:	00c00244 	movi	r3,9
    47ac:	1dc00936 	bltu	r3,r23,47d4 <___vfprintf_internal_r+0x144>
    47b0:	00bfffc4 	movi	r2,-1
    47b4:	90800426 	beq	r18,r2,47c8 <___vfprintf_internal_r+0x138>
    47b8:	01400284 	movi	r5,10
    47bc:	9009883a 	mov	r4,r18
    47c0:	0004e9c0 	call	4e9c <__mulsi3>
    47c4:	00000106 	br	47cc <___vfprintf_internal_r+0x13c>
    47c8:	0005883a 	mov	r2,zero
    47cc:	b8a5883a 	add	r18,r23,r2
    47d0:	0000e206 	br	4b5c <___vfprintf_internal_r+0x4cc>
    47d4:	01400b84 	movi	r5,46
    47d8:	1140e426 	beq	r2,r5,4b6c <___vfprintf_internal_r+0x4dc>
    47dc:	05c00084 	movi	r23,2
    47e0:	213ff404 	addi	r4,r4,-48
    47e4:	27003fcc 	andi	fp,r4,255
    47e8:	00c00244 	movi	r3,9
    47ec:	1f000936 	bltu	r3,fp,4814 <___vfprintf_internal_r+0x184>
    47f0:	00bfffc4 	movi	r2,-1
    47f4:	98800426 	beq	r19,r2,4808 <___vfprintf_internal_r+0x178>
    47f8:	01400284 	movi	r5,10
    47fc:	9809883a 	mov	r4,r19
    4800:	0004e9c0 	call	4e9c <__mulsi3>
    4804:	00000106 	br	480c <___vfprintf_internal_r+0x17c>
    4808:	0005883a 	mov	r2,zero
    480c:	e0a7883a 	add	r19,fp,r2
    4810:	0000d906 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4814:	00c01b04 	movi	r3,108
    4818:	10c0d226 	beq	r2,r3,4b64 <___vfprintf_internal_r+0x4d4>
    481c:	013fffc4 	movi	r4,-1
    4820:	99000226 	beq	r19,r4,482c <___vfprintf_internal_r+0x19c>
    4824:	d8000b15 	stw	zero,44(sp)
    4828:	00000106 	br	4830 <___vfprintf_internal_r+0x1a0>
    482c:	04c00044 	movi	r19,1
    4830:	01001a44 	movi	r4,105
    4834:	11001626 	beq	r2,r4,4890 <___vfprintf_internal_r+0x200>
    4838:	20800916 	blt	r4,r2,4860 <___vfprintf_internal_r+0x1d0>
    483c:	010018c4 	movi	r4,99
    4840:	11008826 	beq	r2,r4,4a64 <___vfprintf_internal_r+0x3d4>
    4844:	01001904 	movi	r4,100
    4848:	11001126 	beq	r2,r4,4890 <___vfprintf_internal_r+0x200>
    484c:	01001604 	movi	r4,88
    4850:	1100c81e 	bne	r2,r4,4b74 <___vfprintf_internal_r+0x4e4>
    4854:	00c00044 	movi	r3,1
    4858:	d8c00e15 	stw	r3,56(sp)
    485c:	00001506 	br	48b4 <___vfprintf_internal_r+0x224>
    4860:	01001cc4 	movi	r4,115
    4864:	11009826 	beq	r2,r4,4ac8 <___vfprintf_internal_r+0x438>
    4868:	20800416 	blt	r4,r2,487c <___vfprintf_internal_r+0x1ec>
    486c:	01001bc4 	movi	r4,111
    4870:	1100c01e 	bne	r2,r4,4b74 <___vfprintf_internal_r+0x4e4>
    4874:	05400204 	movi	r21,8
    4878:	00000f06 	br	48b8 <___vfprintf_internal_r+0x228>
    487c:	01001d44 	movi	r4,117
    4880:	11000d26 	beq	r2,r4,48b8 <___vfprintf_internal_r+0x228>
    4884:	01001e04 	movi	r4,120
    4888:	11000a26 	beq	r2,r4,48b4 <___vfprintf_internal_r+0x224>
    488c:	0000b906 	br	4b74 <___vfprintf_internal_r+0x4e4>
    4890:	d8c00a17 	ldw	r3,40(sp)
    4894:	b7000104 	addi	fp,r22,4
    4898:	18000726 	beq	r3,zero,48b8 <___vfprintf_internal_r+0x228>
    489c:	df000d15 	stw	fp,52(sp)
    48a0:	b5c00017 	ldw	r23,0(r22)
    48a4:	b800080e 	bge	r23,zero,48c8 <___vfprintf_internal_r+0x238>
    48a8:	05efc83a 	sub	r23,zero,r23
    48ac:	02400044 	movi	r9,1
    48b0:	00000606 	br	48cc <___vfprintf_internal_r+0x23c>
    48b4:	05400404 	movi	r21,16
    48b8:	b0c00104 	addi	r3,r22,4
    48bc:	d8c00d15 	stw	r3,52(sp)
    48c0:	b5c00017 	ldw	r23,0(r22)
    48c4:	d8000a15 	stw	zero,40(sp)
    48c8:	0013883a 	mov	r9,zero
    48cc:	d839883a 	mov	fp,sp
    48d0:	b8001726 	beq	r23,zero,4930 <___vfprintf_internal_r+0x2a0>
    48d4:	a80b883a 	mov	r5,r21
    48d8:	b809883a 	mov	r4,r23
    48dc:	da401015 	stw	r9,64(sp)
    48e0:	0004de00 	call	4de0 <__udivsi3>
    48e4:	a80b883a 	mov	r5,r21
    48e8:	1009883a 	mov	r4,r2
    48ec:	102d883a 	mov	r22,r2
    48f0:	0004e9c0 	call	4e9c <__mulsi3>
    48f4:	b885c83a 	sub	r2,r23,r2
    48f8:	00c00244 	movi	r3,9
    48fc:	da401017 	ldw	r9,64(sp)
    4900:	18800216 	blt	r3,r2,490c <___vfprintf_internal_r+0x27c>
    4904:	10800c04 	addi	r2,r2,48
    4908:	00000506 	br	4920 <___vfprintf_internal_r+0x290>
    490c:	d8c00e17 	ldw	r3,56(sp)
    4910:	18000226 	beq	r3,zero,491c <___vfprintf_internal_r+0x28c>
    4914:	10800dc4 	addi	r2,r2,55
    4918:	00000106 	br	4920 <___vfprintf_internal_r+0x290>
    491c:	108015c4 	addi	r2,r2,87
    4920:	e0800005 	stb	r2,0(fp)
    4924:	b02f883a 	mov	r23,r22
    4928:	e7000044 	addi	fp,fp,1
    492c:	003fe806 	br	48d0 <_gp+0xffff60d8>
    4930:	e6efc83a 	sub	r23,fp,sp
    4934:	9dc5c83a 	sub	r2,r19,r23
    4938:	0080090e 	bge	zero,r2,4960 <___vfprintf_internal_r+0x2d0>
    493c:	e085883a 	add	r2,fp,r2
    4940:	01400c04 	movi	r5,48
    4944:	d8c00917 	ldw	r3,36(sp)
    4948:	e009883a 	mov	r4,fp
    494c:	e0c0032e 	bgeu	fp,r3,495c <___vfprintf_internal_r+0x2cc>
    4950:	e7000044 	addi	fp,fp,1
    4954:	21400005 	stb	r5,0(r4)
    4958:	e0bffa1e 	bne	fp,r2,4944 <_gp+0xffff614c>
    495c:	e6efc83a 	sub	r23,fp,sp
    4960:	d8c00b17 	ldw	r3,44(sp)
    4964:	4dd1883a 	add	r8,r9,r23
    4968:	922dc83a 	sub	r22,r18,r8
    496c:	18001626 	beq	r3,zero,49c8 <___vfprintf_internal_r+0x338>
    4970:	48000a26 	beq	r9,zero,499c <___vfprintf_internal_r+0x30c>
    4974:	00800b44 	movi	r2,45
    4978:	d8800805 	stb	r2,32(sp)
    497c:	88800117 	ldw	r2,4(r17)
    4980:	01c00044 	movi	r7,1
    4984:	d9800804 	addi	r6,sp,32
    4988:	880b883a 	mov	r5,r17
    498c:	a009883a 	mov	r4,r20
    4990:	103ee83a 	callr	r2
    4994:	10004a1e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4998:	84000044 	addi	r16,r16,1
    499c:	0580070e 	bge	zero,r22,49bc <___vfprintf_internal_r+0x32c>
    49a0:	b00f883a 	mov	r7,r22
    49a4:	01800c04 	movi	r6,48
    49a8:	880b883a 	mov	r5,r17
    49ac:	a009883a 	mov	r4,r20
    49b0:	00046240 	call	4624 <print_repeat>
    49b4:	1000421e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    49b8:	85a1883a 	add	r16,r16,r22
    49bc:	e02d883a 	mov	r22,fp
    49c0:	bf2fc83a 	sub	r23,r23,fp
    49c4:	00002006 	br	4a48 <___vfprintf_internal_r+0x3b8>
    49c8:	0580090e 	bge	zero,r22,49f0 <___vfprintf_internal_r+0x360>
    49cc:	b00f883a 	mov	r7,r22
    49d0:	01800804 	movi	r6,32
    49d4:	880b883a 	mov	r5,r17
    49d8:	a009883a 	mov	r4,r20
    49dc:	da401015 	stw	r9,64(sp)
    49e0:	00046240 	call	4624 <print_repeat>
    49e4:	da401017 	ldw	r9,64(sp)
    49e8:	1000351e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    49ec:	85a1883a 	add	r16,r16,r22
    49f0:	483ff226 	beq	r9,zero,49bc <_gp+0xffff61c4>
    49f4:	00800b44 	movi	r2,45
    49f8:	d8800805 	stb	r2,32(sp)
    49fc:	88800117 	ldw	r2,4(r17)
    4a00:	01c00044 	movi	r7,1
    4a04:	d9800804 	addi	r6,sp,32
    4a08:	880b883a 	mov	r5,r17
    4a0c:	a009883a 	mov	r4,r20
    4a10:	103ee83a 	callr	r2
    4a14:	10002a1e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4a18:	84000044 	addi	r16,r16,1
    4a1c:	003fe706 	br	49bc <_gp+0xffff61c4>
    4a20:	b5bfffc4 	addi	r22,r22,-1
    4a24:	b0800003 	ldbu	r2,0(r22)
    4a28:	01c00044 	movi	r7,1
    4a2c:	d9800804 	addi	r6,sp,32
    4a30:	d8800805 	stb	r2,32(sp)
    4a34:	88800117 	ldw	r2,4(r17)
    4a38:	880b883a 	mov	r5,r17
    4a3c:	a009883a 	mov	r4,r20
    4a40:	103ee83a 	callr	r2
    4a44:	10001e1e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4a48:	8585c83a 	sub	r2,r16,r22
    4a4c:	b5c9883a 	add	r4,r22,r23
    4a50:	e085883a 	add	r2,fp,r2
    4a54:	013ff216 	blt	zero,r4,4a20 <_gp+0xffff6228>
    4a58:	1021883a 	mov	r16,r2
    4a5c:	dd800d17 	ldw	r22,52(sp)
    4a60:	00004406 	br	4b74 <___vfprintf_internal_r+0x4e4>
    4a64:	00800044 	movi	r2,1
    4a68:	1480080e 	bge	r2,r18,4a8c <___vfprintf_internal_r+0x3fc>
    4a6c:	95ffffc4 	addi	r23,r18,-1
    4a70:	b80f883a 	mov	r7,r23
    4a74:	01800804 	movi	r6,32
    4a78:	880b883a 	mov	r5,r17
    4a7c:	a009883a 	mov	r4,r20
    4a80:	00046240 	call	4624 <print_repeat>
    4a84:	10000e1e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4a88:	85e1883a 	add	r16,r16,r23
    4a8c:	b0800017 	ldw	r2,0(r22)
    4a90:	01c00044 	movi	r7,1
    4a94:	d80d883a 	mov	r6,sp
    4a98:	d8800005 	stb	r2,0(sp)
    4a9c:	88800117 	ldw	r2,4(r17)
    4aa0:	880b883a 	mov	r5,r17
    4aa4:	a009883a 	mov	r4,r20
    4aa8:	b5c00104 	addi	r23,r22,4
    4aac:	103ee83a 	callr	r2
    4ab0:	1000031e 	bne	r2,zero,4ac0 <___vfprintf_internal_r+0x430>
    4ab4:	84000044 	addi	r16,r16,1
    4ab8:	b82d883a 	mov	r22,r23
    4abc:	00002d06 	br	4b74 <___vfprintf_internal_r+0x4e4>
    4ac0:	00bfffc4 	movi	r2,-1
    4ac4:	00003106 	br	4b8c <___vfprintf_internal_r+0x4fc>
    4ac8:	b5c00017 	ldw	r23,0(r22)
    4acc:	b7000104 	addi	fp,r22,4
    4ad0:	b809883a 	mov	r4,r23
    4ad4:	00046080 	call	4608 <strlen>
    4ad8:	9091c83a 	sub	r8,r18,r2
    4adc:	102d883a 	mov	r22,r2
    4ae0:	0200090e 	bge	zero,r8,4b08 <___vfprintf_internal_r+0x478>
    4ae4:	400f883a 	mov	r7,r8
    4ae8:	01800804 	movi	r6,32
    4aec:	880b883a 	mov	r5,r17
    4af0:	a009883a 	mov	r4,r20
    4af4:	da001015 	stw	r8,64(sp)
    4af8:	00046240 	call	4624 <print_repeat>
    4afc:	da001017 	ldw	r8,64(sp)
    4b00:	103fef1e 	bne	r2,zero,4ac0 <_gp+0xffff62c8>
    4b04:	8221883a 	add	r16,r16,r8
    4b08:	88800117 	ldw	r2,4(r17)
    4b0c:	b00f883a 	mov	r7,r22
    4b10:	b80d883a 	mov	r6,r23
    4b14:	880b883a 	mov	r5,r17
    4b18:	a009883a 	mov	r4,r20
    4b1c:	103ee83a 	callr	r2
    4b20:	103fe71e 	bne	r2,zero,4ac0 <_gp+0xffff62c8>
    4b24:	85a1883a 	add	r16,r16,r22
    4b28:	e02d883a 	mov	r22,fp
    4b2c:	00001106 	br	4b74 <___vfprintf_internal_r+0x4e4>
    4b30:	00c00044 	movi	r3,1
    4b34:	04ffffc4 	movi	r19,-1
    4b38:	d8000e15 	stw	zero,56(sp)
    4b3c:	d8c00a15 	stw	r3,40(sp)
    4b40:	05400284 	movi	r21,10
    4b44:	9825883a 	mov	r18,r19
    4b48:	d8000c15 	stw	zero,48(sp)
    4b4c:	d8000b15 	stw	zero,44(sp)
    4b50:	182f883a 	mov	r23,r3
    4b54:	00000806 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4b58:	ddc00b15 	stw	r23,44(sp)
    4b5c:	05c00084 	movi	r23,2
    4b60:	00000506 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4b64:	00c00044 	movi	r3,1
    4b68:	d8c00c15 	stw	r3,48(sp)
    4b6c:	05c000c4 	movi	r23,3
    4b70:	00000106 	br	4b78 <___vfprintf_internal_r+0x4e8>
    4b74:	002f883a 	mov	r23,zero
    4b78:	d8c00f17 	ldw	r3,60(sp)
    4b7c:	18c00044 	addi	r3,r3,1
    4b80:	d8c00f15 	stw	r3,60(sp)
    4b84:	003edc06 	br	46f8 <_gp+0xffff5f00>
    4b88:	8005883a 	mov	r2,r16
    4b8c:	dfc01a17 	ldw	ra,104(sp)
    4b90:	df001917 	ldw	fp,100(sp)
    4b94:	ddc01817 	ldw	r23,96(sp)
    4b98:	dd801717 	ldw	r22,92(sp)
    4b9c:	dd401617 	ldw	r21,88(sp)
    4ba0:	dd001517 	ldw	r20,84(sp)
    4ba4:	dcc01417 	ldw	r19,80(sp)
    4ba8:	dc801317 	ldw	r18,76(sp)
    4bac:	dc401217 	ldw	r17,72(sp)
    4bb0:	dc001117 	ldw	r16,68(sp)
    4bb4:	dec01b04 	addi	sp,sp,108
    4bb8:	f800283a 	ret

00004bbc <__vfprintf_internal>:
    4bbc:	00800034 	movhi	r2,0
    4bc0:	1099ff04 	addi	r2,r2,26620
    4bc4:	300f883a 	mov	r7,r6
    4bc8:	280d883a 	mov	r6,r5
    4bcc:	200b883a 	mov	r5,r4
    4bd0:	11000017 	ldw	r4,0(r2)
    4bd4:	00046901 	jmpi	4690 <___vfprintf_internal_r>

00004bd8 <__sfvwrite_small_dev>:
    4bd8:	2880000b 	ldhu	r2,0(r5)
    4bdc:	1080020c 	andi	r2,r2,8
    4be0:	10002126 	beq	r2,zero,4c68 <__sfvwrite_small_dev+0x90>
    4be4:	2880008f 	ldh	r2,2(r5)
    4be8:	defffa04 	addi	sp,sp,-24
    4bec:	dc000015 	stw	r16,0(sp)
    4bf0:	dfc00515 	stw	ra,20(sp)
    4bf4:	dd000415 	stw	r20,16(sp)
    4bf8:	dcc00315 	stw	r19,12(sp)
    4bfc:	dc800215 	stw	r18,8(sp)
    4c00:	dc400115 	stw	r17,4(sp)
    4c04:	2821883a 	mov	r16,r5
    4c08:	10001216 	blt	r2,zero,4c54 <__sfvwrite_small_dev+0x7c>
    4c0c:	2027883a 	mov	r19,r4
    4c10:	3025883a 	mov	r18,r6
    4c14:	3823883a 	mov	r17,r7
    4c18:	05010004 	movi	r20,1024
    4c1c:	04400b0e 	bge	zero,r17,4c4c <__sfvwrite_small_dev+0x74>
    4c20:	880f883a 	mov	r7,r17
    4c24:	a440010e 	bge	r20,r17,4c2c <__sfvwrite_small_dev+0x54>
    4c28:	01c10004 	movi	r7,1024
    4c2c:	8140008f 	ldh	r5,2(r16)
    4c30:	900d883a 	mov	r6,r18
    4c34:	9809883a 	mov	r4,r19
    4c38:	0004c900 	call	4c90 <_write_r>
    4c3c:	0080050e 	bge	zero,r2,4c54 <__sfvwrite_small_dev+0x7c>
    4c40:	88a3c83a 	sub	r17,r17,r2
    4c44:	90a5883a 	add	r18,r18,r2
    4c48:	003ff406 	br	4c1c <_gp+0xffff6424>
    4c4c:	0005883a 	mov	r2,zero
    4c50:	00000706 	br	4c70 <__sfvwrite_small_dev+0x98>
    4c54:	8080000b 	ldhu	r2,0(r16)
    4c58:	10801014 	ori	r2,r2,64
    4c5c:	8080000d 	sth	r2,0(r16)
    4c60:	00bfffc4 	movi	r2,-1
    4c64:	00000206 	br	4c70 <__sfvwrite_small_dev+0x98>
    4c68:	00bfffc4 	movi	r2,-1
    4c6c:	f800283a 	ret
    4c70:	dfc00517 	ldw	ra,20(sp)
    4c74:	dd000417 	ldw	r20,16(sp)
    4c78:	dcc00317 	ldw	r19,12(sp)
    4c7c:	dc800217 	ldw	r18,8(sp)
    4c80:	dc400117 	ldw	r17,4(sp)
    4c84:	dc000017 	ldw	r16,0(sp)
    4c88:	dec00604 	addi	sp,sp,24
    4c8c:	f800283a 	ret

00004c90 <_write_r>:
    4c90:	defffd04 	addi	sp,sp,-12
    4c94:	dc000015 	stw	r16,0(sp)
    4c98:	04000034 	movhi	r16,0
    4c9c:	dc400115 	stw	r17,4(sp)
    4ca0:	841a5004 	addi	r16,r16,26944
    4ca4:	2023883a 	mov	r17,r4
    4ca8:	2809883a 	mov	r4,r5
    4cac:	300b883a 	mov	r5,r6
    4cb0:	380d883a 	mov	r6,r7
    4cb4:	dfc00215 	stw	ra,8(sp)
    4cb8:	80000015 	stw	zero,0(r16)
    4cbc:	0004fd00 	call	4fd0 <write>
    4cc0:	00ffffc4 	movi	r3,-1
    4cc4:	10c0031e 	bne	r2,r3,4cd4 <_write_r+0x44>
    4cc8:	80c00017 	ldw	r3,0(r16)
    4ccc:	18000126 	beq	r3,zero,4cd4 <_write_r+0x44>
    4cd0:	88c00015 	stw	r3,0(r17)
    4cd4:	dfc00217 	ldw	ra,8(sp)
    4cd8:	dc400117 	ldw	r17,4(sp)
    4cdc:	dc000017 	ldw	r16,0(sp)
    4ce0:	dec00304 	addi	sp,sp,12
    4ce4:	f800283a 	ret

00004ce8 <__divsi3>:
    4ce8:	20001b16 	blt	r4,zero,4d58 <__divsi3+0x70>
    4cec:	000f883a 	mov	r7,zero
    4cf0:	28001616 	blt	r5,zero,4d4c <__divsi3+0x64>
    4cf4:	200d883a 	mov	r6,r4
    4cf8:	29001a2e 	bgeu	r5,r4,4d64 <__divsi3+0x7c>
    4cfc:	00800804 	movi	r2,32
    4d00:	00c00044 	movi	r3,1
    4d04:	00000106 	br	4d0c <__divsi3+0x24>
    4d08:	10000d26 	beq	r2,zero,4d40 <__divsi3+0x58>
    4d0c:	294b883a 	add	r5,r5,r5
    4d10:	10bfffc4 	addi	r2,r2,-1
    4d14:	18c7883a 	add	r3,r3,r3
    4d18:	293ffb36 	bltu	r5,r4,4d08 <_gp+0xffff6510>
    4d1c:	0005883a 	mov	r2,zero
    4d20:	18000726 	beq	r3,zero,4d40 <__divsi3+0x58>
    4d24:	0005883a 	mov	r2,zero
    4d28:	31400236 	bltu	r6,r5,4d34 <__divsi3+0x4c>
    4d2c:	314dc83a 	sub	r6,r6,r5
    4d30:	10c4b03a 	or	r2,r2,r3
    4d34:	1806d07a 	srli	r3,r3,1
    4d38:	280ad07a 	srli	r5,r5,1
    4d3c:	183ffa1e 	bne	r3,zero,4d28 <_gp+0xffff6530>
    4d40:	38000126 	beq	r7,zero,4d48 <__divsi3+0x60>
    4d44:	0085c83a 	sub	r2,zero,r2
    4d48:	f800283a 	ret
    4d4c:	014bc83a 	sub	r5,zero,r5
    4d50:	39c0005c 	xori	r7,r7,1
    4d54:	003fe706 	br	4cf4 <_gp+0xffff64fc>
    4d58:	0109c83a 	sub	r4,zero,r4
    4d5c:	01c00044 	movi	r7,1
    4d60:	003fe306 	br	4cf0 <_gp+0xffff64f8>
    4d64:	00c00044 	movi	r3,1
    4d68:	003fee06 	br	4d24 <_gp+0xffff652c>

00004d6c <__modsi3>:
    4d6c:	20001716 	blt	r4,zero,4dcc <__modsi3+0x60>
    4d70:	000f883a 	mov	r7,zero
    4d74:	2005883a 	mov	r2,r4
    4d78:	28001216 	blt	r5,zero,4dc4 <__modsi3+0x58>
    4d7c:	2900162e 	bgeu	r5,r4,4dd8 <__modsi3+0x6c>
    4d80:	01800804 	movi	r6,32
    4d84:	00c00044 	movi	r3,1
    4d88:	00000106 	br	4d90 <__modsi3+0x24>
    4d8c:	30000a26 	beq	r6,zero,4db8 <__modsi3+0x4c>
    4d90:	294b883a 	add	r5,r5,r5
    4d94:	31bfffc4 	addi	r6,r6,-1
    4d98:	18c7883a 	add	r3,r3,r3
    4d9c:	293ffb36 	bltu	r5,r4,4d8c <_gp+0xffff6594>
    4da0:	18000526 	beq	r3,zero,4db8 <__modsi3+0x4c>
    4da4:	1806d07a 	srli	r3,r3,1
    4da8:	11400136 	bltu	r2,r5,4db0 <__modsi3+0x44>
    4dac:	1145c83a 	sub	r2,r2,r5
    4db0:	280ad07a 	srli	r5,r5,1
    4db4:	183ffb1e 	bne	r3,zero,4da4 <_gp+0xffff65ac>
    4db8:	38000126 	beq	r7,zero,4dc0 <__modsi3+0x54>
    4dbc:	0085c83a 	sub	r2,zero,r2
    4dc0:	f800283a 	ret
    4dc4:	014bc83a 	sub	r5,zero,r5
    4dc8:	003fec06 	br	4d7c <_gp+0xffff6584>
    4dcc:	0109c83a 	sub	r4,zero,r4
    4dd0:	01c00044 	movi	r7,1
    4dd4:	003fe706 	br	4d74 <_gp+0xffff657c>
    4dd8:	00c00044 	movi	r3,1
    4ddc:	003ff106 	br	4da4 <_gp+0xffff65ac>

00004de0 <__udivsi3>:
    4de0:	200d883a 	mov	r6,r4
    4de4:	2900152e 	bgeu	r5,r4,4e3c <__udivsi3+0x5c>
    4de8:	28001416 	blt	r5,zero,4e3c <__udivsi3+0x5c>
    4dec:	00800804 	movi	r2,32
    4df0:	00c00044 	movi	r3,1
    4df4:	00000206 	br	4e00 <__udivsi3+0x20>
    4df8:	10000e26 	beq	r2,zero,4e34 <__udivsi3+0x54>
    4dfc:	28000516 	blt	r5,zero,4e14 <__udivsi3+0x34>
    4e00:	294b883a 	add	r5,r5,r5
    4e04:	10bfffc4 	addi	r2,r2,-1
    4e08:	18c7883a 	add	r3,r3,r3
    4e0c:	293ffa36 	bltu	r5,r4,4df8 <_gp+0xffff6600>
    4e10:	18000826 	beq	r3,zero,4e34 <__udivsi3+0x54>
    4e14:	0005883a 	mov	r2,zero
    4e18:	31400236 	bltu	r6,r5,4e24 <__udivsi3+0x44>
    4e1c:	314dc83a 	sub	r6,r6,r5
    4e20:	10c4b03a 	or	r2,r2,r3
    4e24:	1806d07a 	srli	r3,r3,1
    4e28:	280ad07a 	srli	r5,r5,1
    4e2c:	183ffa1e 	bne	r3,zero,4e18 <_gp+0xffff6620>
    4e30:	f800283a 	ret
    4e34:	0005883a 	mov	r2,zero
    4e38:	f800283a 	ret
    4e3c:	00c00044 	movi	r3,1
    4e40:	003ff406 	br	4e14 <_gp+0xffff661c>

00004e44 <__umodsi3>:
    4e44:	2005883a 	mov	r2,r4
    4e48:	2900122e 	bgeu	r5,r4,4e94 <__umodsi3+0x50>
    4e4c:	28001116 	blt	r5,zero,4e94 <__umodsi3+0x50>
    4e50:	01800804 	movi	r6,32
    4e54:	00c00044 	movi	r3,1
    4e58:	00000206 	br	4e64 <__umodsi3+0x20>
    4e5c:	30000c26 	beq	r6,zero,4e90 <__umodsi3+0x4c>
    4e60:	28000516 	blt	r5,zero,4e78 <__umodsi3+0x34>
    4e64:	294b883a 	add	r5,r5,r5
    4e68:	31bfffc4 	addi	r6,r6,-1
    4e6c:	18c7883a 	add	r3,r3,r3
    4e70:	293ffa36 	bltu	r5,r4,4e5c <_gp+0xffff6664>
    4e74:	18000626 	beq	r3,zero,4e90 <__umodsi3+0x4c>
    4e78:	1806d07a 	srli	r3,r3,1
    4e7c:	11400136 	bltu	r2,r5,4e84 <__umodsi3+0x40>
    4e80:	1145c83a 	sub	r2,r2,r5
    4e84:	280ad07a 	srli	r5,r5,1
    4e88:	183ffb1e 	bne	r3,zero,4e78 <_gp+0xffff6680>
    4e8c:	f800283a 	ret
    4e90:	f800283a 	ret
    4e94:	00c00044 	movi	r3,1
    4e98:	003ff706 	br	4e78 <_gp+0xffff6680>

00004e9c <__mulsi3>:
    4e9c:	0005883a 	mov	r2,zero
    4ea0:	20000726 	beq	r4,zero,4ec0 <__mulsi3+0x24>
    4ea4:	20c0004c 	andi	r3,r4,1
    4ea8:	2008d07a 	srli	r4,r4,1
    4eac:	18000126 	beq	r3,zero,4eb4 <__mulsi3+0x18>
    4eb0:	1145883a 	add	r2,r2,r5
    4eb4:	294b883a 	add	r5,r5,r5
    4eb8:	203ffa1e 	bne	r4,zero,4ea4 <_gp+0xffff66ac>
    4ebc:	f800283a 	ret
    4ec0:	f800283a 	ret

00004ec4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    4ec4:	deffff04 	addi	sp,sp,-4
    4ec8:	01000034 	movhi	r4,0
    4ecc:	01400034 	movhi	r5,0
    4ed0:	dfc00015 	stw	ra,0(sp)
    4ed4:	2119b804 	addi	r4,r4,26336
    4ed8:	295a0404 	addi	r5,r5,26640

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    4edc:	2140061e 	bne	r4,r5,4ef8 <alt_load+0x34>
    4ee0:	01000034 	movhi	r4,0
    4ee4:	01400034 	movhi	r5,0
    4ee8:	21100804 	addi	r4,r4,16416
    4eec:	29500804 	addi	r5,r5,16416
    4ef0:	2140121e 	bne	r4,r5,4f3c <alt_load+0x78>
    4ef4:	00000b06 	br	4f24 <alt_load+0x60>
    4ef8:	00c00034 	movhi	r3,0
    4efc:	18da0404 	addi	r3,r3,26640
    4f00:	1907c83a 	sub	r3,r3,r4
    4f04:	0005883a 	mov	r2,zero
  {
    while( to != end )
    4f08:	10fff526 	beq	r2,r3,4ee0 <_gp+0xffff66e8>
    {
      *to++ = *from++;
    4f0c:	114f883a 	add	r7,r2,r5
    4f10:	39c00017 	ldw	r7,0(r7)
    4f14:	110d883a 	add	r6,r2,r4
    4f18:	10800104 	addi	r2,r2,4
    4f1c:	31c00015 	stw	r7,0(r6)
    4f20:	003ff906 	br	4f08 <_gp+0xffff6710>
    4f24:	01000034 	movhi	r4,0
    4f28:	01400034 	movhi	r5,0
    4f2c:	21193e04 	addi	r4,r4,25848
    4f30:	29593e04 	addi	r5,r5,25848

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    4f34:	2140101e 	bne	r4,r5,4f78 <alt_load+0xb4>
    4f38:	00000b06 	br	4f68 <alt_load+0xa4>
    4f3c:	00c00034 	movhi	r3,0
    4f40:	18d06004 	addi	r3,r3,16768
    4f44:	1907c83a 	sub	r3,r3,r4
    4f48:	0005883a 	mov	r2,zero
  {
    while( to != end )
    4f4c:	10fff526 	beq	r2,r3,4f24 <_gp+0xffff672c>
    {
      *to++ = *from++;
    4f50:	114f883a 	add	r7,r2,r5
    4f54:	39c00017 	ldw	r7,0(r7)
    4f58:	110d883a 	add	r6,r2,r4
    4f5c:	10800104 	addi	r2,r2,4
    4f60:	31c00015 	stw	r7,0(r6)
    4f64:	003ff906 	br	4f4c <_gp+0xffff6754>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    4f68:	00062700 	call	6270 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    4f6c:	dfc00017 	ldw	ra,0(sp)
    4f70:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    4f74:	00063541 	jmpi	6354 <alt_icache_flush_all>
    4f78:	00c00034 	movhi	r3,0
    4f7c:	18d9b804 	addi	r3,r3,26336
    4f80:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    4f84:	0005883a 	mov	r2,zero
  {
    while( to != end )
    4f88:	18bff726 	beq	r3,r2,4f68 <_gp+0xffff6770>
    {
      *to++ = *from++;
    4f8c:	114f883a 	add	r7,r2,r5
    4f90:	39c00017 	ldw	r7,0(r7)
    4f94:	110d883a 	add	r6,r2,r4
    4f98:	10800104 	addi	r2,r2,4
    4f9c:	31c00015 	stw	r7,0(r6)
    4fa0:	003ff906 	br	4f88 <_gp+0xffff6790>

00004fa4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    4fa4:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    4fa8:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    4fac:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    4fb0:	00050300 	call	5030 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    4fb4:	00050500 	call	5050 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    4fb8:	d1a05317 	ldw	r6,-32436(gp)
    4fbc:	d1605417 	ldw	r5,-32432(gp)
    4fc0:	d1205517 	ldw	r4,-32428(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
    4fc4:	dfc00017 	ldw	ra,0(sp)
    4fc8:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
    4fcc:	00042981 	jmpi	4298 <main>

00004fd0 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
    4fd0:	00800044 	movi	r2,1
    4fd4:	20800226 	beq	r4,r2,4fe0 <write+0x10>
    4fd8:	00800084 	movi	r2,2
    4fdc:	2080041e 	bne	r4,r2,4ff0 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    4fe0:	01000034 	movhi	r4,0
    4fe4:	000f883a 	mov	r7,zero
    4fe8:	211a5404 	addi	r4,r4,26960
    4fec:	00061b41 	jmpi	61b4 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    4ff0:	d0a00417 	ldw	r2,-32752(gp)
    4ff4:	10000926 	beq	r2,zero,501c <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    4ff8:	deffff04 	addi	sp,sp,-4
    4ffc:	dfc00015 	stw	ra,0(sp)
    5000:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    5004:	00c01444 	movi	r3,81
    5008:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    500c:	00bfffc4 	movi	r2,-1
    5010:	dfc00017 	ldw	ra,0(sp)
    5014:	dec00104 	addi	sp,sp,4
    5018:	f800283a 	ret
    501c:	d0a05204 	addi	r2,gp,-32440
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
    5020:	00c01444 	movi	r3,81
    5024:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
    5028:	00bfffc4 	movi	r2,-1
    502c:	f800283a 	ret

00005030 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    5030:	deffff04 	addi	sp,sp,-4
    5034:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    5038:	000644c0 	call	644c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    503c:	00800044 	movi	r2,1
    5040:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    5044:	dfc00017 	ldw	ra,0(sp)
    5048:	dec00104 	addi	sp,sp,4
    504c:	f800283a 	ret

00005050 <alt_sys_init>:
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
    5050:	01000034 	movhi	r4,0
    5054:	2119f004 	addi	r4,r4,26560
    5058:	0005d8c1 	jmpi	5d8c <alt_avalon_i2c_init>

0000505c <alt_avalon_i2c_register_optional_irq_handler>:
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
    dev->callback         = callback;
    505c:	00800034 	movhi	r2,0
    irq->irq_busy=0;
}

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
   irq_data->irq_busy=0;
    5060:	28000215 	stw	zero,8(r5)
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
    dev->callback         = callback;
    5064:	10963c04 	addi	r2,r2,22768
    5068:	20800615 	stw	r2,24(r4)
    dev->callback_context = context;
    506c:	21400715 	stw	r5,28(r4)
    dev->control          = control;
    5070:	20000815 	stw	zero,32(r4)
    5074:	f800283a 	ret

00005078 <alt_avalon_i2c_register_callback>:
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
    dev->callback         = callback;
    5078:	21400615 	stw	r5,24(r4)
    dev->callback_context = context;
    507c:	21c00715 	stw	r7,28(r4)
    dev->control          = control;
    5080:	21800815 	stw	r6,32(r4)
    5084:	f800283a 	ret

00005088 <alt_avalon_i2c_open>:
/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
    ALT_AVALON_I2C_DEV_t* dev = NULL;

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
    5088:	d1600204 	addi	r5,gp,-32760
    508c:	00062e01 	jmpi	62e0 <alt_find_dev>

00005090 <alt_avalon_i2c_enable>:
}

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
    5090:	21400717 	ldw	r5,28(r4)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
    5094:	20800317 	ldw	r2,12(r4)
    5098:	10c00237 	ldwio	r3,8(r2)
   if (enable_status)
    509c:	18c0004c 	andi	r3,r3,1
    50a0:	18000b1e 	bne	r3,zero,50d0 <alt_avalon_i2c_enable+0x40>
   {
     return ALT_AVALON_I2C_BUSY;
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
    50a4:	21000617 	ldw	r4,24(r4)
    50a8:	00c00034 	movhi	r3,0
    50ac:	18d63c04 	addi	r3,r3,22768
    50b0:	20c0011e 	bne	r4,r3,50b8 <alt_avalon_i2c_enable+0x28>
   {
     irq_data->irq_busy=0;
    50b4:	28000215 	stw	zero,8(r5)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
    50b8:	10800204 	addi	r2,r2,8
    50bc:	10c00037 	ldwio	r3,0(r2)
    50c0:	18c00054 	ori	r3,r3,1
    50c4:	10c00035 	stwio	r3,0(r2)
    50c8:	0005883a 	mov	r2,zero
    50cc:	f800283a 	ret
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
   if (enable_status)
   {
     return ALT_AVALON_I2C_BUSY;
    50d0:	00bffe44 	movi	r2,-7
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);

   return ALT_AVALON_I2C_SUCCESS;
}
    50d4:	f800283a 	ret

000050d8 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
    50d8:	20800317 	ldw	r2,12(r4)
    50dc:	10800204 	addi	r2,r2,8
    50e0:	11000037 	ldwio	r4,0(r2)
    50e4:	00ffff84 	movi	r3,-2
    50e8:	20c6703a 	and	r3,r4,r3
    50ec:	10c00035 	stwio	r3,0(r2)
    50f0:	f800283a 	ret

000050f4 <alt_avalon_i2c_master_config_get>:
/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{

    cfg->addr_mode = i2c_dev->address_mode;
    50f4:	20800d17 	ldw	r2,52(r4)
    50f8:	28800015 	stw	r2,0(r5)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
    50fc:	20800317 	ldw	r2,12(r4)
    5100:	10800237 	ldwio	r2,8(r2)
    5104:	1080008c 	andi	r2,r2,2
    5108:	1005d07a 	srai	r2,r2,1
    510c:	28800115 	stw	r2,4(r5)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
    5110:	20800317 	ldw	r2,12(r4)
    5114:	10800937 	ldwio	r2,36(r2)
    5118:	2880020d 	sth	r2,8(r5)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
    511c:	20800317 	ldw	r2,12(r4)
    5120:	10800837 	ldwio	r2,32(r2)
    5124:	2880028d 	sth	r2,10(r5)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
    5128:	20800317 	ldw	r2,12(r4)
    512c:	10800a37 	ldwio	r2,40(r2)
    5130:	2880030d 	sth	r2,12(r5)
    5134:	f800283a 	ret

00005138 <alt_avalon_i2c_master_config_set>:
/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
    i2c_dev->address_mode   =   cfg->addr_mode;
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
    5138:	21800317 	ldw	r6,12(r4)

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
    i2c_dev->address_mode   =   cfg->addr_mode;
    513c:	28800017 	ldw	r2,0(r5)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
    5140:	31800204 	addi	r6,r6,8

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
    i2c_dev->address_mode   =   cfg->addr_mode;
    5144:	20800d15 	stw	r2,52(r4)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
    5148:	31c00037 	ldwio	r7,0(r6)
    514c:	00ffff44 	movi	r3,-3
    5150:	28800117 	ldw	r2,4(r5)
    5154:	38c6703a 	and	r3,r7,r3
    5158:	1085883a 	add	r2,r2,r2
    515c:	1080008c 	andi	r2,r2,2
    5160:	10c4b03a 	or	r2,r2,r3
    5164:	30800035 	stwio	r2,0(r6)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
    5168:	20800317 	ldw	r2,12(r4)
    516c:	28c0020b 	ldhu	r3,8(r5)
    5170:	10c00935 	stwio	r3,36(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
    5174:	20800317 	ldw	r2,12(r4)
    5178:	28c0028b 	ldhu	r3,10(r5)
    517c:	10c00835 	stwio	r3,32(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
    5180:	20800317 	ldw	r2,12(r4)
    5184:	28c0030b 	ldhu	r3,12(r5)
    5188:	10c00a35 	stwio	r3,40(r2)
    518c:	f800283a 	ret

00005190 <alt_avalon_i2c_master_config_speed_get>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
    5190:	28c0028b 	ldhu	r3,10(r5)
    5194:	18000f26 	beq	r3,zero,51d4 <alt_avalon_i2c_master_config_speed_get+0x44>
    5198:	2940020b 	ldhu	r5,8(r5)
    519c:	28000d26 	beq	r5,zero,51d4 <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
    51a0:	21000c17 	ldw	r4,48(r4)
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
    51a4:	defffe04 	addi	sp,sp,-8
   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
   {
       return ALT_AVALON_I2C_BAD_ARG;
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
    51a8:	194b883a 	add	r5,r3,r5
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
    51ac:	dc000015 	stw	r16,0(sp)
    51b0:	dfc00115 	stw	ra,4(sp)
    51b4:	3021883a 	mov	r16,r6
   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
   {
       return ALT_AVALON_I2C_BAD_ARG;
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
    51b8:	0004de00 	call	4de0 <__udivsi3>
    51bc:	80800015 	stw	r2,0(r16)

   return ALT_AVALON_I2C_SUCCESS;
    51c0:	0005883a 	mov	r2,zero
}
    51c4:	dfc00117 	ldw	ra,4(sp)
    51c8:	dc000017 	ldw	r16,0(sp)
    51cc:	dec00204 	addi	sp,sp,8
    51d0:	f800283a 	ret
                                                alt_u32 * speed_in_hz)
{

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
   {
       return ALT_AVALON_I2C_BAD_ARG;
    51d4:	00bfff44 	movi	r2,-3
    51d8:	f800283a 	ret

000051dc <alt_avalon_i2c_master_config_speed_set>:
                                                alt_u32 speed_in_hz)
{
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
    51dc:	00c001b4 	movhi	r3,6
    51e0:	30bfffc4 	addi	r2,r6,-1
    51e4:	18c69fc4 	addi	r3,r3,6783
    51e8:	18801d36 	bltu	r3,r2,5260 <alt_avalon_i2c_master_config_speed_set+0x84>
    {
        return ALT_AVALON_I2C_RANGE;
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
    51ec:	21000c17 	ldw	r4,48(r4)
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
    51f0:	defffd04 	addi	sp,sp,-12
    51f4:	dc000015 	stw	r16,0(sp)
    51f8:	2821883a 	mov	r16,r5
    {
        return ALT_AVALON_I2C_RANGE;
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
    51fc:	318b883a 	add	r5,r6,r6
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
    5200:	dc400115 	stw	r17,4(sp)
    5204:	dfc00215 	stw	ra,8(sp)
    5208:	3023883a 	mov	r17,r6
    {
        return ALT_AVALON_I2C_RANGE;
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
    520c:	0004de00 	call	4de0 <__udivsi3>

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
    5210:	010000b4 	movhi	r4,2
    5214:	2121a804 	addi	r4,r4,-31072

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
    5218:	10c00f04 	addi	r3,r2,60
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
    521c:	10bff104 	addi	r2,r2,-60

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
    5220:	2440032e 	bgeu	r4,r17,5230 <alt_avalon_i2c_master_config_speed_set+0x54>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
    5224:	01000044 	movi	r4,1
    5228:	81000115 	stw	r4,4(r16)
    522c:	00000106 	br	5234 <alt_avalon_i2c_master_config_speed_set+0x58>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
    5230:	80000115 	stw	zero,4(r16)
    }

    cfg->scl_lcnt = scl_lcnt;
    cfg->scl_hcnt = scl_hcnt;
    5234:	80c0020d 	sth	r3,8(r16)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
    5238:	1006d07a 	srli	r3,r2,1
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
    }

    cfg->scl_lcnt = scl_lcnt;
    523c:	8080028d 	sth	r2,10(r16)
    cfg->scl_hcnt = scl_hcnt;
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
    5240:	10c5c83a 	sub	r2,r2,r3
    5244:	8080030d 	sth	r2,12(r16)
    5248:	0005883a 	mov	r2,zero

    return ALT_AVALON_I2C_SUCCESS;

}
    524c:	dfc00217 	ldw	ra,8(sp)
    5250:	dc400117 	ldw	r17,4(sp)
    5254:	dc000017 	ldw	r16,0(sp)
    5258:	dec00304 	addi	sp,sp,12
    525c:	f800283a 	ret
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
    {
        return ALT_AVALON_I2C_RANGE;
    5260:	00bfff04 	movi	r2,-4
    5264:	f800283a 	ret

00005268 <alt_avalon_i2c_is_busy>:
/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
    5268:	20800317 	ldw	r2,12(r4)
    526c:	10800537 	ldwio	r2,20(r2)
    {
       return ALT_AVALON_I2C_TRUE;
    }

    return ALT_AVALON_I2C_FALSE;
}
    5270:	1080004c 	andi	r2,r2,1
    5274:	f800283a 	ret

00005278 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    5278:	38000015 	stw	zero,0(r7)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    527c:	20c00317 	ldw	r3,12(r4)
    5280:	18800737 	ldwio	r2,28(r3)
    5284:	10000926 	beq	r2,zero,52ac <alt_avalon_i2c_rx_read_available+0x34>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
    5288:	38800017 	ldw	r2,0(r7)
    528c:	2885883a 	add	r2,r5,r2
    5290:	18c00137 	ldwio	r3,4(r3)
    5294:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
    5298:	38800017 	ldw	r2,0(r7)
    529c:	10800044 	addi	r2,r2,1
    52a0:	38800015 	stw	r2,0(r7)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    52a4:	11bff51e 	bne	r2,r6,527c <_gp+0xffff6a84>
    52a8:	303ff426 	beq	r6,zero,527c <_gp+0xffff6a84>
    52ac:	f800283a 	ret

000052b0 <alt_avalon_i2c_rx_read>:
    }
}

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
    52b0:	defffb04 	addi	sp,sp,-20
    52b4:	dc000015 	stw	r16,0(sp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
    52b8:	040000b4 	movhi	r16,2
    }
}

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
    52bc:	dcc00315 	stw	r19,12(sp)
    52c0:	dc800215 	stw	r18,8(sp)
    52c4:	dc400115 	stw	r17,4(sp)
    52c8:	dfc00415 	stw	ra,16(sp)
    52cc:	2023883a 	mov	r17,r4
    52d0:	2825883a 	mov	r18,r5
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
    52d4:	8421a804 	addi	r16,r16,-31072
    {
      if (timeout<10) alt_busy_sleep(10000);
    52d8:	04c00244 	movi	r19,9
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
    52dc:	88800317 	ldw	r2,12(r17)
    52e0:	10800737 	ldwio	r2,28(r2)
    52e4:	1000071e 	bne	r2,zero,5304 <alt_avalon_i2c_rx_read+0x54>
    {
      if (timeout<10) alt_busy_sleep(10000);
    52e8:	9c000236 	bltu	r19,r16,52f4 <alt_avalon_i2c_rx_read+0x44>
    52ec:	0109c404 	movi	r4,10000
    52f0:	00061e80 	call	61e8 <alt_busy_sleep>
    52f4:	843fffc4 	addi	r16,r16,-1
      if (--timeout == 0)
    52f8:	803ff81e 	bne	r16,zero,52dc <_gp+0xffff6ae4>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
    52fc:	00bfff84 	movi	r2,-2
    5300:	00000106 	br	5308 <alt_avalon_i2c_rx_read+0x58>
}

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    5304:	0005883a 	mov	r2,zero
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
    5308:	88c00317 	ldw	r3,12(r17)
    530c:	18c00137 	ldwio	r3,4(r3)
    5310:	90c00005 	stb	r3,0(r18)
        
    return status;
}
    5314:	dfc00417 	ldw	ra,16(sp)
    5318:	dcc00317 	ldw	r19,12(sp)
    531c:	dc800217 	ldw	r18,8(sp)
    5320:	dc400117 	ldw	r17,4(sp)
    5324:	dc000017 	ldw	r16,0(sp)
    5328:	dec00504 	addi	sp,sp,20
    532c:	f800283a 	ret

00005330 <alt_avalon_i2c_master_target_get>:
}

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
    *target_addr=i2c_dev->master_target_address;
    5330:	20800917 	ldw	r2,36(r4)
    5334:	28800015 	stw	r2,0(r5)
    5338:	f800283a 	ret

0000533c <alt_avalon_i2c_master_target_set>:
}

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
    i2c_dev->master_target_address=target_addr;
    533c:	21400915 	stw	r5,36(r4)
    5340:	f800283a 	ret

00005344 <alt_avalon_i2c_check_nack>:
}

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
    5344:	20800317 	ldw	r2,12(r4)
    5348:	10800437 	ldwio	r2,16(r2)
    534c:	1080010c 	andi	r2,r2,4
    5350:	10000226 	beq	r2,zero,535c <alt_avalon_i2c_check_nack+0x18>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
    5354:	00bffec4 	movi	r2,-5
    5358:	28800015 	stw	r2,0(r5)
    535c:	f800283a 	ret

00005360 <alt_avalon_i2c_check_arblost>:
}

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
    5360:	20800317 	ldw	r2,12(r4)
    5364:	10800437 	ldwio	r2,16(r2)
    5368:	1080020c 	andi	r2,r2,8
    536c:	10000226 	beq	r2,zero,5378 <alt_avalon_i2c_check_arblost+0x18>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
    5370:	00bffe84 	movi	r2,-6
    5374:	28800015 	stw	r2,0(r5)
    5378:	f800283a 	ret

0000537c <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
    537c:	defff804 	addi	sp,sp,-32
    5380:	dd400615 	stw	r21,24(sp)
    5384:	dd000515 	stw	r20,20(sp)
    5388:	dcc00415 	stw	r19,16(sp)
    538c:	dc800315 	stw	r18,12(sp)
    5390:	dc400215 	stw	r17,8(sp)
    5394:	dc000115 	stw	r16,4(sp)
    5398:	dfc00715 	stw	ra,28(sp)
    539c:	2029883a 	mov	r20,r4
    53a0:	2823883a 	mov	r17,r5
    53a4:	3025883a 	mov	r18,r6
    53a8:	3821883a 	mov	r16,r7
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    53ac:	d8000015 	stw	zero,0(sp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
    53b0:	04c9c404 	movi	r19,10000
    {
      if (timeout<10) alt_busy_sleep(10000);    
    53b4:	05400244 	movi	r21,9
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
    53b8:	a0c00317 	ldw	r3,12(r20)
    53bc:	18800437 	ldwio	r2,16(r3)
    53c0:	1080004c 	andi	r2,r2,1
    53c4:	1000071e 	bne	r2,zero,53e4 <alt_avalon_i2c_cmd_write+0x68>
    {
      if (timeout<10) alt_busy_sleep(10000);    
    53c8:	acc00236 	bltu	r21,r19,53d4 <alt_avalon_i2c_cmd_write+0x58>
    53cc:	0109c404 	movi	r4,10000
    53d0:	00061e80 	call	61e8 <alt_busy_sleep>
    53d4:	9cffffc4 	addi	r19,r19,-1
      if (--timeout == 0)
    53d8:	983ff71e 	bne	r19,zero,53b8 <_gp+0xffff6bc0>
      {
        return ALT_AVALON_I2C_TIMEOUT;
    53dc:	00bfff84 	movi	r2,-2
    53e0:	00000f06 	br	5420 <alt_avalon_i2c_cmd_write+0xa4>
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
    53e4:	94803fcc 	andi	r18,r18,255
    53e8:	9024927a 	slli	r18,r18,9
    53ec:	84003fcc 	andi	r16,r16,255
    53f0:	8020923a 	slli	r16,r16,8
    53f4:	8c403fcc 	andi	r17,r17,255
    53f8:	9462b03a 	or	r17,r18,r17
    53fc:	8c20b03a 	or	r16,r17,r16
    5400:	1c000035 	stwio	r16,0(r3)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
    5404:	d80b883a 	mov	r5,sp
    5408:	a009883a 	mov	r4,r20
    540c:	00053440 	call	5344 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
    5410:	d80b883a 	mov	r5,sp
    5414:	a009883a 	mov	r4,r20
    5418:	00053600 	call	5360 <alt_avalon_i2c_check_arblost>
    
    return status;
    541c:	d8800017 	ldw	r2,0(sp)
}
    5420:	dfc00717 	ldw	ra,28(sp)
    5424:	dd400617 	ldw	r21,24(sp)
    5428:	dd000517 	ldw	r20,20(sp)
    542c:	dcc00417 	ldw	r19,16(sp)
    5430:	dc800317 	ldw	r18,12(sp)
    5434:	dc400217 	ldw	r17,8(sp)
    5438:	dc000117 	ldw	r16,4(sp)
    543c:	dec00804 	addi	sp,sp,32
    5440:	f800283a 	ret

00005444 <alt_avalon_i2c_send_address>:
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
    5444:	22000d17 	ldw	r8,52(r4)
    5448:	01c00044 	movi	r7,1
    544c:	31803fcc 	andi	r6,r6,255
    5450:	20800917 	ldw	r2,36(r4)
    5454:	41c0141e 	bne	r8,r7,54a8 <alt_avalon_i2c_send_address+0x64>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    5458:	10de0014 	ori	r3,r2,30720
    545c:	1806d1fa 	srli	r3,r3,7
    5460:	00bfff84 	movi	r2,-2

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
    5464:	defffe04 	addi	sp,sp,-8
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    5468:	1886703a 	and	r3,r3,r2
    546c:	194ab03a 	or	r5,r3,r5
    5470:	000f883a 	mov	r7,zero
    5474:	29403fcc 	andi	r5,r5,255

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
    5478:	dc000015 	stw	r16,0(sp)
    547c:	dfc00115 	stw	ra,4(sp)
    5480:	2021883a 	mov	r16,r4
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    5484:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
    5488:	81400903 	ldbu	r5,36(r16)
    548c:	000f883a 	mov	r7,zero
    5490:	000d883a 	mov	r6,zero
    5494:	8009883a 	mov	r4,r16
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    }
    
    return status;
}
    5498:	dfc00117 	ldw	ra,4(sp)
    549c:	dc000017 	ldw	r16,0(sp)
    54a0:	dec00204 	addi	sp,sp,8
    54a4:	00000406 	br	54b8 <alt_avalon_i2c_send_address+0x74>
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    54a8:	1085883a 	add	r2,r2,r2
    54ac:	114ab03a 	or	r5,r2,r5
    54b0:	000f883a 	mov	r7,zero
    54b4:	29403fcc 	andi	r5,r5,255
    54b8:	000537c1 	jmpi	537c <alt_avalon_i2c_cmd_write>

000054bc <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    54bc:	defff904 	addi	sp,sp,-28
    54c0:	dc800315 	stw	r18,12(sp)
    54c4:	dfc00615 	stw	ra,24(sp)
    54c8:	dd000515 	stw	r20,20(sp)
    54cc:	dcc00415 	stw	r19,16(sp)
    54d0:	dc400215 	stw	r17,8(sp)
    54d4:	dc000115 	stw	r16,4(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    54d8:	d8000015 	stw	zero,0(sp)
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    54dc:	dc800717 	ldw	r18,28(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size * 10000;
    
    if (size==0)
    54e0:	30003e26 	beq	r6,zero,55dc <alt_avalon_i2c_master_transmit+0x120>
    {
      return ALT_AVALON_I2C_SUCCESS;
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    54e4:	3cc03fcc 	andi	r19,r7,255
    54e8:	2021883a 	mov	r16,r4
    54ec:	2823883a 	mov	r17,r5
    54f0:	3029883a 	mov	r20,r6
    54f4:	9800061e 	bne	r19,zero,5510 <alt_avalon_i2c_master_transmit+0x54>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    54f8:	00050900 	call	5090 <alt_avalon_i2c_enable>
    54fc:	d8800015 	stw	r2,0(sp)
      if (status != ALT_AVALON_I2C_SUCCESS)
    5500:	1000371e 	bne	r2,zero,55e0 <alt_avalon_i2c_master_transmit+0x124>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5504:	80800317 	ldw	r2,12(r16)
    5508:	00c00704 	movi	r3,28
    550c:	10c00435 	stwio	r3,16(r2)
      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
    5510:	980d883a 	mov	r6,r19
    5514:	000b883a 	mov	r5,zero
    5518:	8009883a 	mov	r4,r16
    551c:	00054440 	call	5444 <alt_avalon_i2c_send_address>
    5520:	d8800015 	stw	r2,0(sp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    5524:	1000171e 	bne	r2,zero,5584 <alt_avalon_i2c_master_transmit+0xc8>
    5528:	a4ffffc4 	addi	r19,r20,-1
    552c:	8ce7883a 	add	r19,r17,r19
    5530:	d8800017 	ldw	r2,0(sp)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    5534:	8cc00926 	beq	r17,r19,555c <alt_avalon_i2c_master_transmit+0xa0>
    5538:	1000081e 	bne	r2,zero,555c <alt_avalon_i2c_master_transmit+0xa0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    553c:	89400003 	ldbu	r5,0(r17)
    5540:	000f883a 	mov	r7,zero
    5544:	000d883a 	mov	r6,zero
    5548:	8009883a 	mov	r4,r16
    554c:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5550:	d8800015 	stw	r2,0(sp)
            
            ++buffer;
    5554:	8c400044 	addi	r17,r17,1
    5558:	003ff506 	br	5530 <_gp+0xffff6d38>
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    555c:	1000091e 	bne	r2,zero,5584 <alt_avalon_i2c_master_transmit+0xc8>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    5560:	89400003 	ldbu	r5,0(r17)
    5564:	94803fcc 	andi	r18,r18,255
    5568:	900f883a 	mov	r7,r18
    556c:	000d883a 	mov	r6,zero
    5570:	8009883a 	mov	r4,r16
    5574:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5578:	d8800015 	stw	r2,0(sp)
            --size;
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    557c:	9000011e 	bne	r18,zero,5584 <alt_avalon_i2c_master_transmit+0xc8>
    5580:	10001426 	beq	r2,zero,55d4 <alt_avalon_i2c_master_transmit+0x118>
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size * 10000;
    5584:	0149c404 	movi	r5,10000
    5588:	a009883a 	mov	r4,r20
    558c:	0004e9c0 	call	4e9c <__mulsi3>
    5590:	1023883a 	mov	r17,r2
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
        {
            if (timeout<10) alt_busy_sleep(10000);
    5594:	04800244 	movi	r18,9
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
    5598:	8009883a 	mov	r4,r16
    559c:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    55a0:	10000726 	beq	r2,zero,55c0 <alt_avalon_i2c_master_transmit+0x104>
        {
            if (timeout<10) alt_busy_sleep(10000);
    55a4:	94400236 	bltu	r18,r17,55b0 <alt_avalon_i2c_master_transmit+0xf4>
    55a8:	0109c404 	movi	r4,10000
    55ac:	00061e80 	call	61e8 <alt_busy_sleep>
            if (--timeout == 0)
    55b0:	8c7fffc4 	addi	r17,r17,-1
    55b4:	883ff81e 	bne	r17,zero,5598 <_gp+0xffff6da0>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    55b8:	00bfff84 	movi	r2,-2
    55bc:	d8800015 	stw	r2,0(sp)
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
    55c0:	8009883a 	mov	r4,r16
    55c4:	d80b883a 	mov	r5,sp
    55c8:	00053440 	call	5344 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    55cc:	8009883a 	mov	r4,r16
    55d0:	00050d80 	call	50d8 <alt_avalon_i2c_disable>
    }


    return status;
    55d4:	d8800017 	ldw	r2,0(sp)
    55d8:	00000106 	br	55e0 <alt_avalon_i2c_master_transmit+0x124>
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size * 10000;
    
    if (size==0)
    {
      return ALT_AVALON_I2C_SUCCESS;
    55dc:	0005883a 	mov	r2,zero
        alt_avalon_i2c_disable(i2c_dev);
    }


    return status;
}
    55e0:	dfc00617 	ldw	ra,24(sp)
    55e4:	dd000517 	ldw	r20,20(sp)
    55e8:	dcc00417 	ldw	r19,16(sp)
    55ec:	dc800317 	ldw	r18,12(sp)
    55f0:	dc400217 	ldw	r17,8(sp)
    55f4:	dc000117 	ldw	r16,4(sp)
    55f8:	dec00704 	addi	sp,sp,28
    55fc:	f800283a 	ret

00005600 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    5600:	defff604 	addi	sp,sp,-40
    5604:	dd000615 	stw	r20,24(sp)
    5608:	dfc00915 	stw	ra,36(sp)
    560c:	dd800815 	stw	r22,32(sp)
    5610:	dd400715 	stw	r21,28(sp)
    5614:	dcc00515 	stw	r19,20(sp)
    5618:	dc800415 	stw	r18,16(sp)
    561c:	dc400315 	stw	r17,12(sp)
    5620:	dc000215 	stw	r16,8(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    5624:	d8000115 	stw	zero,4(sp)
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    5628:	dd000a17 	ldw	r20,40(sp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
    alt_u32 bytes_written=0;
    alt_u32 temp_bytes_read;
    
    if (size==0)
    562c:	30005626 	beq	r6,zero,5788 <alt_avalon_i2c_master_receive+0x188>
    {
      return ALT_AVALON_I2C_SUCCESS;
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    5630:	3c803fcc 	andi	r18,r7,255
    5634:	2023883a 	mov	r17,r4
    5638:	2821883a 	mov	r16,r5
    563c:	3027883a 	mov	r19,r6
    5640:	9000061e 	bne	r18,zero,565c <alt_avalon_i2c_master_receive+0x5c>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    5644:	00050900 	call	5090 <alt_avalon_i2c_enable>
    5648:	d8800115 	stw	r2,4(sp)
      if (status != ALT_AVALON_I2C_SUCCESS)
    564c:	10004f1e 	bne	r2,zero,578c <alt_avalon_i2c_master_receive+0x18c>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5650:	88800317 	ldw	r2,12(r17)
    5654:	00c00704 	movi	r3,28
    5658:	10c00435 	stwio	r3,16(r2)
      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
    565c:	900d883a 	mov	r6,r18
    5660:	01400044 	movi	r5,1
    5664:	8809883a 	mov	r4,r17
    5668:	00054440 	call	5444 <alt_avalon_i2c_send_address>
    566c:	d8800115 	stw	r2,4(sp)

    if (status == ALT_AVALON_I2C_SUCCESS)
    5670:	10001f1e 	bne	r2,zero,56f0 <alt_avalon_i2c_master_receive+0xf0>
    5674:	002b883a 	mov	r21,zero
    5678:	0025883a 	mov	r18,zero
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    567c:	9dbfffc4 	addi	r22,r19,-1
    5680:	d8800117 	ldw	r2,4(sp)
    5684:	ad800836 	bltu	r21,r22,56a8 <alt_avalon_i2c_master_receive+0xa8>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    5688:	10001a1e 	bne	r2,zero,56f4 <alt_avalon_i2c_master_receive+0xf4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    568c:	a1c03fcc 	andi	r7,r20,255
    5690:	000d883a 	mov	r6,zero
    5694:	000b883a 	mov	r5,zero
    5698:	8809883a 	mov	r4,r17
    569c:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    56a0:	d8800115 	stw	r2,4(sp)
    56a4:	00001306 	br	56f4 <alt_avalon_i2c_master_receive+0xf4>
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    56a8:	103ff71e 	bne	r2,zero,5688 <_gp+0xffff6e90>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    56ac:	000f883a 	mov	r7,zero
    56b0:	000d883a 	mov	r6,zero
    56b4:	000b883a 	mov	r5,zero
    56b8:	8809883a 	mov	r4,r17
    56bc:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    56c0:	d8800115 	stw	r2,4(sp)
            bytes_written++;
    56c4:	ad400044 	addi	r21,r21,1
            if (status == ALT_AVALON_I2C_SUCCESS)
    56c8:	103fed1e 	bne	r2,zero,5680 <_gp+0xffff6e88>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
    56cc:	800b883a 	mov	r5,r16
    56d0:	d80f883a 	mov	r7,sp
    56d4:	000d883a 	mov	r6,zero
    56d8:	8809883a 	mov	r4,r17
    56dc:	00052780 	call	5278 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
    56e0:	d8800017 	ldw	r2,0(sp)
    56e4:	80a1883a 	add	r16,r16,r2
               bytes_read+=temp_bytes_read;
    56e8:	90a5883a 	add	r18,r18,r2
    56ec:	003fe406 	br	5680 <_gp+0xffff6e88>
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout;
    alt_u32 bytes_read=0;
    56f0:	0025883a 	mov	r18,zero
    56f4:	9425c83a 	sub	r18,r18,r16
    56f8:	8485883a 	add	r2,r16,r18
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
    56fc:	14c0082e 	bgeu	r2,r19,5720 <alt_avalon_i2c_master_receive+0x120>
    5700:	d8800117 	ldw	r2,4(sp)
    5704:	10000a1e 	bne	r2,zero,5730 <alt_avalon_i2c_master_receive+0x130>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
    5708:	800b883a 	mov	r5,r16
    570c:	8809883a 	mov	r4,r17
    5710:	00052b00 	call	52b0 <alt_avalon_i2c_rx_read>
    5714:	d8800115 	stw	r2,4(sp)
        buffer++;
    5718:	84000044 	addi	r16,r16,1
    571c:	003ff606 	br	56f8 <_gp+0xffff6f00>
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    5720:	a5003fcc 	andi	r20,r20,255
    5724:	a000021e 	bne	r20,zero,5730 <alt_avalon_i2c_master_receive+0x130>
    5728:	d8800117 	ldw	r2,4(sp)
    572c:	10001426 	beq	r2,zero,5780 <alt_avalon_i2c_master_receive+0x180>
    {
        timeout=10000 * size;
    5730:	0149c404 	movi	r5,10000
    5734:	9809883a 	mov	r4,r19
    5738:	0004e9c0 	call	4e9c <__mulsi3>
    573c:	1021883a 	mov	r16,r2
        while (alt_avalon_i2c_is_busy(i2c_dev))
        {
            if (timeout<10) alt_busy_sleep(10000);
    5740:	04800244 	movi	r18,9

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
    5744:	8809883a 	mov	r4,r17
    5748:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    574c:	10000726 	beq	r2,zero,576c <alt_avalon_i2c_master_receive+0x16c>
        {
            if (timeout<10) alt_busy_sleep(10000);
    5750:	94000236 	bltu	r18,r16,575c <alt_avalon_i2c_master_receive+0x15c>
    5754:	0109c404 	movi	r4,10000
    5758:	00061e80 	call	61e8 <alt_busy_sleep>
            if (--timeout == 0)
    575c:	843fffc4 	addi	r16,r16,-1
    5760:	803ff81e 	bne	r16,zero,5744 <_gp+0xffff6f4c>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    5764:	00bfff84 	movi	r2,-2
    5768:	d8800115 	stw	r2,4(sp)
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
    576c:	8809883a 	mov	r4,r17
    5770:	d9400104 	addi	r5,sp,4
    5774:	00053440 	call	5344 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    5778:	8809883a 	mov	r4,r17
    577c:	00050d80 	call	50d8 <alt_avalon_i2c_disable>
    }

    return status;
    5780:	d8800117 	ldw	r2,4(sp)
    5784:	00000106 	br	578c <alt_avalon_i2c_master_receive+0x18c>
    alt_u32 bytes_written=0;
    alt_u32 temp_bytes_read;
    
    if (size==0)
    {
      return ALT_AVALON_I2C_SUCCESS;
    5788:	0005883a 	mov	r2,zero
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    }

    return status;
}
    578c:	dfc00917 	ldw	ra,36(sp)
    5790:	dd800817 	ldw	r22,32(sp)
    5794:	dd400717 	ldw	r21,28(sp)
    5798:	dd000617 	ldw	r20,24(sp)
    579c:	dcc00517 	ldw	r19,20(sp)
    57a0:	dc800417 	ldw	r18,16(sp)
    57a4:	dc400317 	ldw	r17,12(sp)
    57a8:	dc000217 	ldw	r16,8(sp)
    57ac:	dec00a04 	addi	sp,sp,40
    57b0:	f800283a 	ret

000057b4 <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
    57b4:	20c00317 	ldw	r3,12(r4)
    57b8:	19000437 	ldwio	r4,16(r3)
    57bc:	18800337 	ldwio	r2,12(r3)
    57c0:	2084703a 	and	r2,r4,r2
    57c4:	28800015 	stw	r2,0(r5)
    57c8:	f800283a 	ret

000057cc <alt_avalon_i2c_int_raw_status_get>:
/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
    57cc:	20800317 	ldw	r2,12(r4)
    57d0:	10800437 	ldwio	r2,16(r2)
    57d4:	28800015 	stw	r2,0(r5)
    57d8:	f800283a 	ret

000057dc <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    57dc:	20800317 	ldw	r2,12(r4)
    57e0:	11400435 	stwio	r5,16(r2)
    57e4:	f800283a 	ret

000057e8 <alt_avalon_i2c_enabled_ints_get>:
}

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
    57e8:	20800317 	ldw	r2,12(r4)
    57ec:	10800337 	ldwio	r2,12(r2)
    57f0:	108007cc 	andi	r2,r2,31
    57f4:	28800015 	stw	r2,0(r5)
    57f8:	f800283a 	ret

000057fc <alt_avalon_i2c_int_disable>:
}

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    57fc:	defffc04 	addi	sp,sp,-16
    5800:	dc000115 	stw	r16,4(sp)
    5804:	2821883a 	mov	r16,r5
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    5808:	d80b883a 	mov	r5,sp
}

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    580c:	dc400215 	stw	r17,8(sp)
    5810:	dfc00315 	stw	ra,12(sp)
    5814:	2023883a 	mov	r17,r4
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    5818:	00057e80 	call	57e8 <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
    581c:	d8800017 	ldw	r2,0(sp)
    5820:	040a303a 	nor	r5,zero,r16
    5824:	288a703a 	and	r5,r5,r2
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
    5828:	88800317 	ldw	r2,12(r17)
    582c:	294007cc 	andi	r5,r5,31
    5830:	11400335 	stwio	r5,12(r2)
}
    5834:	dfc00317 	ldw	ra,12(sp)
    5838:	dc400217 	ldw	r17,8(sp)
    583c:	dc000117 	ldw	r16,4(sp)
    5840:	dec00404 	addi	sp,sp,16
    5844:	f800283a 	ret

00005848 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
    5848:	defffd04 	addi	sp,sp,-12
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
    584c:	014007c4 	movi	r5,31
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
    5850:	dc000015 	stw	r16,0(sp)
    5854:	dfc00215 	stw	ra,8(sp)
    5858:	2021883a 	mov	r16,r4
    585c:	dc400115 	stw	r17,4(sp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
    5860:	00057fc0 	call	57fc <alt_avalon_i2c_int_disable>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5864:	80800317 	ldw	r2,12(r16)
    5868:	00c00704 	movi	r3,28
    586c:	10c00435 	stwio	r3,16(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
    5870:	80c00617 	ldw	r3,24(r16)
    5874:	18000726 	beq	r3,zero,5894 <alt_avalon_i2c_irq+0x4c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    5878:	0023303a 	rdctl	r17,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    587c:	00bfff84 	movi	r2,-2
    5880:	8884703a 	and	r2,r17,r2
    5884:	1001703a 	wrctl	status,r2
    {
        cpu_sr = alt_irq_disable_all();
        dev->callback(dev);
    5888:	8009883a 	mov	r4,r16
    588c:	183ee83a 	callr	r3
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5890:	8801703a 	wrctl	status,r17
        alt_irq_enable_all(cpu_sr);
    }

    return;
}
    5894:	dfc00217 	ldw	ra,8(sp)
    5898:	dc400117 	ldw	r17,4(sp)
    589c:	dc000017 	ldw	r16,0(sp)
    58a0:	dec00304 	addi	sp,sp,12
    58a4:	f800283a 	ret

000058a8 <alt_avalon_i2c_int_enable>:
}

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    58a8:	defffc04 	addi	sp,sp,-16
    58ac:	dc400215 	stw	r17,8(sp)
    58b0:	2823883a 	mov	r17,r5
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    58b4:	d80b883a 	mov	r5,sp
}

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    58b8:	dc000115 	stw	r16,4(sp)
    58bc:	dfc00315 	stw	ra,12(sp)
    58c0:	2021883a 	mov	r16,r4
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    58c4:	00057e80 	call	57e8 <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
    58c8:	d9400017 	ldw	r5,0(sp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
    58cc:	80800317 	ldw	r2,12(r16)
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    enabled_ints |= mask;
    58d0:	894ab03a 	or	r5,r17,r5
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
    58d4:	294007cc 	andi	r5,r5,31
    58d8:	11400335 	stwio	r5,12(r2)
}
    58dc:	dfc00317 	ldw	ra,12(sp)
    58e0:	dc400217 	ldw	r17,8(sp)
    58e4:	dc000117 	ldw	r16,4(sp)
    58e8:	dec00404 	addi	sp,sp,16
    58ec:	f800283a 	ret

000058f0 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
    58f0:	defffb04 	addi	sp,sp,-20
    58f4:	dc000115 	stw	r16,4(sp)
   int timeout=100000;
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   IRQ_DATA_t *irq = i2c_dev->callback_context;
    58f8:	24000717 	ldw	r16,28(r4)

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
    58fc:	dc800315 	stw	r18,12(sp)
    5900:	dc400215 	stw	r17,8(sp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
    5904:	84800217 	ldw	r18,8(r16)

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
    5908:	dfc00415 	stw	ra,16(sp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
    590c:	00800084 	movi	r2,2

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
    5910:	2023883a 	mov	r17,r4
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
    5914:	90800326 	beq	r18,r2,5924 <optional_irq_callback+0x34>

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
    5918:	048000b4 	movhi	r18,2
    591c:	94a1a804 	addi	r18,r18,-31072
    5920:	00001506 	br	5978 <optional_irq_callback+0x88>
   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
    5924:	81800117 	ldw	r6,4(r16)
    5928:	81400017 	ldw	r5,0(r16)
    592c:	d80f883a 	mov	r7,sp
    5930:	00052780 	call	5278 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
    5934:	d8c00017 	ldw	r3,0(sp)
    5938:	80800117 	ldw	r2,4(r16)
       irq->buffer+=bytes_read;
    593c:	81000017 	ldw	r4,0(r16)
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
       irq->size-=bytes_read;
    5940:	10c5c83a 	sub	r2,r2,r3
       irq->buffer+=bytes_read;
    5944:	20c7883a 	add	r3,r4,r3
   IRQ_DATA_t *irq = i2c_dev->callback_context;

   if (irq->irq_busy==2)  /*receive request*/
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
       irq->size-=bytes_read;
    5948:	80800115 	stw	r2,4(r16)
       irq->buffer+=bytes_read;
    594c:	80c00015 	stw	r3,0(r16)
       if (irq->size > 0)
    5950:	103ff126 	beq	r2,zero,5918 <_gp+0xffff7120>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5954:	88800317 	ldw	r2,12(r17)
    5958:	00c00704 	movi	r3,28
    595c:	10c00435 	stwio	r3,16(r2)
       if (irq->size > 0)
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
    5960:	900b883a 	mov	r5,r18
    5964:	8809883a 	mov	r4,r17
    5968:	00058a80 	call	58a8 <alt_avalon_i2c_int_enable>
    596c:	00000806 	br	5990 <optional_irq_callback+0xa0>
    5970:	94bfffc4 	addi	r18,r18,-1
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
    5974:	90000326 	beq	r18,zero,5984 <optional_irq_callback+0x94>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    5978:	8809883a 	mov	r4,r17
    597c:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    5980:	103ffb1e 	bne	r2,zero,5970 <_gp+0xffff7178>
         break;
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
    5984:	8809883a 	mov	r4,r17
    5988:	00050d80 	call	50d8 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
    598c:	80000215 	stw	zero,8(r16)
}
    5990:	dfc00417 	ldw	ra,16(sp)
    5994:	dc800317 	ldw	r18,12(sp)
    5998:	dc400217 	ldw	r17,8(sp)
    599c:	dc000117 	ldw	r16,4(sp)
    59a0:	dec00504 	addi	sp,sp,20
    59a4:	f800283a 	ret

000059a8 <alt_avalon_i2c_interrupt_transaction_status>:
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
    }
}

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
    59a8:	defff804 	addi	sp,sp,-32
    59ac:	dc400415 	stw	r17,16(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
    59b0:	24400717 	ldw	r17,28(r4)
    alt_u32 timeout=10000 * irq_data->size + 10000;
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
    59b4:	d9400104 	addi	r5,sp,4
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
    }
}

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
    59b8:	dfc00715 	stw	ra,28(sp)
    59bc:	dc800515 	stw	r18,20(sp)
    59c0:	dc000315 	stw	r16,12(sp)
    59c4:	dcc00615 	stw	r19,24(sp)
    59c8:	2021883a 	mov	r16,r4
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    59cc:	d8000215 	stw	zero,8(sp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
    alt_u32 timeout=10000 * irq_data->size + 10000;
    59d0:	8c800117 	ldw	r18,4(r17)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
    59d4:	00057e80 	call	57e8 <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
    59d8:	d9400117 	ldw	r5,4(sp)
    59dc:	8009883a 	mov	r4,r16
    59e0:	00057fc0 	call	57fc <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
    59e4:	d9400204 	addi	r5,sp,8
    59e8:	8009883a 	mov	r4,r16
    59ec:	00053440 	call	5344 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    59f0:	d8c00217 	ldw	r3,8(sp)
    59f4:	88800217 	ldw	r2,8(r17)
    59f8:	18001a26 	beq	r3,zero,5a64 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
    {
      if (irq_data->irq_busy)
    59fc:	10001726 	beq	r2,zero,5a5c <alt_avalon_i2c_interrupt_transaction_status+0xb4>

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
    alt_u32 timeout=10000 * irq_data->size + 10000;
    5a00:	91000044 	addi	r4,r18,1
    5a04:	0149c404 	movi	r5,10000
    5a08:	0004e9c0 	call	4e9c <__mulsi3>
    5a0c:	1025883a 	mov	r18,r2
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
        {
              if (timeout<10) alt_busy_sleep(10000);
    5a10:	04c00244 	movi	r19,9

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
    5a14:	8009883a 	mov	r4,r16
    5a18:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    5a1c:	10000726 	beq	r2,zero,5a3c <alt_avalon_i2c_interrupt_transaction_status+0x94>
        {
              if (timeout<10) alt_busy_sleep(10000);
    5a20:	9c800236 	bltu	r19,r18,5a2c <alt_avalon_i2c_interrupt_transaction_status+0x84>
    5a24:	0109c404 	movi	r4,10000
    5a28:	00061e80 	call	61e8 <alt_busy_sleep>
              if (--timeout == 0)
    5a2c:	94bfffc4 	addi	r18,r18,-1
    5a30:	903ff81e 	bne	r18,zero,5a14 <_gp+0xffff721c>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
    5a34:	00bfff84 	movi	r2,-2
    5a38:	d8800215 	stw	r2,8(sp)
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
    5a3c:	89400017 	ldw	r5,0(r17)
    5a40:	d80f883a 	mov	r7,sp
    5a44:	000d883a 	mov	r6,zero
    5a48:	8009883a 	mov	r4,r16
    5a4c:	00052780 	call	5278 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
    5a50:	8009883a 	mov	r4,r16
    5a54:	00050d80 	call	50d8 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
    5a58:	88000215 	stw	zero,8(r17)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
    5a5c:	d8800217 	ldw	r2,8(sp)
    5a60:	00000506 	br	5a78 <alt_avalon_i2c_interrupt_transaction_status+0xd0>
    }
    
    if (irq_data->irq_busy)
    5a64:	10000426 	beq	r2,zero,5a78 <alt_avalon_i2c_interrupt_transaction_status+0xd0>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
    5a68:	d9400117 	ldw	r5,4(sp)
    5a6c:	8009883a 	mov	r4,r16
    5a70:	00058a80 	call	58a8 <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
    5a74:	00bffe44 	movi	r2,-7
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
}
    5a78:	dfc00717 	ldw	ra,28(sp)
    5a7c:	dcc00617 	ldw	r19,24(sp)
    5a80:	dc800517 	ldw	r18,20(sp)
    5a84:	dc400417 	ldw	r17,16(sp)
    5a88:	dc000317 	ldw	r16,12(sp)
    5a8c:	dec00804 	addi	sp,sp,32
    5a90:	f800283a 	ret

00005a94 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
    5a94:	20800317 	ldw	r2,12(r4)
    5a98:	10800237 	ldwio	r2,8(r2)
    5a9c:	10800c0c 	andi	r2,r2,48
    5aa0:	1005d13a 	srai	r2,r2,4
    5aa4:	28800015 	stw	r2,0(r5)
    5aa8:	f800283a 	ret

00005aac <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
    5aac:	20c00317 	ldw	r3,12(r4)
    5ab0:	18c00204 	addi	r3,r3,8
    5ab4:	19000037 	ldwio	r4,0(r3)
    5ab8:	00bff3c4 	movi	r2,-49
    5abc:	280a913a 	slli	r5,r5,4
    5ac0:	2084703a 	and	r2,r4,r2
    5ac4:	29400c0c 	andi	r5,r5,48
    5ac8:	288ab03a 	or	r5,r5,r2
    5acc:	19400035 	stwio	r5,0(r3)
    5ad0:	f800283a 	ret

00005ad4 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    5ad4:	defff704 	addi	sp,sp,-36
    5ad8:	dcc00315 	stw	r19,12(sp)
    5adc:	dfc00815 	stw	ra,32(sp)
    5ae0:	ddc00715 	stw	r23,28(sp)
    5ae4:	dd800615 	stw	r22,24(sp)
    5ae8:	dd400515 	stw	r21,20(sp)
    5aec:	dd000415 	stw	r20,16(sp)
    5af0:	dc800215 	stw	r18,8(sp)
    5af4:	dc400115 	stw	r17,4(sp)
    5af8:	dc000015 	stw	r16,0(sp)
    5afc:	dcc00917 	ldw	r19,36(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    alt_u32 timeout;
    alt_u32 bytes_written=0;
    
    if (size==0)
    5b00:	30004926 	beq	r6,zero,5c28 <alt_avalon_i2c_master_receive_using_interrupts+0x154>
    {
      return ALT_AVALON_I2C_SUCCESS;
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    5b04:	20c00617 	ldw	r3,24(r4)
    5b08:	00800034 	movhi	r2,0
    5b0c:	10963c04 	addi	r2,r2,22768
    5b10:	2023883a 	mov	r17,r4
    5b14:	1880461e 	bne	r3,r2,5c30 <alt_avalon_i2c_master_receive_using_interrupts+0x15c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    5b18:	3c003fcc 	andi	r16,r7,255
    5b1c:	3025883a 	mov	r18,r6
    5b20:	282b883a 	mov	r21,r5
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    5b24:	25000717 	ldw	r20,28(r4)
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    5b28:	8000051e 	bne	r16,zero,5b40 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    5b2c:	00050900 	call	5090 <alt_avalon_i2c_enable>
      if (status != ALT_AVALON_I2C_SUCCESS)
    5b30:	1000401e 	bne	r2,zero,5c34 <alt_avalon_i2c_master_receive_using_interrupts+0x160>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5b34:	88800317 	ldw	r2,12(r17)
    5b38:	00c00704 	movi	r3,28
    5b3c:	10c00435 	stwio	r3,16(r2)
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
    5b40:	800d883a 	mov	r6,r16
    5b44:	01400044 	movi	r5,1
    5b48:	8809883a 	mov	r4,r17
    5b4c:	00054440 	call	5444 <alt_avalon_i2c_send_address>
    5b50:	1021883a 	mov	r16,r2

    if (status == ALT_AVALON_I2C_SUCCESS)
    5b54:	1000151e 	bne	r2,zero,5bac <alt_avalon_i2c_master_receive_using_interrupts+0xd8>
    5b58:	002d883a 	mov	r22,zero
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    5b5c:	95ffffc4 	addi	r23,r18,-1
    5b60:	b5c0092e 	bgeu	r22,r23,5b88 <alt_avalon_i2c_master_receive_using_interrupts+0xb4>
    5b64:	8000111e 	bne	r16,zero,5bac <alt_avalon_i2c_master_receive_using_interrupts+0xd8>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    5b68:	000f883a 	mov	r7,zero
    5b6c:	000d883a 	mov	r6,zero
    5b70:	000b883a 	mov	r5,zero
    5b74:	8809883a 	mov	r4,r17
    5b78:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5b7c:	1021883a 	mov	r16,r2
            bytes_written++;
    5b80:	b5800044 	addi	r22,r22,1
    5b84:	003ff606 	br	5b60 <_gp+0xffff7368>
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    5b88:	8000081e 	bne	r16,zero,5bac <alt_avalon_i2c_master_receive_using_interrupts+0xd8>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    5b8c:	9cc03fcc 	andi	r19,r19,255
    5b90:	980f883a 	mov	r7,r19
    5b94:	000d883a 	mov	r6,zero
    5b98:	000b883a 	mov	r5,zero
    5b9c:	8809883a 	mov	r4,r17
    5ba0:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5ba4:	1021883a 	mov	r16,r2
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    5ba8:	10001226 	beq	r2,zero,5bf4 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        timeout=10000 * size;
    5bac:	9009883a 	mov	r4,r18
    5bb0:	0149c404 	movi	r5,10000
    5bb4:	0004e9c0 	call	4e9c <__mulsi3>
    5bb8:	1025883a 	mov	r18,r2
        while (alt_avalon_i2c_is_busy(i2c_dev))
        {
            if (timeout<10) alt_busy_sleep(10000);
    5bbc:	04c00244 	movi	r19,9
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
    5bc0:	8809883a 	mov	r4,r17
    5bc4:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    5bc8:	10000626 	beq	r2,zero,5be4 <alt_avalon_i2c_master_receive_using_interrupts+0x110>
        {
            if (timeout<10) alt_busy_sleep(10000);
    5bcc:	9c800236 	bltu	r19,r18,5bd8 <alt_avalon_i2c_master_receive_using_interrupts+0x104>
    5bd0:	0109c404 	movi	r4,10000
    5bd4:	00061e80 	call	61e8 <alt_busy_sleep>
            if (--timeout == 0)
    5bd8:	94bfffc4 	addi	r18,r18,-1
    5bdc:	903ff81e 	bne	r18,zero,5bc0 <_gp+0xffff73c8>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    5be0:	043fff84 	movi	r16,-2
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    5be4:	8809883a 	mov	r4,r17
    5be8:	00050d80 	call	50d8 <alt_avalon_i2c_disable>
    5bec:	8005883a 	mov	r2,r16
    5bf0:	00001006 	br	5c34 <alt_avalon_i2c_master_receive_using_interrupts+0x160>
    }
    else
    {
       if (issue_stop)
    5bf4:	98000c26 	beq	r19,zero,5c28 <alt_avalon_i2c_master_receive_using_interrupts+0x154>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5bf8:	88800317 	ldw	r2,12(r17)
    5bfc:	00c00704 	movi	r3,28
    5c00:	10c00435 	stwio	r3,16(r2)
       if (issue_stop)
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
    5c04:	000b883a 	mov	r5,zero
    5c08:	8809883a 	mov	r4,r17
    5c0c:	0005aac0 	call	5aac <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
    5c10:	01400084 	movi	r5,2
    5c14:	a1400215 	stw	r5,8(r20)
         
         irq_data->buffer = buffer;
    5c18:	a5400015 	stw	r21,0(r20)
         irq_data->size = size;
    5c1c:	a4800115 	stw	r18,4(r20)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
    5c20:	8809883a 	mov	r4,r17
    5c24:	00058a80 	call	58a8 <alt_avalon_i2c_int_enable>
    5c28:	0005883a 	mov	r2,zero
    5c2c:	00000106 	br	5c34 <alt_avalon_i2c_master_receive_using_interrupts+0x160>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    5c30:	00bfff44 	movi	r2,-3
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
       }
    }

    return status;
}
    5c34:	dfc00817 	ldw	ra,32(sp)
    5c38:	ddc00717 	ldw	r23,28(sp)
    5c3c:	dd800617 	ldw	r22,24(sp)
    5c40:	dd400517 	ldw	r21,20(sp)
    5c44:	dd000417 	ldw	r20,16(sp)
    5c48:	dcc00317 	ldw	r19,12(sp)
    5c4c:	dc800217 	ldw	r18,8(sp)
    5c50:	dc400117 	ldw	r17,4(sp)
    5c54:	dc000017 	ldw	r16,0(sp)
    5c58:	dec00904 	addi	sp,sp,36
    5c5c:	f800283a 	ret

00005c60 <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
    5c60:	defff604 	addi	sp,sp,-40
    5c64:	ddc00815 	stw	r23,32(sp)
    5c68:	dd800715 	stw	r22,28(sp)
    5c6c:	dd400615 	stw	r21,24(sp)
    5c70:	dd000515 	stw	r20,20(sp)
    5c74:	dcc00415 	stw	r19,16(sp)
    5c78:	dc800315 	stw	r18,12(sp)
    5c7c:	dc400215 	stw	r17,8(sp)
    5c80:	dc000115 	stw	r16,4(sp)
    5c84:	dfc00915 	stw	ra,36(sp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    5c88:	39c03fcc 	andi	r7,r7,255
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
    5c8c:	2023883a 	mov	r17,r4
    5c90:	2825883a 	mov	r18,r5
    5c94:	3027883a 	mov	r19,r6
    5c98:	0409c404 	movi	r16,10000
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
    5c9c:	053fffc4 	movi	r20,-1
      {
        if (retry<10) alt_busy_sleep(10000);      
    5ca0:	05400244 	movi	r21,9
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
    5ca4:	05800044 	movi	r22,1
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    5ca8:	05c00084 	movi	r23,2
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    5cac:	38001926 	beq	r7,zero,5d14 <alt_avalon_i2c_master_rx+0xb4>
    {
      while (retry--) 
    5cb0:	843fffc4 	addi	r16,r16,-1
    5cb4:	85001926 	beq	r16,r20,5d1c <alt_avalon_i2c_master_rx+0xbc>
      {
        if (retry<10) alt_busy_sleep(10000);      
    5cb8:	ac000236 	bltu	r21,r16,5cc4 <alt_avalon_i2c_master_rx+0x64>
    5cbc:	0109c404 	movi	r4,10000
    5cc0:	00061e80 	call	61e8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
    5cc4:	dd800015 	stw	r22,0(sp)
    5cc8:	000f883a 	mov	r7,zero
    5ccc:	980d883a 	mov	r6,r19
    5cd0:	900b883a 	mov	r5,r18
    5cd4:	8809883a 	mov	r4,r17
    5cd8:	0005ad40 	call	5ad4 <alt_avalon_i2c_master_receive_using_interrupts>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    5cdc:	10c001c4 	addi	r3,r2,7
    5ce0:	b8fff32e 	bgeu	r23,r3,5cb0 <_gp+0xffff74b8>
    5ce4:	00000d06 	br	5d1c <alt_avalon_i2c_master_rx+0xbc>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
    5ce8:	ac000236 	bltu	r21,r16,5cf4 <alt_avalon_i2c_master_rx+0x94>
    5cec:	0109c404 	movi	r4,10000
    5cf0:	00061e80 	call	61e8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
    5cf4:	dd800015 	stw	r22,0(sp)
    5cf8:	000f883a 	mov	r7,zero
    5cfc:	980d883a 	mov	r6,r19
    5d00:	900b883a 	mov	r5,r18
    5d04:	8809883a 	mov	r4,r17
    5d08:	00056000 	call	5600 <alt_avalon_i2c_master_receive>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    5d0c:	10c001c4 	addi	r3,r2,7
    5d10:	b8c00236 	bltu	r23,r3,5d1c <alt_avalon_i2c_master_rx+0xbc>
        break;
      }
    }
    else
    {
      while (retry--) 
    5d14:	843fffc4 	addi	r16,r16,-1
    5d18:	853ff31e 	bne	r16,r20,5ce8 <_gp+0xffff74f0>
        break;
      }
    }
    
    return status;
}        
    5d1c:	dfc00917 	ldw	ra,36(sp)
    5d20:	ddc00817 	ldw	r23,32(sp)
    5d24:	dd800717 	ldw	r22,28(sp)
    5d28:	dd400617 	ldw	r21,24(sp)
    5d2c:	dd000517 	ldw	r20,20(sp)
    5d30:	dcc00417 	ldw	r19,16(sp)
    5d34:	dc800317 	ldw	r18,12(sp)
    5d38:	dc400217 	ldw	r17,8(sp)
    5d3c:	dc000117 	ldw	r16,4(sp)
    5d40:	dec00a04 	addi	sp,sp,40
    5d44:	f800283a 	ret

00005d48 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
    5d48:	20800317 	ldw	r2,12(r4)
    5d4c:	10800237 	ldwio	r2,8(r2)
    5d50:	1080030c 	andi	r2,r2,12
    5d54:	1005d0ba 	srai	r2,r2,2
    5d58:	28800015 	stw	r2,0(r5)
    5d5c:	f800283a 	ret

00005d60 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
    5d60:	20c00317 	ldw	r3,12(r4)
    5d64:	18c00204 	addi	r3,r3,8
    5d68:	19000037 	ldwio	r4,0(r3)
    5d6c:	00bffcc4 	movi	r2,-13
    5d70:	294b883a 	add	r5,r5,r5
    5d74:	294b883a 	add	r5,r5,r5
    5d78:	2084703a 	and	r2,r4,r2
    5d7c:	2940030c 	andi	r5,r5,12
    5d80:	288ab03a 	or	r5,r5,r2
    5d84:	19400035 	stwio	r5,0(r3)
    5d88:	f800283a 	ret

00005d8c <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
    5d8c:	defff804 	addi	sp,sp,-32
    5d90:	dfc00715 	stw	ra,28(sp)
    5d94:	dc000515 	stw	r16,20(sp)
    5d98:	dc400615 	stw	r17,24(sp)
    5d9c:	2021883a 	mov	r16,r4
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
    5da0:	00050d80 	call	50d8 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
    5da4:	014007c4 	movi	r5,31
    5da8:	8009883a 	mov	r4,r16
    5dac:	00057fc0 	call	57fc <alt_avalon_i2c_int_disable>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5db0:	80800317 	ldw	r2,12(r16)
    5db4:	00c00704 	movi	r3,28
    5db8:	10c00435 	stwio	r3,16(r2)

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
    5dbc:	044000c4 	movi	r17,3
    5dc0:	880b883a 	mov	r5,r17
    5dc4:	8009883a 	mov	r4,r16
    5dc8:	0005d600 	call	5d60 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
    5dcc:	880b883a 	mov	r5,r17
    5dd0:	8009883a 	mov	r4,r16
    5dd4:	0005aac0 	call	5aac <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
    5dd8:	018000b4 	movhi	r6,2
    5ddc:	31a1a804 	addi	r6,r6,-31072
    5de0:	d9400104 	addi	r5,sp,4
    5de4:	8009883a 	mov	r4,r16
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
    5de8:	d8000215 	stw	zero,8(sp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
    5dec:	d8000115 	stw	zero,4(sp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
    5df0:	00051dc0 	call	51dc <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
    5df4:	d9400104 	addi	r5,sp,4
    5df8:	8009883a 	mov	r4,r16
    5dfc:	00051380 	call	5138 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
    5e00:	8009883a 	mov	r4,r16
    5e04:	d1600204 	addi	r5,gp,-32760
    5e08:	00062740 	call	6274 <alt_dev_llist_insert>
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);

    if (!error)
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    5e0c:	81400517 	ldw	r5,20(r16)
    5e10:	81000417 	ldw	r4,16(r16)
    5e14:	01800034 	movhi	r6,0
    5e18:	d8000015 	stw	zero,0(sp)
    5e1c:	800f883a 	mov	r7,r16
    5e20:	31961204 	addi	r6,r6,22600
    5e24:	00063580 	call	6358 <alt_ic_isr_register>
        alt_printf("failed to create semaphores\n");
    }

    return;

}
    5e28:	dfc00717 	ldw	ra,28(sp)
    5e2c:	dc400617 	ldw	r17,24(sp)
    5e30:	dc000517 	ldw	r16,20(sp)
    5e34:	dec00804 	addi	sp,sp,32
    5e38:	f800283a 	ret

00005e3c <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    5e3c:	defff804 	addi	sp,sp,-32
    5e40:	dcc00315 	stw	r19,12(sp)
    5e44:	dfc00715 	stw	ra,28(sp)
    5e48:	dd800615 	stw	r22,24(sp)
    5e4c:	dd400515 	stw	r21,20(sp)
    5e50:	dd000415 	stw	r20,16(sp)
    5e54:	dc800215 	stw	r18,8(sp)
    5e58:	dc400115 	stw	r17,4(sp)
    5e5c:	dc000015 	stw	r16,0(sp)
    5e60:	dcc00817 	ldw	r19,32(sp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size*10000;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    
    if (size==0)
    5e64:	30004726 	beq	r6,zero,5f84 <alt_avalon_i2c_master_transmit_using_interrupts+0x148>
    {
      return ALT_AVALON_I2C_SUCCESS;
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    5e68:	20c00617 	ldw	r3,24(r4)
    5e6c:	00800034 	movhi	r2,0
    5e70:	10963c04 	addi	r2,r2,22768
    5e74:	2023883a 	mov	r17,r4
    5e78:	1880441e 	bne	r3,r2,5f8c <alt_avalon_i2c_master_transmit_using_interrupts+0x150>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    5e7c:	3c003fcc 	andi	r16,r7,255
    5e80:	2825883a 	mov	r18,r5
    5e84:	3029883a 	mov	r20,r6
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size*10000;
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    5e88:	25400717 	ldw	r21,28(r4)
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    5e8c:	8000051e 	bne	r16,zero,5ea4 <alt_avalon_i2c_master_transmit_using_interrupts+0x68>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    5e90:	00050900 	call	5090 <alt_avalon_i2c_enable>
      if (status != ALT_AVALON_I2C_SUCCESS)
    5e94:	10003e1e 	bne	r2,zero,5f90 <alt_avalon_i2c_master_transmit_using_interrupts+0x154>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5e98:	88800317 	ldw	r2,12(r17)
    5e9c:	00c00704 	movi	r3,28
    5ea0:	10c00435 	stwio	r3,16(r2)
      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
    5ea4:	800d883a 	mov	r6,r16
    5ea8:	000b883a 	mov	r5,zero
    5eac:	8809883a 	mov	r4,r17
    5eb0:	00054440 	call	5444 <alt_avalon_i2c_send_address>
    5eb4:	1021883a 	mov	r16,r2
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    5eb8:	1000151e 	bne	r2,zero,5f10 <alt_avalon_i2c_master_transmit_using_interrupts+0xd4>
    5ebc:	a5bfffc4 	addi	r22,r20,-1
    5ec0:	95ad883a 	add	r22,r18,r22
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    5ec4:	95800926 	beq	r18,r22,5eec <alt_avalon_i2c_master_transmit_using_interrupts+0xb0>
    5ec8:	8000111e 	bne	r16,zero,5f10 <alt_avalon_i2c_master_transmit_using_interrupts+0xd4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    5ecc:	91400003 	ldbu	r5,0(r18)
    5ed0:	000f883a 	mov	r7,zero
    5ed4:	000d883a 	mov	r6,zero
    5ed8:	8809883a 	mov	r4,r17
    5edc:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5ee0:	1021883a 	mov	r16,r2
            
            ++buffer;
    5ee4:	94800044 	addi	r18,r18,1
    5ee8:	003ff606 	br	5ec4 <_gp+0xffff76cc>
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    5eec:	8000081e 	bne	r16,zero,5f10 <alt_avalon_i2c_master_transmit_using_interrupts+0xd4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    5ef0:	91400003 	ldbu	r5,0(r18)
    5ef4:	9cc03fcc 	andi	r19,r19,255
    5ef8:	980f883a 	mov	r7,r19
    5efc:	000d883a 	mov	r6,zero
    5f00:	8809883a 	mov	r4,r17
    5f04:	000537c0 	call	537c <alt_avalon_i2c_cmd_write>
    5f08:	1021883a 	mov	r16,r2
            --size;
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    5f0c:	10001226 	beq	r2,zero,5f58 <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout=size*10000;
    5f10:	0149c404 	movi	r5,10000
    5f14:	a009883a 	mov	r4,r20
    5f18:	0004e9c0 	call	4e9c <__mulsi3>
    5f1c:	1025883a 	mov	r18,r2
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
        {
            if (timeout<10) alt_busy_sleep(10000);        
    5f20:	04c00244 	movi	r19,9
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
    5f24:	8809883a 	mov	r4,r17
    5f28:	00052680 	call	5268 <alt_avalon_i2c_is_busy>
    5f2c:	10000626 	beq	r2,zero,5f48 <alt_avalon_i2c_master_transmit_using_interrupts+0x10c>
        {
            if (timeout<10) alt_busy_sleep(10000);        
    5f30:	9c800236 	bltu	r19,r18,5f3c <alt_avalon_i2c_master_transmit_using_interrupts+0x100>
    5f34:	0109c404 	movi	r4,10000
    5f38:	00061e80 	call	61e8 <alt_busy_sleep>
            if (--timeout == 0)
    5f3c:	94bfffc4 	addi	r18,r18,-1
    5f40:	903ff81e 	bne	r18,zero,5f24 <_gp+0xffff772c>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    5f44:	043fff84 	movi	r16,-2
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    5f48:	8809883a 	mov	r4,r17
    5f4c:	00050d80 	call	50d8 <alt_avalon_i2c_disable>
    5f50:	8005883a 	mov	r2,r16
    5f54:	00000e06 	br	5f90 <alt_avalon_i2c_master_transmit_using_interrupts+0x154>
    }
    else
    {
       if (issue_stop)
    5f58:	98000a26 	beq	r19,zero,5f84 <alt_avalon_i2c_master_transmit_using_interrupts+0x148>

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    5f5c:	88800317 	ldw	r2,12(r17)
    5f60:	00c00704 	movi	r3,28
    5f64:	10c00435 	stwio	r3,16(r2)
       if (issue_stop)
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
    5f68:	000b883a 	mov	r5,zero
    5f6c:	8809883a 	mov	r4,r17
    5f70:	0005d600 	call	5d60 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
    5f74:	01400044 	movi	r5,1
    5f78:	a9400215 	stw	r5,8(r21)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
    5f7c:	8809883a 	mov	r4,r17
    5f80:	00058a80 	call	58a8 <alt_avalon_i2c_int_enable>
    5f84:	0005883a 	mov	r2,zero
    5f88:	00000106 	br	5f90 <alt_avalon_i2c_master_transmit_using_interrupts+0x154>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    5f8c:	00bfff44 	movi	r2,-3
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
       }
    }
    
    return status;
}
    5f90:	dfc00717 	ldw	ra,28(sp)
    5f94:	dd800617 	ldw	r22,24(sp)
    5f98:	dd400517 	ldw	r21,20(sp)
    5f9c:	dd000417 	ldw	r20,16(sp)
    5fa0:	dcc00317 	ldw	r19,12(sp)
    5fa4:	dc800217 	ldw	r18,8(sp)
    5fa8:	dc400117 	ldw	r17,4(sp)
    5fac:	dc000017 	ldw	r16,0(sp)
    5fb0:	dec00804 	addi	sp,sp,32
    5fb4:	f800283a 	ret

00005fb8 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
    5fb8:	defff504 	addi	sp,sp,-44
    5fbc:	df000915 	stw	fp,36(sp)
    5fc0:	ddc00815 	stw	r23,32(sp)
    5fc4:	dd800715 	stw	r22,28(sp)
    5fc8:	dd400615 	stw	r21,24(sp)
    5fcc:	dd000515 	stw	r20,20(sp)
    5fd0:	dcc00415 	stw	r19,16(sp)
    5fd4:	dc800315 	stw	r18,12(sp)
    5fd8:	dc400215 	stw	r17,8(sp)
    5fdc:	dc000115 	stw	r16,4(sp)
    5fe0:	dfc00a15 	stw	ra,40(sp)
    5fe4:	2023883a 	mov	r17,r4
    5fe8:	2825883a 	mov	r18,r5
    5fec:	3027883a 	mov	r19,r6
    5ff0:	382d883a 	mov	r22,r7
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    5ff4:	0409c404 	movi	r16,10000
    
    while (retry--)
    5ff8:	057fffc4 	movi	r21,-1
    {
      if (retry<10) alt_busy_sleep(10000);
    5ffc:	05c00244 	movi	r23,9
    6000:	05000044 	movi	r20,1
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    6004:	07000084 	movi	fp,2
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
    6008:	843fffc4 	addi	r16,r16,-1
    600c:	85400f26 	beq	r16,r21,604c <alt_avalon_i2c_master_tx+0x94>
    {
      if (retry<10) alt_busy_sleep(10000);
    6010:	bc000236 	bltu	r23,r16,601c <alt_avalon_i2c_master_tx+0x64>
    6014:	0109c404 	movi	r4,10000
    6018:	00061e80 	call	61e8 <alt_busy_sleep>
      if (use_interrupts)
    601c:	b0803fcc 	andi	r2,r22,255
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
    6020:	dd000015 	stw	r20,0(sp)
    6024:	000f883a 	mov	r7,zero
    6028:	980d883a 	mov	r6,r19
    602c:	900b883a 	mov	r5,r18
    6030:	8809883a 	mov	r4,r17
    alt_u32 retry=10000;  
    
    while (retry--)
    {
      if (retry<10) alt_busy_sleep(10000);
      if (use_interrupts)
    6034:	10000226 	beq	r2,zero,6040 <alt_avalon_i2c_master_tx+0x88>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
    6038:	0005e3c0 	call	5e3c <alt_avalon_i2c_master_transmit_using_interrupts>
    603c:	00000106 	br	6044 <alt_avalon_i2c_master_tx+0x8c>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
    6040:	00054bc0 	call	54bc <alt_avalon_i2c_master_transmit>
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    6044:	10c001c4 	addi	r3,r2,7
    6048:	e0ffef2e 	bgeu	fp,r3,6008 <_gp+0xffff7810>
      break;
    }

    return status;
}        
    604c:	dfc00a17 	ldw	ra,40(sp)
    6050:	df000917 	ldw	fp,36(sp)
    6054:	ddc00817 	ldw	r23,32(sp)
    6058:	dd800717 	ldw	r22,28(sp)
    605c:	dd400617 	ldw	r21,24(sp)
    6060:	dd000517 	ldw	r20,20(sp)
    6064:	dcc00417 	ldw	r19,16(sp)
    6068:	dc800317 	ldw	r18,12(sp)
    606c:	dc400217 	ldw	r17,8(sp)
    6070:	dc000117 	ldw	r16,4(sp)
    6074:	dec00b04 	addi	sp,sp,44
    6078:	f800283a 	ret

0000607c <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
    607c:	defff504 	addi	sp,sp,-44
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    6080:	d8c00c03 	ldbu	r3,48(sp)
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
    6084:	df000915 	stw	fp,36(sp)
    6088:	ddc00815 	stw	r23,32(sp)
    608c:	dd800715 	stw	r22,28(sp)
    6090:	dd400615 	stw	r21,24(sp)
    6094:	dd000515 	stw	r20,20(sp)
    6098:	dcc00415 	stw	r19,16(sp)
    609c:	dc800315 	stw	r18,12(sp)
    60a0:	dc400215 	stw	r17,8(sp)
    60a4:	dc000115 	stw	r16,4(sp)
    60a8:	dfc00a15 	stw	ra,40(sp)
    60ac:	2023883a 	mov	r17,r4
    60b0:	2825883a 	mov	r18,r5
    60b4:	3027883a 	mov	r19,r6
    60b8:	3829883a 	mov	r20,r7
    60bc:	0409c404 	movi	r16,10000
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
    60c0:	05bfffc4 	movi	r22,-1
      {
        if (retry<10) alt_busy_sleep(10000);      
    60c4:	05c00244 	movi	r23,9
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    60c8:	05400084 	movi	r21,2
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
    60cc:	07000044 	movi	fp,1
                                       const alt_u8 use_interrupts)                                       
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    60d0:	18002126 	beq	r3,zero,6158 <alt_avalon_i2c_master_tx_rx+0xdc>
    {
      while (retry--) 
    60d4:	843fffc4 	addi	r16,r16,-1
    60d8:	85802a26 	beq	r16,r22,6184 <alt_avalon_i2c_master_tx_rx+0x108>
      {
        if (retry<10) alt_busy_sleep(10000);      
    60dc:	bc000236 	bltu	r23,r16,60e8 <alt_avalon_i2c_master_tx_rx+0x6c>
    60e0:	0109c404 	movi	r4,10000
    60e4:	00061e80 	call	61e8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
    60e8:	d8000015 	stw	zero,0(sp)
    60ec:	000f883a 	mov	r7,zero
    60f0:	980d883a 	mov	r6,r19
    60f4:	900b883a 	mov	r5,r18
    60f8:	8809883a 	mov	r4,r17
    60fc:	0005e3c0 	call	5e3c <alt_avalon_i2c_master_transmit_using_interrupts>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    6100:	10c001c4 	addi	r3,r2,7
    6104:	a8fff32e 	bgeu	r21,r3,60d4 <_gp+0xffff78dc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
    6108:	d9800b17 	ldw	r6,44(sp)
    610c:	df000015 	stw	fp,0(sp)
    6110:	01c00044 	movi	r7,1
    6114:	a00b883a 	mov	r5,r20
    6118:	8809883a 	mov	r4,r17
    611c:	0005ad40 	call	5ad4 <alt_avalon_i2c_master_receive_using_interrupts>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    6120:	10c001c4 	addi	r3,r2,7
    6124:	a8ffeb2e 	bgeu	r21,r3,60d4 <_gp+0xffff78dc>
    6128:	00001606 	br	6184 <alt_avalon_i2c_master_tx_rx+0x108>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
    612c:	bc000236 	bltu	r23,r16,6138 <alt_avalon_i2c_master_tx_rx+0xbc>
    6130:	0109c404 	movi	r4,10000
    6134:	00061e80 	call	61e8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
    6138:	d8000015 	stw	zero,0(sp)
    613c:	000f883a 	mov	r7,zero
    6140:	980d883a 	mov	r6,r19
    6144:	900b883a 	mov	r5,r18
    6148:	8809883a 	mov	r4,r17
    614c:	00054bc0 	call	54bc <alt_avalon_i2c_master_transmit>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    6150:	10c001c4 	addi	r3,r2,7
    6154:	a8c00336 	bltu	r21,r3,6164 <alt_avalon_i2c_master_tx_rx+0xe8>
        break;
      }
    }
    else 
    {
      while (retry--) 
    6158:	843fffc4 	addi	r16,r16,-1
    615c:	85bff31e 	bne	r16,r22,612c <_gp+0xffff7934>
    6160:	00000806 	br	6184 <alt_avalon_i2c_master_tx_rx+0x108>
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
    6164:	d9800b17 	ldw	r6,44(sp)
    6168:	df000015 	stw	fp,0(sp)
    616c:	01c00044 	movi	r7,1
    6170:	a00b883a 	mov	r5,r20
    6174:	8809883a 	mov	r4,r17
    6178:	00056000 	call	5600 <alt_avalon_i2c_master_receive>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    617c:	10c001c4 	addi	r3,r2,7
    6180:	a8fff52e 	bgeu	r21,r3,6158 <_gp+0xffff7960>
        break;
      }
    }
    
    return status;
}                                       
    6184:	dfc00a17 	ldw	ra,40(sp)
    6188:	df000917 	ldw	fp,36(sp)
    618c:	ddc00817 	ldw	r23,32(sp)
    6190:	dd800717 	ldw	r22,28(sp)
    6194:	dd400617 	ldw	r21,24(sp)
    6198:	dd000517 	ldw	r20,20(sp)
    619c:	dcc00417 	ldw	r19,16(sp)
    61a0:	dc800317 	ldw	r18,12(sp)
    61a4:	dc400217 	ldw	r17,8(sp)
    61a8:	dc000117 	ldw	r16,4(sp)
    61ac:	dec00b04 	addi	sp,sp,44
    61b0:	f800283a 	ret

000061b4 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
    61b4:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    61b8:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
    61bc:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    61c0:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    61c4:	2980072e 	bgeu	r5,r6,61e4 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    61c8:	38c00037 	ldwio	r3,0(r7)
    61cc:	18ffffec 	andhi	r3,r3,65535
    61d0:	183ffc26 	beq	r3,zero,61c4 <_gp+0xffff79cc>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    61d4:	28c00007 	ldb	r3,0(r5)
    61d8:	20c00035 	stwio	r3,0(r4)
    61dc:	29400044 	addi	r5,r5,1
    61e0:	003ff806 	br	61c4 <_gp+0xffff79cc>

  return count;
}
    61e4:	f800283a 	ret

000061e8 <alt_busy_sleep>:
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    61e8:	014666b4 	movhi	r5,6554
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    61ec:	defffe04 	addi	sp,sp,-8
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    61f0:	29666644 	addi	r5,r5,-26215
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    61f4:	dc000015 	stw	r16,0(sp)
    61f8:	dfc00115 	stw	ra,4(sp)
    61fc:	2021883a 	mov	r16,r4
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    6200:	0004de00 	call	4de0 <__udivsi3>
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    6204:	10001026 	beq	r2,zero,6248 <alt_busy_sleep+0x60>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    6208:	01600034 	movhi	r5,32768
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    620c:	013999b4 	movhi	r4,58982
    6210:	0007883a 	mov	r3,zero
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    6214:	297fffc4 	addi	r5,r5,-1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    6218:	211999c4 	addi	r4,r4,26215
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    621c:	297fffc4 	addi	r5,r5,-1
    6220:	283ffe1e 	bne	r5,zero,621c <_gp+0xffff7a24>
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    6224:	18c00044 	addi	r3,r3,1
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    6228:	8121883a 	add	r16,r16,r4
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    622c:	18bffb16 	blt	r3,r2,621c <_gp+0xffff7a24>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    6230:	01400144 	movi	r5,5
    6234:	8009883a 	mov	r4,r16
    6238:	0004e9c0 	call	4e9c <__mulsi3>
    623c:	10bfffc4 	addi	r2,r2,-1
    6240:	103ffe1e 	bne	r2,zero,623c <_gp+0xffff7a44>
    6244:	00000506 	br	625c <alt_busy_sleep+0x74>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    6248:	01400144 	movi	r5,5
    624c:	8009883a 	mov	r4,r16
    6250:	0004e9c0 	call	4e9c <__mulsi3>
    6254:	10bfffc4 	addi	r2,r2,-1
    6258:	00bffe16 	blt	zero,r2,6254 <_gp+0xffff7a5c>
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
}
    625c:	0005883a 	mov	r2,zero
    6260:	dfc00117 	ldw	ra,4(sp)
    6264:	dc000017 	ldw	r16,0(sp)
    6268:	dec00204 	addi	sp,sp,8
    626c:	f800283a 	ret

00006270 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    6270:	f800283a 	ret

00006274 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    6274:	20000226 	beq	r4,zero,6280 <alt_dev_llist_insert+0xc>
    6278:	20800217 	ldw	r2,8(r4)
    627c:	1000101e 	bne	r2,zero,62c0 <alt_dev_llist_insert+0x4c>
    6280:	d0a00417 	ldw	r2,-32752(gp)
    6284:	10000926 	beq	r2,zero,62ac <alt_dev_llist_insert+0x38>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    6288:	deffff04 	addi	sp,sp,-4
    628c:	dfc00015 	stw	ra,0(sp)
    6290:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
    6294:	00c00584 	movi	r3,22
    6298:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    629c:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
    62a0:	dfc00017 	ldw	ra,0(sp)
    62a4:	dec00104 	addi	sp,sp,4
    62a8:	f800283a 	ret
    62ac:	d0a05204 	addi	r2,gp,-32440
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
    62b0:	00c00584 	movi	r3,22
    62b4:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    62b8:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
    62bc:	f800283a 	ret

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
    62c0:	28800017 	ldw	r2,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    62c4:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
    62c8:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
    62cc:	28800017 	ldw	r2,0(r5)
    62d0:	11000115 	stw	r4,4(r2)
  list->next           = entry;
    62d4:	29000015 	stw	r4,0(r5)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
    62d8:	0005883a 	mov	r2,zero
    62dc:	f800283a 	ret

000062e0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    62e0:	defffb04 	addi	sp,sp,-20
    62e4:	dcc00315 	stw	r19,12(sp)
    62e8:	dc800215 	stw	r18,8(sp)
    62ec:	dc400115 	stw	r17,4(sp)
    62f0:	dc000015 	stw	r16,0(sp)
    62f4:	dfc00415 	stw	ra,16(sp)
    62f8:	2027883a 	mov	r19,r4
    62fc:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
    6300:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
    6304:	00046080 	call	4608 <strlen>
    6308:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    630c:	84400726 	beq	r16,r17,632c <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    6310:	81000217 	ldw	r4,8(r16)
    6314:	900d883a 	mov	r6,r18
    6318:	980b883a 	mov	r5,r19
    631c:	00064c80 	call	64c8 <memcmp>
    6320:	10000426 	beq	r2,zero,6334 <alt_find_dev+0x54>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    6324:	84000017 	ldw	r16,0(r16)
    6328:	003ff806 	br	630c <_gp+0xffff7b14>
  }
  
  /* No match found */
  
  return NULL;
    632c:	0005883a 	mov	r2,zero
    6330:	00000106 	br	6338 <alt_find_dev+0x58>
    6334:	8005883a 	mov	r2,r16
}
    6338:	dfc00417 	ldw	ra,16(sp)
    633c:	dcc00317 	ldw	r19,12(sp)
    6340:	dc800217 	ldw	r18,8(sp)
    6344:	dc400117 	ldw	r17,4(sp)
    6348:	dc000017 	ldw	r16,0(sp)
    634c:	dec00504 	addi	sp,sp,20
    6350:	f800283a 	ret

00006354 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    6354:	f800283a 	ret

00006358 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    6358:	00063e41 	jmpi	63e4 <alt_iic_isr_register>

0000635c <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    635c:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    6360:	00bfff84 	movi	r2,-2
    6364:	2084703a 	and	r2,r4,r2
    6368:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
    636c:	00c00044 	movi	r3,1
    6370:	d0a05717 	ldw	r2,-32420(gp)
    6374:	194a983a 	sll	r5,r3,r5
    6378:	288ab03a 	or	r5,r5,r2
    637c:	d1605715 	stw	r5,-32420(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    6380:	d0a05717 	ldw	r2,-32420(gp)
    6384:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    6388:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
    638c:	0005883a 	mov	r2,zero
    6390:	f800283a 	ret

00006394 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    6394:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    6398:	00bfff84 	movi	r2,-2
    639c:	2084703a 	and	r2,r4,r2
    63a0:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
    63a4:	00ffff84 	movi	r3,-2
    63a8:	d0a05717 	ldw	r2,-32420(gp)
    63ac:	194a183a 	rol	r5,r3,r5
    63b0:	288a703a 	and	r5,r5,r2
    63b4:	d1605715 	stw	r5,-32420(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    63b8:	d0a05717 	ldw	r2,-32420(gp)
    63bc:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    63c0:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
    63c4:	0005883a 	mov	r2,zero
    63c8:	f800283a 	ret

000063cc <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    63cc:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
    63d0:	00800044 	movi	r2,1
    63d4:	1144983a 	sll	r2,r2,r5
    63d8:	10c4703a 	and	r2,r2,r3
}
    63dc:	1004c03a 	cmpne	r2,r2,zero
    63e0:	f800283a 	ret

000063e4 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
    63e4:	00c007c4 	movi	r3,31
    63e8:	19401616 	blt	r3,r5,6444 <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    63ec:	defffe04 	addi	sp,sp,-8
    63f0:	dfc00115 	stw	ra,4(sp)
    63f4:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    63f8:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    63fc:	00ffff84 	movi	r3,-2
    6400:	80c6703a 	and	r3,r16,r3
    6404:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    6408:	280490fa 	slli	r2,r5,3
    640c:	00c00034 	movhi	r3,0
    6410:	18da5704 	addi	r3,r3,26972
    6414:	1885883a 	add	r2,r3,r2
    6418:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
    641c:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    6420:	30000226 	beq	r6,zero,642c <alt_iic_isr_register+0x48>
    6424:	000635c0 	call	635c <alt_ic_irq_enable>
    6428:	00000106 	br	6430 <alt_iic_isr_register+0x4c>
    642c:	00063940 	call	6394 <alt_ic_irq_disable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    6430:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
    6434:	dfc00117 	ldw	ra,4(sp)
    6438:	dc000017 	ldw	r16,0(sp)
    643c:	dec00204 	addi	sp,sp,8
    6440:	f800283a 	ret
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
    6444:	00bffa84 	movi	r2,-22
    6448:	f800283a 	ret

0000644c <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    644c:	000170fa 	wrctl	ienable,zero
    6450:	f800283a 	ret

00006454 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
    6454:	213ffe84 	addi	r4,r4,-6
    6458:	008003c4 	movi	r2,15
    645c:	11001636 	bltu	r2,r4,64b8 <alt_exception_cause_generated_bad_addr+0x64>
    6460:	200890ba 	slli	r4,r4,2
    6464:	00800034 	movhi	r2,0
    6468:	10991e04 	addi	r2,r2,25720
    646c:	2089883a 	add	r4,r4,r2
    6470:	20800017 	ldw	r2,0(r4)
    6474:	1000683a 	jmp	r2
    6478:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    647c:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    6480:	000064b8 	rdprs	zero,zero,402
    6484:	000064b8 	rdprs	zero,zero,402
    6488:	000064b8 	rdprs	zero,zero,402
    648c:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    6490:	000064b8 	rdprs	zero,zero,402
    6494:	000064b8 	rdprs	zero,zero,402
    6498:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    649c:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    64a0:	000064b8 	rdprs	zero,zero,402
    64a4:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
    64a8:	000064b8 	rdprs	zero,zero,402
    64ac:	000064b8 	rdprs	zero,zero,402
    64b0:	000064b8 	rdprs	zero,zero,402
    64b4:	000064c0 	call	64c <__alt_mem_onchip_memory2_0-0x39b4>
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    64b8:	0005883a 	mov	r2,zero
    64bc:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    64c0:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
    64c4:	f800283a 	ret

000064c8 <memcmp>:
    64c8:	218d883a 	add	r6,r4,r6
    64cc:	21800826 	beq	r4,r6,64f0 <memcmp+0x28>
    64d0:	20800003 	ldbu	r2,0(r4)
    64d4:	28c00003 	ldbu	r3,0(r5)
    64d8:	10c00226 	beq	r2,r3,64e4 <memcmp+0x1c>
    64dc:	10c5c83a 	sub	r2,r2,r3
    64e0:	f800283a 	ret
    64e4:	21000044 	addi	r4,r4,1
    64e8:	29400044 	addi	r5,r5,1
    64ec:	003ff706 	br	64cc <_gp+0xffff7cd4>
    64f0:	0005883a 	mov	r2,zero
    64f4:	f800283a 	ret
