Benchmark: b22_C

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:11:17 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
b22_C
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/b22_C/b22_C_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'b22_C_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{SI_31_ SI_30_ SI_29_ SI_28_ SI_27_ SI_26_ SI_25_ SI_24_ SI_23_ SI_22_ SI_21_ SI_20_ SI_19_ SI_18_ SI_17_ SI_16_ SI_15_ SI_14_ SI_13_ SI_12_ SI_11_ SI_10_ SI_9_ SI_8_ SI_7_ SI_6_ SI_5_ SI_4_ SI_3_ SI_2_ SI_1_ SI_0_ P1_ADDR_REG_19__SCAN_IN P1_DATAO_REG_0__SCAN_IN P1_DATAO_REG_1__SCAN_IN P1_DATAO_REG_2__SCAN_IN P1_DATAO_REG_3__SCAN_IN P1_DATAO_REG_4__SCAN_IN P1_DATAO_REG_5__SCAN_IN P1_DATAO_REG_6__SCAN_IN P1_DATAO_REG_7__SCAN_IN P1_DATAO_REG_8__SCAN_IN P1_DATAO_REG_9__SCAN_IN P1_DATAO_REG_10__SCAN_IN P1_DATAO_REG_11__SCAN_IN P1_DATAO_REG_12__SCAN_IN P1_DATAO_REG_13__SCAN_IN P1_DATAO_REG_14__SCAN_IN P1_DATAO_REG_15__SCAN_IN P1_DATAO_REG_16__SCAN_IN P1_DATAO_REG_17__SCAN_IN P1_DATAO_REG_18__SCAN_IN P1_DATAO_REG_19__SCAN_IN P1_DATAO_REG_20__SCAN_IN P1_DATAO_REG_21__SCAN_IN P1_DATAO_REG_22__SCAN_IN P1_DATAO_REG_23__SCAN_IN P1_DATAO_REG_24__SCAN_IN P1_DATAO_REG_25__SCAN_IN P1_DATAO_REG_26__SCAN_IN P1_DATAO_REG_27__SCAN_IN P1_DATAO_REG_28__SCAN_IN P1_DATAO_REG_29__SCAN_IN P1_DATAO_REG_30__SCAN_IN P1_DATAO_REG_31__SCAN_IN P1_RD_REG_SCAN_IN P2_IR_REG_0__SCAN_IN P2_IR_REG_1__SCAN_IN P2_IR_REG_2__SCAN_IN P2_IR_REG_3__SCAN_IN P2_IR_REG_4__SCAN_IN P2_IR_REG_5__SCAN_IN P2_IR_REG_6__SCAN_IN P2_IR_REG_7__SCAN_IN P2_IR_REG_8__SCAN_IN P2_IR_REG_9__SCAN_IN P2_IR_REG_10__SCAN_IN P2_IR_REG_11__SCAN_IN P2_IR_REG_12__SCAN_IN P2_IR_REG_13__SCAN_IN P2_IR_REG_14__SCAN_IN P2_IR_REG_15__SCAN_IN P2_IR_REG_16__SCAN_IN P2_IR_REG_17__SCAN_IN P2_IR_REG_18__SCAN_IN P2_IR_REG_19__SCAN_IN P2_IR_REG_20__SCAN_IN P2_IR_REG_21__SCAN_IN P2_IR_REG_22__SCAN_IN P2_IR_REG_23__SCAN_IN P2_IR_REG_24__SCAN_IN P2_IR_REG_25__SCAN_IN P2_IR_REG_26__SCAN_IN P2_IR_REG_27__SCAN_IN P2_IR_REG_28__SCAN_IN P2_IR_REG_29__SCAN_IN P2_IR_REG_30__SCAN_IN P2_IR_REG_31__SCAN_IN P2_REG0_REG_0__SCAN_IN P2_REG0_REG_1__SCAN_IN ...}
set output_ports [all_outputs]
{P2_U3328}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'b22_C_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'b22_C_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06    1116.7      0.89       0.9      49.6                           17045.4863
    0:00:07    1169.6      0.00       0.0      13.6                           18639.9766
    0:00:07    1169.6      0.00       0.0      13.6                           18639.9766
    0:00:07    1169.6      0.00       0.0      13.6                           18639.9766

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09    1129.2      0.00       0.0      13.6                           17467.7656
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1123.6      0.00       0.0      13.6                           17288.1660
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
    0:00:09    1124.6      0.00       0.0       0.0                           17313.8125
    0:00:09    1124.6      0.00       0.0       0.0                           17313.8125


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1124.6      0.00       0.0       0.0                           17313.8125
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09    1119.6      0.00       0.0       0.0                           17222.7500
    0:00:09    1114.8      0.09       0.1       0.0                           17100.3203
    0:00:09    1119.1      0.00       0.0       0.0                           17223.8047
    0:00:09    1119.1      0.00       0.0       0.0                           17223.8047
    0:00:09    1119.1      0.00       0.0       0.0                           17223.8047
    0:00:09    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:09    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:09    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:09    1118.0      0.00       0.0       0.0                           17200.3164
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164

  Beginning Delay Optimization
  ----------------------------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 32 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164

  Beginning Delay Optimization
  ----------------------------
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
    0:00:01    1118.0      0.00       0.0       0.0                           17200.3164
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936697
date
Fri May 14 00:11:37 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
b22_C
set keysize  [getenv "KEYSIZE"]
80
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock.db:b22_C_lock'
Loaded 1 design.
Current design is 'b22_C_lock'.
b22_C_lock
set netList [get_attribute [get_nets] full_name]
SI_31_ SI_30_ SI_29_ SI_28_ SI_27_ SI_26_ SI_25_ SI_24_ SI_23_ SI_22_ SI_21_ SI_20_ SI_19_ SI_18_ SI_17_ SI_16_ SI_15_ SI_14_ SI_13_ SI_12_ SI_11_ SI_10_ SI_9_ SI_8_ SI_7_ SI_6_ SI_5_ SI_4_ SI_3_ SI_2_ SI_1_ SI_0_ P1_ADDR_REG_19__SCAN_IN P1_DATAO_REG_0__SCAN_IN P1_DATAO_REG_1__SCAN_IN P1_DATAO_REG_2__SCAN_IN P1_DATAO_REG_3__SCAN_IN P1_DATAO_REG_4__SCAN_IN P1_DATAO_REG_5__SCAN_IN P1_DATAO_REG_6__SCAN_IN P1_DATAO_REG_7__SCAN_IN P1_DATAO_REG_8__SCAN_IN P1_DATAO_REG_9__SCAN_IN P1_DATAO_REG_10__SCAN_IN P1_DATAO_REG_11__SCAN_IN P1_DATAO_REG_12__SCAN_IN P1_DATAO_REG_13__SCAN_IN P1_DATAO_REG_14__SCAN_IN P1_DATAO_REG_15__SCAN_IN P1_DATAO_REG_16__SCAN_IN P1_DATAO_REG_17__SCAN_IN P1_DATAO_REG_18__SCAN_IN P1_DATAO_REG_19__SCAN_IN P1_DATAO_REG_20__SCAN_IN P1_DATAO_REG_21__SCAN_IN P1_DATAO_REG_22__SCAN_IN P1_DATAO_REG_23__SCAN_IN P1_DATAO_REG_24__SCAN_IN P1_DATAO_REG_25__SCAN_IN P1_DATAO_REG_26__SCAN_IN P1_DATAO_REG_27__SCAN_IN P1_DATAO_REG_28__SCAN_IN P1_DATAO_REG_29__SCAN_IN P1_DATAO_REG_30__SCAN_IN P1_DATAO_REG_31__SCAN_IN P1_RD_REG_SCAN_IN P2_IR_REG_0__SCAN_IN P2_IR_REG_1__SCAN_IN P2_IR_REG_2__SCAN_IN P2_IR_REG_3__SCAN_IN P2_IR_REG_4__SCAN_IN P2_IR_REG_5__SCAN_IN P2_IR_REG_6__SCAN_IN P2_IR_REG_7__SCAN_IN P2_IR_REG_8__SCAN_IN P2_IR_REG_9__SCAN_IN P2_IR_REG_10__SCAN_IN P2_IR_REG_11__SCAN_IN P2_IR_REG_12__SCAN_IN P2_IR_REG_13__SCAN_IN P2_IR_REG_14__SCAN_IN P2_IR_REG_15__SCAN_IN P2_IR_REG_16__SCAN_IN P2_IR_REG_17__SCAN_IN P2_IR_REG_18__SCAN_IN P2_IR_REG_19__SCAN_IN P2_IR_REG_20__SCAN_IN P2_IR_REG_21__SCAN_IN P2_IR_REG_22__SCAN_IN P2_IR_REG_23__SCAN_IN P2_IR_REG_24__SCAN_IN P2_IR_REG_25__SCAN_IN P2_IR_REG_26__SCAN_IN P2_IR_REG_27__SCAN_IN P2_IR_REG_28__SCAN_IN P2_IR_REG_29__SCAN_IN P2_IR_REG_30__SCAN_IN P2_IR_REG_31__SCAN_IN P2_REG0_REG_0__SCAN_IN P2_REG0_REG_1__SCAN_IN P2_REG0_REG_2__SCAN_IN P2_REG0_REG_3__SCAN_IN P2_REG0_REG_4__SCAN_IN P2_REG0_REG_5__SCAN_IN P2_REG0_REG_6__SCAN_IN P2_REG0_REG_7__SCAN_IN P2_REG0_REG_8__SCAN_IN P2_REG0_REG_9__SCAN_IN P2_REG0_REG_10__SCAN_IN P2_REG0_REG_11__SCAN_IN P2_REG0_REG_12__SCAN_IN P2_REG0_REG_13__SCAN_IN P2_REG0_REG_14__SCAN_IN P2_REG0_REG_15__SCAN_IN P2_REG0_REG_16__SCAN_IN P2_REG0_REG_17__SCAN_IN P2_REG0_REG_18__SCAN_IN P2_REG0_REG_19__SCAN_IN P2_REG0_REG_20__SCAN_IN P2_REG0_REG_21__SCAN_IN P2_REG0_REG_22__SCAN_IN P2_REG0_REG_23__SCAN_IN P2_REG0_REG_24__SCAN_IN P2_REG0_REG_25__SCAN_IN P2_REG0_REG_26__SCAN_IN P2_REG0_REG_27__SCAN_IN P2_REG0_REG_28__SCAN_IN P2_REG0_REG_29__SCAN_IN P2_REG0_REG_30__SCAN_IN P2_REG0_REG_31__SCAN_IN P2_REG1_REG_0__SCAN_IN P2_REG1_REG_1__SCAN_IN P2_REG1_REG_2__SCAN_IN P2_REG1_REG_3__SCAN_IN P2_REG1_REG_4__SCAN_IN P2_REG1_REG_5__SCAN_IN P2_REG1_REG_6__SCAN_IN P2_REG1_REG_7__SCAN_IN P2_REG1_REG_8__SCAN_IN P2_REG1_REG_9__SCAN_IN P2_REG1_REG_10__SCAN_IN P2_REG1_REG_11__SCAN_IN P2_REG1_REG_12__SCAN_IN P2_REG1_REG_13__SCAN_IN P2_REG1_REG_14__SCAN_IN P2_REG1_REG_15__SCAN_IN P2_REG1_REG_16__SCAN_IN P2_REG1_REG_17__SCAN_IN P2_REG1_REG_18__SCAN_IN P2_REG1_REG_19__SCAN_IN P2_REG1_REG_20__SCAN_IN P2_REG1_REG_21__SCAN_IN P2_REG1_REG_22__SCAN_IN P2_REG1_REG_23__SCAN_IN P2_REG1_REG_24__SCAN_IN P2_REG1_REG_25__SCAN_IN P2_REG1_REG_26__SCAN_IN P2_REG1_REG_27__SCAN_IN P2_REG1_REG_28__SCAN_IN P2_REG1_REG_29__SCAN_IN P2_REG1_REG_30__SCAN_IN P2_REG1_REG_31__SCAN_IN P2_REG2_REG_0__SCAN_IN P2_REG2_REG_1__SCAN_IN P2_REG2_REG_2__SCAN_IN P2_REG2_REG_3__SCAN_IN P2_REG2_REG_4__SCAN_IN P2_REG2_REG_5__SCAN_IN P2_REG2_REG_6__SCAN_IN P2_REG2_REG_7__SCAN_IN P2_REG2_REG_8__SCAN_IN P2_REG2_REG_9__SCAN_IN P2_REG2_REG_10__SCAN_IN P2_REG2_REG_11__SCAN_IN P2_REG2_REG_12__SCAN_IN P2_REG2_REG_13__SCAN_IN P2_REG2_REG_14__SCAN_IN P2_REG2_REG_15__SCAN_IN P2_REG2_REG_16__SCAN_IN P2_REG2_REG_17__SCAN_IN P2_REG2_REG_18__SCAN_IN P2_REG2_REG_19__SCAN_IN P2_REG2_REG_20__SCAN_IN P2_REG2_REG_21__SCAN_IN P2_REG2_REG_22__SCAN_IN P2_REG2_REG_23__SCAN_IN P2_REG2_REG_24__SCAN_IN P2_REG2_REG_25__SCAN_IN P2_REG2_REG_26__SCAN_IN P2_REG2_REG_27__SCAN_IN P2_REG2_REG_28__SCAN_IN P2_REG2_REG_29__SCAN_IN P2_REG2_REG_30__SCAN_IN P2_REG2_REG_31__SCAN_IN P2_ADDR_REG_19__SCAN_IN P2_B_REG_SCAN_IN P2_REG3_REG_15__SCAN_IN P2_REG3_REG_26__SCAN_IN P2_REG3_REG_6__SCAN_IN P2_REG3_REG_18__SCAN_IN P2_REG3_REG_2__SCAN_IN P2_REG3_REG_11__SCAN_IN P2_REG3_REG_22__SCAN_IN P2_REG3_REG_13__SCAN_IN P2_REG3_REG_20__SCAN_IN P2_REG3_REG_0__SCAN_IN P2_REG3_REG_9__SCAN_IN P2_REG3_REG_4__SCAN_IN P2_REG3_REG_24__SCAN_IN P2_REG3_REG_17__SCAN_IN P2_REG3_REG_5__SCAN_IN P2_REG3_REG_16__SCAN_IN P2_REG3_REG_25__SCAN_IN P2_REG3_REG_12__SCAN_IN P2_REG3_REG_21__SCAN_IN P2_REG3_REG_1__SCAN_IN P2_REG3_REG_8__SCAN_IN P2_REG3_REG_28__SCAN_IN P2_REG3_REG_19__SCAN_IN P2_REG3_REG_3__SCAN_IN P2_REG3_REG_10__SCAN_IN P2_REG3_REG_23__SCAN_IN P2_REG3_REG_14__SCAN_IN P2_REG3_REG_27__SCAN_IN P2_REG3_REG_7__SCAN_IN P2_STATE_REG_SCAN_IN P2_RD_REG_SCAN_IN P3_ADDR_REG_19__SCAN_IN P2_U3328 n1252 n1253 n1254 n1255 n1256 n1257 n1258 n1259 n1260 n1261 n1262 n1263 n1264 n1265 n1266 n1267 n1268 n1269 n1270 n1271 n1272 n1273 n1274 n1275 n1276 n1277 n1278 n1279 n1280 n1281 n1282 n1283 n1284 n1285 n1286 n1287 n1288 n1289 n1290 n1291 n1292 n1293 n1294 n1295 n1296 n1297 n1298 n1299 n1300 n1301 n1302 n1303 n1304 n1305 n1306 n1307 n1308 n1309 n1310 n1311 n1312 n1313 n1314 n1315 n1316 n1317 n1318 n1319 n1320 n1321 n1322 n1323 n1324 n1325 n1326 n1327 n1328 n1329 n1330 n1331 n1332 n1333 n1334 n1335 n1336 n1337 n1338 n1339 n1340 n1341 n1342 n1343 n1344 n1345 n1346 n1347 n1348 n1349 n1350 n1351 n1352 n1353 n1354 n1355 n1356 n1357 n1358 n1359 n1360 n1361 n1362 n1363 n1364 n1365 n1366 n1367 n1368 n1369 n1370 n1371 n1372 n1373 n1374 n1375 n1376 n1377 n1378 n1379 n1380 n1381 n1382 n1383 n1384 n1385 n1386 n1387 n1388 n1389 n1390 n1391 n1392 n1393 n1394 n1395 n1396 n1397 n1398 n1399 n1400 n1401 n1402 n1403 n1404 n1405 n1406 n1407 n1408 n1409 n1410 n1411 n1412 n1413 n1414 n1415 n1416 n1417 n1418 n1419 n1420 n1421 n1422 n1423 n1424 n1425 n1426 n1427 n1428 n1429 n1430 n1431 n1432 n1433 n1434 n1435 n1436 n1437 n1438 n1439 n1440 n1441 n1442 n1443 n1444 n1445 n1446 n1447 n1448 n1449 n1450 n1451 n1452 n1453 n1454 n1455 n1456 n1457 n1458 n1459 n1460 n1461 n1462 n1463 n1464 n1465 n1466 n1467 n1468 n1469 n1470 n1471 n1472 n1473 n1474 n1475 n1476 n1477 n1478 n1479 n1480 n1481 n1482 n1483 n1484 n1485 n1486 n1487 n1488 n1489 n1490 n1491 n1492 n1493 n1494 n1495 n1496 n1497 n1498 n1499 n1500 n1501 n1502 n1503 n1504 n1505 n1506 n1507 n1508 n1509 n1510 n1511 n1512 n1513 n1514 n1515 n1516 n1517 n1518 n1519 n1520 n1521 n1522 n1523 n1524 n1525 n1526 n1527 n1528 n1529 n1530 n1531 n1532 n1533 n1534 n1535 n1536 n1537 n1538 n1539 n1540 n1541 n1542 n1543 n1544 n1545 n1546 n1547 n1548 n1549 n1550 n1551 n1552 n1553 n1554 n1555 n1556 n1557 n1558 n1559 n1560 n1561 n1562 n1563 n1564 n1565 n1566 n1567 n1568 n1569 n1570 n1571 n1572 n1573 n1574 n1575 n1576 n1577 n1578 n1579 n1580 n1581 n1582 n1583 n1584 n1585 n1586 n1587 n1588 n1589 n1590 n1591 n1592 n1593 n1594 n1595 n1596 n1597 n1598 n1599 n1600 n1601 n1602 n1603 n1604 n1605 n1606 n1607 n1608 n1609 n1610 n1611 n1612 n1613 n1614 n1615 n1616 n1617 n1618 n1619 n1620 n1621 n1622 n1623 n1624 n1625 n1626 n1627 n1628 n1629 n1630 n1631 n1632 n1633 n1634 n1635 n1636 n1637 n1638 n1639 n1640 n1641 n1642 n1643 n1644 n1645 n1646 n1647 n1648 n1649 n1650 n1651 n1652 n1653 n1654 n1655 n1656 n1657 n1658 n1659 n1660 n1661 n1662 n1663 n1664 n1665 n1666 n1667 n1668 n1669 n1670 n1671 n1672 n1673 n1674 n1675 n1676 n1677 n1678 n1679 n1680 n1681 n1682 n1683 n1684 n1685 n1686 n1687 n1688 n1689 n1690 n1691 n1692 n1693 n1694 n1695 n1696 n1697 n1698 n1699 n1700 n1701 n1702 n1703 n1704 n1705 n1706 n1707 n1708 n1709 n1710 n1711 n1712 n1713 n1714 n1715 n1716 n1717 n1718 n1719 n1720 n1721 n1722 n1723 n1724 n1725 n1726 n1727 n1728 n1729 n1730 n1731 n1732 n1733 n1734 n1735 n1736 n1737 n1738 n1739 n1740 n1741 n1742 n1743 n1744 n1745 n1746 n1747 n1748 n1749 n1750 n1751 n1752 n1753 n1754 n1755 n1756 n1757 n1758 n1759 n1760 n1761 n1762 n1763 n1764 n1765 n1766 n1767 n1768 n1769 n1770 n1771 n1772 n1773 n1774 n1775 n1776 n1777 n1778 n1779 n1780 n1781 n1782 n1783 n1784 n1785 n1786 n1787 n1788 n1789 n1790 n1791 n1792 n1793 n1794 n1795 n1796 n1797 n1798 n1799 n1800 n1801 n1802 n1803 n1804 n1805 n1806 n1807 n1808 n1809 n1810 n1811 n1812 n1813 n1814 n1815 n1816 n1817 n1818 n1819 n1820 n1821 n1822 n1823 n1824 n1825 n1826 n1827 n1828 n1829 n1830 n1831 n1832 n1833 n1834 n1835 n1836 n1837 n1838 n1839 n1840 n1841 n1842 n1843 n1844 n1845 n1846 n1847 n1848 n1849 n1850 n1851 n1852 n1853 n1854 n1855 n1856 n1857 n1858 n1859 n1860 n1861 n1862 n1863 n1864 n1865 n1866 n1867 n1868 n1869 n1870 n1871 n1872 n1873 n1874 n1875 n1876 n1877 n1878 n1879 n1880 n1881 n1882 n1883 n1884 n1885 n1886 n1887 n1888 n1889 n1890 n1891 n1892 n1893 n1894 n1895 n1896 n1897 n1898 n1899 n1900 n1901 n1902 n1903 n1904 n1905 n1906 n1907 n1908 n1909 n1910 n1911 n1912 n1913 n1914 n1915 n1916 n1917 n1918 n1919 n1920 n1921 n1922 n1923 n1924 n1925 n1926 n1927 n1928 n1929 n1930 n1931 n1932 n1933 n1934 n1935 n1936 n1937 n1938 n1939 n1940 n1941 n1942 n1943 n1944 n1945 n1946 n1947 n1948 n1949 n1950 n1951 n1952 n1953 n1954 n1955 n1956 n1957 n1958 n1959 n1960 n1961 n1962 n1963 n1964 n1965 n1966 n1967 n1968 n1969 n1970 n1971 n1972 n1973 n1974 n1975 n1976 n1977 n1978 n1979 n1980 n1981 n1982 n1983 n1984 n1985 n1986 n1987 n1988 n1989 n1990 n1991 n1992 n1993 n1994 n1995 n1996 n1997 n1998 n1999 n2000 n2001 n2002 n2003 n2004 n2005 n2006 n2007 n2008 n2009 n2010 n2011 n2012 n2013 n2014 n2015 n2016 n2017 n2018 n2019 n2020 n2021 n2022 n2023 n2024 n2025 n2026 n2027 n2028 n2029 n2030 n2031 n2032 n2033 n2034 n2035 n2036 n2037 n2038 n2039 n2040 n2041 n2042 n2043 n2044 n2045 n2046 n2047 n2048 n2049 n2050 n2051 n2052 n2053 n2054 n2055 n2056 n2057 n2058 n2059 n2060 n2061 n2062 n2063 n2064 n2065 n2066 n2067 n2068 n2069 n2070 n2071 n2072 n2073 n2074 n2075 n2076 n2077 n2078 n2079 n2080 n2081 n2082 n2083 n2084 n2085 n2086 n2087 n2088 n2089 n2090 n2091 n2092 n2093 n2094 n2095 n2096 n2097 n2098 n2099 n2100 n2101 n2102 n2103 n2104 n2105 n2106 n2107 n2108 n2109 n2110 n2111 n2112 n2113 n2114 n2115 
n2116 n2117 n2118 n2119 n2120 n2121 n2122 n2123 n2124 n2125 n2126 n2127 n2128 n2129 n2130 n2131 n2132 n2133 n2134 n2135 n2136 n2137 n2138 n2139 n2140 n2141 n2142 n2143 n2144 n2145 n2146 n2147 n2148 n2149 n2150 n2151 n2152 n2153 n2154 n2155 n2156 n2157 n2158 n2159 n2160 n2161 n2162 n2163 n2164 n2165 n2166 n2167 n2168 n2169 n2170 n2171 n2172 n2173 n2174 n2175 n2176 n2177 n2178 n2179 n2180 n2181 n2182 n2183 n2184 n2185 n2186 n2187 n2188 n2189 n2190 n2191 n2192 n2193 n2194 n2195 n2196 n2197 n2198 n2199 n2200 n2201 n2202 n2203 n2204 n2205 n2206 n2207 n2208 n2209 n2210 n2211 n2212 n2213 n2214 n2215 n2216 n2217 n2218 n2219 n2220 n2221 n2222 n2223 n2224 n2225 n2226 n2227 n2228 n2229 n2230 n2231 n2232 n2233 n2234 n2235 n2236 n2237 n2238 n2239 n2240 n2241 n2242 n2243 n2244 n2245 n2246 n2247 n2248 n2249 n2250 n2251 n2252 n2253 n2254 n2255 n2256 n2257 n2258 n2259 n2260 n2261 n2262 n2263 n2264 n2265 n2266 n2267 n2268 n2269 n2270 n2271 n2272 n2273 n2274 n2275 n2276 n2277 n2278 n2279 n2280 n2281 n2282 n2283 n2284 n2285 n2286 n2287 n2288 n2289 n2290 n2291 n2292 n2293 n2294 n2295 n2296 n2297 n2298 n2299 n2300 n2301 n2302 n2303 n2304 n2305 n2306 n2307 n2308 n2309 n2310 n2311 n2312 n2313 n2314 n2315 n2316 n2317 n2318 n2319 n2320 n2321 n2322 n2323 n2324 n2325 n2326 n2327 n2328 n2329 n2330 n2331 n2332 n2333 n2334 n2335 n2336 n2337 n2338 n2339 n2340 n2341 n2342 n2343 n2344 n2345 n2346 n2347 n2348 n2349 n2350 n2351 n2352 n2353 n2354 n2355 n2356 n2357 n2358 n2359 n2360 n2361 n2362 n2363 n2364 n2365 n2366 n2367 n2368 n2369 n2370 n2371 n2372 n2373 n2374 n2375 n2376 n2377 n2378 n2379 n2380 n2381 n2382 n2383 n2384 n2385 n2386 n2387 n2388 n2389 n2390 n2391 n2392 n2393 n2394 n2395 n2396 n2397 n2398 n2399 n2400 n2401 n2402 n2403 n2404 n2405 n2406 n2407 n2408 n2409 n2410 n2411 n2412 n2413 n2414 n2415 n2416 n2417 n2418 n2419 n2420 n2421 n2422 n2423 n2424 n2425 n2426 n2427 n2428 n2429 n2430 n2431 n2432 n2433 n2434 n2435 n2436 n2437 n2438 n2439 n2440 n2441 n2442 n2443 n2444 n2445 n2446 n2447 n2448 n2449 n2450 n2451 n2452 n2453 n2454 n2455 n2456 n2457 n2458 n2459 n2460 n2461 n2462 n2463 n2464 n2465 n2466 n2467 n2468 n2469 n2470 n2471 n2472 n2473 n2474 n2475 n2476 n2477 n2478 n2479 n2480 n2481 n2482 n2483 n2484 n2485 n2486 n2487
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n2486, size: 91
set end [clock seconds]
1620936699
puts "Time: [expr ($end - $start)]"
Time: 2
exit

Thank you...
Flipsignal is: n2486

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
b22_C
set flipsignal [getenv "FLIPSIGNAL"]
n2486
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/b22_C_lock.db:b22_C_lock'
Loaded 1 design.
Current design is 'b22_C_lock'.
b22_C_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'b22_C_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n2486' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
P2_U3328 CASOP
set rem_ports [listdiff $all_ports CASOP]
P2_U3328
foreach f $rem_ports {
    remove_port $f
}
Removing port 'P2_U3328' in design 'b22_C_lock'.
set all_cells [get_attribute [get_cells] full_name]
U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1358 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1467 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1502 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1510 U1511 U1512 U1513 U1514 U1515 U1516 U1517 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U1532 U1533 U1534 U1535 U1536 U1537 U1538 U1539 U1540 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693 U1694 U1695 U1696 U1697 U1698 U1699 U1700 U1701 U1702 U1703 U1704 U1705 U1706 U1707 U1708 U1709 U1710 U1711 U1712 U1713 U1714 U1715 U1716 U1717 U1718 U1719 U1720 U1721 U1722 U1723 U1724 U1725 U1726 U1727 U1728 U1729 U1730 U1731 U1732 U1733 U1734 U1735 U1736 U1737 U1738 U1739 U1740 U1741 U1742 U1743 U1744 U1745 U1746 U1747 U1748 U1749 U1750 U1751 U1752 U1753 U1754 U1755 U1756 U1757 U1758 U1759 U1760 U1761 U1762 U1763 U1764 U1765 U1766 U1767 U1768 U1769 U1770 U1771 U1772 U1773 U1774 U1775 U1776 U1777 U1778 U1779 U1780 U1781 U1782 U1783 U1784 U1785 U1786 U1787 U1788 U1789 U1790 U1791 U1792 U1793 U1794 U1795 U1796 U1797 U1798 U1799 U1800 U1801 U1802 U1803 U1804 U1805 U1806 U1807 U1808 U1809 U1810 U1811 U1812 U1813 U1814 U1815 U1816 U1817 U1818 U1819 U1820 U1821 U1822 U1823 U1824 U1825 U1826 U1827 U1828 U1829 U1830 U1831 U1832 U1833 U1834 U1835 U1836 U1837 U1838 U1839 U1840 U1841 U1842 U1843 U1844 U1845 U1846 U1847 U1848 U1849 U1850 U1851 U1852 U1853 U1854 U1855 U1856 U1857 U1858 U1859 U1860 U1861 U1862 U1863 U1864 U1865 U1866 U1867 U1868 U1869 U1870 U1871 U1872 U1873 U1874 U1875 U1876 U1877 U1878 U1879 U1880 U1881 U1882 U1883 U1884 U1885 U1886 U1887 U1888 U1889 U1890 U1891 U1892 U1893 U1894 U1895 U1896 U1897 U1898 U1899 U1900 U1901 U1902 U1903 U1904 U1905 U1906 U1907 U1908 U1909 U1910 U1911 U1912 U1913 U1914 U1915 U1916 U1917 U1918 U1919 U1920 U1921 U1922 U1923 U1924 U1925 U1926 U1927 U1928 U1929 U1930 U1931 U1932 U1933 U1934 U1935 U1936 U1937 U1938 U1939 U1940 U1941 U1942 U1943 U1944 U1945 U1946 U1947 U1948 U1949 U1950 U1951 U1952 U1953 U1954 U1955 U1956 U1957 U1958 U1959 U1960 U1961 U1962 U1963 U1964 U1965 U1966 U1967 U1968 U1969 U1970 U1971 U1972 U1973 U1974 U1975 U1976 U1977 U1978 U1979 U1980 U1981 U1982 U1983 U1984 U1985 U1986 U1987 U1988 U1989 U1990 U1991 U1992 U1993 U1994 U1995 U1996 U1997 U1998 U1999 U2000 U2001 U2002 U2003 U2004 U2005 U2006 U2007 U2008 U2009 U2010 U2011 U2012 U2013 U2014 U2015 U2016 U2017 U2018 U2019 U2020 U2021 U2022 U2023 U2024 U2025 U2026 U2027 U2028 U2029 U2030 U2031 U2032 U2033 U2034 U2035 U2036 U2037 U2038 U2039 U2040 U2041 U2042 U2043 U2044 U2045 U2046 U2047 U2048 U2049 U2050 U2051 U2052 U2053 U2054 U2055 U2056 U2057 U2058 U2059 U2060 U2061 U2062 U2063 U2064 U2065 U2066 U2067 U2068 U2069 U2070 U2071 U2072 U2073 U2074 U2075 U2076 U2077 U2078 U2079 U2080 U2081 U2082 U2083 U2084 U2085 U2086 U2087 U2088 U2089 U2090 U2091 U2092 U2093 U2094 U2095 U2096 U2097 U2098 U2099 U2100 U2101 U2102 U2103 U2104 U2105 U2106 U2107 U2108 U2109 U2110 U2111 U2112 U2113 U2114 U2115 U2116 U2117 U2118 U2119 U2120 U2121 U2122 U2123 U2124 U2125 U2126 U2127 U2128 U2129 U2130 U2131 U2132 U2133 U2134 U2135 U2136 U2137 U2138 U2139 U2140 U2141 U2142 U2143 U2144 U2145 U2146 U2147 U2148 U2149 U2150 U2151 U2152 U2153 U2154 U2155 U2156 U2157 U2158 U2159 U2160 U2161 U2162 U2163 U2164 U2165 U2166 U2167 U2168 U2169 U2170 U2171 U2172 U2173 U2174 U2175 U2176 U2177 U2178 U2179 U2180 U2181 U2182 U2183 U2184 U2185 U2186 U2187 U2188 U2189 U2190 U2191 U2192 U2193 U2194 U2195 U2196 U2197 U2198 U2199 U2200 U2201 U2202 U2203 U2204 U2205 U2206 U2207 U2208 U2209 U2210 U2211 U2212 U2213 U2214 U2215 U2216 U2217 U2218 U2219 U2220 U2221 U2222 U2223 U2224 U2225 U2226 U2227 U2228 U2229 U2230 U2231 U2232 U2233 U2234 U2235 U2236 U2237 U2238 U2239 U2240 U2241 U2242 U2243 U2244 U2245 U2246 U2247 U2248 U2249 U2250 U2251 U2252 U2253 U2254 U2255 U2256 U2257 U2258 U2259 U2260 U2261 U2262 U2263 U2264 U2265 U2266 U2267 U2268 U2269 U2270 U2271 U2272 U2273 U2274 U2275 U2276 U2277 U2278 U2279 U2280 U2281 U2282 U2283 U2284 U2285 U2286 U2287 U2288 U2289 U2290 U2291 U2292 U2293 U2294 U2295 U2296 U2297 U2298 U2299 U2300 U2301 U2302 U2303 U2304 U2305 U2306 U2307 U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2403 U2404 U2405 U2406 U2407 U2408 U2409 U2410 U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2418 U2419 U2420 U2421 U2422 U2423 U2424 U2425 U2426 U2427 U2428 U2429 U2430 U2431 U2432 U2433 U2434 U2435 U2436 U2437 U2438 U2439 U2440 U2441 U2442 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U2452 U2453 U2454 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2470 U2471 U2472 U2473 U2474 U2475 U2476 U2477 U2478 U2479 U2480 U2481 U2482 U2483 U2484 U2485 U2486 U2487 U2488 U2489 U2490 U2491
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2410 U2419 U2418 U2421 U2420 U2423 U2422 U2424 U2425 U2409 U2427 U2426 U2428 U2407 U2429 U2408 U2431 U2430 U2432 U2433 U2434 U2406 U2435 U2436 U2437 U2405 U2438 U2439 U2440 U2441 U2442 U2404 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U1358 U2452 U2454 U2453 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2403 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2471 U2470 U2472 U2474 U2473 U2476 U2475 U2477 U2478 U2479 U2480 U1502 U2481 U2486 U1763 U2482 U2488 U2487 U2484 U2483 U2489 U2485 U2490
echo $cur_cells
U2411 U2412 U2413 U2414 U2415 U2416 U2417 U2410 U2419 U2418 U2421 U2420 U2423 U2422 U2424 U2425 U2409 U2427 U2426 U2428 U2407 U2429 U2408 U2431 U2430 U2432 U2433 U2434 U2406 U2435 U2436 U2437 U2405 U2438 U2439 U2440 U2441 U2442 U2404 U2443 U2444 U2445 U2446 U2447 U2448 U2449 U2450 U2451 U1358 U2452 U2454 U2453 U2455 U2456 U2457 U2458 U2459 U2460 U2461 U2403 U2462 U2463 U2464 U2465 U2466 U2467 U2468 U2469 U2471 U2470 U2472 U2474 U2473 U2476 U2475 U2477 U2478 U2479 U2480 U1502 U2481 U2486 U1763 U2482 U2488 U2487 U2484 U2483 U2489 U2485 U2490
set rem_cells [listdiff $all_cells $cur_cells]
U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1467 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1510 U1511 U1512 U1513 U1514 U1515 U1516 U1517 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U1532 U1533 U1534 U1535 U1536 U1537 U1538 U1539 U1540 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693 U1694 U1695 U1696 U1697 U1698 U1699 U1700 U1701 U1702 U1703 U1704 U1705 U1706 U1707 U1708 U1709 U1710 U1711 U1712 U1713 U1714 U1715 U1716 U1717 U1718 U1719 U1720 U1721 U1722 U1723 U1724 U1725 U1726 U1727 U1728 U1729 U1730 U1731 U1732 U1733 U1734 U1735 U1736 U1737 U1738 U1739 U1740 U1741 U1742 U1743 U1744 U1745 U1746 U1747 U1748 U1749 U1750 U1751 U1752 U1753 U1754 U1755 U1756 U1757 U1758 U1759 U1760 U1761 U1762 U1764 U1765 U1766 U1767 U1768 U1769 U1770 U1771 U1772 U1773 U1774 U1775 U1776 U1777 U1778 U1779 U1780 U1781 U1782 U1783 U1784 U1785 U1786 U1787 U1788 U1789 U1790 U1791 U1792 U1793 U1794 U1795 U1796 U1797 U1798 U1799 U1800 U1801 U1802 U1803 U1804 U1805 U1806 U1807 U1808 U1809 U1810 U1811 U1812 U1813 U1814 U1815 U1816 U1817 U1818 U1819 U1820 U1821 U1822 U1823 U1824 U1825 U1826 U1827 U1828 U1829 U1830 U1831 U1832 U1833 U1834 U1835 U1836 U1837 U1838 U1839 U1840 U1841 U1842 U1843 U1844 U1845 U1846 U1847 U1848 U1849 U1850 U1851 U1852 U1853 U1854 U1855 U1856 U1857 U1858 U1859 U1860 U1861 U1862 U1863 U1864 U1865 U1866 U1867 U1868 U1869 U1870 U1871 U1872 U1873 U1874 U1875 U1876 U1877 U1878 U1879 U1880 U1881 U1882 U1883 U1884 U1885 U1886 U1887 U1888 U1889 U1890 U1891 U1892 U1893 U1894 U1895 U1896 U1897 U1898 U1899 U1900 U1901 U1902 U1903 U1904 U1905 U1906 U1907 U1908 U1909 U1910 U1911 U1912 U1913 U1914 U1915 U1916 U1917 U1918 U1919 U1920 U1921 U1922 U1923 U1924 U1925 U1926 U1927 U1928 U1929 U1930 U1931 U1932 U1933 U1934 U1935 U1936 U1937 U1938 U1939 U1940 U1941 U1942 U1943 U1944 U1945 U1946 U1947 U1948 U1949 U1950 U1951 U1952 U1953 U1954 U1955 U1956 U1957 U1958 U1959 U1960 U1961 U1962 U1963 U1964 U1965 U1966 U1967 U1968 U1969 U1970 U1971 U1972 U1973 U1974 U1975 U1976 U1977 U1978 U1979 U1980 U1981 U1982 U1983 U1984 U1985 U1986 U1987 U1988 U1989 U1990 U1991 U1992 U1993 U1994 U1995 U1996 U1997 U1998 U1999 U2000 U2001 U2002 U2003 U2004 U2005 U2006 U2007 U2008 U2009 U2010 U2011 U2012 U2013 U2014 U2015 U2016 U2017 U2018 U2019 U2020 U2021 U2022 U2023 U2024 U2025 U2026 U2027 U2028 U2029 U2030 U2031 U2032 U2033 U2034 U2035 U2036 U2037 U2038 U2039 U2040 U2041 U2042 U2043 U2044 U2045 U2046 U2047 U2048 U2049 U2050 U2051 U2052 U2053 U2054 U2055 U2056 U2057 U2058 U2059 U2060 U2061 U2062 U2063 U2064 U2065 U2066 U2067 U2068 U2069 U2070 U2071 U2072 U2073 U2074 U2075 U2076 U2077 U2078 U2079 U2080 U2081 U2082 U2083 U2084 U2085 U2086 U2087 U2088 U2089 U2090 U2091 U2092 U2093 U2094 U2095 U2096 U2097 U2098 U2099 U2100 U2101 U2102 U2103 U2104 U2105 U2106 U2107 U2108 U2109 U2110 U2111 U2112 U2113 U2114 U2115 U2116 U2117 U2118 U2119 U2120 U2121 U2122 U2123 U2124 U2125 U2126 U2127 U2128 U2129 U2130 U2131 U2132 U2133 U2134 U2135 U2136 U2137 U2138 U2139 U2140 U2141 U2142 U2143 U2144 U2145 U2146 U2147 U2148 U2149 U2150 U2151 U2152 U2153 U2154 U2155 U2156 U2157 U2158 U2159 U2160 U2161 U2162 U2163 U2164 U2165 U2166 U2167 U2168 U2169 U2170 U2171 U2172 U2173 U2174 U2175 U2176 U2177 U2178 U2179 U2180 U2181 U2182 U2183 U2184 U2185 U2186 U2187 U2188 U2189 U2190 U2191 U2192 U2193 U2194 U2195 U2196 U2197 U2198 U2199 U2200 U2201 U2202 U2203 U2204 U2205 U2206 U2207 U2208 U2209 U2210 U2211 U2212 U2213 U2214 U2215 U2216 U2217 U2218 U2219 U2220 U2221 U2222 U2223 U2224 U2225 U2226 U2227 U2228 U2229 U2230 U2231 U2232 U2233 U2234 U2235 U2236 U2237 U2238 U2239 U2240 U2241 U2242 U2243 U2244 U2245 U2246 U2247 U2248 U2249 U2250 U2251 U2252 U2253 U2254 U2255 U2256 U2257 U2258 U2259 U2260 U2261 U2262 U2263 U2264 U2265 U2266 U2267 U2268 U2269 U2270 U2271 U2272 U2273 U2274 U2275 U2276 U2277 U2278 U2279 U2280 U2281 U2282 U2283 U2284 U2285 U2286 U2287 U2288 U2289 U2290 U2291 U2292 U2293 U2294 U2295 U2296 U2297 U2298 U2299 U2300 U2301 U2302 U2303 U2304 U2305 U2306 U2307 U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2491
echo $rem_cells
U1255 U1256 U1257 U1258 U1259 U1260 U1261 U1262 U1263 U1264 U1265 U1266 U1267 U1268 U1269 U1270 U1271 U1272 U1273 U1274 U1275 U1276 U1277 U1278 U1279 U1280 U1281 U1282 U1283 U1284 U1285 U1286 U1287 U1288 U1289 U1290 U1291 U1292 U1293 U1294 U1295 U1296 U1297 U1298 U1299 U1300 U1301 U1302 U1303 U1304 U1305 U1306 U1307 U1308 U1309 U1310 U1311 U1312 U1313 U1314 U1315 U1316 U1317 U1318 U1319 U1320 U1321 U1322 U1323 U1324 U1325 U1326 U1327 U1328 U1329 U1330 U1331 U1332 U1333 U1334 U1335 U1336 U1337 U1338 U1339 U1340 U1341 U1342 U1343 U1344 U1345 U1346 U1347 U1348 U1349 U1350 U1351 U1352 U1353 U1354 U1355 U1356 U1357 U1359 U1360 U1361 U1362 U1363 U1364 U1365 U1366 U1367 U1368 U1369 U1370 U1371 U1372 U1373 U1374 U1375 U1376 U1377 U1378 U1379 U1380 U1381 U1382 U1383 U1384 U1385 U1386 U1387 U1388 U1389 U1390 U1391 U1392 U1393 U1394 U1395 U1396 U1397 U1398 U1399 U1400 U1401 U1402 U1403 U1404 U1405 U1406 U1407 U1408 U1409 U1410 U1411 U1412 U1413 U1414 U1415 U1416 U1417 U1418 U1419 U1420 U1421 U1422 U1423 U1424 U1425 U1426 U1427 U1428 U1429 U1430 U1431 U1432 U1433 U1434 U1435 U1436 U1437 U1438 U1439 U1440 U1441 U1442 U1443 U1444 U1445 U1446 U1447 U1448 U1449 U1450 U1451 U1452 U1453 U1454 U1455 U1456 U1457 U1458 U1459 U1460 U1461 U1462 U1463 U1464 U1465 U1466 U1467 U1468 U1469 U1470 U1471 U1472 U1473 U1474 U1475 U1476 U1477 U1478 U1479 U1480 U1481 U1482 U1483 U1484 U1485 U1486 U1487 U1488 U1489 U1490 U1491 U1492 U1493 U1494 U1495 U1496 U1497 U1498 U1499 U1500 U1501 U1503 U1504 U1505 U1506 U1507 U1508 U1509 U1510 U1511 U1512 U1513 U1514 U1515 U1516 U1517 U1518 U1519 U1520 U1521 U1522 U1523 U1524 U1525 U1526 U1527 U1528 U1529 U1530 U1531 U1532 U1533 U1534 U1535 U1536 U1537 U1538 U1539 U1540 U1541 U1542 U1543 U1544 U1545 U1546 U1547 U1548 U1549 U1550 U1551 U1552 U1553 U1554 U1555 U1556 U1557 U1558 U1559 U1560 U1561 U1562 U1563 U1564 U1565 U1566 U1567 U1568 U1569 U1570 U1571 U1572 U1573 U1574 U1575 U1576 U1577 U1578 U1579 U1580 U1581 U1582 U1583 U1584 U1585 U1586 U1587 U1588 U1589 U1590 U1591 U1592 U1593 U1594 U1595 U1596 U1597 U1598 U1599 U1600 U1601 U1602 U1603 U1604 U1605 U1606 U1607 U1608 U1609 U1610 U1611 U1612 U1613 U1614 U1615 U1616 U1617 U1618 U1619 U1620 U1621 U1622 U1623 U1624 U1625 U1626 U1627 U1628 U1629 U1630 U1631 U1632 U1633 U1634 U1635 U1636 U1637 U1638 U1639 U1640 U1641 U1642 U1643 U1644 U1645 U1646 U1647 U1648 U1649 U1650 U1651 U1652 U1653 U1654 U1655 U1656 U1657 U1658 U1659 U1660 U1661 U1662 U1663 U1664 U1665 U1666 U1667 U1668 U1669 U1670 U1671 U1672 U1673 U1674 U1675 U1676 U1677 U1678 U1679 U1680 U1681 U1682 U1683 U1684 U1685 U1686 U1687 U1688 U1689 U1690 U1691 U1692 U1693 U1694 U1695 U1696 U1697 U1698 U1699 U1700 U1701 U1702 U1703 U1704 U1705 U1706 U1707 U1708 U1709 U1710 U1711 U1712 U1713 U1714 U1715 U1716 U1717 U1718 U1719 U1720 U1721 U1722 U1723 U1724 U1725 U1726 U1727 U1728 U1729 U1730 U1731 U1732 U1733 U1734 U1735 U1736 U1737 U1738 U1739 U1740 U1741 U1742 U1743 U1744 U1745 U1746 U1747 U1748 U1749 U1750 U1751 U1752 U1753 U1754 U1755 U1756 U1757 U1758 U1759 U1760 U1761 U1762 U1764 U1765 U1766 U1767 U1768 U1769 U1770 U1771 U1772 U1773 U1774 U1775 U1776 U1777 U1778 U1779 U1780 U1781 U1782 U1783 U1784 U1785 U1786 U1787 U1788 U1789 U1790 U1791 U1792 U1793 U1794 U1795 U1796 U1797 U1798 U1799 U1800 U1801 U1802 U1803 U1804 U1805 U1806 U1807 U1808 U1809 U1810 U1811 U1812 U1813 U1814 U1815 U1816 U1817 U1818 U1819 U1820 U1821 U1822 U1823 U1824 U1825 U1826 U1827 U1828 U1829 U1830 U1831 U1832 U1833 U1834 U1835 U1836 U1837 U1838 U1839 U1840 U1841 U1842 U1843 U1844 U1845 U1846 U1847 U1848 U1849 U1850 U1851 U1852 U1853 U1854 U1855 U1856 U1857 U1858 U1859 U1860 U1861 U1862 U1863 U1864 U1865 U1866 U1867 U1868 U1869 U1870 U1871 U1872 U1873 U1874 U1875 U1876 U1877 U1878 U1879 U1880 U1881 U1882 U1883 U1884 U1885 U1886 U1887 U1888 U1889 U1890 U1891 U1892 U1893 U1894 U1895 U1896 U1897 U1898 U1899 U1900 U1901 U1902 U1903 U1904 U1905 U1906 U1907 U1908 U1909 U1910 U1911 U1912 U1913 U1914 U1915 U1916 U1917 U1918 U1919 U1920 U1921 U1922 U1923 U1924 U1925 U1926 U1927 U1928 U1929 U1930 U1931 U1932 U1933 U1934 U1935 U1936 U1937 U1938 U1939 U1940 U1941 U1942 U1943 U1944 U1945 U1946 U1947 U1948 U1949 U1950 U1951 U1952 U1953 U1954 U1955 U1956 U1957 U1958 U1959 U1960 U1961 U1962 U1963 U1964 U1965 U1966 U1967 U1968 U1969 U1970 U1971 U1972 U1973 U1974 U1975 U1976 U1977 U1978 U1979 U1980 U1981 U1982 U1983 U1984 U1985 U1986 U1987 U1988 U1989 U1990 U1991 U1992 U1993 U1994 U1995 U1996 U1997 U1998 U1999 U2000 U2001 U2002 U2003 U2004 U2005 U2006 U2007 U2008 U2009 U2010 U2011 U2012 U2013 U2014 U2015 U2016 U2017 U2018 U2019 U2020 U2021 U2022 U2023 U2024 U2025 U2026 U2027 U2028 U2029 U2030 U2031 U2032 U2033 U2034 U2035 U2036 U2037 U2038 U2039 U2040 U2041 U2042 U2043 U2044 U2045 U2046 U2047 U2048 U2049 U2050 U2051 U2052 U2053 U2054 U2055 U2056 U2057 U2058 U2059 U2060 U2061 U2062 U2063 U2064 U2065 U2066 U2067 U2068 U2069 U2070 U2071 U2072 U2073 U2074 U2075 U2076 U2077 U2078 U2079 U2080 U2081 U2082 U2083 U2084 U2085 U2086 U2087 U2088 U2089 U2090 U2091 U2092 U2093 U2094 U2095 U2096 U2097 U2098 U2099 U2100 U2101 U2102 U2103 U2104 U2105 U2106 U2107 U2108 U2109 U2110 U2111 U2112 U2113 U2114 U2115 U2116 U2117 U2118 U2119 U2120 U2121 U2122 U2123 U2124 U2125 U2126 U2127 U2128 U2129 U2130 U2131 U2132 U2133 U2134 U2135 U2136 U2137 U2138 U2139 U2140 U2141 U2142 U2143 U2144 U2145 U2146 U2147 U2148 U2149 U2150 U2151 U2152 U2153 U2154 U2155 U2156 U2157 U2158 U2159 U2160 U2161 U2162 U2163 U2164 U2165 U2166 U2167 U2168 U2169 U2170 U2171 U2172 U2173 U2174 U2175 U2176 U2177 U2178 U2179 U2180 U2181 U2182 U2183 U2184 U2185 U2186 U2187 U2188 U2189 U2190 U2191 U2192 U2193 U2194 U2195 U2196 U2197 U2198 U2199 U2200 U2201 U2202 U2203 U2204 U2205 U2206 U2207 U2208 U2209 U2210 U2211 U2212 U2213 U2214 U2215 U2216 U2217 U2218 U2219 U2220 U2221 U2222 U2223 U2224 U2225 U2226 U2227 U2228 U2229 U2230 U2231 U2232 U2233 U2234 U2235 U2236 U2237 U2238 U2239 U2240 U2241 U2242 U2243 U2244 U2245 U2246 U2247 U2248 U2249 U2250 U2251 U2252 U2253 U2254 U2255 U2256 U2257 U2258 U2259 U2260 U2261 U2262 U2263 U2264 U2265 U2266 U2267 U2268 U2269 U2270 U2271 U2272 U2273 U2274 U2275 U2276 U2277 U2278 U2279 U2280 U2281 U2282 U2283 U2284 U2285 U2286 U2287 U2288 U2289 U2290 U2291 U2292 U2293 U2294 U2295 U2296 U2297 U2298 U2299 U2300 U2301 U2302 U2303 U2304 U2305 U2306 U2307 U2308 U2309 U2310 U2311 U2312 U2313 U2314 U2315 U2316 U2317 U2318 U2319 U2320 U2321 U2322 U2323 U2324 U2325 U2326 U2327 U2328 U2329 U2330 U2331 U2332 U2333 U2334 U2335 U2336 U2337 U2338 U2339 U2340 U2341 U2342 U2343 U2344 U2345 U2346 U2347 U2348 U2349 U2350 U2351 U2352 U2353 U2354 U2355 U2356 U2357 U2358 U2359 U2360 U2361 U2362 U2363 U2364 U2365 U2366 U2367 U2368 U2369 U2370 U2371 U2372 U2373 U2374 U2375 U2376 U2377 U2378 U2379 U2380 U2381 U2382 U2383 U2384 U2385 U2386 U2387 U2388 U2389 U2390 U2391 U2392 U2393 U2394 U2395 U2396 U2397 U2398 U2399 U2400 U2401 U2402 U2491
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U1255' in design 'b22_C_lock'.
Removing cell 'U1256' in design 'b22_C_lock'.
Removing cell 'U1257' in design 'b22_C_lock'.
Removing cell 'U1258' in design 'b22_C_lock'.
Removing cell 'U1259' in design 'b22_C_lock'.
Removing cell 'U1260' in design 'b22_C_lock'.
Removing cell 'U1261' in design 'b22_C_lock'.
Removing cell 'U1262' in design 'b22_C_lock'.
Removing cell 'U1263' in design 'b22_C_lock'.
Removing cell 'U1264' in design 'b22_C_lock'.
Removing cell 'U1265' in design 'b22_C_lock'.
Removing cell 'U1266' in design 'b22_C_lock'.
Removing cell 'U1267' in design 'b22_C_lock'.
Removing cell 'U1268' in design 'b22_C_lock'.
Removing cell 'U1269' in design 'b22_C_lock'.
Removing cell 'U1270' in design 'b22_C_lock'.
Removing cell 'U1271' in design 'b22_C_lock'.
Removing cell 'U1272' in design 'b22_C_lock'.
Removing cell 'U1273' in design 'b22_C_lock'.
Removing cell 'U1274' in design 'b22_C_lock'.
Removing cell 'U1275' in design 'b22_C_lock'.
Removing cell 'U1276' in design 'b22_C_lock'.
Removing cell 'U1277' in design 'b22_C_lock'.
Removing cell 'U1278' in design 'b22_C_lock'.
Removing cell 'U1279' in design 'b22_C_lock'.
Removing cell 'U1280' in design 'b22_C_lock'.
Removing cell 'U1281' in design 'b22_C_lock'.
Removing cell 'U1282' in design 'b22_C_lock'.
Removing cell 'U1283' in design 'b22_C_lock'.
Removing cell 'U1284' in design 'b22_C_lock'.
Removing cell 'U1285' in design 'b22_C_lock'.
Removing cell 'U1286' in design 'b22_C_lock'.
Removing cell 'U1287' in design 'b22_C_lock'.
Removing cell 'U1288' in design 'b22_C_lock'.
Removing cell 'U1289' in design 'b22_C_lock'.
Removing cell 'U1290' in design 'b22_C_lock'.
Removing cell 'U1291' in design 'b22_C_lock'.
Removing cell 'U1292' in design 'b22_C_lock'.
Removing cell 'U1293' in design 'b22_C_lock'.
Removing cell 'U1294' in design 'b22_C_lock'.
Removing cell 'U1295' in design 'b22_C_lock'.
Removing cell 'U1296' in design 'b22_C_lock'.
Removing cell 'U1297' in design 'b22_C_lock'.
Removing cell 'U1298' in design 'b22_C_lock'.
Removing cell 'U1299' in design 'b22_C_lock'.
Removing cell 'U1300' in design 'b22_C_lock'.
Removing cell 'U1301' in design 'b22_C_lock'.
Removing cell 'U1302' in design 'b22_C_lock'.
Removing cell 'U1303' in design 'b22_C_lock'.
Removing cell 'U1304' in design 'b22_C_lock'.
Removing cell 'U1305' in design 'b22_C_lock'.
Removing cell 'U1306' in design 'b22_C_lock'.
Removing cell 'U1307' in design 'b22_C_lock'.
Removing cell 'U1308' in design 'b22_C_lock'.
Removing cell 'U1309' in design 'b22_C_lock'.
Removing cell 'U1310' in design 'b22_C_lock'.
Removing cell 'U1311' in design 'b22_C_lock'.
Removing cell 'U1312' in design 'b22_C_lock'.
Removing cell 'U1313' in design 'b22_C_lock'.
Removing cell 'U1314' in design 'b22_C_lock'.
Removing cell 'U1315' in design 'b22_C_lock'.
Removing cell 'U1316' in design 'b22_C_lock'.
Removing cell 'U1317' in design 'b22_C_lock'.
Removing cell 'U1318' in design 'b22_C_lock'.
Removing cell 'U1319' in design 'b22_C_lock'.
Removing cell 'U1320' in design 'b22_C_lock'.
Removing cell 'U1321' in design 'b22_C_lock'.
Removing cell 'U1322' in design 'b22_C_lock'.
Removing cell 'U1323' in design 'b22_C_lock'.
Removing cell 'U1324' in design 'b22_C_lock'.
Removing cell 'U1325' in design 'b22_C_lock'.
Removing cell 'U1326' in design 'b22_C_lock'.
Removing cell 'U1327' in design 'b22_C_lock'.
Removing cell 'U1328' in design 'b22_C_lock'.
Removing cell 'U1329' in design 'b22_C_lock'.
Removing cell 'U1330' in design 'b22_C_lock'.
Removing cell 'U1331' in design 'b22_C_lock'.
Removing cell 'U1332' in design 'b22_C_lock'.
Removing cell 'U1333' in design 'b22_C_lock'.
Removing cell 'U1334' in design 'b22_C_lock'.
Removing cell 'U1335' in design 'b22_C_lock'.
Removing cell 'U1336' in design 'b22_C_lock'.
Removing cell 'U1337' in design 'b22_C_lock'.
Removing cell 'U1338' in design 'b22_C_lock'.
Removing cell 'U1339' in design 'b22_C_lock'.
Removing cell 'U1340' in design 'b22_C_lock'.
Removing cell 'U1341' in design 'b22_C_lock'.
Removing cell 'U1342' in design 'b22_C_lock'.
Removing cell 'U1343' in design 'b22_C_lock'.
Removing cell 'U1344' in design 'b22_C_lock'.
Removing cell 'U1345' in design 'b22_C_lock'.
Removing cell 'U1346' in design 'b22_C_lock'.
Removing cell 'U1347' in design 'b22_C_lock'.
Removing cell 'U1348' in design 'b22_C_lock'.
Removing cell 'U1349' in design 'b22_C_lock'.
Removing cell 'U1350' in design 'b22_C_lock'.
Removing cell 'U1351' in design 'b22_C_lock'.
Removing cell 'U1352' in design 'b22_C_lock'.
Removing cell 'U1353' in design 'b22_C_lock'.
Removing cell 'U1354' in design 'b22_C_lock'.
Removing cell 'U1355' in design 'b22_C_lock'.
Removing cell 'U1356' in design 'b22_C_lock'.
Removing cell 'U1357' in design 'b22_C_lock'.
Removing cell 'U1359' in design 'b22_C_lock'.
Removing cell 'U1360' in design 'b22_C_lock'.
Removing cell 'U1361' in design 'b22_C_lock'.
Removing cell 'U1362' in design 'b22_C_lock'.
Removing cell 'U1363' in design 'b22_C_lock'.
Removing cell 'U1364' in design 'b22_C_lock'.
Removing cell 'U1365' in design 'b22_C_lock'.
Removing cell 'U1366' in design 'b22_C_lock'.
Removing cell 'U1367' in design 'b22_C_lock'.
Removing cell 'U1368' in design 'b22_C_lock'.
Removing cell 'U1369' in design 'b22_C_lock'.
Removing cell 'U1370' in design 'b22_C_lock'.
Removing cell 'U1371' in design 'b22_C_lock'.
Removing cell 'U1372' in design 'b22_C_lock'.
Removing cell 'U1373' in design 'b22_C_lock'.
Removing cell 'U1374' in design 'b22_C_lock'.
Removing cell 'U1375' in design 'b22_C_lock'.
Removing cell 'U1376' in design 'b22_C_lock'.
Removing cell 'U1377' in design 'b22_C_lock'.
Removing cell 'U1378' in design 'b22_C_lock'.
Removing cell 'U1379' in design 'b22_C_lock'.
Removing cell 'U1380' in design 'b22_C_lock'.
Removing cell 'U1381' in design 'b22_C_lock'.
Removing cell 'U1382' in design 'b22_C_lock'.
Removing cell 'U1383' in design 'b22_C_lock'.
Removing cell 'U1384' in design 'b22_C_lock'.
Removing cell 'U1385' in design 'b22_C_lock'.
Removing cell 'U1386' in design 'b22_C_lock'.
Removing cell 'U1387' in design 'b22_C_lock'.
Removing cell 'U1388' in design 'b22_C_lock'.
Removing cell 'U1389' in design 'b22_C_lock'.
Removing cell 'U1390' in design 'b22_C_lock'.
Removing cell 'U1391' in design 'b22_C_lock'.
Removing cell 'U1392' in design 'b22_C_lock'.
Removing cell 'U1393' in design 'b22_C_lock'.
Removing cell 'U1394' in design 'b22_C_lock'.
Removing cell 'U1395' in design 'b22_C_lock'.
Removing cell 'U1396' in design 'b22_C_lock'.
Removing cell 'U1397' in design 'b22_C_lock'.
Removing cell 'U1398' in design 'b22_C_lock'.
Removing cell 'U1399' in design 'b22_C_lock'.
Removing cell 'U1400' in design 'b22_C_lock'.
Removing cell 'U1401' in design 'b22_C_lock'.
Removing cell 'U1402' in design 'b22_C_lock'.
Removing cell 'U1403' in design 'b22_C_lock'.
Removing cell 'U1404' in design 'b22_C_lock'.
Removing cell 'U1405' in design 'b22_C_lock'.
Removing cell 'U1406' in design 'b22_C_lock'.
Removing cell 'U1407' in design 'b22_C_lock'.
Removing cell 'U1408' in design 'b22_C_lock'.
Removing cell 'U1409' in design 'b22_C_lock'.
Removing cell 'U1410' in design 'b22_C_lock'.
Removing cell 'U1411' in design 'b22_C_lock'.
Removing cell 'U1412' in design 'b22_C_lock'.
Removing cell 'U1413' in design 'b22_C_lock'.
Removing cell 'U1414' in design 'b22_C_lock'.
Removing cell 'U1415' in design 'b22_C_lock'.
Removing cell 'U1416' in design 'b22_C_lock'.
Removing cell 'U1417' in design 'b22_C_lock'.
Removing cell 'U1418' in design 'b22_C_lock'.
Removing cell 'U1419' in design 'b22_C_lock'.
Removing cell 'U1420' in design 'b22_C_lock'.
Removing cell 'U1421' in design 'b22_C_lock'.
Removing cell 'U1422' in design 'b22_C_lock'.
Removing cell 'U1423' in design 'b22_C_lock'.
Removing cell 'U1424' in design 'b22_C_lock'.
Removing cell 'U1425' in design 'b22_C_lock'.
Removing cell 'U1426' in design 'b22_C_lock'.
Removing cell 'U1427' in design 'b22_C_lock'.
Removing cell 'U1428' in design 'b22_C_lock'.
Removing cell 'U1429' in design 'b22_C_lock'.
Removing cell 'U1430' in design 'b22_C_lock'.
Removing cell 'U1431' in design 'b22_C_lock'.
Removing cell 'U1432' in design 'b22_C_lock'.
Removing cell 'U1433' in design 'b22_C_lock'.
Removing cell 'U1434' in design 'b22_C_lock'.
Removing cell 'U1435' in design 'b22_C_lock'.
Removing cell 'U1436' in design 'b22_C_lock'.
Removing cell 'U1437' in design 'b22_C_lock'.
Removing cell 'U1438' in design 'b22_C_lock'.
Removing cell 'U1439' in design 'b22_C_lock'.
Removing cell 'U1440' in design 'b22_C_lock'.
Removing cell 'U1441' in design 'b22_C_lock'.
Removing cell 'U1442' in design 'b22_C_lock'.
Removing cell 'U1443' in design 'b22_C_lock'.
Removing cell 'U1444' in design 'b22_C_lock'.
Removing cell 'U1445' in design 'b22_C_lock'.
Removing cell 'U1446' in design 'b22_C_lock'.
Removing cell 'U1447' in design 'b22_C_lock'.
Removing cell 'U1448' in design 'b22_C_lock'.
Removing cell 'U1449' in design 'b22_C_lock'.
Removing cell 'U1450' in design 'b22_C_lock'.
Removing cell 'U1451' in design 'b22_C_lock'.
Removing cell 'U1452' in design 'b22_C_lock'.
Removing cell 'U1453' in design 'b22_C_lock'.
Removing cell 'U1454' in design 'b22_C_lock'.
Removing cell 'U1455' in design 'b22_C_lock'.
Removing cell 'U1456' in design 'b22_C_lock'.
Removing cell 'U1457' in design 'b22_C_lock'.
Removing cell 'U1458' in design 'b22_C_lock'.
Removing cell 'U1459' in design 'b22_C_lock'.
Removing cell 'U1460' in design 'b22_C_lock'.
Removing cell 'U1461' in design 'b22_C_lock'.
Removing cell 'U1462' in design 'b22_C_lock'.
Removing cell 'U1463' in design 'b22_C_lock'.
Removing cell 'U1464' in design 'b22_C_lock'.
Removing cell 'U1465' in design 'b22_C_lock'.
Removing cell 'U1466' in design 'b22_C_lock'.
Removing cell 'U1467' in design 'b22_C_lock'.
Removing cell 'U1468' in design 'b22_C_lock'.
Removing cell 'U1469' in design 'b22_C_lock'.
Removing cell 'U1470' in design 'b22_C_lock'.
Removing cell 'U1471' in design 'b22_C_lock'.
Removing cell 'U1472' in design 'b22_C_lock'.
Removing cell 'U1473' in design 'b22_C_lock'.
Removing cell 'U1474' in design 'b22_C_lock'.
Removing cell 'U1475' in design 'b22_C_lock'.
Removing cell 'U1476' in design 'b22_C_lock'.
Removing cell 'U1477' in design 'b22_C_lock'.
Removing cell 'U1478' in design 'b22_C_lock'.
Removing cell 'U1479' in design 'b22_C_lock'.
Removing cell 'U1480' in design 'b22_C_lock'.
Removing cell 'U1481' in design 'b22_C_lock'.
Removing cell 'U1482' in design 'b22_C_lock'.
Removing cell 'U1483' in design 'b22_C_lock'.
Removing cell 'U1484' in design 'b22_C_lock'.
Removing cell 'U1485' in design 'b22_C_lock'.
Removing cell 'U1486' in design 'b22_C_lock'.
Removing cell 'U1487' in design 'b22_C_lock'.
Removing cell 'U1488' in design 'b22_C_lock'.
Removing cell 'U1489' in design 'b22_C_lock'.
Removing cell 'U1490' in design 'b22_C_lock'.
Removing cell 'U1491' in design 'b22_C_lock'.
Removing cell 'U1492' in design 'b22_C_lock'.
Removing cell 'U1493' in design 'b22_C_lock'.
Removing cell 'U1494' in design 'b22_C_lock'.
Removing cell 'U1495' in design 'b22_C_lock'.
Removing cell 'U1496' in design 'b22_C_lock'.
Removing cell 'U1497' in design 'b22_C_lock'.
Removing cell 'U1498' in design 'b22_C_lock'.
Removing cell 'U1499' in design 'b22_C_lock'.
Removing cell 'U1500' in design 'b22_C_lock'.
Removing cell 'U1501' in design 'b22_C_lock'.
Removing cell 'U1503' in design 'b22_C_lock'.
Removing cell 'U1504' in design 'b22_C_lock'.
Removing cell 'U1505' in design 'b22_C_lock'.
Removing cell 'U1506' in design 'b22_C_lock'.
Removing cell 'U1507' in design 'b22_C_lock'.
Removing cell 'U1508' in design 'b22_C_lock'.
Removing cell 'U1509' in design 'b22_C_lock'.
Removing cell 'U1510' in design 'b22_C_lock'.
Removing cell 'U1511' in design 'b22_C_lock'.
Removing cell 'U1512' in design 'b22_C_lock'.
Removing cell 'U1513' in design 'b22_C_lock'.
Removing cell 'U1514' in design 'b22_C_lock'.
Removing cell 'U1515' in design 'b22_C_lock'.
Removing cell 'U1516' in design 'b22_C_lock'.
Removing cell 'U1517' in design 'b22_C_lock'.
Removing cell 'U1518' in design 'b22_C_lock'.
Removing cell 'U1519' in design 'b22_C_lock'.
Removing cell 'U1520' in design 'b22_C_lock'.
Removing cell 'U1521' in design 'b22_C_lock'.
Removing cell 'U1522' in design 'b22_C_lock'.
Removing cell 'U1523' in design 'b22_C_lock'.
Removing cell 'U1524' in design 'b22_C_lock'.
Removing cell 'U1525' in design 'b22_C_lock'.
Removing cell 'U1526' in design 'b22_C_lock'.
Removing cell 'U1527' in design 'b22_C_lock'.
Removing cell 'U1528' in design 'b22_C_lock'.
Removing cell 'U1529' in design 'b22_C_lock'.
Removing cell 'U1530' in design 'b22_C_lock'.
Removing cell 'U1531' in design 'b22_C_lock'.
Removing cell 'U1532' in design 'b22_C_lock'.
Removing cell 'U1533' in design 'b22_C_lock'.
Removing cell 'U1534' in design 'b22_C_lock'.
Removing cell 'U1535' in design 'b22_C_lock'.
Removing cell 'U1536' in design 'b22_C_lock'.
Removing cell 'U1537' in design 'b22_C_lock'.
Removing cell 'U1538' in design 'b22_C_lock'.
Removing cell 'U1539' in design 'b22_C_lock'.
Removing cell 'U1540' in design 'b22_C_lock'.
Removing cell 'U1541' in design 'b22_C_lock'.
Removing cell 'U1542' in design 'b22_C_lock'.
Removing cell 'U1543' in design 'b22_C_lock'.
Removing cell 'U1544' in design 'b22_C_lock'.
Removing cell 'U1545' in design 'b22_C_lock'.
Removing cell 'U1546' in design 'b22_C_lock'.
Removing cell 'U1547' in design 'b22_C_lock'.
Removing cell 'U1548' in design 'b22_C_lock'.
Removing cell 'U1549' in design 'b22_C_lock'.
Removing cell 'U1550' in design 'b22_C_lock'.
Removing cell 'U1551' in design 'b22_C_lock'.
Removing cell 'U1552' in design 'b22_C_lock'.
Removing cell 'U1553' in design 'b22_C_lock'.
Removing cell 'U1554' in design 'b22_C_lock'.
Removing cell 'U1555' in design 'b22_C_lock'.
Removing cell 'U1556' in design 'b22_C_lock'.
Removing cell 'U1557' in design 'b22_C_lock'.
Removing cell 'U1558' in design 'b22_C_lock'.
Removing cell 'U1559' in design 'b22_C_lock'.
Removing cell 'U1560' in design 'b22_C_lock'.
Removing cell 'U1561' in design 'b22_C_lock'.
Removing cell 'U1562' in design 'b22_C_lock'.
Removing cell 'U1563' in design 'b22_C_lock'.
Removing cell 'U1564' in design 'b22_C_lock'.
Removing cell 'U1565' in design 'b22_C_lock'.
Removing cell 'U1566' in design 'b22_C_lock'.
Removing cell 'U1567' in design 'b22_C_lock'.
Removing cell 'U1568' in design 'b22_C_lock'.
Removing cell 'U1569' in design 'b22_C_lock'.
Removing cell 'U1570' in design 'b22_C_lock'.
Removing cell 'U1571' in design 'b22_C_lock'.
Removing cell 'U1572' in design 'b22_C_lock'.
Removing cell 'U1573' in design 'b22_C_lock'.
Removing cell 'U1574' in design 'b22_C_lock'.
Removing cell 'U1575' in design 'b22_C_lock'.
Removing cell 'U1576' in design 'b22_C_lock'.
Removing cell 'U1577' in design 'b22_C_lock'.
Removing cell 'U1578' in design 'b22_C_lock'.
Removing cell 'U1579' in design 'b22_C_lock'.
Removing cell 'U1580' in design 'b22_C_lock'.
Removing cell 'U1581' in design 'b22_C_lock'.
Removing cell 'U1582' in design 'b22_C_lock'.
Removing cell 'U1583' in design 'b22_C_lock'.
Removing cell 'U1584' in design 'b22_C_lock'.
Removing cell 'U1585' in design 'b22_C_lock'.
Removing cell 'U1586' in design 'b22_C_lock'.
Removing cell 'U1587' in design 'b22_C_lock'.
Removing cell 'U1588' in design 'b22_C_lock'.
Removing cell 'U1589' in design 'b22_C_lock'.
Removing cell 'U1590' in design 'b22_C_lock'.
Removing cell 'U1591' in design 'b22_C_lock'.
Removing cell 'U1592' in design 'b22_C_lock'.
Removing cell 'U1593' in design 'b22_C_lock'.
Removing cell 'U1594' in design 'b22_C_lock'.
Removing cell 'U1595' in design 'b22_C_lock'.
Removing cell 'U1596' in design 'b22_C_lock'.
Removing cell 'U1597' in design 'b22_C_lock'.
Removing cell 'U1598' in design 'b22_C_lock'.
Removing cell 'U1599' in design 'b22_C_lock'.
Removing cell 'U1600' in design 'b22_C_lock'.
Removing cell 'U1601' in design 'b22_C_lock'.
Removing cell 'U1602' in design 'b22_C_lock'.
Removing cell 'U1603' in design 'b22_C_lock'.
Removing cell 'U1604' in design 'b22_C_lock'.
Removing cell 'U1605' in design 'b22_C_lock'.
Removing cell 'U1606' in design 'b22_C_lock'.
Removing cell 'U1607' in design 'b22_C_lock'.
Removing cell 'U1608' in design 'b22_C_lock'.
Removing cell 'U1609' in design 'b22_C_lock'.
Removing cell 'U1610' in design 'b22_C_lock'.
Removing cell 'U1611' in design 'b22_C_lock'.
Removing cell 'U1612' in design 'b22_C_lock'.
Removing cell 'U1613' in design 'b22_C_lock'.
Removing cell 'U1614' in design 'b22_C_lock'.
Removing cell 'U1615' in design 'b22_C_lock'.
Removing cell 'U1616' in design 'b22_C_lock'.
Removing cell 'U1617' in design 'b22_C_lock'.
Removing cell 'U1618' in design 'b22_C_lock'.
Removing cell 'U1619' in design 'b22_C_lock'.
Removing cell 'U1620' in design 'b22_C_lock'.
Removing cell 'U1621' in design 'b22_C_lock'.
Removing cell 'U1622' in design 'b22_C_lock'.
Removing cell 'U1623' in design 'b22_C_lock'.
Removing cell 'U1624' in design 'b22_C_lock'.
Removing cell 'U1625' in design 'b22_C_lock'.
Removing cell 'U1626' in design 'b22_C_lock'.
Removing cell 'U1627' in design 'b22_C_lock'.
Removing cell 'U1628' in design 'b22_C_lock'.
Removing cell 'U1629' in design 'b22_C_lock'.
Removing cell 'U1630' in design 'b22_C_lock'.
Removing cell 'U1631' in design 'b22_C_lock'.
Removing cell 'U1632' in design 'b22_C_lock'.
Removing cell 'U1633' in design 'b22_C_lock'.
Removing cell 'U1634' in design 'b22_C_lock'.
Removing cell 'U1635' in design 'b22_C_lock'.
Removing cell 'U1636' in design 'b22_C_lock'.
Removing cell 'U1637' in design 'b22_C_lock'.
Removing cell 'U1638' in design 'b22_C_lock'.
Removing cell 'U1639' in design 'b22_C_lock'.
Removing cell 'U1640' in design 'b22_C_lock'.
Removing cell 'U1641' in design 'b22_C_lock'.
Removing cell 'U1642' in design 'b22_C_lock'.
Removing cell 'U1643' in design 'b22_C_lock'.
Removing cell 'U1644' in design 'b22_C_lock'.
Removing cell 'U1645' in design 'b22_C_lock'.
Removing cell 'U1646' in design 'b22_C_lock'.
Removing cell 'U1647' in design 'b22_C_lock'.
Removing cell 'U1648' in design 'b22_C_lock'.
Removing cell 'U1649' in design 'b22_C_lock'.
Removing cell 'U1650' in design 'b22_C_lock'.
Removing cell 'U1651' in design 'b22_C_lock'.
Removing cell 'U1652' in design 'b22_C_lock'.
Removing cell 'U1653' in design 'b22_C_lock'.
Removing cell 'U1654' in design 'b22_C_lock'.
Removing cell 'U1655' in design 'b22_C_lock'.
Removing cell 'U1656' in design 'b22_C_lock'.
Removing cell 'U1657' in design 'b22_C_lock'.
Removing cell 'U1658' in design 'b22_C_lock'.
Removing cell 'U1659' in design 'b22_C_lock'.
Removing cell 'U1660' in design 'b22_C_lock'.
Removing cell 'U1661' in design 'b22_C_lock'.
Removing cell 'U1662' in design 'b22_C_lock'.
Removing cell 'U1663' in design 'b22_C_lock'.
Removing cell 'U1664' in design 'b22_C_lock'.
Removing cell 'U1665' in design 'b22_C_lock'.
Removing cell 'U1666' in design 'b22_C_lock'.
Removing cell 'U1667' in design 'b22_C_lock'.
Removing cell 'U1668' in design 'b22_C_lock'.
Removing cell 'U1669' in design 'b22_C_lock'.
Removing cell 'U1670' in design 'b22_C_lock'.
Removing cell 'U1671' in design 'b22_C_lock'.
Removing cell 'U1672' in design 'b22_C_lock'.
Removing cell 'U1673' in design 'b22_C_lock'.
Removing cell 'U1674' in design 'b22_C_lock'.
Removing cell 'U1675' in design 'b22_C_lock'.
Removing cell 'U1676' in design 'b22_C_lock'.
Removing cell 'U1677' in design 'b22_C_lock'.
Removing cell 'U1678' in design 'b22_C_lock'.
Removing cell 'U1679' in design 'b22_C_lock'.
Removing cell 'U1680' in design 'b22_C_lock'.
Removing cell 'U1681' in design 'b22_C_lock'.
Removing cell 'U1682' in design 'b22_C_lock'.
Removing cell 'U1683' in design 'b22_C_lock'.
Removing cell 'U1684' in design 'b22_C_lock'.
Removing cell 'U1685' in design 'b22_C_lock'.
Removing cell 'U1686' in design 'b22_C_lock'.
Removing cell 'U1687' in design 'b22_C_lock'.
Removing cell 'U1688' in design 'b22_C_lock'.
Removing cell 'U1689' in design 'b22_C_lock'.
Removing cell 'U1690' in design 'b22_C_lock'.
Removing cell 'U1691' in design 'b22_C_lock'.
Removing cell 'U1692' in design 'b22_C_lock'.
Removing cell 'U1693' in design 'b22_C_lock'.
Removing cell 'U1694' in design 'b22_C_lock'.
Removing cell 'U1695' in design 'b22_C_lock'.
Removing cell 'U1696' in design 'b22_C_lock'.
Removing cell 'U1697' in design 'b22_C_lock'.
Removing cell 'U1698' in design 'b22_C_lock'.
Removing cell 'U1699' in design 'b22_C_lock'.
Removing cell 'U1700' in design 'b22_C_lock'.
Removing cell 'U1701' in design 'b22_C_lock'.
Removing cell 'U1702' in design 'b22_C_lock'.
Removing cell 'U1703' in design 'b22_C_lock'.
Removing cell 'U1704' in design 'b22_C_lock'.
Removing cell 'U1705' in design 'b22_C_lock'.
Removing cell 'U1706' in design 'b22_C_lock'.
Removing cell 'U1707' in design 'b22_C_lock'.
Removing cell 'U1708' in design 'b22_C_lock'.
Removing cell 'U1709' in design 'b22_C_lock'.
Removing cell 'U1710' in design 'b22_C_lock'.
Removing cell 'U1711' in design 'b22_C_lock'.
Removing cell 'U1712' in design 'b22_C_lock'.
Removing cell 'U1713' in design 'b22_C_lock'.
Removing cell 'U1714' in design 'b22_C_lock'.
Removing cell 'U1715' in design 'b22_C_lock'.
Removing cell 'U1716' in design 'b22_C_lock'.
Removing cell 'U1717' in design 'b22_C_lock'.
Removing cell 'U1718' in design 'b22_C_lock'.
Removing cell 'U1719' in design 'b22_C_lock'.
Removing cell 'U1720' in design 'b22_C_lock'.
Removing cell 'U1721' in design 'b22_C_lock'.
Removing cell 'U1722' in design 'b22_C_lock'.
Removing cell 'U1723' in design 'b22_C_lock'.
Removing cell 'U1724' in design 'b22_C_lock'.
Removing cell 'U1725' in design 'b22_C_lock'.
Removing cell 'U1726' in design 'b22_C_lock'.
Removing cell 'U1727' in design 'b22_C_lock'.
Removing cell 'U1728' in design 'b22_C_lock'.
Removing cell 'U1729' in design 'b22_C_lock'.
Removing cell 'U1730' in design 'b22_C_lock'.
Removing cell 'U1731' in design 'b22_C_lock'.
Removing cell 'U1732' in design 'b22_C_lock'.
Removing cell 'U1733' in design 'b22_C_lock'.
Removing cell 'U1734' in design 'b22_C_lock'.
Removing cell 'U1735' in design 'b22_C_lock'.
Removing cell 'U1736' in design 'b22_C_lock'.
Removing cell 'U1737' in design 'b22_C_lock'.
Removing cell 'U1738' in design 'b22_C_lock'.
Removing cell 'U1739' in design 'b22_C_lock'.
Removing cell 'U1740' in design 'b22_C_lock'.
Removing cell 'U1741' in design 'b22_C_lock'.
Removing cell 'U1742' in design 'b22_C_lock'.
Removing cell 'U1743' in design 'b22_C_lock'.
Removing cell 'U1744' in design 'b22_C_lock'.
Removing cell 'U1745' in design 'b22_C_lock'.
Removing cell 'U1746' in design 'b22_C_lock'.
Removing cell 'U1747' in design 'b22_C_lock'.
Removing cell 'U1748' in design 'b22_C_lock'.
Removing cell 'U1749' in design 'b22_C_lock'.
Removing cell 'U1750' in design 'b22_C_lock'.
Removing cell 'U1751' in design 'b22_C_lock'.
Removing cell 'U1752' in design 'b22_C_lock'.
Removing cell 'U1753' in design 'b22_C_lock'.
Removing cell 'U1754' in design 'b22_C_lock'.
Removing cell 'U1755' in design 'b22_C_lock'.
Removing cell 'U1756' in design 'b22_C_lock'.
Removing cell 'U1757' in design 'b22_C_lock'.
Removing cell 'U1758' in design 'b22_C_lock'.
Removing cell 'U1759' in design 'b22_C_lock'.
Removing cell 'U1760' in design 'b22_C_lock'.
Removing cell 'U1761' in design 'b22_C_lock'.
Removing cell 'U1762' in design 'b22_C_lock'.
Removing cell 'U1764' in design 'b22_C_lock'.
Removing cell 'U1765' in design 'b22_C_lock'.
Removing cell 'U1766' in design 'b22_C_lock'.
Removing cell 'U1767' in design 'b22_C_lock'.
Removing cell 'U1768' in design 'b22_C_lock'.
Removing cell 'U1769' in design 'b22_C_lock'.
Removing cell 'U1770' in design 'b22_C_lock'.
Removing cell 'U1771' in design 'b22_C_lock'.
Removing cell 'U1772' in design 'b22_C_lock'.
Removing cell 'U1773' in design 'b22_C_lock'.
Removing cell 'U1774' in design 'b22_C_lock'.
Removing cell 'U1775' in design 'b22_C_lock'.
Removing cell 'U1776' in design 'b22_C_lock'.
Removing cell 'U1777' in design 'b22_C_lock'.
Removing cell 'U1778' in design 'b22_C_lock'.
Removing cell 'U1779' in design 'b22_C_lock'.
Removing cell 'U1780' in design 'b22_C_lock'.
Removing cell 'U1781' in design 'b22_C_lock'.
Removing cell 'U1782' in design 'b22_C_lock'.
Removing cell 'U1783' in design 'b22_C_lock'.
Removing cell 'U1784' in design 'b22_C_lock'.
Removing cell 'U1785' in design 'b22_C_lock'.
Removing cell 'U1786' in design 'b22_C_lock'.
Removing cell 'U1787' in design 'b22_C_lock'.
Removing cell 'U1788' in design 'b22_C_lock'.
Removing cell 'U1789' in design 'b22_C_lock'.
Removing cell 'U1790' in design 'b22_C_lock'.
Removing cell 'U1791' in design 'b22_C_lock'.
Removing cell 'U1792' in design 'b22_C_lock'.
Removing cell 'U1793' in design 'b22_C_lock'.
Removing cell 'U1794' in design 'b22_C_lock'.
Removing cell 'U1795' in design 'b22_C_lock'.
Removing cell 'U1796' in design 'b22_C_lock'.
Removing cell 'U1797' in design 'b22_C_lock'.
Removing cell 'U1798' in design 'b22_C_lock'.
Removing cell 'U1799' in design 'b22_C_lock'.
Removing cell 'U1800' in design 'b22_C_lock'.
Removing cell 'U1801' in design 'b22_C_lock'.
Removing cell 'U1802' in design 'b22_C_lock'.
Removing cell 'U1803' in design 'b22_C_lock'.
Removing cell 'U1804' in design 'b22_C_lock'.
Removing cell 'U1805' in design 'b22_C_lock'.
Removing cell 'U1806' in design 'b22_C_lock'.
Removing cell 'U1807' in design 'b22_C_lock'.
Removing cell 'U1808' in design 'b22_C_lock'.
Removing cell 'U1809' in design 'b22_C_lock'.
Removing cell 'U1810' in design 'b22_C_lock'.
Removing cell 'U1811' in design 'b22_C_lock'.
Removing cell 'U1812' in design 'b22_C_lock'.
Removing cell 'U1813' in design 'b22_C_lock'.
Removing cell 'U1814' in design 'b22_C_lock'.
Removing cell 'U1815' in design 'b22_C_lock'.
Removing cell 'U1816' in design 'b22_C_lock'.
Removing cell 'U1817' in design 'b22_C_lock'.
Removing cell 'U1818' in design 'b22_C_lock'.
Removing cell 'U1819' in design 'b22_C_lock'.
Removing cell 'U1820' in design 'b22_C_lock'.
Removing cell 'U1821' in design 'b22_C_lock'.
Removing cell 'U1822' in design 'b22_C_lock'.
Removing cell 'U1823' in design 'b22_C_lock'.
Removing cell 'U1824' in design 'b22_C_lock'.
Removing cell 'U1825' in design 'b22_C_lock'.
Removing cell 'U1826' in design 'b22_C_lock'.
Removing cell 'U1827' in design 'b22_C_lock'.
Removing cell 'U1828' in design 'b22_C_lock'.
Removing cell 'U1829' in design 'b22_C_lock'.
Removing cell 'U1830' in design 'b22_C_lock'.
Removing cell 'U1831' in design 'b22_C_lock'.
Removing cell 'U1832' in design 'b22_C_lock'.
Removing cell 'U1833' in design 'b22_C_lock'.
Removing cell 'U1834' in design 'b22_C_lock'.
Removing cell 'U1835' in design 'b22_C_lock'.
Removing cell 'U1836' in design 'b22_C_lock'.
Removing cell 'U1837' in design 'b22_C_lock'.
Removing cell 'U1838' in design 'b22_C_lock'.
Removing cell 'U1839' in design 'b22_C_lock'.
Removing cell 'U1840' in design 'b22_C_lock'.
Removing cell 'U1841' in design 'b22_C_lock'.
Removing cell 'U1842' in design 'b22_C_lock'.
Removing cell 'U1843' in design 'b22_C_lock'.
Removing cell 'U1844' in design 'b22_C_lock'.
Removing cell 'U1845' in design 'b22_C_lock'.
Removing cell 'U1846' in design 'b22_C_lock'.
Removing cell 'U1847' in design 'b22_C_lock'.
Removing cell 'U1848' in design 'b22_C_lock'.
Removing cell 'U1849' in design 'b22_C_lock'.
Removing cell 'U1850' in design 'b22_C_lock'.
Removing cell 'U1851' in design 'b22_C_lock'.
Removing cell 'U1852' in design 'b22_C_lock'.
Removing cell 'U1853' in design 'b22_C_lock'.
Removing cell 'U1854' in design 'b22_C_lock'.
Removing cell 'U1855' in design 'b22_C_lock'.
Removing cell 'U1856' in design 'b22_C_lock'.
Removing cell 'U1857' in design 'b22_C_lock'.
Removing cell 'U1858' in design 'b22_C_lock'.
Removing cell 'U1859' in design 'b22_C_lock'.
Removing cell 'U1860' in design 'b22_C_lock'.
Removing cell 'U1861' in design 'b22_C_lock'.
Removing cell 'U1862' in design 'b22_C_lock'.
Removing cell 'U1863' in design 'b22_C_lock'.
Removing cell 'U1864' in design 'b22_C_lock'.
Removing cell 'U1865' in design 'b22_C_lock'.
Removing cell 'U1866' in design 'b22_C_lock'.
Removing cell 'U1867' in design 'b22_C_lock'.
Removing cell 'U1868' in design 'b22_C_lock'.
Removing cell 'U1869' in design 'b22_C_lock'.
Removing cell 'U1870' in design 'b22_C_lock'.
Removing cell 'U1871' in design 'b22_C_lock'.
Removing cell 'U1872' in design 'b22_C_lock'.
Removing cell 'U1873' in design 'b22_C_lock'.
Removing cell 'U1874' in design 'b22_C_lock'.
Removing cell 'U1875' in design 'b22_C_lock'.
Removing cell 'U1876' in design 'b22_C_lock'.
Removing cell 'U1877' in design 'b22_C_lock'.
Removing cell 'U1878' in design 'b22_C_lock'.
Removing cell 'U1879' in design 'b22_C_lock'.
Removing cell 'U1880' in design 'b22_C_lock'.
Removing cell 'U1881' in design 'b22_C_lock'.
Removing cell 'U1882' in design 'b22_C_lock'.
Removing cell 'U1883' in design 'b22_C_lock'.
Removing cell 'U1884' in design 'b22_C_lock'.
Removing cell 'U1885' in design 'b22_C_lock'.
Removing cell 'U1886' in design 'b22_C_lock'.
Removing cell 'U1887' in design 'b22_C_lock'.
Removing cell 'U1888' in design 'b22_C_lock'.
Removing cell 'U1889' in design 'b22_C_lock'.
Removing cell 'U1890' in design 'b22_C_lock'.
Removing cell 'U1891' in design 'b22_C_lock'.
Removing cell 'U1892' in design 'b22_C_lock'.
Removing cell 'U1893' in design 'b22_C_lock'.
Removing cell 'U1894' in design 'b22_C_lock'.
Removing cell 'U1895' in design 'b22_C_lock'.
Removing cell 'U1896' in design 'b22_C_lock'.
Removing cell 'U1897' in design 'b22_C_lock'.
Removing cell 'U1898' in design 'b22_C_lock'.
Removing cell 'U1899' in design 'b22_C_lock'.
Removing cell 'U1900' in design 'b22_C_lock'.
Removing cell 'U1901' in design 'b22_C_lock'.
Removing cell 'U1902' in design 'b22_C_lock'.
Removing cell 'U1903' in design 'b22_C_lock'.
Removing cell 'U1904' in design 'b22_C_lock'.
Removing cell 'U1905' in design 'b22_C_lock'.
Removing cell 'U1906' in design 'b22_C_lock'.
Removing cell 'U1907' in design 'b22_C_lock'.
Removing cell 'U1908' in design 'b22_C_lock'.
Removing cell 'U1909' in design 'b22_C_lock'.
Removing cell 'U1910' in design 'b22_C_lock'.
Removing cell 'U1911' in design 'b22_C_lock'.
Removing cell 'U1912' in design 'b22_C_lock'.
Removing cell 'U1913' in design 'b22_C_lock'.
Removing cell 'U1914' in design 'b22_C_lock'.
Removing cell 'U1915' in design 'b22_C_lock'.
Removing cell 'U1916' in design 'b22_C_lock'.
Removing cell 'U1917' in design 'b22_C_lock'.
Removing cell 'U1918' in design 'b22_C_lock'.
Removing cell 'U1919' in design 'b22_C_lock'.
Removing cell 'U1920' in design 'b22_C_lock'.
Removing cell 'U1921' in design 'b22_C_lock'.
Removing cell 'U1922' in design 'b22_C_lock'.
Removing cell 'U1923' in design 'b22_C_lock'.
Removing cell 'U1924' in design 'b22_C_lock'.
Removing cell 'U1925' in design 'b22_C_lock'.
Removing cell 'U1926' in design 'b22_C_lock'.
Removing cell 'U1927' in design 'b22_C_lock'.
Removing cell 'U1928' in design 'b22_C_lock'.
Removing cell 'U1929' in design 'b22_C_lock'.
Removing cell 'U1930' in design 'b22_C_lock'.
Removing cell 'U1931' in design 'b22_C_lock'.
Removing cell 'U1932' in design 'b22_C_lock'.
Removing cell 'U1933' in design 'b22_C_lock'.
Removing cell 'U1934' in design 'b22_C_lock'.
Removing cell 'U1935' in design 'b22_C_lock'.
Removing cell 'U1936' in design 'b22_C_lock'.
Removing cell 'U1937' in design 'b22_C_lock'.
Removing cell 'U1938' in design 'b22_C_lock'.
Removing cell 'U1939' in design 'b22_C_lock'.
Removing cell 'U1940' in design 'b22_C_lock'.
Removing cell 'U1941' in design 'b22_C_lock'.
Removing cell 'U1942' in design 'b22_C_lock'.
Removing cell 'U1943' in design 'b22_C_lock'.
Removing cell 'U1944' in design 'b22_C_lock'.
Removing cell 'U1945' in design 'b22_C_lock'.
Removing cell 'U1946' in design 'b22_C_lock'.
Removing cell 'U1947' in design 'b22_C_lock'.
Removing cell 'U1948' in design 'b22_C_lock'.
Removing cell 'U1949' in design 'b22_C_lock'.
Removing cell 'U1950' in design 'b22_C_lock'.
Removing cell 'U1951' in design 'b22_C_lock'.
Removing cell 'U1952' in design 'b22_C_lock'.
Removing cell 'U1953' in design 'b22_C_lock'.
Removing cell 'U1954' in design 'b22_C_lock'.
Removing cell 'U1955' in design 'b22_C_lock'.
Removing cell 'U1956' in design 'b22_C_lock'.
Removing cell 'U1957' in design 'b22_C_lock'.
Removing cell 'U1958' in design 'b22_C_lock'.
Removing cell 'U1959' in design 'b22_C_lock'.
Removing cell 'U1960' in design 'b22_C_lock'.
Removing cell 'U1961' in design 'b22_C_lock'.
Removing cell 'U1962' in design 'b22_C_lock'.
Removing cell 'U1963' in design 'b22_C_lock'.
Removing cell 'U1964' in design 'b22_C_lock'.
Removing cell 'U1965' in design 'b22_C_lock'.
Removing cell 'U1966' in design 'b22_C_lock'.
Removing cell 'U1967' in design 'b22_C_lock'.
Removing cell 'U1968' in design 'b22_C_lock'.
Removing cell 'U1969' in design 'b22_C_lock'.
Removing cell 'U1970' in design 'b22_C_lock'.
Removing cell 'U1971' in design 'b22_C_lock'.
Removing cell 'U1972' in design 'b22_C_lock'.
Removing cell 'U1973' in design 'b22_C_lock'.
Removing cell 'U1974' in design 'b22_C_lock'.
Removing cell 'U1975' in design 'b22_C_lock'.
Removing cell 'U1976' in design 'b22_C_lock'.
Removing cell 'U1977' in design 'b22_C_lock'.
Removing cell 'U1978' in design 'b22_C_lock'.
Removing cell 'U1979' in design 'b22_C_lock'.
Removing cell 'U1980' in design 'b22_C_lock'.
Removing cell 'U1981' in design 'b22_C_lock'.
Removing cell 'U1982' in design 'b22_C_lock'.
Removing cell 'U1983' in design 'b22_C_lock'.
Removing cell 'U1984' in design 'b22_C_lock'.
Removing cell 'U1985' in design 'b22_C_lock'.
Removing cell 'U1986' in design 'b22_C_lock'.
Removing cell 'U1987' in design 'b22_C_lock'.
Removing cell 'U1988' in design 'b22_C_lock'.
Removing cell 'U1989' in design 'b22_C_lock'.
Removing cell 'U1990' in design 'b22_C_lock'.
Removing cell 'U1991' in design 'b22_C_lock'.
Removing cell 'U1992' in design 'b22_C_lock'.
Removing cell 'U1993' in design 'b22_C_lock'.
Removing cell 'U1994' in design 'b22_C_lock'.
Removing cell 'U1995' in design 'b22_C_lock'.
Removing cell 'U1996' in design 'b22_C_lock'.
Removing cell 'U1997' in design 'b22_C_lock'.
Removing cell 'U1998' in design 'b22_C_lock'.
Removing cell 'U1999' in design 'b22_C_lock'.
Removing cell 'U2000' in design 'b22_C_lock'.
Removing cell 'U2001' in design 'b22_C_lock'.
Removing cell 'U2002' in design 'b22_C_lock'.
Removing cell 'U2003' in design 'b22_C_lock'.
Removing cell 'U2004' in design 'b22_C_lock'.
Removing cell 'U2005' in design 'b22_C_lock'.
Removing cell 'U2006' in design 'b22_C_lock'.
Removing cell 'U2007' in design 'b22_C_lock'.
Removing cell 'U2008' in design 'b22_C_lock'.
Removing cell 'U2009' in design 'b22_C_lock'.
Removing cell 'U2010' in design 'b22_C_lock'.
Removing cell 'U2011' in design 'b22_C_lock'.
Removing cell 'U2012' in design 'b22_C_lock'.
Removing cell 'U2013' in design 'b22_C_lock'.
Removing cell 'U2014' in design 'b22_C_lock'.
Removing cell 'U2015' in design 'b22_C_lock'.
Removing cell 'U2016' in design 'b22_C_lock'.
Removing cell 'U2017' in design 'b22_C_lock'.
Removing cell 'U2018' in design 'b22_C_lock'.
Removing cell 'U2019' in design 'b22_C_lock'.
Removing cell 'U2020' in design 'b22_C_lock'.
Removing cell 'U2021' in design 'b22_C_lock'.
Removing cell 'U2022' in design 'b22_C_lock'.
Removing cell 'U2023' in design 'b22_C_lock'.
Removing cell 'U2024' in design 'b22_C_lock'.
Removing cell 'U2025' in design 'b22_C_lock'.
Removing cell 'U2026' in design 'b22_C_lock'.
Removing cell 'U2027' in design 'b22_C_lock'.
Removing cell 'U2028' in design 'b22_C_lock'.
Removing cell 'U2029' in design 'b22_C_lock'.
Removing cell 'U2030' in design 'b22_C_lock'.
Removing cell 'U2031' in design 'b22_C_lock'.
Removing cell 'U2032' in design 'b22_C_lock'.
Removing cell 'U2033' in design 'b22_C_lock'.
Removing cell 'U2034' in design 'b22_C_lock'.
Removing cell 'U2035' in design 'b22_C_lock'.
Removing cell 'U2036' in design 'b22_C_lock'.
Removing cell 'U2037' in design 'b22_C_lock'.
Removing cell 'U2038' in design 'b22_C_lock'.
Removing cell 'U2039' in design 'b22_C_lock'.
Removing cell 'U2040' in design 'b22_C_lock'.
Removing cell 'U2041' in design 'b22_C_lock'.
Removing cell 'U2042' in design 'b22_C_lock'.
Removing cell 'U2043' in design 'b22_C_lock'.
Removing cell 'U2044' in design 'b22_C_lock'.
Removing cell 'U2045' in design 'b22_C_lock'.
Removing cell 'U2046' in design 'b22_C_lock'.
Removing cell 'U2047' in design 'b22_C_lock'.
Removing cell 'U2048' in design 'b22_C_lock'.
Removing cell 'U2049' in design 'b22_C_lock'.
Removing cell 'U2050' in design 'b22_C_lock'.
Removing cell 'U2051' in design 'b22_C_lock'.
Removing cell 'U2052' in design 'b22_C_lock'.
Removing cell 'U2053' in design 'b22_C_lock'.
Removing cell 'U2054' in design 'b22_C_lock'.
Removing cell 'U2055' in design 'b22_C_lock'.
Removing cell 'U2056' in design 'b22_C_lock'.
Removing cell 'U2057' in design 'b22_C_lock'.
Removing cell 'U2058' in design 'b22_C_lock'.
Removing cell 'U2059' in design 'b22_C_lock'.
Removing cell 'U2060' in design 'b22_C_lock'.
Removing cell 'U2061' in design 'b22_C_lock'.
Removing cell 'U2062' in design 'b22_C_lock'.
Removing cell 'U2063' in design 'b22_C_lock'.
Removing cell 'U2064' in design 'b22_C_lock'.
Removing cell 'U2065' in design 'b22_C_lock'.
Removing cell 'U2066' in design 'b22_C_lock'.
Removing cell 'U2067' in design 'b22_C_lock'.
Removing cell 'U2068' in design 'b22_C_lock'.
Removing cell 'U2069' in design 'b22_C_lock'.
Removing cell 'U2070' in design 'b22_C_lock'.
Removing cell 'U2071' in design 'b22_C_lock'.
Removing cell 'U2072' in design 'b22_C_lock'.
Removing cell 'U2073' in design 'b22_C_lock'.
Removing cell 'U2074' in design 'b22_C_lock'.
Removing cell 'U2075' in design 'b22_C_lock'.
Removing cell 'U2076' in design 'b22_C_lock'.
Removing cell 'U2077' in design 'b22_C_lock'.
Removing cell 'U2078' in design 'b22_C_lock'.
Removing cell 'U2079' in design 'b22_C_lock'.
Removing cell 'U2080' in design 'b22_C_lock'.
Removing cell 'U2081' in design 'b22_C_lock'.
Removing cell 'U2082' in design 'b22_C_lock'.
Removing cell 'U2083' in design 'b22_C_lock'.
Removing cell 'U2084' in design 'b22_C_lock'.
Removing cell 'U2085' in design 'b22_C_lock'.
Removing cell 'U2086' in design 'b22_C_lock'.
Removing cell 'U2087' in design 'b22_C_lock'.
Removing cell 'U2088' in design 'b22_C_lock'.
Removing cell 'U2089' in design 'b22_C_lock'.
Removing cell 'U2090' in design 'b22_C_lock'.
Removing cell 'U2091' in design 'b22_C_lock'.
Removing cell 'U2092' in design 'b22_C_lock'.
Removing cell 'U2093' in design 'b22_C_lock'.
Removing cell 'U2094' in design 'b22_C_lock'.
Removing cell 'U2095' in design 'b22_C_lock'.
Removing cell 'U2096' in design 'b22_C_lock'.
Removing cell 'U2097' in design 'b22_C_lock'.
Removing cell 'U2098' in design 'b22_C_lock'.
Removing cell 'U2099' in design 'b22_C_lock'.
Removing cell 'U2100' in design 'b22_C_lock'.
Removing cell 'U2101' in design 'b22_C_lock'.
Removing cell 'U2102' in design 'b22_C_lock'.
Removing cell 'U2103' in design 'b22_C_lock'.
Removing cell 'U2104' in design 'b22_C_lock'.
Removing cell 'U2105' in design 'b22_C_lock'.
Removing cell 'U2106' in design 'b22_C_lock'.
Removing cell 'U2107' in design 'b22_C_lock'.
Removing cell 'U2108' in design 'b22_C_lock'.
Removing cell 'U2109' in design 'b22_C_lock'.
Removing cell 'U2110' in design 'b22_C_lock'.
Removing cell 'U2111' in design 'b22_C_lock'.
Removing cell 'U2112' in design 'b22_C_lock'.
Removing cell 'U2113' in design 'b22_C_lock'.
Removing cell 'U2114' in design 'b22_C_lock'.
Removing cell 'U2115' in design 'b22_C_lock'.
Removing cell 'U2116' in design 'b22_C_lock'.
Removing cell 'U2117' in design 'b22_C_lock'.
Removing cell 'U2118' in design 'b22_C_lock'.
Removing cell 'U2119' in design 'b22_C_lock'.
Removing cell 'U2120' in design 'b22_C_lock'.
Removing cell 'U2121' in design 'b22_C_lock'.
Removing cell 'U2122' in design 'b22_C_lock'.
Removing cell 'U2123' in design 'b22_C_lock'.
Removing cell 'U2124' in design 'b22_C_lock'.
Removing cell 'U2125' in design 'b22_C_lock'.
Removing cell 'U2126' in design 'b22_C_lock'.
Removing cell 'U2127' in design 'b22_C_lock'.
Removing cell 'U2128' in design 'b22_C_lock'.
Removing cell 'U2129' in design 'b22_C_lock'.
Removing cell 'U2130' in design 'b22_C_lock'.
Removing cell 'U2131' in design 'b22_C_lock'.
Removing cell 'U2132' in design 'b22_C_lock'.
Removing cell 'U2133' in design 'b22_C_lock'.
Removing cell 'U2134' in design 'b22_C_lock'.
Removing cell 'U2135' in design 'b22_C_lock'.
Removing cell 'U2136' in design 'b22_C_lock'.
Removing cell 'U2137' in design 'b22_C_lock'.
Removing cell 'U2138' in design 'b22_C_lock'.
Removing cell 'U2139' in design 'b22_C_lock'.
Removing cell 'U2140' in design 'b22_C_lock'.
Removing cell 'U2141' in design 'b22_C_lock'.
Removing cell 'U2142' in design 'b22_C_lock'.
Removing cell 'U2143' in design 'b22_C_lock'.
Removing cell 'U2144' in design 'b22_C_lock'.
Removing cell 'U2145' in design 'b22_C_lock'.
Removing cell 'U2146' in design 'b22_C_lock'.
Removing cell 'U2147' in design 'b22_C_lock'.
Removing cell 'U2148' in design 'b22_C_lock'.
Removing cell 'U2149' in design 'b22_C_lock'.
Removing cell 'U2150' in design 'b22_C_lock'.
Removing cell 'U2151' in design 'b22_C_lock'.
Removing cell 'U2152' in design 'b22_C_lock'.
Removing cell 'U2153' in design 'b22_C_lock'.
Removing cell 'U2154' in design 'b22_C_lock'.
Removing cell 'U2155' in design 'b22_C_lock'.
Removing cell 'U2156' in design 'b22_C_lock'.
Removing cell 'U2157' in design 'b22_C_lock'.
Removing cell 'U2158' in design 'b22_C_lock'.
Removing cell 'U2159' in design 'b22_C_lock'.
Removing cell 'U2160' in design 'b22_C_lock'.
Removing cell 'U2161' in design 'b22_C_lock'.
Removing cell 'U2162' in design 'b22_C_lock'.
Removing cell 'U2163' in design 'b22_C_lock'.
Removing cell 'U2164' in design 'b22_C_lock'.
Removing cell 'U2165' in design 'b22_C_lock'.
Removing cell 'U2166' in design 'b22_C_lock'.
Removing cell 'U2167' in design 'b22_C_lock'.
Removing cell 'U2168' in design 'b22_C_lock'.
Removing cell 'U2169' in design 'b22_C_lock'.
Removing cell 'U2170' in design 'b22_C_lock'.
Removing cell 'U2171' in design 'b22_C_lock'.
Removing cell 'U2172' in design 'b22_C_lock'.
Removing cell 'U2173' in design 'b22_C_lock'.
Removing cell 'U2174' in design 'b22_C_lock'.
Removing cell 'U2175' in design 'b22_C_lock'.
Removing cell 'U2176' in design 'b22_C_lock'.
Removing cell 'U2177' in design 'b22_C_lock'.
Removing cell 'U2178' in design 'b22_C_lock'.
Removing cell 'U2179' in design 'b22_C_lock'.
Removing cell 'U2180' in design 'b22_C_lock'.
Removing cell 'U2181' in design 'b22_C_lock'.
Removing cell 'U2182' in design 'b22_C_lock'.
Removing cell 'U2183' in design 'b22_C_lock'.
Removing cell 'U2184' in design 'b22_C_lock'.
Removing cell 'U2185' in design 'b22_C_lock'.
Removing cell 'U2186' in design 'b22_C_lock'.
Removing cell 'U2187' in design 'b22_C_lock'.
Removing cell 'U2188' in design 'b22_C_lock'.
Removing cell 'U2189' in design 'b22_C_lock'.
Removing cell 'U2190' in design 'b22_C_lock'.
Removing cell 'U2191' in design 'b22_C_lock'.
Removing cell 'U2192' in design 'b22_C_lock'.
Removing cell 'U2193' in design 'b22_C_lock'.
Removing cell 'U2194' in design 'b22_C_lock'.
Removing cell 'U2195' in design 'b22_C_lock'.
Removing cell 'U2196' in design 'b22_C_lock'.
Removing cell 'U2197' in design 'b22_C_lock'.
Removing cell 'U2198' in design 'b22_C_lock'.
Removing cell 'U2199' in design 'b22_C_lock'.
Removing cell 'U2200' in design 'b22_C_lock'.
Removing cell 'U2201' in design 'b22_C_lock'.
Removing cell 'U2202' in design 'b22_C_lock'.
Removing cell 'U2203' in design 'b22_C_lock'.
Removing cell 'U2204' in design 'b22_C_lock'.
Removing cell 'U2205' in design 'b22_C_lock'.
Removing cell 'U2206' in design 'b22_C_lock'.
Removing cell 'U2207' in design 'b22_C_lock'.
Removing cell 'U2208' in design 'b22_C_lock'.
Removing cell 'U2209' in design 'b22_C_lock'.
Removing cell 'U2210' in design 'b22_C_lock'.
Removing cell 'U2211' in design 'b22_C_lock'.
Removing cell 'U2212' in design 'b22_C_lock'.
Removing cell 'U2213' in design 'b22_C_lock'.
Removing cell 'U2214' in design 'b22_C_lock'.
Removing cell 'U2215' in design 'b22_C_lock'.
Removing cell 'U2216' in design 'b22_C_lock'.
Removing cell 'U2217' in design 'b22_C_lock'.
Removing cell 'U2218' in design 'b22_C_lock'.
Removing cell 'U2219' in design 'b22_C_lock'.
Removing cell 'U2220' in design 'b22_C_lock'.
Removing cell 'U2221' in design 'b22_C_lock'.
Removing cell 'U2222' in design 'b22_C_lock'.
Removing cell 'U2223' in design 'b22_C_lock'.
Removing cell 'U2224' in design 'b22_C_lock'.
Removing cell 'U2225' in design 'b22_C_lock'.
Removing cell 'U2226' in design 'b22_C_lock'.
Removing cell 'U2227' in design 'b22_C_lock'.
Removing cell 'U2228' in design 'b22_C_lock'.
Removing cell 'U2229' in design 'b22_C_lock'.
Removing cell 'U2230' in design 'b22_C_lock'.
Removing cell 'U2231' in design 'b22_C_lock'.
Removing cell 'U2232' in design 'b22_C_lock'.
Removing cell 'U2233' in design 'b22_C_lock'.
Removing cell 'U2234' in design 'b22_C_lock'.
Removing cell 'U2235' in design 'b22_C_lock'.
Removing cell 'U2236' in design 'b22_C_lock'.
Removing cell 'U2237' in design 'b22_C_lock'.
Removing cell 'U2238' in design 'b22_C_lock'.
Removing cell 'U2239' in design 'b22_C_lock'.
Removing cell 'U2240' in design 'b22_C_lock'.
Removing cell 'U2241' in design 'b22_C_lock'.
Removing cell 'U2242' in design 'b22_C_lock'.
Removing cell 'U2243' in design 'b22_C_lock'.
Removing cell 'U2244' in design 'b22_C_lock'.
Removing cell 'U2245' in design 'b22_C_lock'.
Removing cell 'U2246' in design 'b22_C_lock'.
Removing cell 'U2247' in design 'b22_C_lock'.
Removing cell 'U2248' in design 'b22_C_lock'.
Removing cell 'U2249' in design 'b22_C_lock'.
Removing cell 'U2250' in design 'b22_C_lock'.
Removing cell 'U2251' in design 'b22_C_lock'.
Removing cell 'U2252' in design 'b22_C_lock'.
Removing cell 'U2253' in design 'b22_C_lock'.
Removing cell 'U2254' in design 'b22_C_lock'.
Removing cell 'U2255' in design 'b22_C_lock'.
Removing cell 'U2256' in design 'b22_C_lock'.
Removing cell 'U2257' in design 'b22_C_lock'.
Removing cell 'U2258' in design 'b22_C_lock'.
Removing cell 'U2259' in design 'b22_C_lock'.
Removing cell 'U2260' in design 'b22_C_lock'.
Removing cell 'U2261' in design 'b22_C_lock'.
Removing cell 'U2262' in design 'b22_C_lock'.
Removing cell 'U2263' in design 'b22_C_lock'.
Removing cell 'U2264' in design 'b22_C_lock'.
Removing cell 'U2265' in design 'b22_C_lock'.
Removing cell 'U2266' in design 'b22_C_lock'.
Removing cell 'U2267' in design 'b22_C_lock'.
Removing cell 'U2268' in design 'b22_C_lock'.
Removing cell 'U2269' in design 'b22_C_lock'.
Removing cell 'U2270' in design 'b22_C_lock'.
Removing cell 'U2271' in design 'b22_C_lock'.
Removing cell 'U2272' in design 'b22_C_lock'.
Removing cell 'U2273' in design 'b22_C_lock'.
Removing cell 'U2274' in design 'b22_C_lock'.
Removing cell 'U2275' in design 'b22_C_lock'.
Removing cell 'U2276' in design 'b22_C_lock'.
Removing cell 'U2277' in design 'b22_C_lock'.
Removing cell 'U2278' in design 'b22_C_lock'.
Removing cell 'U2279' in design 'b22_C_lock'.
Removing cell 'U2280' in design 'b22_C_lock'.
Removing cell 'U2281' in design 'b22_C_lock'.
Removing cell 'U2282' in design 'b22_C_lock'.
Removing cell 'U2283' in design 'b22_C_lock'.
Removing cell 'U2284' in design 'b22_C_lock'.
Removing cell 'U2285' in design 'b22_C_lock'.
Removing cell 'U2286' in design 'b22_C_lock'.
Removing cell 'U2287' in design 'b22_C_lock'.
Removing cell 'U2288' in design 'b22_C_lock'.
Removing cell 'U2289' in design 'b22_C_lock'.
Removing cell 'U2290' in design 'b22_C_lock'.
Removing cell 'U2291' in design 'b22_C_lock'.
Removing cell 'U2292' in design 'b22_C_lock'.
Removing cell 'U2293' in design 'b22_C_lock'.
Removing cell 'U2294' in design 'b22_C_lock'.
Removing cell 'U2295' in design 'b22_C_lock'.
Removing cell 'U2296' in design 'b22_C_lock'.
Removing cell 'U2297' in design 'b22_C_lock'.
Removing cell 'U2298' in design 'b22_C_lock'.
Removing cell 'U2299' in design 'b22_C_lock'.
Removing cell 'U2300' in design 'b22_C_lock'.
Removing cell 'U2301' in design 'b22_C_lock'.
Removing cell 'U2302' in design 'b22_C_lock'.
Removing cell 'U2303' in design 'b22_C_lock'.
Removing cell 'U2304' in design 'b22_C_lock'.
Removing cell 'U2305' in design 'b22_C_lock'.
Removing cell 'U2306' in design 'b22_C_lock'.
Removing cell 'U2307' in design 'b22_C_lock'.
Removing cell 'U2308' in design 'b22_C_lock'.
Removing cell 'U2309' in design 'b22_C_lock'.
Removing cell 'U2310' in design 'b22_C_lock'.
Removing cell 'U2311' in design 'b22_C_lock'.
Removing cell 'U2312' in design 'b22_C_lock'.
Removing cell 'U2313' in design 'b22_C_lock'.
Removing cell 'U2314' in design 'b22_C_lock'.
Removing cell 'U2315' in design 'b22_C_lock'.
Removing cell 'U2316' in design 'b22_C_lock'.
Removing cell 'U2317' in design 'b22_C_lock'.
Removing cell 'U2318' in design 'b22_C_lock'.
Removing cell 'U2319' in design 'b22_C_lock'.
Removing cell 'U2320' in design 'b22_C_lock'.
Removing cell 'U2321' in design 'b22_C_lock'.
Removing cell 'U2322' in design 'b22_C_lock'.
Removing cell 'U2323' in design 'b22_C_lock'.
Removing cell 'U2324' in design 'b22_C_lock'.
Removing cell 'U2325' in design 'b22_C_lock'.
Removing cell 'U2326' in design 'b22_C_lock'.
Removing cell 'U2327' in design 'b22_C_lock'.
Removing cell 'U2328' in design 'b22_C_lock'.
Removing cell 'U2329' in design 'b22_C_lock'.
Removing cell 'U2330' in design 'b22_C_lock'.
Removing cell 'U2331' in design 'b22_C_lock'.
Removing cell 'U2332' in design 'b22_C_lock'.
Removing cell 'U2333' in design 'b22_C_lock'.
Removing cell 'U2334' in design 'b22_C_lock'.
Removing cell 'U2335' in design 'b22_C_lock'.
Removing cell 'U2336' in design 'b22_C_lock'.
Removing cell 'U2337' in design 'b22_C_lock'.
Removing cell 'U2338' in design 'b22_C_lock'.
Removing cell 'U2339' in design 'b22_C_lock'.
Removing cell 'U2340' in design 'b22_C_lock'.
Removing cell 'U2341' in design 'b22_C_lock'.
Removing cell 'U2342' in design 'b22_C_lock'.
Removing cell 'U2343' in design 'b22_C_lock'.
Removing cell 'U2344' in design 'b22_C_lock'.
Removing cell 'U2345' in design 'b22_C_lock'.
Removing cell 'U2346' in design 'b22_C_lock'.
Removing cell 'U2347' in design 'b22_C_lock'.
Removing cell 'U2348' in design 'b22_C_lock'.
Removing cell 'U2349' in design 'b22_C_lock'.
Removing cell 'U2350' in design 'b22_C_lock'.
Removing cell 'U2351' in design 'b22_C_lock'.
Removing cell 'U2352' in design 'b22_C_lock'.
Removing cell 'U2353' in design 'b22_C_lock'.
Removing cell 'U2354' in design 'b22_C_lock'.
Removing cell 'U2355' in design 'b22_C_lock'.
Removing cell 'U2356' in design 'b22_C_lock'.
Removing cell 'U2357' in design 'b22_C_lock'.
Removing cell 'U2358' in design 'b22_C_lock'.
Removing cell 'U2359' in design 'b22_C_lock'.
Removing cell 'U2360' in design 'b22_C_lock'.
Removing cell 'U2361' in design 'b22_C_lock'.
Removing cell 'U2362' in design 'b22_C_lock'.
Removing cell 'U2363' in design 'b22_C_lock'.
Removing cell 'U2364' in design 'b22_C_lock'.
Removing cell 'U2365' in design 'b22_C_lock'.
Removing cell 'U2366' in design 'b22_C_lock'.
Removing cell 'U2367' in design 'b22_C_lock'.
Removing cell 'U2368' in design 'b22_C_lock'.
Removing cell 'U2369' in design 'b22_C_lock'.
Removing cell 'U2370' in design 'b22_C_lock'.
Removing cell 'U2371' in design 'b22_C_lock'.
Removing cell 'U2372' in design 'b22_C_lock'.
Removing cell 'U2373' in design 'b22_C_lock'.
Removing cell 'U2374' in design 'b22_C_lock'.
Removing cell 'U2375' in design 'b22_C_lock'.
Removing cell 'U2376' in design 'b22_C_lock'.
Removing cell 'U2377' in design 'b22_C_lock'.
Removing cell 'U2378' in design 'b22_C_lock'.
Removing cell 'U2379' in design 'b22_C_lock'.
Removing cell 'U2380' in design 'b22_C_lock'.
Removing cell 'U2381' in design 'b22_C_lock'.
Removing cell 'U2382' in design 'b22_C_lock'.
Removing cell 'U2383' in design 'b22_C_lock'.
Removing cell 'U2384' in design 'b22_C_lock'.
Removing cell 'U2385' in design 'b22_C_lock'.
Removing cell 'U2386' in design 'b22_C_lock'.
Removing cell 'U2387' in design 'b22_C_lock'.
Removing cell 'U2388' in design 'b22_C_lock'.
Removing cell 'U2389' in design 'b22_C_lock'.
Removing cell 'U2390' in design 'b22_C_lock'.
Removing cell 'U2391' in design 'b22_C_lock'.
Removing cell 'U2392' in design 'b22_C_lock'.
Removing cell 'U2393' in design 'b22_C_lock'.
Removing cell 'U2394' in design 'b22_C_lock'.
Removing cell 'U2395' in design 'b22_C_lock'.
Removing cell 'U2396' in design 'b22_C_lock'.
Removing cell 'U2397' in design 'b22_C_lock'.
Removing cell 'U2398' in design 'b22_C_lock'.
Removing cell 'U2399' in design 'b22_C_lock'.
Removing cell 'U2400' in design 'b22_C_lock'.
Removing cell 'U2401' in design 'b22_C_lock'.
Removing cell 'U2402' in design 'b22_C_lock'.
Removing cell 'U2491' in design 'b22_C_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
SI_31_ SI_30_ SI_29_ SI_28_ SI_27_ SI_26_ SI_25_ SI_24_ SI_23_ SI_22_ SI_21_ SI_20_ SI_19_ SI_18_ SI_17_ SI_16_ SI_15_ SI_14_ SI_13_ SI_12_ SI_11_ SI_10_ SI_9_ SI_8_ SI_7_ SI_6_ SI_5_ SI_4_ SI_3_ SI_2_ SI_1_ SI_0_ P1_ADDR_REG_19__SCAN_IN P1_DATAO_REG_0__SCAN_IN P1_DATAO_REG_1__SCAN_IN P1_DATAO_REG_2__SCAN_IN P1_DATAO_REG_3__SCAN_IN P1_DATAO_REG_4__SCAN_IN P1_DATAO_REG_5__SCAN_IN P1_DATAO_REG_6__SCAN_IN P1_DATAO_REG_7__SCAN_IN P1_DATAO_REG_8__SCAN_IN P1_DATAO_REG_9__SCAN_IN P1_DATAO_REG_10__SCAN_IN P1_DATAO_REG_11__SCAN_IN P1_DATAO_REG_12__SCAN_IN P1_DATAO_REG_13__SCAN_IN P1_DATAO_REG_14__SCAN_IN P1_DATAO_REG_15__SCAN_IN P1_DATAO_REG_16__SCAN_IN P1_DATAO_REG_17__SCAN_IN P1_DATAO_REG_18__SCAN_IN P1_DATAO_REG_19__SCAN_IN P1_DATAO_REG_20__SCAN_IN P1_DATAO_REG_21__SCAN_IN P1_DATAO_REG_22__SCAN_IN P1_DATAO_REG_23__SCAN_IN P1_DATAO_REG_24__SCAN_IN P1_DATAO_REG_25__SCAN_IN P1_DATAO_REG_26__SCAN_IN P1_DATAO_REG_27__SCAN_IN P1_DATAO_REG_28__SCAN_IN P1_DATAO_REG_29__SCAN_IN P1_DATAO_REG_30__SCAN_IN P1_DATAO_REG_31__SCAN_IN P1_RD_REG_SCAN_IN P2_IR_REG_0__SCAN_IN P2_IR_REG_1__SCAN_IN P2_IR_REG_2__SCAN_IN P2_IR_REG_3__SCAN_IN P2_IR_REG_4__SCAN_IN P2_IR_REG_5__SCAN_IN P2_IR_REG_6__SCAN_IN P2_IR_REG_7__SCAN_IN P2_IR_REG_8__SCAN_IN P2_IR_REG_9__SCAN_IN P2_IR_REG_10__SCAN_IN P2_IR_REG_11__SCAN_IN P2_IR_REG_12__SCAN_IN P2_IR_REG_13__SCAN_IN P2_IR_REG_14__SCAN_IN P2_IR_REG_15__SCAN_IN P2_IR_REG_16__SCAN_IN P2_IR_REG_17__SCAN_IN P2_IR_REG_18__SCAN_IN P2_IR_REG_19__SCAN_IN P2_IR_REG_20__SCAN_IN P2_IR_REG_21__SCAN_IN P2_IR_REG_22__SCAN_IN P2_IR_REG_23__SCAN_IN P2_IR_REG_24__SCAN_IN P2_IR_REG_25__SCAN_IN P2_IR_REG_26__SCAN_IN P2_IR_REG_27__SCAN_IN P2_IR_REG_28__SCAN_IN P2_IR_REG_29__SCAN_IN P2_IR_REG_30__SCAN_IN P2_IR_REG_31__SCAN_IN P2_REG0_REG_0__SCAN_IN P2_REG0_REG_1__SCAN_IN P2_REG0_REG_2__SCAN_IN P2_REG0_REG_3__SCAN_IN P2_REG0_REG_4__SCAN_IN P2_REG0_REG_5__SCAN_IN P2_REG0_REG_6__SCAN_IN P2_REG0_REG_7__SCAN_IN P2_REG0_REG_8__SCAN_IN P2_REG0_REG_9__SCAN_IN P2_REG0_REG_10__SCAN_IN P2_REG0_REG_11__SCAN_IN P2_REG0_REG_12__SCAN_IN P2_REG0_REG_13__SCAN_IN P2_REG0_REG_14__SCAN_IN P2_REG0_REG_15__SCAN_IN P2_REG0_REG_16__SCAN_IN P2_REG0_REG_17__SCAN_IN P2_REG0_REG_18__SCAN_IN P2_REG0_REG_19__SCAN_IN P2_REG0_REG_20__SCAN_IN P2_REG0_REG_21__SCAN_IN P2_REG0_REG_22__SCAN_IN P2_REG0_REG_23__SCAN_IN P2_REG0_REG_24__SCAN_IN P2_REG0_REG_25__SCAN_IN P2_REG0_REG_26__SCAN_IN P2_REG0_REG_27__SCAN_IN P2_REG0_REG_28__SCAN_IN P2_REG0_REG_29__SCAN_IN P2_REG0_REG_30__SCAN_IN P2_REG0_REG_31__SCAN_IN P2_REG1_REG_0__SCAN_IN P2_REG1_REG_1__SCAN_IN P2_REG1_REG_2__SCAN_IN P2_REG1_REG_3__SCAN_IN P2_REG1_REG_4__SCAN_IN P2_REG1_REG_5__SCAN_IN P2_REG1_REG_6__SCAN_IN P2_REG1_REG_7__SCAN_IN P2_REG1_REG_8__SCAN_IN P2_REG1_REG_9__SCAN_IN P2_REG1_REG_10__SCAN_IN P2_REG1_REG_11__SCAN_IN P2_REG1_REG_12__SCAN_IN P2_REG1_REG_13__SCAN_IN P2_REG1_REG_14__SCAN_IN P2_REG1_REG_15__SCAN_IN P2_REG1_REG_16__SCAN_IN P2_REG1_REG_17__SCAN_IN P2_REG1_REG_18__SCAN_IN P2_REG1_REG_19__SCAN_IN P2_REG1_REG_20__SCAN_IN P2_REG1_REG_21__SCAN_IN P2_REG1_REG_22__SCAN_IN P2_REG1_REG_23__SCAN_IN P2_REG1_REG_24__SCAN_IN P2_REG1_REG_25__SCAN_IN P2_REG1_REG_26__SCAN_IN P2_REG1_REG_27__SCAN_IN P2_REG1_REG_28__SCAN_IN P2_REG1_REG_29__SCAN_IN P2_REG1_REG_30__SCAN_IN P2_REG1_REG_31__SCAN_IN P2_REG2_REG_0__SCAN_IN P2_REG2_REG_1__SCAN_IN P2_REG2_REG_2__SCAN_IN P2_REG2_REG_3__SCAN_IN P2_REG2_REG_4__SCAN_IN P2_REG2_REG_5__SCAN_IN P2_REG2_REG_6__SCAN_IN P2_REG2_REG_7__SCAN_IN P2_REG2_REG_8__SCAN_IN P2_REG2_REG_9__SCAN_IN P2_REG2_REG_10__SCAN_IN P2_REG2_REG_11__SCAN_IN P2_REG2_REG_12__SCAN_IN P2_REG2_REG_13__SCAN_IN P2_REG2_REG_14__SCAN_IN P2_REG2_REG_15__SCAN_IN P2_REG2_REG_16__SCAN_IN P2_REG2_REG_17__SCAN_IN P2_REG2_REG_18__SCAN_IN P2_REG2_REG_19__SCAN_IN P2_REG2_REG_20__SCAN_IN P2_REG2_REG_21__SCAN_IN P2_REG2_REG_22__SCAN_IN P2_REG2_REG_23__SCAN_IN P2_REG2_REG_24__SCAN_IN P2_REG2_REG_25__SCAN_IN P2_REG2_REG_26__SCAN_IN P2_REG2_REG_27__SCAN_IN P2_REG2_REG_28__SCAN_IN P2_REG2_REG_29__SCAN_IN P2_REG2_REG_30__SCAN_IN P2_REG2_REG_31__SCAN_IN P2_ADDR_REG_19__SCAN_IN P2_DATAO_REG_0__SCAN_IN P2_DATAO_REG_1__SCAN_IN P2_DATAO_REG_2__SCAN_IN P2_DATAO_REG_3__SCAN_IN P2_DATAO_REG_4__SCAN_IN P2_DATAO_REG_5__SCAN_IN P2_DATAO_REG_6__SCAN_IN P2_DATAO_REG_7__SCAN_IN P2_DATAO_REG_8__SCAN_IN P2_DATAO_REG_9__SCAN_IN P2_DATAO_REG_10__SCAN_IN P2_DATAO_REG_11__SCAN_IN P2_DATAO_REG_12__SCAN_IN P2_DATAO_REG_13__SCAN_IN P2_DATAO_REG_14__SCAN_IN P2_DATAO_REG_15__SCAN_IN P2_DATAO_REG_16__SCAN_IN P2_DATAO_REG_17__SCAN_IN P2_DATAO_REG_18__SCAN_IN P2_DATAO_REG_19__SCAN_IN P2_DATAO_REG_20__SCAN_IN P2_DATAO_REG_21__SCAN_IN P2_DATAO_REG_22__SCAN_IN P2_DATAO_REG_23__SCAN_IN P2_DATAO_REG_24__SCAN_IN P2_DATAO_REG_25__SCAN_IN P2_DATAO_REG_26__SCAN_IN P2_DATAO_REG_27__SCAN_IN P2_DATAO_REG_28__SCAN_IN P2_DATAO_REG_29__SCAN_IN P2_DATAO_REG_30__SCAN_IN P2_DATAO_REG_31__SCAN_IN P2_B_REG_SCAN_IN P2_REG3_REG_15__SCAN_IN P2_REG3_REG_26__SCAN_IN P2_REG3_REG_6__SCAN_IN P2_REG3_REG_18__SCAN_IN P2_REG3_REG_2__SCAN_IN P2_REG3_REG_11__SCAN_IN P2_REG3_REG_22__SCAN_IN P2_REG3_REG_13__SCAN_IN P2_REG3_REG_20__SCAN_IN P2_REG3_REG_0__SCAN_IN P2_REG3_REG_9__SCAN_IN P2_REG3_REG_4__SCAN_IN P2_REG3_REG_24__SCAN_IN P2_REG3_REG_17__SCAN_IN P2_REG3_REG_5__SCAN_IN P2_REG3_REG_16__SCAN_IN P2_REG3_REG_25__SCAN_IN P2_REG3_REG_12__SCAN_IN P2_REG3_REG_21__SCAN_IN P2_REG3_REG_1__SCAN_IN P2_REG3_REG_8__SCAN_IN P2_REG3_REG_28__SCAN_IN P2_REG3_REG_19__SCAN_IN P2_REG3_REG_3__SCAN_IN P2_REG3_REG_10__SCAN_IN P2_REG3_REG_23__SCAN_IN P2_REG3_REG_14__SCAN_IN P2_REG3_REG_27__SCAN_IN P2_REG3_REG_7__SCAN_IN P2_STATE_REG_SCAN_IN P2_RD_REG_SCAN_IN P3_ADDR_REG_19__SCAN_IN
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
P2_IR_REG_14__SCAN_IN
Removing port 'P2_IR_REG_14__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_15__SCAN_IN
Removing port 'P2_IR_REG_15__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_16__SCAN_IN
Removing port 'P2_IR_REG_16__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_17__SCAN_IN
Removing port 'P2_IR_REG_17__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_18__SCAN_IN
Removing port 'P2_IR_REG_18__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_19__SCAN_IN
Removing port 'P2_IR_REG_19__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_20__SCAN_IN
Removing port 'P2_IR_REG_20__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_21__SCAN_IN
Removing port 'P2_IR_REG_21__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_22__SCAN_IN
Removing port 'P2_IR_REG_22__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_23__SCAN_IN
Removing port 'P2_IR_REG_23__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_24__SCAN_IN
Removing port 'P2_IR_REG_24__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_25__SCAN_IN
Removing port 'P2_IR_REG_25__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_26__SCAN_IN
Removing port 'P2_IR_REG_26__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_27__SCAN_IN
Removing port 'P2_IR_REG_27__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_28__SCAN_IN
Removing port 'P2_IR_REG_28__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_29__SCAN_IN
Removing port 'P2_IR_REG_29__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_30__SCAN_IN
Removing port 'P2_IR_REG_30__SCAN_IN' in design 'b22_C_lock'.
1
P2_IR_REG_31__SCAN_IN
Removing port 'P2_IR_REG_31__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_0__SCAN_IN
Removing port 'P2_REG0_REG_0__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_1__SCAN_IN
Removing port 'P2_REG0_REG_1__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_2__SCAN_IN
Removing port 'P2_REG0_REG_2__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_3__SCAN_IN
Removing port 'P2_REG0_REG_3__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_4__SCAN_IN
Removing port 'P2_REG0_REG_4__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_5__SCAN_IN
Removing port 'P2_REG0_REG_5__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_6__SCAN_IN
Removing port 'P2_REG0_REG_6__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_7__SCAN_IN
Removing port 'P2_REG0_REG_7__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_8__SCAN_IN
Removing port 'P2_REG0_REG_8__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_9__SCAN_IN
Removing port 'P2_REG0_REG_9__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_10__SCAN_IN
Removing port 'P2_REG0_REG_10__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_11__SCAN_IN
Removing port 'P2_REG0_REG_11__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_12__SCAN_IN
Removing port 'P2_REG0_REG_12__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_13__SCAN_IN
Removing port 'P2_REG0_REG_13__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_14__SCAN_IN
Removing port 'P2_REG0_REG_14__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_15__SCAN_IN
Removing port 'P2_REG0_REG_15__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_16__SCAN_IN
Removing port 'P2_REG0_REG_16__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_17__SCAN_IN
Removing port 'P2_REG0_REG_17__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_18__SCAN_IN
Removing port 'P2_REG0_REG_18__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_19__SCAN_IN
Removing port 'P2_REG0_REG_19__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_20__SCAN_IN
Removing port 'P2_REG0_REG_20__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_21__SCAN_IN
Removing port 'P2_REG0_REG_21__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_22__SCAN_IN
Removing port 'P2_REG0_REG_22__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_23__SCAN_IN
Removing port 'P2_REG0_REG_23__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_24__SCAN_IN
Removing port 'P2_REG0_REG_24__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_25__SCAN_IN
Removing port 'P2_REG0_REG_25__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_26__SCAN_IN
Removing port 'P2_REG0_REG_26__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_27__SCAN_IN
Removing port 'P2_REG0_REG_27__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_28__SCAN_IN
Removing port 'P2_REG0_REG_28__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_29__SCAN_IN
Removing port 'P2_REG0_REG_29__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_30__SCAN_IN
Removing port 'P2_REG0_REG_30__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG0_REG_31__SCAN_IN
Removing port 'P2_REG0_REG_31__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_0__SCAN_IN
Removing port 'P2_REG1_REG_0__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_1__SCAN_IN
Removing port 'P2_REG1_REG_1__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_2__SCAN_IN
Removing port 'P2_REG1_REG_2__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_3__SCAN_IN
Removing port 'P2_REG1_REG_3__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_4__SCAN_IN
Removing port 'P2_REG1_REG_4__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_5__SCAN_IN
Removing port 'P2_REG1_REG_5__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_6__SCAN_IN
Removing port 'P2_REG1_REG_6__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_7__SCAN_IN
Removing port 'P2_REG1_REG_7__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_8__SCAN_IN
Removing port 'P2_REG1_REG_8__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_9__SCAN_IN
Removing port 'P2_REG1_REG_9__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_10__SCAN_IN
Removing port 'P2_REG1_REG_10__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_11__SCAN_IN
Removing port 'P2_REG1_REG_11__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_12__SCAN_IN
Removing port 'P2_REG1_REG_12__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_13__SCAN_IN
Removing port 'P2_REG1_REG_13__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_14__SCAN_IN
Removing port 'P2_REG1_REG_14__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_15__SCAN_IN
Removing port 'P2_REG1_REG_15__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_16__SCAN_IN
Removing port 'P2_REG1_REG_16__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_17__SCAN_IN
Removing port 'P2_REG1_REG_17__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_18__SCAN_IN
Removing port 'P2_REG1_REG_18__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_19__SCAN_IN
Removing port 'P2_REG1_REG_19__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_20__SCAN_IN
Removing port 'P2_REG1_REG_20__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_21__SCAN_IN
Removing port 'P2_REG1_REG_21__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_22__SCAN_IN
Removing port 'P2_REG1_REG_22__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_23__SCAN_IN
Removing port 'P2_REG1_REG_23__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_24__SCAN_IN
Removing port 'P2_REG1_REG_24__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_25__SCAN_IN
Removing port 'P2_REG1_REG_25__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_26__SCAN_IN
Removing port 'P2_REG1_REG_26__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_27__SCAN_IN
Removing port 'P2_REG1_REG_27__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_28__SCAN_IN
Removing port 'P2_REG1_REG_28__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_29__SCAN_IN
Removing port 'P2_REG1_REG_29__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_30__SCAN_IN
Removing port 'P2_REG1_REG_30__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG1_REG_31__SCAN_IN
Removing port 'P2_REG1_REG_31__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_0__SCAN_IN
Removing port 'P2_REG2_REG_0__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_1__SCAN_IN
Removing port 'P2_REG2_REG_1__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_2__SCAN_IN
Removing port 'P2_REG2_REG_2__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_3__SCAN_IN
Removing port 'P2_REG2_REG_3__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_4__SCAN_IN
Removing port 'P2_REG2_REG_4__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_5__SCAN_IN
Removing port 'P2_REG2_REG_5__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_6__SCAN_IN
Removing port 'P2_REG2_REG_6__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_7__SCAN_IN
Removing port 'P2_REG2_REG_7__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_8__SCAN_IN
Removing port 'P2_REG2_REG_8__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_9__SCAN_IN
Removing port 'P2_REG2_REG_9__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_10__SCAN_IN
Removing port 'P2_REG2_REG_10__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_11__SCAN_IN
Removing port 'P2_REG2_REG_11__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_12__SCAN_IN
Removing port 'P2_REG2_REG_12__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_13__SCAN_IN
Removing port 'P2_REG2_REG_13__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_14__SCAN_IN
Removing port 'P2_REG2_REG_14__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_15__SCAN_IN
Removing port 'P2_REG2_REG_15__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_16__SCAN_IN
Removing port 'P2_REG2_REG_16__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_17__SCAN_IN
Removing port 'P2_REG2_REG_17__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_18__SCAN_IN
Removing port 'P2_REG2_REG_18__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_19__SCAN_IN
Removing port 'P2_REG2_REG_19__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_20__SCAN_IN
Removing port 'P2_REG2_REG_20__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_21__SCAN_IN
Removing port 'P2_REG2_REG_21__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_22__SCAN_IN
Removing port 'P2_REG2_REG_22__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_23__SCAN_IN
Removing port 'P2_REG2_REG_23__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_24__SCAN_IN
Removing port 'P2_REG2_REG_24__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_25__SCAN_IN
Removing port 'P2_REG2_REG_25__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_26__SCAN_IN
Removing port 'P2_REG2_REG_26__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_27__SCAN_IN
Removing port 'P2_REG2_REG_27__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_28__SCAN_IN
Removing port 'P2_REG2_REG_28__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_29__SCAN_IN
Removing port 'P2_REG2_REG_29__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_30__SCAN_IN
Removing port 'P2_REG2_REG_30__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG2_REG_31__SCAN_IN
Removing port 'P2_REG2_REG_31__SCAN_IN' in design 'b22_C_lock'.
1
P2_ADDR_REG_19__SCAN_IN
Removing port 'P2_ADDR_REG_19__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_0__SCAN_IN
Removing port 'P2_DATAO_REG_0__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_1__SCAN_IN
Removing port 'P2_DATAO_REG_1__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_2__SCAN_IN
Removing port 'P2_DATAO_REG_2__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_3__SCAN_IN
Removing port 'P2_DATAO_REG_3__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_4__SCAN_IN
Removing port 'P2_DATAO_REG_4__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_5__SCAN_IN
Removing port 'P2_DATAO_REG_5__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_6__SCAN_IN
Removing port 'P2_DATAO_REG_6__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_7__SCAN_IN
Removing port 'P2_DATAO_REG_7__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_8__SCAN_IN
Removing port 'P2_DATAO_REG_8__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_9__SCAN_IN
Removing port 'P2_DATAO_REG_9__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_10__SCAN_IN
Removing port 'P2_DATAO_REG_10__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_11__SCAN_IN
Removing port 'P2_DATAO_REG_11__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_12__SCAN_IN
Removing port 'P2_DATAO_REG_12__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_13__SCAN_IN
Removing port 'P2_DATAO_REG_13__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_14__SCAN_IN
Removing port 'P2_DATAO_REG_14__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_15__SCAN_IN
Removing port 'P2_DATAO_REG_15__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_16__SCAN_IN
Removing port 'P2_DATAO_REG_16__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_17__SCAN_IN
Removing port 'P2_DATAO_REG_17__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_18__SCAN_IN
Removing port 'P2_DATAO_REG_18__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_19__SCAN_IN
Removing port 'P2_DATAO_REG_19__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_20__SCAN_IN
Removing port 'P2_DATAO_REG_20__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_21__SCAN_IN
Removing port 'P2_DATAO_REG_21__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_22__SCAN_IN
Removing port 'P2_DATAO_REG_22__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_23__SCAN_IN
Removing port 'P2_DATAO_REG_23__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_24__SCAN_IN
Removing port 'P2_DATAO_REG_24__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_25__SCAN_IN
Removing port 'P2_DATAO_REG_25__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_26__SCAN_IN
Removing port 'P2_DATAO_REG_26__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_27__SCAN_IN
Removing port 'P2_DATAO_REG_27__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_28__SCAN_IN
Removing port 'P2_DATAO_REG_28__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_29__SCAN_IN
Removing port 'P2_DATAO_REG_29__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_30__SCAN_IN
Removing port 'P2_DATAO_REG_30__SCAN_IN' in design 'b22_C_lock'.
0
P2_DATAO_REG_31__SCAN_IN
Removing port 'P2_DATAO_REG_31__SCAN_IN' in design 'b22_C_lock'.
1
P2_B_REG_SCAN_IN
Removing port 'P2_B_REG_SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_15__SCAN_IN
Removing port 'P2_REG3_REG_15__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_26__SCAN_IN
Removing port 'P2_REG3_REG_26__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_6__SCAN_IN
Removing port 'P2_REG3_REG_6__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_18__SCAN_IN
Removing port 'P2_REG3_REG_18__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_2__SCAN_IN
Removing port 'P2_REG3_REG_2__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_11__SCAN_IN
Removing port 'P2_REG3_REG_11__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_22__SCAN_IN
Removing port 'P2_REG3_REG_22__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_13__SCAN_IN
Removing port 'P2_REG3_REG_13__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_20__SCAN_IN
Removing port 'P2_REG3_REG_20__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_0__SCAN_IN
Removing port 'P2_REG3_REG_0__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_9__SCAN_IN
Removing port 'P2_REG3_REG_9__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_4__SCAN_IN
Removing port 'P2_REG3_REG_4__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_24__SCAN_IN
Removing port 'P2_REG3_REG_24__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_17__SCAN_IN
Removing port 'P2_REG3_REG_17__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_5__SCAN_IN
Removing port 'P2_REG3_REG_5__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_16__SCAN_IN
Removing port 'P2_REG3_REG_16__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_25__SCAN_IN
Removing port 'P2_REG3_REG_25__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_12__SCAN_IN
Removing port 'P2_REG3_REG_12__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_21__SCAN_IN
Removing port 'P2_REG3_REG_21__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_1__SCAN_IN
Removing port 'P2_REG3_REG_1__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_8__SCAN_IN
Removing port 'P2_REG3_REG_8__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_28__SCAN_IN
Removing port 'P2_REG3_REG_28__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_19__SCAN_IN
Removing port 'P2_REG3_REG_19__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_3__SCAN_IN
Removing port 'P2_REG3_REG_3__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_10__SCAN_IN
Removing port 'P2_REG3_REG_10__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_23__SCAN_IN
Removing port 'P2_REG3_REG_23__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_14__SCAN_IN
Removing port 'P2_REG3_REG_14__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_27__SCAN_IN
Removing port 'P2_REG3_REG_27__SCAN_IN' in design 'b22_C_lock'.
1
P2_REG3_REG_7__SCAN_IN
Removing port 'P2_REG3_REG_7__SCAN_IN' in design 'b22_C_lock'.
1
P2_STATE_REG_SCAN_IN
Removing port 'P2_STATE_REG_SCAN_IN' in design 'b22_C_lock'.
1
P2_RD_REG_SCAN_IN
Removing port 'P2_RD_REG_SCAN_IN' in design 'b22_C_lock'.
1
P3_ADDR_REG_19__SCAN_IN
Removing port 'P3_ADDR_REG_19__SCAN_IN' in design 'b22_C_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/b22_C/CASlock_b22_C_n2486_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  INV_X1 U1358 ( .A(P1_DATAO_REG_12__SCAN_IN), .ZN(n2447) );
  INV_X1 U1502 ( .A(P2_IR_REG_6__SCAN_IN), .ZN(n1576) );
  INV_X1 U1763 ( .A(P2_IR_REG_7__SCAN_IN), .ZN(n1634) );
  NAND2_X1 U2403 ( .A1(P1_DATAO_REG_21__SCAN_IN), .A2(P1_DATAO_REG_20__SCAN_IN), .ZN(n2457) );
  INV_X1 U2404 ( .A(P1_DATAO_REG_3__SCAN_IN), .ZN(n2436) );
  INV_X1 U2405 ( .A(SI_3_), .ZN(n2430) );
  INV_X1 U2406 ( .A(SI_6_), .ZN(n2426) );
  INV_X1 U2407 ( .A(SI_12_), .ZN(n2398) );
  NOR2_X1 U2408 ( .A1(SI_11_), .A2(n2398), .ZN(n2420) );
  NOR2_X1 U2409 ( .A1(SI_16_), .A2(SI_15_), .ZN(n2415) );
  INV_X1 U2410 ( .A(SI_25_), .ZN(n2406) );
  NOR2_X1 U2411 ( .A1(SI_30_), .A2(SI_28_), .ZN(n2399) );
  NAND2_X1 U2412 ( .A1(SI_29_), .A2(n2399), .ZN(n2400) );
  NOR2_X1 U2413 ( .A1(SI_31_), .A2(n2400), .ZN(n2401) );
  NOR2_X1 U2414 ( .A1(SI_26_), .A2(n2401), .ZN(n2402) );
  NAND2_X1 U2415 ( .A1(SI_27_), .A2(n2402), .ZN(n2403) );
  NAND2_X1 U2416 ( .A1(SI_23_), .A2(n2403), .ZN(n2404) );
  NOR2_X1 U2417 ( .A1(SI_24_), .A2(n2404), .ZN(n2405) );
  NAND2_X1 U2418 ( .A1(n2406), .A2(n2405), .ZN(n2408) );
  NOR2_X1 U2419 ( .A1(SI_22_), .A2(SI_21_), .ZN(n2407) );
  NAND2_X1 U2420 ( .A1(n2408), .A2(n2407), .ZN(n2410) );
  INV_X1 U2421 ( .A(SI_20_), .ZN(n2409) );
  NAND2_X1 U2422 ( .A1(n2410), .A2(n2409), .ZN(n2412) );
  NOR2_X1 U2423 ( .A1(SI_18_), .A2(SI_19_), .ZN(n2411) );
  NAND2_X1 U2424 ( .A1(n2412), .A2(n2411), .ZN(n2413) );
  NAND2_X1 U2425 ( .A1(SI_17_), .A2(n2413), .ZN(n2414) );
  NAND2_X1 U2426 ( .A1(n2415), .A2(n2414), .ZN(n2417) );
  NAND2_X1 U2427 ( .A1(SI_13_), .A2(SI_14_), .ZN(n2416) );
  NOR2_X1 U2428 ( .A1(n2417), .A2(n2416), .ZN(n2418) );
  NOR2_X1 U2429 ( .A1(SI_10_), .A2(n2418), .ZN(n2419) );
  NAND2_X1 U2430 ( .A1(n2420), .A2(n2419), .ZN(n2422) );
  NOR2_X1 U2431 ( .A1(SI_9_), .A2(SI_8_), .ZN(n2421) );
  NAND2_X1 U2432 ( .A1(n2422), .A2(n2421), .ZN(n2423) );
  NAND2_X1 U2433 ( .A1(SI_7_), .A2(n2423), .ZN(n2424) );
  NAND2_X1 U2434 ( .A1(SI_5_), .A2(n2424), .ZN(n2425) );
  NOR2_X1 U2435 ( .A1(n2426), .A2(n2425), .ZN(n2427) );
  NOR2_X1 U2436 ( .A1(SI_4_), .A2(n2427), .ZN(n2428) );
  NOR2_X1 U2437 ( .A1(SI_1_), .A2(n2428), .ZN(n2429) );
  NAND2_X1 U2438 ( .A1(n2430), .A2(n2429), .ZN(n2431) );
  NOR2_X1 U2439 ( .A1(SI_2_), .A2(n2431), .ZN(n2432) );
  NOR2_X1 U2440 ( .A1(SI_0_), .A2(n2432), .ZN(n2433) );
  NOR2_X1 U2441 ( .A1(n2433), .A2(P1_ADDR_REG_19__SCAN_IN), .ZN(n2434) );
  NAND2_X1 U2442 ( .A1(P1_DATAO_REG_0__SCAN_IN), .A2(n2434), .ZN(n2435) );
  NAND2_X1 U2443 ( .A1(n2436), .A2(n2435), .ZN(n2437) );
  NOR2_X1 U2444 ( .A1(n2437), .A2(P1_DATAO_REG_1__SCAN_IN), .ZN(n2438) );
  NAND2_X1 U2445 ( .A1(P1_DATAO_REG_2__SCAN_IN), .A2(n2438), .ZN(n2439) );
  NAND2_X1 U2446 ( .A1(P1_DATAO_REG_4__SCAN_IN), .A2(n2439), .ZN(n2440) );
  NAND2_X1 U2447 ( .A1(P1_DATAO_REG_5__SCAN_IN), .A2(n2440), .ZN(n2441) );
  NAND2_X1 U2448 ( .A1(P1_DATAO_REG_6__SCAN_IN), .A2(n2441), .ZN(n2442) );
  NOR2_X1 U2449 ( .A1(n2442), .A2(P1_DATAO_REG_7__SCAN_IN), .ZN(n2443) );
  NOR2_X1 U2450 ( .A1(P1_DATAO_REG_8__SCAN_IN), .A2(n2443), .ZN(n2444) );
  NOR2_X1 U2451 ( .A1(P1_DATAO_REG_9__SCAN_IN), .A2(n2444), .ZN(n2445) );
  NAND2_X1 U2452 ( .A1(n2445), .A2(P1_DATAO_REG_10__SCAN_IN), .ZN(n2446) );
  NAND2_X1 U2453 ( .A1(n2446), .A2(P1_DATAO_REG_11__SCAN_IN), .ZN(n2449) );
  NOR2_X1 U2454 ( .A1(P1_DATAO_REG_13__SCAN_IN), .A2(n2447), .ZN(n2448) );
  NAND2_X1 U2455 ( .A1(n2449), .A2(n2448), .ZN(n2450) );
  NAND2_X1 U2456 ( .A1(n2450), .A2(P1_DATAO_REG_14__SCAN_IN), .ZN(n2451) );
  NAND2_X1 U2457 ( .A1(n2451), .A2(P1_DATAO_REG_15__SCAN_IN), .ZN(n2452) );
  NAND2_X1 U2458 ( .A1(n2452), .A2(P1_DATAO_REG_16__SCAN_IN), .ZN(n2453) );
  NAND2_X1 U2459 ( .A1(P1_DATAO_REG_17__SCAN_IN), .A2(n2453), .ZN(n2454) );
  NOR2_X1 U2460 ( .A1(P1_DATAO_REG_18__SCAN_IN), .A2(n2454), .ZN(n2455) );
  NOR2_X1 U2461 ( .A1(P1_DATAO_REG_19__SCAN_IN), .A2(n2455), .ZN(n2456) );
  NOR2_X1 U2462 ( .A1(n2457), .A2(n2456), .ZN(n2458) );
  NAND2_X1 U2463 ( .A1(P1_DATAO_REG_22__SCAN_IN), .A2(n2458), .ZN(n2459) );
  NAND2_X1 U2464 ( .A1(P1_DATAO_REG_23__SCAN_IN), .A2(n2459), .ZN(n2460) );
  NOR2_X1 U2465 ( .A1(n2460), .A2(P1_DATAO_REG_24__SCAN_IN), .ZN(n2461) );
  NOR2_X1 U2466 ( .A1(P1_DATAO_REG_25__SCAN_IN), .A2(n2461), .ZN(n2462) );
  NOR2_X1 U2467 ( .A1(P1_DATAO_REG_26__SCAN_IN), .A2(n2462), .ZN(n2463) );
  NAND2_X1 U2468 ( .A1(n2463), .A2(P1_DATAO_REG_27__SCAN_IN), .ZN(n2464) );
  NAND2_X1 U2469 ( .A1(n2464), .A2(P1_DATAO_REG_28__SCAN_IN), .ZN(n2465) );
  NAND2_X1 U2470 ( .A1(n2465), .A2(P1_DATAO_REG_29__SCAN_IN), .ZN(n2467) );
  INV_X1 U2471 ( .A(P1_DATAO_REG_30__SCAN_IN), .ZN(n2466) );
  NAND2_X1 U2472 ( .A1(n2467), .A2(n2466), .ZN(n2468) );
  NAND2_X1 U2473 ( .A1(n2468), .A2(P1_DATAO_REG_31__SCAN_IN), .ZN(n2470) );
  NOR2_X1 U2474 ( .A1(P2_IR_REG_0__SCAN_IN), .A2(P1_RD_REG_SCAN_IN), .ZN(n2469) );
  NAND2_X1 U2475 ( .A1(n2470), .A2(n2469), .ZN(n2472) );
  INV_X1 U2476 ( .A(P2_IR_REG_1__SCAN_IN), .ZN(n2471) );
  NAND2_X1 U2477 ( .A1(n2472), .A2(n2471), .ZN(n2473) );
  NAND2_X1 U2478 ( .A1(n2473), .A2(P2_IR_REG_2__SCAN_IN), .ZN(n2474) );
  NAND2_X1 U2479 ( .A1(n2474), .A2(P2_IR_REG_4__SCAN_IN), .ZN(n2475) );
  NOR2_X1 U2480 ( .A1(P2_IR_REG_3__SCAN_IN), .A2(n2475), .ZN(n2476) );
  NAND2_X1 U2481 ( .A1(P2_IR_REG_5__SCAN_IN), .A2(n2476), .ZN(n2477) );
  NAND2_X1 U2482 ( .A1(n2477), .A2(n1576), .ZN(n2478) );
  NAND2_X1 U2483 ( .A1(n2478), .A2(n1634), .ZN(n2480) );
  NOR2_X1 U2484 ( .A1(P2_IR_REG_8__SCAN_IN), .A2(P2_IR_REG_9__SCAN_IN), .ZN(        n2479) );
  NAND2_X1 U2485 ( .A1(n2480), .A2(n2479), .ZN(n2485) );
  NAND2_X1 U2486 ( .A1(P2_IR_REG_12__SCAN_IN), .A2(P2_IR_REG_11__SCAN_IN),         .ZN(n2481) );
  NOR2_X1 U2487 ( .A1(P2_IR_REG_13__SCAN_IN), .A2(n2481), .ZN(n2483) );
  INV_X1 U2488 ( .A(P2_IR_REG_10__SCAN_IN), .ZN(n2482) );
  AND2_X1 U2489 ( .A1(n2483), .A2(n2482), .ZN(n2484) );
  NAND2_X1 U2490 ( .A1(n2485), .A2(n2484), .ZN(n2486) );
inputs=80 keys=160 outputs=1 gates=320
iteration: 1; vars: 2320; clauses: 5428; decisions: 0
UNSAT model!
finished solver loop. fail_count = -1
key=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
iteration=1; backbones_count=0; cube_count=3192; cpu_time=0.008998; maxrss=2.94922
inputs=80 keys=160 outputs=1 gates=320
iteration: 1; vars: 2320; clauses: 2053; decisions: 705
iteration: 2; vars: 2958; clauses: 3647; decisions: 1020
iteration: 3; vars: 3596; clauses: 2534; decisions: 1426
iteration: 4; vars: 4234; clauses: 4128; decisions: 2572
iteration: 5; vars: 4872; clauses: 3020; decisions: 3315
iteration: 6; vars: 5510; clauses: 4614; decisions: 4286
iteration: 7; vars: 6148; clauses: 3501; decisions: 5066
iteration: 8; vars: 6786; clauses: 5095; decisions: 6044
iteration: 9; vars: 7424; clauses: 3985; decisions: 6315
iteration: 10; vars: 8062; clauses: 5579; decisions: 6501
iteration: 11; vars: 8700; clauses: 4462; decisions: 6921
iteration: 12; vars: 9338; clauses: 6056; decisions: 7953
iteration: 13; vars: 9976; clauses: 4929; decisions: 8570
iteration: 14; vars: 10614; clauses: 6523; decisions: 9820
iteration: 15; vars: 11252; clauses: 5247; decisions: 10245
iteration: 16; vars: 11890; clauses: 6841; decisions: 11310
iteration: 17; vars: 12528; clauses: 5701; decisions: 11862
iteration: 18; vars: 13166; clauses: 7295; decisions: 12298
iteration: 19; vars: 13804; clauses: 6185; decisions: 13027
iteration: 20; vars: 14442; clauses: 7779; decisions: 13923
iteration: 21; vars: 15080; clauses: 6658; decisions: 14527
iteration: 22; vars: 15718; clauses: 8252; decisions: 15384
iteration: 23; vars: 16356; clauses: 7127; decisions: 16864
iteration: 24; vars: 16994; clauses: 8721; decisions: 17609
iteration: 25; vars: 17632; clauses: 7600; decisions: 18360
iteration: 26; vars: 18270; clauses: 9194; decisions: 18655
iteration: 27; vars: 18908; clauses: 8080; decisions: 18939
iteration: 28; vars: 19546; clauses: 9674; decisions: 19228
iteration: 29; vars: 20184; clauses: 8542; decisions: 20134
iteration: 30; vars: 20822; clauses: 10136; decisions: 20361
iteration: 31; vars: 21460; clauses: 9021; decisions: 20809
iteration: 32; vars: 22098; clauses: 10615; decisions: 21278
iteration: 33; vars: 22736; clauses: 9495; decisions: 21465
iteration: 34; vars: 23374; clauses: 11089; decisions: 21713
iteration: 35; vars: 24012; clauses: 9969; decisions: 21900
iteration: 36; vars: 24650; clauses: 11563; decisions: 22130
iteration: 37; vars: 25288; clauses: 10441; decisions: 22333
iteration: 38; vars: 25926; clauses: 12035; decisions: 22537
iteration: 39; vars: 26564; clauses: 10929; decisions: 22874
iteration: 40; vars: 27202; clauses: 12523; decisions: 23366
iteration: 41; vars: 27840; clauses: 11398; decisions: 23726
iteration: 42; vars: 28478; clauses: 12992; decisions: 24023
iteration: 43; vars: 29116; clauses: 11877; decisions: 24319
iteration: 44; vars: 29754; clauses: 13471; decisions: 24673
iteration: 45; vars: 30392; clauses: 12351; decisions: 25024
iteration: 46; vars: 31030; clauses: 13945; decisions: 25371
iteration: 47; vars: 31668; clauses: 12820; decisions: 25703
iteration: 48; vars: 32306; clauses: 14414; decisions: 26092
iteration: 49; vars: 32944; clauses: 13295; decisions: 26485
iteration: 50; vars: 33582; clauses: 14889; decisions: 26839
iteration: 51; vars: 34220; clauses: 13771; decisions: 27292
iteration: 52; vars: 34858; clauses: 15365; decisions: 27636
iteration: 53; vars: 35496; clauses: 14242; decisions: 27976
iteration: 54; vars: 36134; clauses: 15836; decisions: 28311
iteration: 55; vars: 36772; clauses: 14726; decisions: 28638
iteration: 56; vars: 37410; clauses: 16320; decisions: 28957
iteration: 57; vars: 38048; clauses: 15201; decisions: 29271
iteration: 58; vars: 38686; clauses: 16795; decisions: 29581
iteration: 59; vars: 39324; clauses: 15675; decisions: 29884
iteration: 60; vars: 39962; clauses: 17269; decisions: 30181
iteration: 61; vars: 40600; clauses: 16152; decisions: 30473
iteration: 62; vars: 41238; clauses: 17746; decisions: 30758
