
stm32_hid2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d594  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d54  0800d834  0800d834  0000e834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e588  0800e588  0000f588  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e590  0800e590  0000f590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e594  0800e594  0000f594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001c0  24000000  0800e598  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .TxDescripSection 00000060  240001c0  0800e758  000101c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .RxDescripSection 00000060  24000220  0800e7b8  00010220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .tyjRamFunc   00000000  00000000  00000000  00011018  2**0
                  CONTENTS
 10 .bss          0000192c  24000280  24000280  00010280  2**2
                  ALLOC
 11 ._user_heap   00008004  24001bac  24001bac  00010280  2**0
                  ALLOC
 12 .RAM_D2       00000018  30000000  30000000  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .RAM_D3       00000000  38000000  38000000  00011018  2**0
                  CONTENTS
 14 .tyjDTCM      00000000  20000000  20000000  00011018  2**0
                  CONTENTS
 15 ._user_stack  00002000  20000000  20000000  00011000  2**0
                  ALLOC
 16 .ARM.attributes 0000002e  00000000  00000000  00011018  2**0
                  CONTENTS, READONLY
 17 .debug_info   00046ae4  00000000  00000000  00011046  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00008c26  00000000  00000000  00057b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 00018b6d  00000000  00000000  00060750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_aranges 00002340  00000000  00000000  000792c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00001c4e  00000000  00000000  0007b600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00049b89  00000000  00000000  0007d24e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line   000468a9  00000000  00000000  000c6dd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_str    0019716e  00000000  00000000  0010d680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .comment      00000043  00000000  00000000  002a47ee  2**0
                  CONTENTS, READONLY
 26 .debug_frame  00006230  00000000  00000000  002a4834  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .debug_line_str 00000062  00000000  00000000  002aaa64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000280 	.word	0x24000280
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800d81c 	.word	0x0800d81c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000284 	.word	0x24000284
 80002dc:	0800d81c 	.word	0x0800d81c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <bsp_init_scd>:
// RAM_D2 是没有cache加速的，所以才能与DMA配合使用
uint8_t scd_rev_2buffer[2][USART_REV_BUFF_SIZE] __attribute__((section(".RAM_D2")));
uint8_t scd_send_2buffer[2][USART_SEND_BUFF_SIZE] __attribute__((section(".RAM_D2")));

void bsp_init_scd()
{
 80006ac:	b538      	push	{r3, r4, r5, lr}
    // uart debug output
    scd_init_1();
 80006ae:	f001 fb8d 	bl	8001dcc <scd_init_1>

    // fill the send buffer
    for (int j = 0; j < 2; j++)
 80006b2:	2500      	movs	r5, #0
 80006b4:	e00a      	b.n	80006cc <bsp_init_scd+0x20>
    {
        for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
        {
            scd_send_2buffer[j][i] = scd_send1Byte(&scd_1);
 80006b6:	482d      	ldr	r0, [pc, #180]	@ (800076c <bsp_init_scd+0xc0>)
 80006b8:	f001 fb44 	bl	8001d44 <scd_send1Byte>
 80006bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000770 <bsp_init_scd+0xc4>)
 80006be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80006c2:	5518      	strb	r0, [r3, r4]
        for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 80006c4:	3401      	adds	r4, #1
 80006c6:	2c07      	cmp	r4, #7
 80006c8:	ddf5      	ble.n	80006b6 <bsp_init_scd+0xa>
    for (int j = 0; j < 2; j++)
 80006ca:	3501      	adds	r5, #1
 80006cc:	2d01      	cmp	r5, #1
 80006ce:	dc01      	bgt.n	80006d4 <bsp_init_scd+0x28>
        for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 80006d0:	2400      	movs	r4, #0
 80006d2:	e7f8      	b.n	80006c6 <bsp_init_scd+0x1a>
  */
__STATIC_INLINE void LL_DMA_EnableDoubleBufferMode(const DMA_TypeDef *DMAx, uint32_t Stream)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DBM);
 80006d4:	4b27      	ldr	r3, [pc, #156]	@ (8000774 <bsp_init_scd+0xc8>)
 80006d6:	691a      	ldr	r2, [r3, #16]
 80006d8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80006dc:	611a      	str	r2, [r3, #16]
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(const DMA_TypeDef *DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;

  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 80006de:	4a26      	ldr	r2, [pc, #152]	@ (8000778 <bsp_init_scd+0xcc>)
 80006e0:	619a      	str	r2, [r3, #24]
    }

    // rev 2 buff dma config
    LL_DMA_EnableDoubleBufferMode(DMA1, LL_DMA_STREAM_0);
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_0, LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE));
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_0, (uint32_t)scd_rev_2buffer[0]);
 80006e2:	4a26      	ldr	r2, [pc, #152]	@ (800077c <bsp_init_scd+0xd0>)
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress);
 80006e4:	61da      	str	r2, [r3, #28]
    LL_DMA_SetMemory1Address(DMA1, LL_DMA_STREAM_0, (uint32_t)scd_rev_2buffer[1]);
 80006e6:	3204      	adds	r2, #4
  */
__STATIC_INLINE void LL_DMA_SetMemory1Address(const DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M1AR, DMA_SxM1AR_M1A, Address);
 80006e8:	6a19      	ldr	r1, [r3, #32]
 80006ea:	621a      	str	r2, [r3, #32]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 80006ec:	695a      	ldr	r2, [r3, #20]
 80006ee:	4924      	ldr	r1, [pc, #144]	@ (8000780 <bsp_init_scd+0xd4>)
 80006f0:	400a      	ands	r2, r1
 80006f2:	f042 0204 	orr.w	r2, r2, #4
 80006f6:	615a      	str	r2, [r3, #20]
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Stream)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;

  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80006f8:	691a      	ldr	r2, [r3, #16]
 80006fa:	f042 0210 	orr.w	r2, r2, #16
 80006fe:	611a      	str	r2, [r3, #16]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DBM);
 8000700:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000702:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000706:	629a      	str	r2, [r3, #40]	@ 0x28
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 8000708:	4a1e      	ldr	r2, [pc, #120]	@ (8000784 <bsp_init_scd+0xd8>)
 800070a:	631a      	str	r2, [r3, #48]	@ 0x30
    LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_0);

    // send 2 buff dma config
    LL_DMA_EnableDoubleBufferMode(DMA1, LL_DMA_STREAM_1);
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_1, LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_TRANSMIT));
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_1, (uint32_t)scd_send_2buffer[0]);
 800070c:	4a18      	ldr	r2, [pc, #96]	@ (8000770 <bsp_init_scd+0xc4>)
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress);
 800070e:	635a      	str	r2, [r3, #52]	@ 0x34
    LL_DMA_SetMemory1Address(DMA1, LL_DMA_STREAM_1, (uint32_t)scd_send_2buffer[1]);
 8000710:	3208      	adds	r2, #8
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M1AR, DMA_SxM1AR_M1A, Address);
 8000712:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8000714:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 8000716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000718:	400a      	ands	r2, r1
 800071a:	f042 0208 	orr.w	r2, r2, #8
 800071e:	62da      	str	r2, [r3, #44]	@ 0x2c
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 8000720:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000722:	f042 0210 	orr.w	r2, r2, #16
 8000726:	629a      	str	r2, [r3, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000728:	4a17      	ldr	r2, [pc, #92]	@ (8000788 <bsp_init_scd+0xdc>)
 800072a:	f102 0308 	add.w	r3, r2, #8
 800072e:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000736:	3208      	adds	r2, #8
 8000738:	e842 3100 	strex	r1, r3, [r2]
 800073c:	2900      	cmp	r1, #0
 800073e:	d1f3      	bne.n	8000728 <bsp_init_scd+0x7c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000740:	4a11      	ldr	r2, [pc, #68]	@ (8000788 <bsp_init_scd+0xdc>)
 8000742:	f102 0308 	add.w	r3, r2, #8
 8000746:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800074a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800074e:	3208      	adds	r2, #8
 8000750:	e842 3100 	strex	r1, r3, [r2]
 8000754:	2900      	cmp	r1, #0
 8000756:	d1f3      	bne.n	8000740 <bsp_init_scd+0x94>
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8000758:	4b06      	ldr	r3, [pc, #24]	@ (8000774 <bsp_init_scd+0xc8>)
 800075a:	691a      	ldr	r2, [r3, #16]
 800075c:	f042 0201 	orr.w	r2, r2, #1
 8000760:	611a      	str	r2, [r3, #16]
 8000762:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000764:	f042 0201 	orr.w	r2, r2, #1
 8000768:	629a      	str	r2, [r3, #40]	@ 0x28

    // enable dma stream
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_0);
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
    return;
}
 800076a:	bd38      	pop	{r3, r4, r5, pc}
 800076c:	2400053c 	.word	0x2400053c
 8000770:	30000000 	.word	0x30000000
 8000774:	40020000 	.word	0x40020000
 8000778:	40011024 	.word	0x40011024
 800077c:	30000010 	.word	0x30000010
 8000780:	ffff0000 	.word	0xffff0000
 8000784:	40011028 	.word	0x40011028
 8000788:	40011000 	.word	0x40011000

0800078c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800078c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800078e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000792:	f1c0 0c07 	rsb	ip, r0, #7
 8000796:	f1bc 0f04 	cmp.w	ip, #4
 800079a:	bf28      	it	cs
 800079c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007a0:	1d03      	adds	r3, r0, #4
 80007a2:	2b06      	cmp	r3, #6
 80007a4:	d90f      	bls.n	80007c6 <NVIC_EncodePriority+0x3a>
 80007a6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a8:	f04f 3eff 	mov.w	lr, #4294967295
 80007ac:	fa0e f00c 	lsl.w	r0, lr, ip
 80007b0:	ea21 0100 	bic.w	r1, r1, r0
 80007b4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b6:	fa0e fe03 	lsl.w	lr, lr, r3
 80007ba:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80007be:	ea41 0002 	orr.w	r0, r1, r2
 80007c2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c6:	2300      	movs	r3, #0
 80007c8:	e7ee      	b.n	80007a8 <NVIC_EncodePriority+0x1c>
	...

080007cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007cc:	b530      	push	{r4, r5, lr}
 80007ce:	b083      	sub	sp, #12
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <MX_DMA_Init+0x60>)
 80007d2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80007d6:	f042 0201 	orr.w	r2, r2, #1
 80007da:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80007de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80007e8:	9b01      	ldr	r3, [sp, #4]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007ea:	4d11      	ldr	r5, [pc, #68]	@ (8000830 <MX_DMA_Init+0x64>)
 80007ec:	68e8      	ldr	r0, [r5, #12]
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),13, 0));
 80007ee:	2200      	movs	r2, #0
 80007f0:	210d      	movs	r1, #13
 80007f2:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80007f6:	f7ff ffc9 	bl	800078c <NVIC_EncodePriority>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007fa:	0100      	lsls	r0, r0, #4
 80007fc:	b2c0      	uxtb	r0, r0
 80007fe:	4c0d      	ldr	r4, [pc, #52]	@ (8000834 <MX_DMA_Init+0x68>)
 8000800:	f884 030b 	strb.w	r0, [r4, #779]	@ 0x30b
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000804:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000808:	6023      	str	r3, [r4, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800080a:	68e8      	ldr	r0, [r5, #12]
  NVIC_EnableIRQ(DMA1_Stream0_IRQn);
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),14, 0));
 800080c:	2200      	movs	r2, #0
 800080e:	210e      	movs	r1, #14
 8000810:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000814:	f7ff ffba 	bl	800078c <NVIC_EncodePriority>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000818:	0100      	lsls	r0, r0, #4
 800081a:	b2c0      	uxtb	r0, r0
 800081c:	f884 030c 	strb.w	r0, [r4, #780]	@ 0x30c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000820:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000824:	6023      	str	r3, [r4, #0]
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);

}
 8000826:	b003      	add	sp, #12
 8000828:	bd30      	pop	{r4, r5, pc}
 800082a:	bf00      	nop
 800082c:	58024400 	.word	0x58024400
 8000830:	e000ed00 	.word	0xe000ed00
 8000834:	e000e100 	.word	0xe000e100

08000838 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8000838:	b510      	push	{r4, lr}
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800083a:	4816      	ldr	r0, [pc, #88]	@ (8000894 <MX_ETH_Init+0x5c>)
 800083c:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_ETH_Init+0x60>)
 800083e:	6003      	str	r3, [r0, #0]
  MACAddr[0] = 0xD8;
 8000840:	4b16      	ldr	r3, [pc, #88]	@ (800089c <MX_ETH_Init+0x64>)
 8000842:	22d8      	movs	r2, #216	@ 0xd8
 8000844:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0xBB;
 8000846:	22bb      	movs	r2, #187	@ 0xbb
 8000848:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xCE;
 800084a:	22ce      	movs	r2, #206	@ 0xce
 800084c:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x11;
 800084e:	2211      	movs	r2, #17
 8000850:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x45;
 8000852:	2245      	movs	r2, #69	@ 0x45
 8000854:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x14;
 8000856:	2214      	movs	r2, #20
 8000858:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800085a:	6043      	str	r3, [r0, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800085c:	2301      	movs	r3, #1
 800085e:	7203      	strb	r3, [r0, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000860:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <MX_ETH_Init+0x68>)
 8000862:	60c3      	str	r3, [r0, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_ETH_Init+0x6c>)
 8000866:	6103      	str	r3, [r0, #16]
  heth.Init.RxBuffLen = 1536;
 8000868:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800086c:	6143      	str	r3, [r0, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800086e:	f002 fb1d 	bl	8002eac <HAL_ETH_Init>
 8000872:	b958      	cbnz	r0, 800088c <MX_ETH_Init+0x54>
  {
    Error_Handler();
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000874:	4c0c      	ldr	r4, [pc, #48]	@ (80008a8 <MX_ETH_Init+0x70>)
 8000876:	2238      	movs	r2, #56	@ 0x38
 8000878:	2100      	movs	r1, #0
 800087a:	4620      	mov	r0, r4
 800087c:	f00c fab8 	bl	800cdf0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000880:	2321      	movs	r3, #33	@ 0x21
 8000882:	6023      	str	r3, [r4, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000884:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000888:	6163      	str	r3, [r4, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800088a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800088c:	f000 fa5d 	bl	8000d4a <Error_Handler>
 8000890:	e7f0      	b.n	8000874 <MX_ETH_Init+0x3c>
 8000892:	bf00      	nop
 8000894:	240002a4 	.word	0x240002a4
 8000898:	40028000 	.word	0x40028000
 800089c:	2400029c 	.word	0x2400029c
 80008a0:	240001c0 	.word	0x240001c0
 80008a4:	24000220 	.word	0x24000220
 80008a8:	24000354 	.word	0x24000354

080008ac <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	b08d      	sub	sp, #52	@ 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	2300      	movs	r3, #0
 80008b2:	9307      	str	r3, [sp, #28]
 80008b4:	9308      	str	r3, [sp, #32]
 80008b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80008b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80008ba:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(ethHandle->Instance==ETH)
 80008bc:	6802      	ldr	r2, [r0, #0]
 80008be:	4b3c      	ldr	r3, [pc, #240]	@ (80009b0 <HAL_ETH_MspInit+0x104>)
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d001      	beq.n	80008c8 <HAL_ETH_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80008c4:	b00d      	add	sp, #52	@ 0x34
 80008c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80008c8:	4b3a      	ldr	r3, [pc, #232]	@ (80009b4 <HAL_ETH_MspInit+0x108>)
 80008ca:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80008ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80008d2:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80008d6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80008da:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80008de:	9201      	str	r2, [sp, #4]
 80008e0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80008e2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80008e6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80008ea:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80008ee:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80008f2:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 80008f6:	9202      	str	r2, [sp, #8]
 80008f8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80008fa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80008fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000902:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8000906:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800090a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800090e:	9203      	str	r2, [sp, #12]
 8000910:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000912:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000916:	f042 0204 	orr.w	r2, r2, #4
 800091a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800091e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000922:	f002 0204 	and.w	r2, r2, #4
 8000926:	9204      	str	r2, [sp, #16]
 8000928:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800092e:	f042 0201 	orr.w	r2, r2, #1
 8000932:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000936:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800093a:	f002 0201 	and.w	r2, r2, #1
 800093e:	9205      	str	r2, [sp, #20]
 8000940:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000942:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000946:	f042 0202 	orr.w	r2, r2, #2
 800094a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800094e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000952:	f003 0302 	and.w	r3, r3, #2
 8000956:	9306      	str	r3, [sp, #24]
 8000958:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800095a:	2332      	movs	r3, #50	@ 0x32
 800095c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2702      	movs	r7, #2
 8000960:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000962:	2603      	movs	r6, #3
 8000964:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000966:	240b      	movs	r4, #11
 8000968:	940b      	str	r4, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800096a:	a907      	add	r1, sp, #28
 800096c:	4812      	ldr	r0, [pc, #72]	@ (80009b8 <HAL_ETH_MspInit+0x10c>)
 800096e:	f002 fd87 	bl	8003480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000972:	2386      	movs	r3, #134	@ 0x86
 8000974:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2500      	movs	r5, #0
 800097a:	9509      	str	r5, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097c:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800097e:	940b      	str	r4, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000980:	a907      	add	r1, sp, #28
 8000982:	480e      	ldr	r0, [pc, #56]	@ (80009bc <HAL_ETH_MspInit+0x110>)
 8000984:	f002 fd7c 	bl	8003480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000988:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 800098c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	9509      	str	r5, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000992:	960a      	str	r6, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000994:	940b      	str	r4, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000996:	a907      	add	r1, sp, #28
 8000998:	4809      	ldr	r0, [pc, #36]	@ (80009c0 <HAL_ETH_MspInit+0x114>)
 800099a:	f002 fd71 	bl	8003480 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 11, 0);
 800099e:	462a      	mov	r2, r5
 80009a0:	4621      	mov	r1, r4
 80009a2:	203d      	movs	r0, #61	@ 0x3d
 80009a4:	f001 ff28 	bl	80027f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 80009a8:	203d      	movs	r0, #61	@ 0x3d
 80009aa:	f001 ff35 	bl	8002818 <HAL_NVIC_EnableIRQ>
}
 80009ae:	e789      	b.n	80008c4 <HAL_ETH_MspInit+0x18>
 80009b0:	40028000 	.word	0x40028000
 80009b4:	58024400 	.word	0x58024400
 80009b8:	58020800 	.word	0x58020800
 80009bc:	58020000 	.word	0x58020000
 80009c0:	58020400 	.word	0x58020400

080009c4 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80009c4:	b508      	push	{r3, lr}
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80009c6:	4814      	ldr	r0, [pc, #80]	@ (8000a18 <MX_FDCAN1_Init+0x54>)
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_FDCAN1_Init+0x58>)
 80009ca:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80009cc:	2300      	movs	r3, #0
 80009ce:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80009d0:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80009d2:	2201      	movs	r2, #1
 80009d4:	7402      	strb	r2, [r0, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 80009d6:	7442      	strb	r2, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80009d8:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 80009da:	2110      	movs	r1, #16
 80009dc:	6141      	str	r1, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80009de:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 80009e0:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 80009e2:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009e4:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80009e6:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80009e8:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80009ea:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009ec:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80009ee:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009f0:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80009f2:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009f4:	2204      	movs	r2, #4
 80009f6:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80009f8:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009fa:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80009fc:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009fe:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000a00:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000a02:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000a04:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a06:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a08:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a0a:	f002 fbef 	bl	80031ec <HAL_FDCAN_Init>
 8000a0e:	b900      	cbnz	r0, 8000a12 <MX_FDCAN1_Init+0x4e>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a10:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a12:	f000 f99a 	bl	8000d4a <Error_Handler>
}
 8000a16:	e7fb      	b.n	8000a10 <MX_FDCAN1_Init+0x4c>
 8000a18:	2400038c 	.word	0x2400038c
 8000a1c:	4000a000 	.word	0x4000a000

08000a20 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000a20:	b510      	push	{r4, lr}
 8000a22:	b0b8      	sub	sp, #224	@ 0xe0
 8000a24:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	2100      	movs	r1, #0
 8000a28:	9133      	str	r1, [sp, #204]	@ 0xcc
 8000a2a:	9134      	str	r1, [sp, #208]	@ 0xd0
 8000a2c:	9135      	str	r1, [sp, #212]	@ 0xd4
 8000a2e:	9136      	str	r1, [sp, #216]	@ 0xd8
 8000a30:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a32:	22c0      	movs	r2, #192	@ 0xc0
 8000a34:	a802      	add	r0, sp, #8
 8000a36:	f00c f9db 	bl	800cdf0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000a3a:	6822      	ldr	r2, [r4, #0]
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <HAL_FDCAN_MspInit+0x98>)
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d001      	beq.n	8000a46 <HAL_FDCAN_MspInit+0x26>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000a42:	b038      	add	sp, #224	@ 0xe0
 8000a44:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a46:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000a50:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a54:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a56:	a802      	add	r0, sp, #8
 8000a58:	f005 fcc2 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 8000a5c:	bb40      	cbnz	r0, 8000ab0 <HAL_FDCAN_MspInit+0x90>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a5e:	4b17      	ldr	r3, [pc, #92]	@ (8000abc <HAL_FDCAN_MspInit+0x9c>)
 8000a60:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8000a64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000a68:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 8000a6c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8000a70:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000a74:	9200      	str	r2, [sp, #0]
 8000a76:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a78:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000a7c:	f042 0202 	orr.w	r2, r2, #2
 8000a80:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	f003 0302 	and.w	r3, r3, #2
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000a90:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a94:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000aa2:	2309      	movs	r3, #9
 8000aa4:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa6:	a933      	add	r1, sp, #204	@ 0xcc
 8000aa8:	4805      	ldr	r0, [pc, #20]	@ (8000ac0 <HAL_FDCAN_MspInit+0xa0>)
 8000aaa:	f002 fce9 	bl	8003480 <HAL_GPIO_Init>
}
 8000aae:	e7c8      	b.n	8000a42 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 8000ab0:	f000 f94b 	bl	8000d4a <Error_Handler>
 8000ab4:	e7d3      	b.n	8000a5e <HAL_FDCAN_MspInit+0x3e>
 8000ab6:	bf00      	nop
 8000ab8:	4000a000 	.word	0x4000a000
 8000abc:	58024400 	.word	0x58024400
 8000ac0:	58020400 	.word	0x58020400

08000ac4 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac8:	b08c      	sub	sp, #48	@ 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aca:	2500      	movs	r5, #0
 8000acc:	9507      	str	r5, [sp, #28]
 8000ace:	9508      	str	r5, [sp, #32]
 8000ad0:	9509      	str	r5, [sp, #36]	@ 0x24
 8000ad2:	950a      	str	r5, [sp, #40]	@ 0x28
 8000ad4:	950b      	str	r5, [sp, #44]	@ 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ad6:	4b6d      	ldr	r3, [pc, #436]	@ (8000c8c <MX_GPIO_Init+0x1c8>)
 8000ad8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000adc:	f042 0210 	orr.w	r2, r2, #16
 8000ae0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000ae4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000ae8:	f002 0210 	and.w	r2, r2, #16
 8000aec:	9201      	str	r2, [sp, #4]
 8000aee:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000af4:	f042 0204 	orr.w	r2, r2, #4
 8000af8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000afc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b00:	f002 0204 	and.w	r2, r2, #4
 8000b04:	9202      	str	r2, [sp, #8]
 8000b06:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b08:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b0c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b10:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b14:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b18:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000b1c:	9203      	str	r2, [sp, #12]
 8000b1e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b20:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b24:	f042 0201 	orr.w	r2, r2, #1
 8000b28:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b2c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b30:	f002 0201 	and.w	r2, r2, #1
 8000b34:	9204      	str	r2, [sp, #16]
 8000b36:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b38:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b3c:	f042 0202 	orr.w	r2, r2, #2
 8000b40:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b44:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b48:	f002 0202 	and.w	r2, r2, #2
 8000b4c:	9205      	str	r2, [sp, #20]
 8000b4e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b50:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000b54:	f042 0208 	orr.w	r2, r2, #8
 8000b58:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b60:	f003 0308 	and.w	r3, r3, #8
 8000b64:	9306      	str	r3, [sp, #24]
 8000b66:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ETH_RST_GPIO_Port, ETH_RST_Pin, GPIO_PIN_SET);
 8000b68:	f8df a12c 	ldr.w	sl, [pc, #300]	@ 8000c98 <MX_GPIO_Init+0x1d4>
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	2120      	movs	r1, #32
 8000b70:	4650      	mov	r0, sl
 8000b72:	f002 fd95 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 8000b76:	4f46      	ldr	r7, [pc, #280]	@ (8000c90 <MX_GPIO_Init+0x1cc>)
 8000b78:	462a      	mov	r2, r5
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	4638      	mov	r0, r7
 8000b7e:	f002 fd8f 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_RST_Pin|OLED_DC_Pin, GPIO_PIN_SET);
 8000b82:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 8000c9c <MX_GPIO_Init+0x1d8>
 8000b86:	2201      	movs	r2, #1
 8000b88:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8000b8c:	4640      	mov	r0, r8
 8000b8e:	f002 fd87 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000b92:	462a      	mov	r2, r5
 8000b94:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b98:	4640      	mov	r0, r8
 8000b9a:	f002 fd81 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EEPROM_SCL_GPIO_Port, EEPROM_SCL_Pin, GPIO_PIN_SET);
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba4:	4638      	mov	r0, r7
 8000ba6:	f002 fd7b 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_SET);
 8000baa:	f8df 90f4 	ldr.w	r9, [pc, #244]	@ 8000ca0 <MX_GPIO_Init+0x1dc>
 8000bae:	2201      	movs	r2, #1
 8000bb0:	2108      	movs	r1, #8
 8000bb2:	4648      	mov	r0, r9
 8000bb4:	f002 fd74 	bl	80036a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 PE5 PE6
                           PE7 PE8 PE15 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8000bb8:	f248 13fb 	movw	r3, #33275	@ 0x81fb
 8000bbc:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2603      	movs	r6, #3
 8000bc0:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bc4:	a907      	add	r1, sp, #28
 8000bc6:	4640      	mov	r0, r8
 8000bc8:	f002 fc5a 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC2 PC3
                           PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3
 8000bcc:	f242 03cd 	movw	r3, #8397	@ 0x20cd
 8000bd0:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bd2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd6:	a907      	add	r1, sp, #28
 8000bd8:	482e      	ldr	r0, [pc, #184]	@ (8000c94 <MX_GPIO_Init+0x1d0>)
 8000bda:	f002 fc51 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA4 PA6
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6
 8000bde:	f248 1359 	movw	r3, #33113	@ 0x8159
 8000be2:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be4:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	a907      	add	r1, sp, #28
 8000bea:	4650      	mov	r0, sl
 8000bec:	f002 fc48 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pin : ETH_RST_Pin */
  GPIO_InitStruct.Pin = ETH_RST_Pin;
 8000bf0:	2320      	movs	r3, #32
 8000bf2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf4:	2401      	movs	r4, #1
 8000bf6:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bf8:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000bfa:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(ETH_RST_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	a907      	add	r1, sp, #28
 8000bfe:	4650      	mov	r0, sl
 8000c00:	f002 fc3e 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_0_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin;
 8000c04:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c06:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c0a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(LED_0_GPIO_Port, &GPIO_InitStruct);
 8000c0c:	a907      	add	r1, sp, #28
 8000c0e:	4638      	mov	r0, r7
 8000c10:	f002 fc36 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8000c14:	2382      	movs	r3, #130	@ 0x82
 8000c16:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c18:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	a907      	add	r1, sp, #28
 8000c1e:	4638      	mov	r0, r7
 8000c20:	f002 fc2e 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|OLED_DC_Pin;
 8000c24:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c28:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c2c:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c2e:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c30:	a907      	add	r1, sp, #28
 8000c32:	4640      	mov	r0, r8
 8000c34:	f002 fc24 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000c38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c3c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c42:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000c44:	a907      	add	r1, sp, #28
 8000c46:	4640      	mov	r0, r8
 8000c48:	f002 fc1a 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pin : EEPROM_SCL_Pin */
  GPIO_InitStruct.Pin = EEPROM_SCL_Pin;
 8000c4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c50:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c52:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c54:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c56:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(EEPROM_SCL_GPIO_Port, &GPIO_InitStruct);
 8000c58:	a907      	add	r1, sp, #28
 8000c5a:	4638      	mov	r0, r7
 8000c5c:	f002 fc10 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD14
                           PD15 PD0 PD1 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000c60:	f24c 7393 	movw	r3, #51091	@ 0xc793
 8000c64:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c66:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c6a:	a907      	add	r1, sp, #28
 8000c6c:	4648      	mov	r0, r9
 8000c6e:	f002 fc07 	bl	8003480 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8000c72:	2308      	movs	r3, #8
 8000c74:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c76:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c78:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000c7a:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8000c7c:	a907      	add	r1, sp, #28
 8000c7e:	4648      	mov	r0, r9
 8000c80:	f002 fbfe 	bl	8003480 <HAL_GPIO_Init>

}
 8000c84:	b00c      	add	sp, #48	@ 0x30
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	bf00      	nop
 8000c8c:	58024400 	.word	0x58024400
 8000c90:	58020400 	.word	0x58020400
 8000c94:	58020800 	.word	0x58020800
 8000c98:	58020000 	.word	0x58020000
 8000c9c:	58021000 	.word	0x58021000
 8000ca0:	58020c00 	.word	0x58020c00

08000ca4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ca4:	b570      	push	{r4, r5, r6, lr}
 8000ca6:	b084      	sub	sp, #16
  MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8000ca8:	2400      	movs	r4, #0
 8000caa:	9400      	str	r4, [sp, #0]
 8000cac:	9401      	str	r4, [sp, #4]
 8000cae:	9402      	str	r4, [sp, #8]
 8000cb0:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000cb2:	f001 fdc9 	bl	8002848 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000cb6:	2501      	movs	r5, #1
 8000cb8:	f88d 5000 	strb.w	r5, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000cbc:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000cc0:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000cc2:	231f      	movs	r3, #31
 8000cc4:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000cc8:	f88d 4009 	strb.w	r4, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ccc:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000cd0:	2603      	movs	r6, #3
 8000cd2:	f88d 600b 	strb.w	r6, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8000cd6:	f88d 400c 	strb.w	r4, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000cda:	f88d 500d 	strb.w	r5, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000cde:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ce2:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ce6:	4668      	mov	r0, sp
 8000ce8:	f001 fdcc 	bl	8002884 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000cec:	f88d 5001 	strb.w	r5, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8000cf0:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8000cf4:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8000cf6:	2312      	movs	r3, #18
 8000cf8:	f88d 3008 	strb.w	r3, [sp, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000cfc:	f88d 500a 	strb.w	r5, [sp, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000d00:	f88d 400d 	strb.w	r4, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000d04:	f88d 500e 	strb.w	r5, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000d08:	f88d 500f 	strb.w	r5, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d0c:	4668      	mov	r0, sp
 8000d0e:	f001 fdb9 	bl	8002884 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8000d12:	2302      	movs	r3, #2
 8000d14:	f88d 3001 	strb.w	r3, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 8000d18:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 8000d1c:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16MB;
 8000d1e:	2317      	movs	r3, #23
 8000d20:	f88d 3008 	strb.w	r3, [sp, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d24:	4668      	mov	r0, sp
 8000d26:	f001 fdad 	bl	8002884 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8000d2a:	f88d 6001 	strb.w	r6, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x8000000;
 8000d2e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d32:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8000d34:	2310      	movs	r3, #16
 8000d36:	f88d 3008 	strb.w	r3, [sp, #8]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d3a:	4668      	mov	r0, sp
 8000d3c:	f001 fda2 	bl	8002884 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d40:	2004      	movs	r0, #4
 8000d42:	f001 fd8f 	bl	8002864 <HAL_MPU_Enable>

}
 8000d46:	b004      	add	sp, #16
 8000d48:	bd70      	pop	{r4, r5, r6, pc}

08000d4a <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000d4a:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d4c:	e7fe      	b.n	8000d4c <Error_Handler+0x2>
	...

08000d50 <SystemClock_Config>:
{
 8000d50:	b500      	push	{lr}
 8000d52:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000d54:	224c      	movs	r2, #76	@ 0x4c
 8000d56:	2100      	movs	r1, #0
 8000d58:	a809      	add	r0, sp, #36	@ 0x24
 8000d5a:	f00c f849 	bl	800cdf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d5e:	2220      	movs	r2, #32
 8000d60:	2100      	movs	r1, #0
 8000d62:	a801      	add	r0, sp, #4
 8000d64:	f00c f844 	bl	800cdf0 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000d68:	2002      	movs	r0, #2
 8000d6a:	f004 fb79 	bl	8005460 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d6e:	2300      	movs	r3, #0
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	4b27      	ldr	r3, [pc, #156]	@ (8000e10 <SystemClock_Config+0xc0>)
 8000d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d76:	f022 0201 	bic.w	r2, r2, #1
 8000d7a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	9300      	str	r3, [sp, #0]
 8000d84:	4b23      	ldr	r3, [pc, #140]	@ (8000e14 <SystemClock_Config+0xc4>)
 8000d86:	699a      	ldr	r2, [r3, #24]
 8000d88:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000d8c:	619a      	str	r2, [r3, #24]
 8000d8e:	699b      	ldr	r3, [r3, #24]
 8000d90:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	9b00      	ldr	r3, [sp, #0]
  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d98:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <SystemClock_Config+0xc4>)
 8000d9a:	699b      	ldr	r3, [r3, #24]
 8000d9c:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000da0:	d0fa      	beq.n	8000d98 <SystemClock_Config+0x48>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSI;
 8000da2:	2322      	movs	r3, #34	@ 0x22
 8000da4:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000da6:	2301      	movs	r3, #1
 8000da8:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000daa:	2240      	movs	r2, #64	@ 0x40
 8000dac:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000dae:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db0:	2202      	movs	r2, #2
 8000db2:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000db4:	2300      	movs	r3, #0
 8000db6:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000db8:	2104      	movs	r1, #4
 8000dba:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000dbc:	2132      	movs	r1, #50	@ 0x32
 8000dbe:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000dc0:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000dc2:	2108      	movs	r1, #8
 8000dc4:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dc6:	9218      	str	r2, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000dc8:	220c      	movs	r2, #12
 8000dca:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000dcc:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dce:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd0:	a809      	add	r0, sp, #36	@ 0x24
 8000dd2:	f004 fc19 	bl	8005608 <HAL_RCC_OscConfig>
 8000dd6:	b9b0      	cbnz	r0, 8000e06 <SystemClock_Config+0xb6>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000dd8:	233f      	movs	r3, #63	@ 0x3f
 8000dda:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000de0:	2300      	movs	r3, #0
 8000de2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000de4:	2308      	movs	r3, #8
 8000de6:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000de8:	2340      	movs	r3, #64	@ 0x40
 8000dea:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000dec:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000dee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000df2:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000df4:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000df6:	2102      	movs	r1, #2
 8000df8:	a801      	add	r0, sp, #4
 8000dfa:	f005 f859 	bl	8005eb0 <HAL_RCC_ClockConfig>
 8000dfe:	b920      	cbnz	r0, 8000e0a <SystemClock_Config+0xba>
}
 8000e00:	b01d      	add	sp, #116	@ 0x74
 8000e02:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e06:	f7ff ffa0 	bl	8000d4a <Error_Handler>
    Error_Handler();
 8000e0a:	f7ff ff9e 	bl	8000d4a <Error_Handler>
 8000e0e:	bf00      	nop
 8000e10:	58000400 	.word	0x58000400
 8000e14:	58024800 	.word	0x58024800

08000e18 <main>:
{
 8000e18:	b500      	push	{lr}
 8000e1a:	b083      	sub	sp, #12
  MPU_Config();
 8000e1c:	f7ff ff42 	bl	8000ca4 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000e20:	4b48      	ldr	r3, [pc, #288]	@ (8000f44 <main+0x12c>)
 8000e22:	695b      	ldr	r3, [r3, #20]
 8000e24:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e28:	d113      	bne.n	8000e52 <main+0x3a>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e2e:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000e32:	4b44      	ldr	r3, [pc, #272]	@ (8000f44 <main+0x12c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000e3a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e3e:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000e42:	695a      	ldr	r2, [r3, #20]
 8000e44:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000e48:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e4e:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000e52:	4b3c      	ldr	r3, [pc, #240]	@ (8000f44 <main+0x12c>)
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000e5a:	d127      	bne.n	8000eac <main+0x94>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000e5c:	4b39      	ldr	r3, [pc, #228]	@ (8000f44 <main+0x12c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000e64:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000e68:	f8d3 4080 	ldr.w	r4, [r3, #128]	@ 0x80

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000e6c:	f3c4 304e 	ubfx	r0, r4, #13, #15
 8000e70:	e000      	b.n	8000e74 <main+0x5c>
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
    } while(sets-- != 0U);
 8000e72:	4618      	mov	r0, r3
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000e74:	f3c4 02c9 	ubfx	r2, r4, #3, #10
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e78:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000e7c:	ea03 1340 	and.w	r3, r3, r0, lsl #5
 8000e80:	ea43 7382 	orr.w	r3, r3, r2, lsl #30
 8000e84:	492f      	ldr	r1, [pc, #188]	@ (8000f44 <main+0x12c>)
 8000e86:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8000e8a:	4613      	mov	r3, r2
 8000e8c:	3a01      	subs	r2, #1
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d1f2      	bne.n	8000e78 <main+0x60>
    } while(sets-- != 0U);
 8000e92:	1e43      	subs	r3, r0, #1
 8000e94:	2800      	cmp	r0, #0
 8000e96:	d1ec      	bne.n	8000e72 <main+0x5a>
 8000e98:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000e9c:	694b      	ldr	r3, [r1, #20]
 8000e9e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ea2:	614b      	str	r3, [r1, #20]
 8000ea4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ea8:	f3bf 8f6f 	isb	sy
  HAL_Init();
 8000eac:	f001 fbee 	bl	800268c <HAL_Init>
  SystemClock_Config();
 8000eb0:	f7ff ff4e 	bl	8000d50 <SystemClock_Config>
  MX_GPIO_Init();
 8000eb4:	f7ff fe06 	bl	8000ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eb8:	f7ff fc88 	bl	80007cc <MX_DMA_Init>
  MX_USART1_UART_Init();
 8000ebc:	f001 fa16 	bl	80022ec <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000ec0:	f001 fb00 	bl	80024c4 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8000ec4:	f000 f848 	bl	8000f58 <MX_QUADSPI_Init>
  MX_RAMECC_Init();
 8000ec8:	f000 f8f0 	bl	80010ac <MX_RAMECC_Init>
  MX_SPI1_Init();
 8000ecc:	f000 ffc6 	bl	8001e5c <MX_SPI1_Init>
  MX_SPI4_Init();
 8000ed0:	f000 fff0 	bl	8001eb4 <MX_SPI4_Init>
  MX_USB_DEVICE_Init();
 8000ed4:	f00b f90a 	bl	800c0ec <MX_USB_DEVICE_Init>
  MX_USB_HOST_Init();
 8000ed8:	f00b fb5a 	bl	800c590 <MX_USB_HOST_Init>
  MX_FDCAN1_Init();
 8000edc:	f7ff fd72 	bl	80009c4 <MX_FDCAN1_Init>
  MX_ETH_Init();
 8000ee0:	f7ff fcaa 	bl	8000838 <MX_ETH_Init>
  bsp_init_scd();
 8000ee4:	f7ff fbe2 	bl	80006ac <bsp_init_scd>
  HAL_Delay(1);
 8000ee8:	2001      	movs	r0, #1
 8000eea:	f001 fc0f 	bl	800270c <HAL_Delay>
  printf("init fin!\n");
 8000eee:	4816      	ldr	r0, [pc, #88]	@ (8000f48 <main+0x130>)
 8000ef0:	f00b fe9e 	bl	800cc30 <puts>
 8000ef4:	e01c      	b.n	8000f30 <main+0x118>
      HID_Buffer[1] = test1;
 8000ef6:	f88d 3005 	strb.w	r3, [sp, #5]
      test1 = 0;
 8000efa:	2400      	movs	r4, #0
 8000efc:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <main+0x134>)
 8000efe:	801c      	strh	r4, [r3, #0]
      USBD_HID_SendReport(&hUsbDeviceFS, HID_Buffer, sizeof(HID_Buffer));
 8000f00:	2204      	movs	r2, #4
 8000f02:	eb0d 0102 	add.w	r1, sp, r2
 8000f06:	4812      	ldr	r0, [pc, #72]	@ (8000f50 <main+0x138>)
 8000f08:	f008 fdfe 	bl	8009b08 <USBD_HID_SendReport>
      HID_Buffer[1] = 0;
 8000f0c:	f88d 4005 	strb.w	r4, [sp, #5]
 8000f10:	e013      	b.n	8000f3a <main+0x122>
      HID_Buffer[2] = test2;
 8000f12:	f88d 3006 	strb.w	r3, [sp, #6]
      test2 = 0;
 8000f16:	2400      	movs	r4, #0
 8000f18:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <main+0x13c>)
 8000f1a:	601c      	str	r4, [r3, #0]
      USBD_HID_SendReport(&hUsbDeviceFS, HID_Buffer, sizeof(HID_Buffer));
 8000f1c:	2204      	movs	r2, #4
 8000f1e:	eb0d 0102 	add.w	r1, sp, r2
 8000f22:	480b      	ldr	r0, [pc, #44]	@ (8000f50 <main+0x138>)
 8000f24:	f008 fdf0 	bl	8009b08 <USBD_HID_SendReport>
      HID_Buffer[2] = 0;
 8000f28:	f88d 4006 	strb.w	r4, [sp, #6]
    MX_USB_HOST_Process();
 8000f2c:	f00b fb50 	bl	800c5d0 <MX_USB_HOST_Process>
    if (test1)
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <main+0x134>)
 8000f32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1dd      	bne.n	8000ef6 <main+0xde>
    if (test2)
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <main+0x13c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1e7      	bne.n	8000f12 <main+0xfa>
 8000f42:	e7f3      	b.n	8000f2c <main+0x114>
 8000f44:	e000ed00 	.word	0xe000ed00
 8000f48:	0800d880 	.word	0x0800d880
 8000f4c:	24000010 	.word	0x24000010
 8000f50:	2400085c 	.word	0x2400085c
 8000f54:	2400000c 	.word	0x2400000c

08000f58 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000f58:	b508      	push	{r3, lr}
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000f5a:	480a      	ldr	r0, [pc, #40]	@ (8000f84 <MX_QUADSPI_Init+0x2c>)
 8000f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <MX_QUADSPI_Init+0x30>)
 8000f5e:	6003      	str	r3, [r0, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000f60:	23ff      	movs	r3, #255	@ 0xff
 8000f62:	6043      	str	r3, [r0, #4]
  hqspi.Init.FifoThreshold = 1;
 8000f64:	2201      	movs	r2, #1
 8000f66:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8000f6c:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000f6e:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000f70:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000f72:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000f74:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000f76:	f004 fad1 	bl	800551c <HAL_QSPI_Init>
 8000f7a:	b900      	cbnz	r0, 8000f7e <MX_QUADSPI_Init+0x26>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000f7c:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f7e:	f7ff fee4 	bl	8000d4a <Error_Handler>
}
 8000f82:	e7fb      	b.n	8000f7c <MX_QUADSPI_Init+0x24>
 8000f84:	2400042c 	.word	0x2400042c
 8000f88:	52005000 	.word	0x52005000

08000f8c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f90:	b0ba      	sub	sp, #232	@ 0xe8
 8000f92:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f94:	2100      	movs	r1, #0
 8000f96:	9135      	str	r1, [sp, #212]	@ 0xd4
 8000f98:	9136      	str	r1, [sp, #216]	@ 0xd8
 8000f9a:	9137      	str	r1, [sp, #220]	@ 0xdc
 8000f9c:	9138      	str	r1, [sp, #224]	@ 0xe0
 8000f9e:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fa0:	22c0      	movs	r2, #192	@ 0xc0
 8000fa2:	a804      	add	r0, sp, #16
 8000fa4:	f00b ff24 	bl	800cdf0 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000fa8:	6822      	ldr	r2, [r4, #0]
 8000faa:	4b3b      	ldr	r3, [pc, #236]	@ (8001098 <HAL_QSPI_MspInit+0x10c>)
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d002      	beq.n	8000fb6 <HAL_QSPI_MspInit+0x2a>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000fb0:	b03a      	add	sp, #232	@ 0xe8
 8000fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000fb6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fc0:	a804      	add	r0, sp, #16
 8000fc2:	f005 fa0d 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 8000fc6:	2800      	cmp	r0, #0
 8000fc8:	d163      	bne.n	8001092 <HAL_QSPI_MspInit+0x106>
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000fca:	4b34      	ldr	r3, [pc, #208]	@ (800109c <HAL_QSPI_MspInit+0x110>)
 8000fcc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8000fd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000fd4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8000fd8:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8000fdc:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000fe0:	9200      	str	r2, [sp, #0]
 8000fe2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fe4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000fe8:	f042 0210 	orr.w	r2, r2, #16
 8000fec:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000ff0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000ff4:	f002 0210 	and.w	r2, r2, #16
 8000ff8:	9201      	str	r2, [sp, #4]
 8000ffa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001000:	f042 0202 	orr.w	r2, r2, #2
 8001004:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001008:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800100c:	f002 0202 	and.w	r2, r2, #2
 8001010:	9202      	str	r2, [sp, #8]
 8001012:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001014:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001018:	f042 0208 	orr.w	r2, r2, #8
 800101c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001020:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001024:	f003 0308 	and.w	r3, r3, #8
 8001028:	9303      	str	r3, [sp, #12]
 800102a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800102c:	f04f 0804 	mov.w	r8, #4
 8001030:	f8cd 80d4 	str.w	r8, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001034:	2602      	movs	r6, #2
 8001036:	9636      	str	r6, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001038:	2500      	movs	r5, #0
 800103a:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103c:	2403      	movs	r4, #3
 800103e:	9438      	str	r4, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001040:	2709      	movs	r7, #9
 8001042:	9739      	str	r7, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001044:	a935      	add	r1, sp, #212	@ 0xd4
 8001046:	4816      	ldr	r0, [pc, #88]	@ (80010a0 <HAL_QSPI_MspInit+0x114>)
 8001048:	f002 fa1a 	bl	8003480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800104c:	f8cd 80d4 	str.w	r8, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001050:	9636      	str	r6, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001054:	9438      	str	r4, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001056:	9739      	str	r7, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001058:	f8df 804c 	ldr.w	r8, [pc, #76]	@ 80010a8 <HAL_QSPI_MspInit+0x11c>
 800105c:	a935      	add	r1, sp, #212	@ 0xd4
 800105e:	4640      	mov	r0, r8
 8001060:	f002 fa0e 	bl	8003480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8001064:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001068:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	9636      	str	r6, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106e:	9438      	str	r4, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001070:	9739      	str	r7, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001072:	a935      	add	r1, sp, #212	@ 0xd4
 8001074:	480b      	ldr	r0, [pc, #44]	@ (80010a4 <HAL_QSPI_MspInit+0x118>)
 8001076:	f002 fa03 	bl	8003480 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800107a:	2340      	movs	r3, #64	@ 0x40
 800107c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800107e:	9636      	str	r6, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001082:	9438      	str	r4, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001084:	230a      	movs	r3, #10
 8001086:	9339      	str	r3, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001088:	a935      	add	r1, sp, #212	@ 0xd4
 800108a:	4640      	mov	r0, r8
 800108c:	f002 f9f8 	bl	8003480 <HAL_GPIO_Init>
}
 8001090:	e78e      	b.n	8000fb0 <HAL_QSPI_MspInit+0x24>
      Error_Handler();
 8001092:	f7ff fe5a 	bl	8000d4a <Error_Handler>
 8001096:	e798      	b.n	8000fca <HAL_QSPI_MspInit+0x3e>
 8001098:	52005000 	.word	0x52005000
 800109c:	58024400 	.word	0x58024400
 80010a0:	58021000 	.word	0x58021000
 80010a4:	58020c00 	.word	0x58020c00
 80010a8:	58020400 	.word	0x58020400

080010ac <MX_RAMECC_Init>:
RAMECC_HandleTypeDef hramecc3_m1;
RAMECC_HandleTypeDef hramecc3_m2;

/* RAMECC init function */
void MX_RAMECC_Init(void)
{
 80010ac:	b508      	push	{r3, lr}

  /* USER CODE END RAMECC_Init 1 */

  /** Initialize RAMECC1 M1 : AXI SRAM
  */
  hramecc1_m1.Instance = RAMECC1_Monitor1;
 80010ae:	4839      	ldr	r0, [pc, #228]	@ (8001194 <MX_RAMECC_Init+0xe8>)
 80010b0:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <MX_RAMECC_Init+0xec>)
 80010b2:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc1_m1) != HAL_OK)
 80010b4:	f004 fa86 	bl	80055c4 <HAL_RAMECC_Init>
 80010b8:	2800      	cmp	r0, #0
 80010ba:	d147      	bne.n	800114c <MX_RAMECC_Init+0xa0>
    Error_Handler();
  }

  /** Initialize RAMECC1 M2 : ITCM-RAM
  */
  hramecc1_m2.Instance = RAMECC1_Monitor2;
 80010bc:	4837      	ldr	r0, [pc, #220]	@ (800119c <MX_RAMECC_Init+0xf0>)
 80010be:	4b38      	ldr	r3, [pc, #224]	@ (80011a0 <MX_RAMECC_Init+0xf4>)
 80010c0:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc1_m2) != HAL_OK)
 80010c2:	f004 fa7f 	bl	80055c4 <HAL_RAMECC_Init>
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d143      	bne.n	8001152 <MX_RAMECC_Init+0xa6>
    Error_Handler();
  }

  /** Initialize RAMECC1 M3 : D0TCM-RAM
  */
  hramecc1_m3.Instance = RAMECC1_Monitor3;
 80010ca:	4836      	ldr	r0, [pc, #216]	@ (80011a4 <MX_RAMECC_Init+0xf8>)
 80010cc:	4b36      	ldr	r3, [pc, #216]	@ (80011a8 <MX_RAMECC_Init+0xfc>)
 80010ce:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc1_m3) != HAL_OK)
 80010d0:	f004 fa78 	bl	80055c4 <HAL_RAMECC_Init>
 80010d4:	2800      	cmp	r0, #0
 80010d6:	d13f      	bne.n	8001158 <MX_RAMECC_Init+0xac>
    Error_Handler();
  }

  /** Initialize RAMECC1 M4 : D1TCM-RAM
  */
  hramecc1_m4.Instance = RAMECC1_Monitor4;
 80010d8:	4834      	ldr	r0, [pc, #208]	@ (80011ac <MX_RAMECC_Init+0x100>)
 80010da:	4b35      	ldr	r3, [pc, #212]	@ (80011b0 <MX_RAMECC_Init+0x104>)
 80010dc:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc1_m4) != HAL_OK)
 80010de:	f004 fa71 	bl	80055c4 <HAL_RAMECC_Init>
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d13b      	bne.n	800115e <MX_RAMECC_Init+0xb2>
    Error_Handler();
  }

  /** Initialize RAMECC1 M5 : ETM RAM
  */
  hramecc1_m5.Instance = RAMECC1_Monitor5;
 80010e6:	4833      	ldr	r0, [pc, #204]	@ (80011b4 <MX_RAMECC_Init+0x108>)
 80010e8:	4b33      	ldr	r3, [pc, #204]	@ (80011b8 <MX_RAMECC_Init+0x10c>)
 80010ea:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc1_m5) != HAL_OK)
 80010ec:	f004 fa6a 	bl	80055c4 <HAL_RAMECC_Init>
 80010f0:	2800      	cmp	r0, #0
 80010f2:	d137      	bne.n	8001164 <MX_RAMECC_Init+0xb8>
    Error_Handler();
  }

  /** Initialize RAMECC2 M1 : SRAM1_0
  */
  hramecc2_m1.Instance = RAMECC2_Monitor1;
 80010f4:	4831      	ldr	r0, [pc, #196]	@ (80011bc <MX_RAMECC_Init+0x110>)
 80010f6:	4b32      	ldr	r3, [pc, #200]	@ (80011c0 <MX_RAMECC_Init+0x114>)
 80010f8:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc2_m1) != HAL_OK)
 80010fa:	f004 fa63 	bl	80055c4 <HAL_RAMECC_Init>
 80010fe:	2800      	cmp	r0, #0
 8001100:	d133      	bne.n	800116a <MX_RAMECC_Init+0xbe>
    Error_Handler();
  }

  /** Initialize RAMECC2 M2 SRAM1_1
  */
  hramecc2_m2.Instance = RAMECC2_Monitor2;
 8001102:	4830      	ldr	r0, [pc, #192]	@ (80011c4 <MX_RAMECC_Init+0x118>)
 8001104:	4b30      	ldr	r3, [pc, #192]	@ (80011c8 <MX_RAMECC_Init+0x11c>)
 8001106:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc2_m2) != HAL_OK)
 8001108:	f004 fa5c 	bl	80055c4 <HAL_RAMECC_Init>
 800110c:	bb80      	cbnz	r0, 8001170 <MX_RAMECC_Init+0xc4>
    Error_Handler();
  }

  /** Initialize RAMECC2 M3 : SRAM2_0
  */
  hramecc2_m3.Instance = RAMECC2_Monitor3;
 800110e:	482f      	ldr	r0, [pc, #188]	@ (80011cc <MX_RAMECC_Init+0x120>)
 8001110:	4b2f      	ldr	r3, [pc, #188]	@ (80011d0 <MX_RAMECC_Init+0x124>)
 8001112:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc2_m3) != HAL_OK)
 8001114:	f004 fa56 	bl	80055c4 <HAL_RAMECC_Init>
 8001118:	bb68      	cbnz	r0, 8001176 <MX_RAMECC_Init+0xca>
    Error_Handler();
  }

  /** Initialize RAMECC2 M4 : SRAM2_1
  */
  hramecc2_m4.Instance = RAMECC2_Monitor4;
 800111a:	482e      	ldr	r0, [pc, #184]	@ (80011d4 <MX_RAMECC_Init+0x128>)
 800111c:	4b2e      	ldr	r3, [pc, #184]	@ (80011d8 <MX_RAMECC_Init+0x12c>)
 800111e:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc2_m4) != HAL_OK)
 8001120:	f004 fa50 	bl	80055c4 <HAL_RAMECC_Init>
 8001124:	bb50      	cbnz	r0, 800117c <MX_RAMECC_Init+0xd0>
    Error_Handler();
  }

  /** Initialize RAMECC2 M5 : SRAM3
  */
  hramecc2_m5.Instance = RAMECC2_Monitor5;
 8001126:	482d      	ldr	r0, [pc, #180]	@ (80011dc <MX_RAMECC_Init+0x130>)
 8001128:	4b2d      	ldr	r3, [pc, #180]	@ (80011e0 <MX_RAMECC_Init+0x134>)
 800112a:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc2_m5) != HAL_OK)
 800112c:	f004 fa4a 	bl	80055c4 <HAL_RAMECC_Init>
 8001130:	bb38      	cbnz	r0, 8001182 <MX_RAMECC_Init+0xd6>
    Error_Handler();
  }

  /** Initialize RAMECC3 M1 : SRAM4
  */
  hramecc3_m1.Instance = RAMECC3_Monitor1;
 8001132:	482c      	ldr	r0, [pc, #176]	@ (80011e4 <MX_RAMECC_Init+0x138>)
 8001134:	4b2c      	ldr	r3, [pc, #176]	@ (80011e8 <MX_RAMECC_Init+0x13c>)
 8001136:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc3_m1) != HAL_OK)
 8001138:	f004 fa44 	bl	80055c4 <HAL_RAMECC_Init>
 800113c:	bb20      	cbnz	r0, 8001188 <MX_RAMECC_Init+0xdc>
    Error_Handler();
  }

  /** Initialize RAMECC3 M2 : Backup RAM
  */
  hramecc3_m2.Instance = RAMECC3_Monitor2;
 800113e:	482b      	ldr	r0, [pc, #172]	@ (80011ec <MX_RAMECC_Init+0x140>)
 8001140:	4b2b      	ldr	r3, [pc, #172]	@ (80011f0 <MX_RAMECC_Init+0x144>)
 8001142:	6003      	str	r3, [r0, #0]
  if (HAL_RAMECC_Init(&hramecc3_m2) != HAL_OK)
 8001144:	f004 fa3e 	bl	80055c4 <HAL_RAMECC_Init>
 8001148:	bb08      	cbnz	r0, 800118e <MX_RAMECC_Init+0xe2>
  }
  /* USER CODE BEGIN RAMECC_Init 2 */

  /* USER CODE END RAMECC_Init 2 */

}
 800114a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800114c:	f7ff fdfd 	bl	8000d4a <Error_Handler>
 8001150:	e7b4      	b.n	80010bc <MX_RAMECC_Init+0x10>
    Error_Handler();
 8001152:	f7ff fdfa 	bl	8000d4a <Error_Handler>
 8001156:	e7b8      	b.n	80010ca <MX_RAMECC_Init+0x1e>
    Error_Handler();
 8001158:	f7ff fdf7 	bl	8000d4a <Error_Handler>
 800115c:	e7bc      	b.n	80010d8 <MX_RAMECC_Init+0x2c>
    Error_Handler();
 800115e:	f7ff fdf4 	bl	8000d4a <Error_Handler>
 8001162:	e7c0      	b.n	80010e6 <MX_RAMECC_Init+0x3a>
    Error_Handler();
 8001164:	f7ff fdf1 	bl	8000d4a <Error_Handler>
 8001168:	e7c4      	b.n	80010f4 <MX_RAMECC_Init+0x48>
    Error_Handler();
 800116a:	f7ff fdee 	bl	8000d4a <Error_Handler>
 800116e:	e7c8      	b.n	8001102 <MX_RAMECC_Init+0x56>
    Error_Handler();
 8001170:	f7ff fdeb 	bl	8000d4a <Error_Handler>
 8001174:	e7cb      	b.n	800110e <MX_RAMECC_Init+0x62>
    Error_Handler();
 8001176:	f7ff fde8 	bl	8000d4a <Error_Handler>
 800117a:	e7ce      	b.n	800111a <MX_RAMECC_Init+0x6e>
    Error_Handler();
 800117c:	f7ff fde5 	bl	8000d4a <Error_Handler>
 8001180:	e7d1      	b.n	8001126 <MX_RAMECC_Init+0x7a>
    Error_Handler();
 8001182:	f7ff fde2 	bl	8000d4a <Error_Handler>
 8001186:	e7d4      	b.n	8001132 <MX_RAMECC_Init+0x86>
    Error_Handler();
 8001188:	f7ff fddf 	bl	8000d4a <Error_Handler>
 800118c:	e7d7      	b.n	800113e <MX_RAMECC_Init+0x92>
    Error_Handler();
 800118e:	f7ff fddc 	bl	8000d4a <Error_Handler>
}
 8001192:	e7da      	b.n	800114a <MX_RAMECC_Init+0x9e>
 8001194:	24000528 	.word	0x24000528
 8001198:	52009020 	.word	0x52009020
 800119c:	24000518 	.word	0x24000518
 80011a0:	52009040 	.word	0x52009040
 80011a4:	24000508 	.word	0x24000508
 80011a8:	52009060 	.word	0x52009060
 80011ac:	240004f8 	.word	0x240004f8
 80011b0:	52009080 	.word	0x52009080
 80011b4:	240004e8 	.word	0x240004e8
 80011b8:	520090a0 	.word	0x520090a0
 80011bc:	240004d8 	.word	0x240004d8
 80011c0:	48023020 	.word	0x48023020
 80011c4:	240004c8 	.word	0x240004c8
 80011c8:	48023040 	.word	0x48023040
 80011cc:	240004b8 	.word	0x240004b8
 80011d0:	48023060 	.word	0x48023060
 80011d4:	240004a8 	.word	0x240004a8
 80011d8:	48023080 	.word	0x48023080
 80011dc:	24000498 	.word	0x24000498
 80011e0:	480230a0 	.word	0x480230a0
 80011e4:	24000488 	.word	0x24000488
 80011e8:	58027020 	.word	0x58027020
 80011ec:	24000478 	.word	0x24000478
 80011f0:	58027040 	.word	0x58027040

080011f4 <_cz_strtoxl>:
/* istrtoxl */
#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(_cz_strtoxl, MEM_MACRO);
#endif
static uint32_t _cz_strtoxl(const char* nptr, const char** endptr, int ibase, int flags)
{
 80011f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011f6:	4605      	mov	r5, r0
    uint32_t digval;
    uint32_t maxval;
    uint32_t limit;
    uint32_t maxu32;

    if (endptr != NULL)
 80011f8:	460e      	mov	r6, r1
 80011fa:	b101      	cbz	r1, 80011fe <_cz_strtoxl+0xa>
        *endptr = nptr;
 80011fc:	6030      	str	r0, [r6, #0]

    p = nptr;
    number = 0;

    c = *p++;
 80011fe:	4629      	mov	r1, r5
 8001200:	f811 cb01 	ldrb.w	ip, [r1], #1
    while (cz_isspace((int)(unsigned char)c))
 8001204:	e001      	b.n	800120a <_cz_strtoxl+0x16>
        c = *p++;
 8001206:	f811 cb01 	ldrb.w	ip, [r1], #1
    while (cz_isspace((int)(unsigned char)c))
 800120a:	485e      	ldr	r0, [pc, #376]	@ (8001384 <_cz_strtoxl+0x190>)
 800120c:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 8001210:	f010 0008 	ands.w	r0, r0, #8
 8001214:	d1f7      	bne.n	8001206 <_cz_strtoxl+0x12>

    if (c == '+')
 8001216:	f1bc 0f2b 	cmp.w	ip, #43	@ 0x2b
 800121a:	d014      	beq.n	8001246 <_cz_strtoxl+0x52>
        c = *p++;
    if (c == '-')
 800121c:	f1bc 0f2d 	cmp.w	ip, #45	@ 0x2d
 8001220:	d014      	beq.n	800124c <_cz_strtoxl+0x58>
    {
        flags |= IFL_NEG;
        c = *p++;
    }

    if (c == '+')
 8001222:	f1bc 0f2b 	cmp.w	ip, #43	@ 0x2b
 8001226:	d016      	beq.n	8001256 <_cz_strtoxl+0x62>
        c = *p++;

    if (ibase < 0 || ibase == 1 || ibase > 36)
 8001228:	2a01      	cmp	r2, #1
 800122a:	bf14      	ite	ne
 800122c:	2400      	movne	r4, #0
 800122e:	2401      	moveq	r4, #1
 8001230:	ea54 74d2 	orrs.w	r4, r4, r2, lsr #31
 8001234:	d112      	bne.n	800125c <_cz_strtoxl+0x68>
 8001236:	2a24      	cmp	r2, #36	@ 0x24
 8001238:	dc10      	bgt.n	800125c <_cz_strtoxl+0x68>
        if (endptr)
            *endptr = nptr;
        return 0;
    }

    if (ibase == 0)
 800123a:	bb02      	cbnz	r2, 800127e <_cz_strtoxl+0x8a>
    {
        if (c != '0')
 800123c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8001240:	d00f      	beq.n	8001262 <_cz_strtoxl+0x6e>
            ibase = 10;
 8001242:	220a      	movs	r2, #10
 8001244:	e01d      	b.n	8001282 <_cz_strtoxl+0x8e>
        c = *p++;
 8001246:	f811 cb01 	ldrb.w	ip, [r1], #1
 800124a:	e7e7      	b.n	800121c <_cz_strtoxl+0x28>
        flags |= IFL_NEG;
 800124c:	f043 0301 	orr.w	r3, r3, #1
        c = *p++;
 8001250:	f811 cb01 	ldrb.w	ip, [r1], #1
 8001254:	e7e5      	b.n	8001222 <_cz_strtoxl+0x2e>
        c = *p++;
 8001256:	f811 cb01 	ldrb.w	ip, [r1], #1
 800125a:	e7e5      	b.n	8001228 <_cz_strtoxl+0x34>
        if (endptr)
 800125c:	b106      	cbz	r6, 8001260 <_cz_strtoxl+0x6c>
            *endptr = nptr;
 800125e:	6035      	str	r5, [r6, #0]

    if (flags & IFL_NEG)
        number = (uint32_t)(-(int32_t)number);

    return number;
}
 8001260:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else if (*p == 'x' || *p == 'X')
 8001262:	780a      	ldrb	r2, [r1, #0]
 8001264:	2a62      	cmp	r2, #98	@ 0x62
 8001266:	d024      	beq.n	80012b2 <_cz_strtoxl+0xbe>
 8001268:	d805      	bhi.n	8001276 <_cz_strtoxl+0x82>
 800126a:	2a42      	cmp	r2, #66	@ 0x42
 800126c:	d023      	beq.n	80012b6 <_cz_strtoxl+0xc2>
 800126e:	2a58      	cmp	r2, #88	@ 0x58
 8001270:	d010      	beq.n	8001294 <_cz_strtoxl+0xa0>
 8001272:	2208      	movs	r2, #8
 8001274:	e005      	b.n	8001282 <_cz_strtoxl+0x8e>
 8001276:	2a78      	cmp	r2, #120	@ 0x78
 8001278:	d019      	beq.n	80012ae <_cz_strtoxl+0xba>
 800127a:	2208      	movs	r2, #8
 800127c:	e001      	b.n	8001282 <_cz_strtoxl+0x8e>
    if (ibase == 16)
 800127e:	2a10      	cmp	r2, #16
 8001280:	d009      	beq.n	8001296 <_cz_strtoxl+0xa2>
    else if (ibase == 2)
 8001282:	2a02      	cmp	r2, #2
 8001284:	d019      	beq.n	80012ba <_cz_strtoxl+0xc6>
    maxval = maxu32 / ((uint32_t)ibase);
 8001286:	4617      	mov	r7, r2
 8001288:	f04f 3eff 	mov.w	lr, #4294967295
 800128c:	fbbe fef2 	udiv	lr, lr, r2
    number = 0;
 8001290:	4604      	mov	r4, r0
 8001292:	e02b      	b.n	80012ec <_cz_strtoxl+0xf8>
        else if (*p == 'x' || *p == 'X')
 8001294:	2210      	movs	r2, #16
        if (c == '0' && (*p == 'x' || *p == 'X'))
 8001296:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800129a:	d1f4      	bne.n	8001286 <_cz_strtoxl+0x92>
 800129c:	780c      	ldrb	r4, [r1, #0]
 800129e:	2c58      	cmp	r4, #88	@ 0x58
 80012a0:	bf18      	it	ne
 80012a2:	2c78      	cmpne	r4, #120	@ 0x78
 80012a4:	d1ef      	bne.n	8001286 <_cz_strtoxl+0x92>
            c = *p++;
 80012a6:	f891 c001 	ldrb.w	ip, [r1, #1]
 80012aa:	3102      	adds	r1, #2
 80012ac:	e7eb      	b.n	8001286 <_cz_strtoxl+0x92>
        else if (*p == 'x' || *p == 'X')
 80012ae:	2210      	movs	r2, #16
 80012b0:	e7f1      	b.n	8001296 <_cz_strtoxl+0xa2>
            ibase = 2;
 80012b2:	2202      	movs	r2, #2
 80012b4:	e7e5      	b.n	8001282 <_cz_strtoxl+0x8e>
 80012b6:	2202      	movs	r2, #2
 80012b8:	e7e3      	b.n	8001282 <_cz_strtoxl+0x8e>
        if (c == '0' && (*p == 'b' || *p == 'B'))
 80012ba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80012be:	d1e2      	bne.n	8001286 <_cz_strtoxl+0x92>
 80012c0:	780c      	ldrb	r4, [r1, #0]
 80012c2:	2c42      	cmp	r4, #66	@ 0x42
 80012c4:	bf18      	it	ne
 80012c6:	2c62      	cmpne	r4, #98	@ 0x62
 80012c8:	d1dd      	bne.n	8001286 <_cz_strtoxl+0x92>
            c = *p++;
 80012ca:	f891 c001 	ldrb.w	ip, [r1, #1]
 80012ce:	3102      	adds	r1, #2
 80012d0:	e7d9      	b.n	8001286 <_cz_strtoxl+0x92>
        else if (cz_isalpha((int)(unsigned char)c))
 80012d2:	f012 0f03 	tst.w	r2, #3
 80012d6:	d01f      	beq.n	8001318 <_cz_strtoxl+0x124>
            digval = (char)cz_toupper((unsigned char)c) - 'A' + 10;
 80012d8:	f3c2 2c07 	ubfx	ip, r2, #8, #8
 80012dc:	f1ac 0c37 	sub.w	ip, ip, #55	@ 0x37
 80012e0:	e00c      	b.n	80012fc <_cz_strtoxl+0x108>
            number = number * ((uint32_t)ibase) + digval;
 80012e2:	fb04 c407 	mla	r4, r4, r7, ip
        flags |= IFL_READDIGIT;
 80012e6:	4613      	mov	r3, r2
        c = *p++;
 80012e8:	f811 cb01 	ldrb.w	ip, [r1], #1
        if (cz_isdigit((int)(unsigned char)c))
 80012ec:	4a25      	ldr	r2, [pc, #148]	@ (8001384 <_cz_strtoxl+0x190>)
 80012ee:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80012f2:	f012 0f04 	tst.w	r2, #4
 80012f6:	d0ec      	beq.n	80012d2 <_cz_strtoxl+0xde>
            digval = c - '0';
 80012f8:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
        if (digval >= (uint32_t)ibase)
 80012fc:	4567      	cmp	r7, ip
 80012fe:	d90b      	bls.n	8001318 <_cz_strtoxl+0x124>
        flags |= IFL_READDIGIT;
 8001300:	f043 0202 	orr.w	r2, r3, #2
        if (number < maxval || (number == maxval &&
 8001304:	4574      	cmp	r4, lr
 8001306:	d3ec      	bcc.n	80012e2 <_cz_strtoxl+0xee>
 8001308:	45f4      	cmp	ip, lr
 800130a:	bf98      	it	ls
 800130c:	4574      	cmpls	r4, lr
 800130e:	d0e8      	beq.n	80012e2 <_cz_strtoxl+0xee>
            flags |= IFL_OVERFLOW;
 8001310:	f043 0306 	orr.w	r3, r3, #6
            if (endptr == NULL)
 8001314:	2e00      	cmp	r6, #0
 8001316:	d1e7      	bne.n	80012e8 <_cz_strtoxl+0xf4>
    --p;
 8001318:	3901      	subs	r1, #1
    if (!(flags & IFL_READDIGIT))
 800131a:	f013 0f02 	tst.w	r3, #2
 800131e:	d107      	bne.n	8001330 <_cz_strtoxl+0x13c>
        if (endptr)
 8001320:	b10e      	cbz	r6, 8001326 <_cz_strtoxl+0x132>
            *endptr = nptr;
 8001322:	6035      	str	r5, [r6, #0]
        *endptr = p;
 8001324:	6031      	str	r1, [r6, #0]
    if (flags & IFL_NEG)
 8001326:	f013 0f01 	tst.w	r3, #1
 800132a:	d099      	beq.n	8001260 <_cz_strtoxl+0x6c>
        number = (uint32_t)(-(int32_t)number);
 800132c:	4240      	negs	r0, r0
 800132e:	e797      	b.n	8001260 <_cz_strtoxl+0x6c>
    else if ((flags & IFL_UNSIGNED) && (flags & IFL_NEG))
 8001330:	f003 0209 	and.w	r2, r3, #9
 8001334:	2a09      	cmp	r2, #9
 8001336:	d01e      	beq.n	8001376 <_cz_strtoxl+0x182>
    else if ((flags & IFL_OVERFLOW) ||
 8001338:	f013 0f04 	tst.w	r3, #4
 800133c:	d10e      	bne.n	800135c <_cz_strtoxl+0x168>
 800133e:	f013 0f08 	tst.w	r3, #8
 8001342:	d114      	bne.n	800136e <_cz_strtoxl+0x17a>
        (!(flags & IFL_UNSIGNED) &&
 8001344:	f013 0f01 	tst.w	r3, #1
 8001348:	d004      	beq.n	8001354 <_cz_strtoxl+0x160>
            (((flags & IFL_NEG) && (number > limit)) ||
 800134a:	f1b4 4f00 	cmp.w	r4, #2147483648	@ 0x80000000
 800134e:	d805      	bhi.n	800135c <_cz_strtoxl+0x168>
 8001350:	4620      	mov	r0, r4
 8001352:	e010      	b.n	8001376 <_cz_strtoxl+0x182>
                (!(flags & IFL_NEG) && (number > limit - 1)))))
 8001354:	2c00      	cmp	r4, #0
 8001356:	db01      	blt.n	800135c <_cz_strtoxl+0x168>
 8001358:	4620      	mov	r0, r4
 800135a:	e00c      	b.n	8001376 <_cz_strtoxl+0x182>
        if (flags & IFL_UNSIGNED)
 800135c:	f013 0f08 	tst.w	r3, #8
 8001360:	d107      	bne.n	8001372 <_cz_strtoxl+0x17e>
        else if (flags & IFL_NEG)
 8001362:	f013 0f01 	tst.w	r3, #1
 8001366:	d009      	beq.n	800137c <_cz_strtoxl+0x188>
            number = (uint32_t)CZ_INT32_MIN;
 8001368:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800136c:	e003      	b.n	8001376 <_cz_strtoxl+0x182>
 800136e:	4620      	mov	r0, r4
 8001370:	e001      	b.n	8001376 <_cz_strtoxl+0x182>
            number = maxu32;
 8001372:	f04f 30ff 	mov.w	r0, #4294967295
    if (endptr)
 8001376:	2e00      	cmp	r6, #0
 8001378:	d1d4      	bne.n	8001324 <_cz_strtoxl+0x130>
 800137a:	e7d4      	b.n	8001326 <_cz_strtoxl+0x132>
            number = (uint32_t)CZ_INT32_MAX;
 800137c:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 8001380:	e7f9      	b.n	8001376 <_cz_strtoxl+0x182>
 8001382:	bf00      	nop
 8001384:	0800e0b4 	.word	0x0800e0b4

08001388 <cz_atol>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(cz_atol, MEM_MACRO);
#endif
static int32_t cz_atol(const char* nptr)
{
 8001388:	b508      	push	{r3, lr}
    return (int32_t)_cz_strtoxl(nptr, 0, 10, 0);
 800138a:	2300      	movs	r3, #0
 800138c:	220a      	movs	r2, #10
 800138e:	4619      	mov	r1, r3
 8001390:	f7ff ff30 	bl	80011f4 <_cz_strtoxl>
}
 8001394:	bd08      	pop	{r3, pc}
	...

08001398 <_atof_pow10>:
#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(_atof_pow10, MEM_MACRO);
#endif
static float _atof_pow10(float data, int exp)
{
    while (exp > 0)
 8001398:	e004      	b.n	80013a4 <_atof_pow10+0xc>
    {
        data *= 10.0f;
 800139a:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 800139e:	ee20 0a27 	vmul.f32	s0, s0, s15
        --exp;
 80013a2:	3801      	subs	r0, #1
    while (exp > 0)
 80013a4:	2800      	cmp	r0, #0
 80013a6:	dcf8      	bgt.n	800139a <_atof_pow10+0x2>
 80013a8:	e004      	b.n	80013b4 <_atof_pow10+0x1c>
    }
    while (exp < 0)
    {
        data *= 0.1f;
 80013aa:	eddf 7a04 	vldr	s15, [pc, #16]	@ 80013bc <_atof_pow10+0x24>
 80013ae:	ee20 0a27 	vmul.f32	s0, s0, s15
        ++exp;
 80013b2:	3001      	adds	r0, #1
    while (exp < 0)
 80013b4:	2800      	cmp	r0, #0
 80013b6:	dbf8      	blt.n	80013aa <_atof_pow10+0x12>
    }
    return data;
}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	3dcccccd 	.word	0x3dcccccd

080013c0 <atof_tyj>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(atof_tyj, MEM_MACRO);
#endif
static float atof_tyj(const char* chrIn)
{
 80013c0:	b530      	push	{r4, r5, lr}
 80013c2:	ed2d 8b02 	vpush	{d8}
 80013c6:	b083      	sub	sp, #12
    const char* nextCharPtr = NULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	9301      	str	r3, [sp, #4]
    float decPart = 0;
    float ret = 0;
    int ePart = 0;
    int sign = 1;
 80013cc:	2401      	movs	r4, #1
    while (!cz_isalnum((int)(unsigned char)(*chrIn)))
 80013ce:	e001      	b.n	80013d4 <atof_tyj+0x14>
    {
        if (cz_ispunct((int)(unsigned char)(*chrIn)))
        {
            if (*chrIn == '-')
            {
                sign = -sign;
 80013d0:	4264      	negs	r4, r4
            {
                //不允许的
                return 0;
            }
        }
        chrIn++;
 80013d2:	3001      	adds	r0, #1
    while (!cz_isalnum((int)(unsigned char)(*chrIn)))
 80013d4:	7802      	ldrb	r2, [r0, #0]
 80013d6:	4b28      	ldr	r3, [pc, #160]	@ (8001478 <atof_tyj+0xb8>)
 80013d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013dc:	f013 0f07 	tst.w	r3, #7
 80013e0:	d109      	bne.n	80013f6 <atof_tyj+0x36>
        if (cz_ispunct((int)(unsigned char)(*chrIn)))
 80013e2:	f013 0f10 	tst.w	r3, #16
 80013e6:	d0f4      	beq.n	80013d2 <atof_tyj+0x12>
            if (*chrIn == '-')
 80013e8:	2a2d      	cmp	r2, #45	@ 0x2d
 80013ea:	d0f1      	beq.n	80013d0 <atof_tyj+0x10>
            else if (*chrIn == '+')
 80013ec:	2a2b      	cmp	r2, #43	@ 0x2b
 80013ee:	d0f0      	beq.n	80013d2 <atof_tyj+0x12>
                return 0;
 80013f0:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 800147c <atof_tyj+0xbc>
 80013f4:	e01d      	b.n	8001432 <atof_tyj+0x72>
    }
    // 找出前面的数字并分离
    int32_t intPart = _cz_strtoxl(chrIn, &nextCharPtr, 10, 0);
 80013f6:	2300      	movs	r3, #0
 80013f8:	220a      	movs	r2, #10
 80013fa:	a901      	add	r1, sp, #4
 80013fc:	f7ff fefa 	bl	80011f4 <_cz_strtoxl>
 8001400:	ee08 0a10 	vmov	s16, r0
    // 有小数点
    if (*nextCharPtr == '.')
 8001404:	9d01      	ldr	r5, [sp, #4]
 8001406:	782a      	ldrb	r2, [r5, #0]
 8001408:	2a2e      	cmp	r2, #46	@ 0x2e
 800140a:	d016      	beq.n	800143a <atof_tyj+0x7a>
    float decPart = 0;
 800140c:	eddf 8a1b 	vldr	s17, [pc, #108]	@ 800147c <atof_tyj+0xbc>
        int32_t decInt = _cz_strtoxl(chrIn, &nextCharPtr, 10, 0);
        int lenth = nextCharPtr - chrIn;
        decPart = _atof_pow10((float)decInt, -lenth);
    }
    // 有e或E
    if (*nextCharPtr == 'e' || *nextCharPtr == 'E')
 8001410:	9801      	ldr	r0, [sp, #4]
 8001412:	7803      	ldrb	r3, [r0, #0]
 8001414:	2b45      	cmp	r3, #69	@ 0x45
 8001416:	bf18      	it	ne
 8001418:	2b65      	cmpne	r3, #101	@ 0x65
 800141a:	d020      	beq.n	800145e <atof_tyj+0x9e>
    int ePart = 0;
 800141c:	2000      	movs	r0, #0
    {
        chrIn = nextCharPtr + 1;
        ePart = _cz_strtoxl(chrIn, &nextCharPtr, 10, 0);
    }
    if (sign == 1)
 800141e:	2c01      	cmp	r4, #1
 8001420:	d024      	beq.n	800146c <atof_tyj+0xac>
    {
        ret = intPart + decPart;
    }
    else
    {
        ret = -decPart - intPart;
 8001422:	eeb1 0a68 	vneg.f32	s0, s17
 8001426:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 800142a:	ee30 0a48 	vsub.f32	s0, s0, s16
    }
    return _atof_pow10(ret, ePart);
 800142e:	f7ff ffb3 	bl	8001398 <_atof_pow10>
}
 8001432:	b003      	add	sp, #12
 8001434:	ecbd 8b02 	vpop	{d8}
 8001438:	bd30      	pop	{r4, r5, pc}
        chrIn = nextCharPtr + 1;
 800143a:	3501      	adds	r5, #1
        int32_t decInt = _cz_strtoxl(chrIn, &nextCharPtr, 10, 0);
 800143c:	2300      	movs	r3, #0
 800143e:	220a      	movs	r2, #10
 8001440:	a901      	add	r1, sp, #4
 8001442:	4628      	mov	r0, r5
 8001444:	f7ff fed6 	bl	80011f4 <_cz_strtoxl>
 8001448:	ee00 0a10 	vmov	s0, r0
        decPart = _atof_pow10((float)decInt, -lenth);
 800144c:	9801      	ldr	r0, [sp, #4]
 800144e:	1a28      	subs	r0, r5, r0
 8001450:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8001454:	f7ff ffa0 	bl	8001398 <_atof_pow10>
 8001458:	eef0 8a40 	vmov.f32	s17, s0
 800145c:	e7d8      	b.n	8001410 <atof_tyj+0x50>
        ePart = _cz_strtoxl(chrIn, &nextCharPtr, 10, 0);
 800145e:	2300      	movs	r3, #0
 8001460:	220a      	movs	r2, #10
 8001462:	a901      	add	r1, sp, #4
 8001464:	3001      	adds	r0, #1
 8001466:	f7ff fec5 	bl	80011f4 <_cz_strtoxl>
 800146a:	e7d8      	b.n	800141e <atof_tyj+0x5e>
        ret = intPart + decPart;
 800146c:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8001470:	ee38 0a28 	vadd.f32	s0, s16, s17
 8001474:	e7db      	b.n	800142e <atof_tyj+0x6e>
 8001476:	bf00      	nop
 8001478:	0800e0b4 	.word	0x0800e0b4
 800147c:	00000000 	.word	0x00000000

08001480 <SCD_CMD_SET>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_CMD_SET, MEM_MACRO);
#endif
static void SCD_CMD_SET(struct SCD_CTRL_STRUCT* scd, volatile unsigned char* paraPtr, int16_t targetNum)
{
 8001480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001484:	460e      	mov	r6, r1
 8001486:	4615      	mov	r5, r2
    const struct TYJ_UNIT_STRUCT* SCD_DATA_STRUCT_tab = scd->_unit_struct;
 8001488:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
    if (SCD_DATA_STRUCT_tab[targetNum]._type == TYJ_float)
 800148a:	eb07 04c2 	add.w	r4, r7, r2, lsl #3
 800148e:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 8001492:	2b24      	cmp	r3, #36	@ 0x24
 8001494:	d011      	beq.n	80014ba <SCD_CMD_SET+0x3a>
    {
        volatile float* xtemp = (float*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
        *xtemp = atof_tyj((const char*)paraPtr);
    }
    if (SCD_DATA_STRUCT_tab[targetNum]._type == TYJ_uint16_t)
 8001496:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d015      	beq.n	80014ca <SCD_CMD_SET+0x4a>
    {
        volatile uint16_t* xtemp = (uint16_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
        *xtemp = cz_atol((const char*)paraPtr);
    }
    if (SCD_DATA_STRUCT_tab[targetNum]._type == TYJ_int16_t)
 800149e:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 80014a2:	2b12      	cmp	r3, #18
 80014a4:	d01a      	beq.n	80014dc <SCD_CMD_SET+0x5c>
    {
        volatile int16_t* xtemp = (int16_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
        *xtemp = cz_atol((const char*)paraPtr);
    }
    if (SCD_DATA_STRUCT_tab[targetNum]._type == TYJ_uint32_t)
 80014a6:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 80014aa:	2b04      	cmp	r3, #4
 80014ac:	d01f      	beq.n	80014ee <SCD_CMD_SET+0x6e>
    {
        volatile uint32_t* xtemp = (uint32_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
        *xtemp = cz_atol((const char*)paraPtr);
    }
    if (SCD_DATA_STRUCT_tab[targetNum]._type == TYJ_int32_t)
 80014ae:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 80014b2:	2b14      	cmp	r3, #20
 80014b4:	d023      	beq.n	80014fe <SCD_CMD_SET+0x7e>
    {
        volatile int32_t* xtemp = (int32_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
        *xtemp = cz_atol((const char*)paraPtr);
    }
    // 其余类型是不修改的
}
 80014b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        volatile float* xtemp = (float*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
 80014ba:	f857 8032 	ldr.w	r8, [r7, r2, lsl #3]
        *xtemp = atof_tyj((const char*)paraPtr);
 80014be:	4608      	mov	r0, r1
 80014c0:	f7ff ff7e 	bl	80013c0 <atof_tyj>
 80014c4:	ed88 0a00 	vstr	s0, [r8]
 80014c8:	e7e5      	b.n	8001496 <SCD_CMD_SET+0x16>
        volatile uint16_t* xtemp = (uint16_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
 80014ca:	f857 8035 	ldr.w	r8, [r7, r5, lsl #3]
        *xtemp = cz_atol((const char*)paraPtr);
 80014ce:	4630      	mov	r0, r6
 80014d0:	f7ff ff5a 	bl	8001388 <cz_atol>
 80014d4:	b280      	uxth	r0, r0
 80014d6:	f8a8 0000 	strh.w	r0, [r8]
 80014da:	e7e0      	b.n	800149e <SCD_CMD_SET+0x1e>
        volatile int16_t* xtemp = (int16_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
 80014dc:	f857 8035 	ldr.w	r8, [r7, r5, lsl #3]
        *xtemp = cz_atol((const char*)paraPtr);
 80014e0:	4630      	mov	r0, r6
 80014e2:	f7ff ff51 	bl	8001388 <cz_atol>
 80014e6:	b200      	sxth	r0, r0
 80014e8:	f8a8 0000 	strh.w	r0, [r8]
 80014ec:	e7db      	b.n	80014a6 <SCD_CMD_SET+0x26>
        volatile uint32_t* xtemp = (uint32_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
 80014ee:	f857 8035 	ldr.w	r8, [r7, r5, lsl #3]
        *xtemp = cz_atol((const char*)paraPtr);
 80014f2:	4630      	mov	r0, r6
 80014f4:	f7ff ff48 	bl	8001388 <cz_atol>
 80014f8:	f8c8 0000 	str.w	r0, [r8]
 80014fc:	e7d7      	b.n	80014ae <SCD_CMD_SET+0x2e>
        volatile int32_t* xtemp = (int32_t*)(void*)SCD_DATA_STRUCT_tab[targetNum]._addr;
 80014fe:	f857 4035 	ldr.w	r4, [r7, r5, lsl #3]
        *xtemp = cz_atol((const char*)paraPtr);
 8001502:	4630      	mov	r0, r6
 8001504:	f7ff ff40 	bl	8001388 <cz_atol>
 8001508:	6020      	str	r0, [r4, #0]
}
 800150a:	e7d4      	b.n	80014b6 <SCD_CMD_SET+0x36>

0800150c <SCD_CMD_CONF>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_CMD_CONF, MEM_MACRO);
#endif
static void SCD_CMD_CONF(struct SCD_CTRL_STRUCT* scd, volatile unsigned char* paraPtr, int16_t targetNum)
{
 800150c:	b538      	push	{r3, r4, r5, lr}
    // targetNum即是序号
    if (targetNum >= 0 && targetNum < SCD_SEND_TAB_SIZE)
 800150e:	b293      	uxth	r3, r2
 8001510:	2b13      	cmp	r3, #19
 8001512:	d900      	bls.n	8001516 <SCD_CMD_CONF+0xa>
        //        if (varNum >= 0 && varNum < scd->structNum)
        {
            scd->structToSendTab[targetNum] = varNum;
        }
    }
}
 8001514:	bd38      	pop	{r3, r4, r5, pc}
 8001516:	4605      	mov	r5, r0
 8001518:	4614      	mov	r4, r2
        int varNum = cz_atol((const char*)paraPtr);
 800151a:	4608      	mov	r0, r1
 800151c:	f7ff ff34 	bl	8001388 <cz_atol>
            scd->structToSendTab[targetNum] = varNum;
 8001520:	b200      	sxth	r0, r0
 8001522:	f825 0014 	strh.w	r0, [r5, r4, lsl #1]
}
 8001526:	e7f5      	b.n	8001514 <SCD_CMD_CONF+0x8>

08001528 <SCD_CMD_CHG>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_CMD_CHG, MEM_MACRO);
#endif
static void SCD_CMD_CHG(struct SCD_CTRL_STRUCT* scd, volatile unsigned char* paraPtr, int16_t targetNum)
{
 8001528:	b510      	push	{r4, lr}
 800152a:	4604      	mov	r4, r0
    // 配置协议类型
    (void)targetNum;
    int p_num = cz_atol((const char*)paraPtr);
 800152c:	4608      	mov	r0, r1
 800152e:	f7ff ff2b 	bl	8001388 <cz_atol>
    if (p_num >= 0 && p_num < SCD_PROTOCOL_NUM)
 8001532:	2804      	cmp	r0, #4
 8001534:	d802      	bhi.n	800153c <SCD_CMD_CHG+0x14>
    {
        scd->sco_protocol_num_next = p_num;
 8001536:	b203      	sxth	r3, r0
 8001538:	f8a4 3050 	strh.w	r3, [r4, #80]	@ 0x50
    }
}
 800153c:	bd10      	pop	{r4, pc}

0800153e <SCD_CMD_DUMP>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_CMD_DUMP, MEM_MACRO);
#endif
static void SCD_CMD_DUMP(struct SCD_CTRL_STRUCT* scd, volatile unsigned char* paraPtr, int16_t targetNum)
{
 800153e:	b510      	push	{r4, lr}
 8001540:	4604      	mov	r4, r0
    scd->dumpTarget = targetNum;
 8001542:	f8a0 205a 	strh.w	r2, [r0, #90]	@ 0x5a
    int p_num = cz_atol((const char*)paraPtr);
 8001546:	4608      	mov	r0, r1
 8001548:	f7ff ff1e 	bl	8001388 <cz_atol>
    if (p_num <= 0)
 800154c:	1e03      	subs	r3, r0, #0
 800154e:	dd05      	ble.n	800155c <SCD_CMD_DUMP+0x1e>
    {
        p_num = 1;
    }
    if (p_num > SCD_MAX_DUMP_COUNT)
 8001550:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8001554:	dd03      	ble.n	800155e <SCD_CMD_DUMP+0x20>
    {
        p_num = SCD_MAX_DUMP_COUNT;
 8001556:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800155a:	e000      	b.n	800155e <SCD_CMD_DUMP+0x20>
        p_num = 1;
 800155c:	2301      	movs	r3, #1
    }
    scd->dumpNumCnt = p_num;
 800155e:	b21b      	sxth	r3, r3
 8001560:	f8a4 305c 	strh.w	r3, [r4, #92]	@ 0x5c
}
 8001564:	bd10      	pop	{r4, pc}

08001566 <SCD_CMD_CALL>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_CMD_CALL, MEM_MACRO);
#endif
static void SCD_CMD_CALL(struct SCD_CTRL_STRUCT* scd, volatile unsigned char* paraPtr, int16_t targetNum)
{
 8001566:	b538      	push	{r3, r4, r5, lr}
    uint16_t judgeType = (scd->_unit_struct[targetNum]._type) & 0xffu;
 8001568:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800156a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800156e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
    if (judgeType == TYJ_function)
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b32      	cmp	r3, #50	@ 0x32
 8001576:	d000      	beq.n	800157a <SCD_CMD_CALL+0x14>
        int para = cz_atol((const char*)paraPtr);
        typedef void (*funcPtr_t)(int32_t);
        funcPtr_t funcPtr = (funcPtr_t)(void*)scd->_unit_struct[targetNum]._addr;
        (*funcPtr)(para);
    }
}
 8001578:	bd38      	pop	{r3, r4, r5, pc}
 800157a:	4605      	mov	r5, r0
 800157c:	4614      	mov	r4, r2
        int para = cz_atol((const char*)paraPtr);
 800157e:	4608      	mov	r0, r1
 8001580:	f7ff ff02 	bl	8001388 <cz_atol>
        funcPtr_t funcPtr = (funcPtr_t)(void*)scd->_unit_struct[targetNum]._addr;
 8001584:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001586:	f853 3034 	ldr.w	r3, [r3, r4, lsl #3]
        (*funcPtr)(para);
 800158a:	4798      	blx	r3
}
 800158c:	e7f4      	b.n	8001578 <SCD_CMD_CALL+0x12>
	...

08001590 <SCD_cmd_handle>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCD_cmd_handle, MEM_MACRO);
#endif
static void SCD_cmd_handle(struct SCD_CTRL_STRUCT* scd)
{
 8001590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    volatile unsigned char(*recBuff)[SCD_REVBUFF_SIZE] = scd->_recBuff;
 8001592:	6a81      	ldr	r1, [r0, #40]	@ 0x28
    // 开头可有特殊字符
    int16_t xstart = 0;
 8001594:	2200      	movs	r2, #0
    while (!cz_isalnum((int)(unsigned char)(recBuff[0][xstart])))
 8001596:	4614      	mov	r4, r2
 8001598:	5c8d      	ldrb	r5, [r1, r2]
 800159a:	4b3e      	ldr	r3, [pc, #248]	@ (8001694 <SCD_cmd_handle+0x104>)
 800159c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80015a0:	f013 0f07 	tst.w	r3, #7
 80015a4:	d105      	bne.n	80015b2 <SCD_cmd_handle+0x22>
    {
        xstart++;
 80015a6:	3201      	adds	r2, #1
 80015a8:	b212      	sxth	r2, r2
        if (recBuff[0][xstart] == 0)
 80015aa:	5c8b      	ldrb	r3, [r1, r2]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f2      	bne.n	8001596 <SCD_cmd_handle+0x6>
    if (cmd2exec >= 0 && cmd2exec < SCD_CMD_NUM && targetNum < scd->structNum && targetNum >= 0)
    {
        // 满足要求则调用相应处理函数
        (*SCD_CMD_FCNS[cmd2exec])(scd, &recBuff[0][ptr], targetNum);
    }
}
 80015b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (!cz_isalpha((int)(unsigned char)(recBuff[0][xstart])))
 80015b2:	5c8d      	ldrb	r5, [r1, r2]
 80015b4:	4b37      	ldr	r3, [pc, #220]	@ (8001694 <SCD_cmd_handle+0x104>)
 80015b6:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80015ba:	f013 0f03 	tst.w	r3, #3
 80015be:	d0f7      	beq.n	80015b0 <SCD_cmd_handle+0x20>
    int16_t cmdLen = 0;
 80015c0:	f04f 0e00 	mov.w	lr, #0
 80015c4:	e003      	b.n	80015ce <SCD_cmd_handle+0x3e>
        cmdLen++;
 80015c6:	f10e 0e01 	add.w	lr, lr, #1
 80015ca:	fa0f fe8e 	sxth.w	lr, lr
    while (cz_isalpha((int)(unsigned char)(recBuff[0][cmdLen + xstart])))
 80015ce:	eb0e 0304 	add.w	r3, lr, r4
 80015d2:	5ccd      	ldrb	r5, [r1, r3]
 80015d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001694 <SCD_cmd_handle+0x104>)
 80015d6:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80015da:	f013 0f03 	tst.w	r3, #3
 80015de:	d1f2      	bne.n	80015c6 <SCD_cmd_handle+0x36>
    for (int16_t ii = 0; ii < SCD_CMD_NUM; ii++)
 80015e0:	2600      	movs	r6, #0
 80015e2:	e013      	b.n	800160c <SCD_cmd_handle+0x7c>
        for (int16_t jj = 0; jj < cmdLen; jj++)
 80015e4:	3301      	adds	r3, #1
 80015e6:	b21b      	sxth	r3, r3
 80015e8:	459e      	cmp	lr, r3
 80015ea:	dd0c      	ble.n	8001606 <SCD_cmd_handle+0x76>
            if (recBuff[0][jj + xstart] != SCD_CMD_TAB[ii][jj])
 80015ec:	191d      	adds	r5, r3, r4
 80015ee:	f811 c005 	ldrb.w	ip, [r1, r5]
 80015f2:	fa5f fc8c 	uxtb.w	ip, ip
 80015f6:	4d28      	ldr	r5, [pc, #160]	@ (8001698 <SCD_cmd_handle+0x108>)
 80015f8:	f855 5026 	ldr.w	r5, [r5, r6, lsl #2]
 80015fc:	5ced      	ldrb	r5, [r5, r3]
 80015fe:	45ac      	cmp	ip, r5
 8001600:	d0f0      	beq.n	80015e4 <SCD_cmd_handle+0x54>
                isSame = 0;
 8001602:	2700      	movs	r7, #0
 8001604:	e7ee      	b.n	80015e4 <SCD_cmd_handle+0x54>
        if (isSame)
 8001606:	b947      	cbnz	r7, 800161a <SCD_cmd_handle+0x8a>
    for (int16_t ii = 0; ii < SCD_CMD_NUM; ii++)
 8001608:	3601      	adds	r6, #1
 800160a:	b236      	sxth	r6, r6
 800160c:	2e04      	cmp	r6, #4
 800160e:	dc02      	bgt.n	8001616 <SCD_cmd_handle+0x86>
        for (int16_t jj = 0; jj < cmdLen; jj++)
 8001610:	2300      	movs	r3, #0
        int16_t isSame = 1;
 8001612:	2701      	movs	r7, #1
 8001614:	e7e8      	b.n	80015e8 <SCD_cmd_handle+0x58>
    int16_t cmd2exec = -1;
 8001616:	f04f 36ff 	mov.w	r6, #4294967295
    int16_t ptr = cmdLen + xstart;
 800161a:	4496      	add	lr, r2
 800161c:	fa0f fe8e 	sxth.w	lr, lr
    if (!cz_isdigit((int)(unsigned char)(recBuff[0][ptr])))
 8001620:	f811 200e 	ldrb.w	r2, [r1, lr]
 8001624:	4b1b      	ldr	r3, [pc, #108]	@ (8001694 <SCD_cmd_handle+0x104>)
 8001626:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800162a:	f013 0f04 	tst.w	r3, #4
 800162e:	d0bf      	beq.n	80015b0 <SCD_cmd_handle+0x20>
    int16_t targetNum = 0;
 8001630:	2200      	movs	r2, #0
 8001632:	e00d      	b.n	8001650 <SCD_cmd_handle+0xc0>
        targetNum = targetNum * 10 + recBuff[0][ptr] - '0';
 8001634:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001638:	0052      	lsls	r2, r2, #1
 800163a:	b292      	uxth	r2, r2
 800163c:	f811 300e 	ldrb.w	r3, [r1, lr]
 8001640:	4413      	add	r3, r2
 8001642:	b29b      	uxth	r3, r3
 8001644:	3b30      	subs	r3, #48	@ 0x30
 8001646:	b21a      	sxth	r2, r3
        ptr++;
 8001648:	f10e 0e01 	add.w	lr, lr, #1
 800164c:	fa0f fe8e 	sxth.w	lr, lr
    while (cz_isdigit((int)(unsigned char)(recBuff[0][ptr])))
 8001650:	f811 400e 	ldrb.w	r4, [r1, lr]
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <SCD_cmd_handle+0x104>)
 8001656:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800165a:	f013 0f04 	tst.w	r3, #4
 800165e:	d1e9      	bne.n	8001634 <SCD_cmd_handle+0xa4>
    if (recBuff[0][ptr] != '#')
 8001660:	f811 300e 	ldrb.w	r3, [r1, lr]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b23      	cmp	r3, #35	@ 0x23
 8001668:	d1a2      	bne.n	80015b0 <SCD_cmd_handle+0x20>
    ptr++;
 800166a:	f10e 0e01 	add.w	lr, lr, #1
 800166e:	fa0f fe8e 	sxth.w	lr, lr
    if (cmd2exec >= 0 && cmd2exec < SCD_CMD_NUM && targetNum < scd->structNum && targetNum >= 0)
 8001672:	b2b3      	uxth	r3, r6
 8001674:	2b04      	cmp	r3, #4
 8001676:	d89b      	bhi.n	80015b0 <SCD_cmd_handle+0x20>
 8001678:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 800167c:	b21b      	sxth	r3, r3
 800167e:	4293      	cmp	r3, r2
 8001680:	dd96      	ble.n	80015b0 <SCD_cmd_handle+0x20>
 8001682:	2a00      	cmp	r2, #0
 8001684:	db94      	blt.n	80015b0 <SCD_cmd_handle+0x20>
        (*SCD_CMD_FCNS[cmd2exec])(scd, &recBuff[0][ptr], targetNum);
 8001686:	4b05      	ldr	r3, [pc, #20]	@ (800169c <SCD_cmd_handle+0x10c>)
 8001688:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 800168c:	4471      	add	r1, lr
 800168e:	4798      	blx	r3
 8001690:	e78e      	b.n	80015b0 <SCD_cmd_handle+0x20>
 8001692:	bf00      	nop
 8001694:	0800e0b4 	.word	0x0800e0b4
 8001698:	0800e0a0 	.word	0x0800e0a0
 800169c:	0800e08c 	.word	0x0800e08c

080016a0 <SCO_get>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCO_get, MEM_MACRO);
#endif
static uint16_t SCO_get(struct SCD_CTRL_STRUCT* scd)
{
 80016a0:	b500      	push	{lr}
 80016a2:	b083      	sub	sp, #12
#define SCO_STARTBYTE_NUM 0
#define SCO_ENDBYTE_NUM 4

    // 起始位和结束位定义
    const unsigned char startByte[SCO_STARTBYTE_NUM + 1] = { 0x00 };
    const unsigned char endByte[SCO_ENDBYTE_NUM + 1] = { 0x00, 0x00, 0x80, 0x7f };
 80016a4:	f04f 43ff 	mov.w	r3, #2139095040	@ 0x7f800000
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	2300      	movs	r3, #0
 80016ac:	f88d 3004 	strb.w	r3, [sp, #4]

    if (scd->structToSend == 0)
 80016b0:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	b9d3      	cbnz	r3, 80016ee <SCO_get+0x4e>
    {
        // 起始位
        if (scd->byteToSend < SCO_STARTBYTE_NUM)
 80016b8:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 80016bc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80016c0:	d009      	beq.n	80016d6 <SCO_get+0x36>
        {
            return startByte[scd->byteToSend++];
 80016c2:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 80016c6:	3301      	adds	r3, #1
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	f8a0 304a 	strh.w	r3, [r0, #74]	@ 0x4a
 80016ce:	2000      	movs	r0, #0
            scd->structToSend++;
            // 数据位发送完成，递归找下一数据
            return SCO_get(scd);
        }
    }
}
 80016d0:	b003      	add	sp, #12
 80016d2:	f85d fb04 	ldr.w	pc, [sp], #4
            scd->byteToSend = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	f8a0 304a 	strh.w	r3, [r0, #74]	@ 0x4a
            scd->structToSend++;
 80016dc:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 80016e0:	3301      	adds	r3, #1
 80016e2:	b21b      	sxth	r3, r3
 80016e4:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
            return SCO_get(scd);
 80016e8:	f7ff ffda 	bl	80016a0 <SCO_get>
 80016ec:	e7f0      	b.n	80016d0 <SCO_get+0x30>
    else if (scd->structToSendTab[scd->structToSend - 1] > scd->structNum)
 80016ee:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	3b01      	subs	r3, #1
 80016f6:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 80016fa:	b212      	sxth	r2, r2
 80016fc:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8001700:	b21b      	sxth	r3, r3
 8001702:	429a      	cmp	r2, r3
 8001704:	dd18      	ble.n	8001738 <SCO_get+0x98>
        if (scd->byteToSend < SCO_ENDBYTE_NUM)
 8001706:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 800170a:	b21b      	sxth	r3, r3
 800170c:	2b03      	cmp	r3, #3
 800170e:	dc0b      	bgt.n	8001728 <SCO_get+0x88>
            return endByte[scd->byteToSend++];
 8001710:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	b212      	sxth	r2, r2
 8001718:	f8a0 204a 	strh.w	r2, [r0, #74]	@ 0x4a
 800171c:	aa02      	add	r2, sp, #8
 800171e:	fa02 f383 	sxtah	r3, r2, r3
 8001722:	f813 0c08 	ldrb.w	r0, [r3, #-8]
 8001726:	e7d3      	b.n	80016d0 <SCO_get+0x30>
            scd->byteToSend = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	f8a0 304a 	strh.w	r3, [r0, #74]	@ 0x4a
            scd->structToSend = 0;
 800172e:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
            return 0x100u;
 8001732:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001736:	e7cb      	b.n	80016d0 <SCO_get+0x30>
        if (scd->byteToSend < (4))
 8001738:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 800173c:	b21b      	sxth	r3, r3
 800173e:	2b03      	cmp	r3, #3
 8001740:	dc62      	bgt.n	8001808 <SCO_get+0x168>
            if (scd->byteToSend == 0)
 8001742:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 8001746:	b21b      	sxth	r3, r3
 8001748:	bbab      	cbnz	r3, 80017b6 <SCO_get+0x116>
                uint16_t judgeType = (scd->_unit_struct[scd->structToSendTab[scd->structToSend - 1]]._type) & 0xffu;
 800174a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800174c:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 8001750:	b21b      	sxth	r3, r3
 8001752:	3b01      	subs	r3, #1
 8001754:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8001758:	b21b      	sxth	r3, r3
 800175a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800175e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001762:	b2db      	uxtb	r3, r3
                void* tempCommonPtr = (void*)scd->_unit_struct[scd->structToSendTab[scd->structToSend - 1]]._addr;
 8001764:	f8b0 204c 	ldrh.w	r2, [r0, #76]	@ 0x4c
 8001768:	b212      	sxth	r2, r2
 800176a:	3a01      	subs	r2, #1
 800176c:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001770:	b212      	sxth	r2, r2
 8001772:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
                if (judgeType == TYJ_uint16_t)
 8001776:	2b14      	cmp	r3, #20
 8001778:	d030      	beq.n	80017dc <SCO_get+0x13c>
 800177a:	dd0a      	ble.n	8001792 <SCO_get+0xf2>
 800177c:	2b24      	cmp	r3, #36	@ 0x24
 800177e:	d034      	beq.n	80017ea <SCO_get+0x14a>
 8001780:	2b32      	cmp	r3, #50	@ 0x32
 8001782:	d135      	bne.n	80017f0 <SCO_get+0x150>
                    scd->tempBuff = (uint32_t)tempCommonPtr;
 8001784:	ee07 2a90 	vmov	s15, r2
 8001788:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800178c:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001790:	e011      	b.n	80017b6 <SCO_get+0x116>
 8001792:	2b02      	cmp	r3, #2
 8001794:	d008      	beq.n	80017a8 <SCO_get+0x108>
 8001796:	2b04      	cmp	r3, #4
 8001798:	d12a      	bne.n	80017f0 <SCO_get+0x150>
                    scd->tempBuff = *tempPtr;
 800179a:	edd2 7a00 	vldr	s15, [r2]
 800179e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017a2:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 80017a6:	e006      	b.n	80017b6 <SCO_get+0x116>
                    scd->tempBuff = *tempPtr;
 80017a8:	8813      	ldrh	r3, [r2, #0]
 80017aa:	ee07 3a90 	vmov	s15, r3
 80017ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017b2:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
            uint16_t* tempPtr = (uint16_t*)(void*)&(scd->tempBuff);
 80017b6:	f100 0c40 	add.w	ip, r0, #64	@ 0x40
            tempPtr = &tempPtr[scd->byteToSend >> 1];
 80017ba:	f8b0 304a 	ldrh.w	r3, [r0, #74]	@ 0x4a
 80017be:	f343 024e 	sbfx	r2, r3, #1, #15
            if (scd->byteToSend++ & 0x1)
 80017c2:	f8b0 104a 	ldrh.w	r1, [r0, #74]	@ 0x4a
 80017c6:	1c4b      	adds	r3, r1, #1
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	f8a0 304a 	strh.w	r3, [r0, #74]	@ 0x4a
 80017ce:	f011 0f01 	tst.w	r1, #1
 80017d2:	d016      	beq.n	8001802 <SCO_get+0x162>
                return ((*tempPtr) >> 8) & 0xffu;
 80017d4:	f83c 0012 	ldrh.w	r0, [ip, r2, lsl #1]
 80017d8:	0a00      	lsrs	r0, r0, #8
 80017da:	e779      	b.n	80016d0 <SCO_get+0x30>
                    scd->tempBuff = *tempPtr;
 80017dc:	edd2 7a00 	vldr	s15, [r2]
 80017e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e4:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 80017e8:	e7e5      	b.n	80017b6 <SCO_get+0x116>
                    scd->tempBuff = *tempPtr;
 80017ea:	6813      	ldr	r3, [r2, #0]
 80017ec:	6403      	str	r3, [r0, #64]	@ 0x40
 80017ee:	e7e2      	b.n	80017b6 <SCO_get+0x116>
                    scd->tempBuff = *tempPtr;
 80017f0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80017f4:	ee07 3a90 	vmov	s15, r3
 80017f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fc:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001800:	e7d9      	b.n	80017b6 <SCO_get+0x116>
                return (*tempPtr) & 0xffu;
 8001802:	f81c 0012 	ldrb.w	r0, [ip, r2, lsl #1]
 8001806:	e763      	b.n	80016d0 <SCO_get+0x30>
            scd->byteToSend = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	f8a0 304a 	strh.w	r3, [r0, #74]	@ 0x4a
            scd->structToSend++;
 800180e:	f8b0 304c 	ldrh.w	r3, [r0, #76]	@ 0x4c
 8001812:	3301      	adds	r3, #1
 8001814:	b21b      	sxth	r3, r3
 8001816:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
            return SCO_get(scd);
 800181a:	f7ff ff41 	bl	80016a0 <SCO_get>
 800181e:	e757      	b.n	80016d0 <SCO_get+0x30>

08001820 <SCO_VAR>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCO_VAR, MEM_MACRO);
#endif
static uint16_t SCO_VAR(struct SCD_CTRL_STRUCT* scd)
{
 8001820:	b508      	push	{r3, lr}

    // 起始位和结束位定义
    const unsigned char startByte[SCO_STARTBYTE_NUM1 + 1] = { 0x00 };
    static uint16_t checkUint16Sum = 0;

    if (scd->structToSend2 == 0)
 8001822:	f8b0 3054 	ldrh.w	r3, [r0, #84]	@ 0x54
 8001826:	b21b      	sxth	r3, r3
 8001828:	b9d3      	cbnz	r3, 8001860 <SCO_VAR+0x40>
    {
        // 起始位
        if (scd->byteToSend2 < SCO_STARTBYTE_NUM1)
 800182a:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 800182e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8001832:	d007      	beq.n	8001844 <SCO_VAR+0x24>
        {
            return startByte[scd->byteToSend2++];
 8001834:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 8001838:	3301      	adds	r3, #1
 800183a:	b21b      	sxth	r3, r3
 800183c:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
 8001840:	2000      	movs	r0, #0
            scd->_endbyte1[0] = checkUint16Sum & 0xffu;
            scd->_endbyte1[1] = (checkUint16Sum >> 8) & 0xffu;
            return SCO_VAR(scd);
        }
    }
}
 8001842:	bd08      	pop	{r3, pc}
            scd->byteToSend2 = 0;
 8001844:	2200      	movs	r2, #0
 8001846:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
            scd->structToSend2++;
 800184a:	f8b0 3054 	ldrh.w	r3, [r0, #84]	@ 0x54
 800184e:	3301      	adds	r3, #1
 8001850:	b21b      	sxth	r3, r3
 8001852:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
            checkUint16Sum = 0;
 8001856:	4b55      	ldr	r3, [pc, #340]	@ (80019ac <SCO_VAR+0x18c>)
 8001858:	801a      	strh	r2, [r3, #0]
            return SCO_VAR(scd);
 800185a:	f7ff ffe1 	bl	8001820 <SCO_VAR>
 800185e:	e7f0      	b.n	8001842 <SCO_VAR+0x22>
    else if (scd->structToSend2 > scd->structNum)
 8001860:	f8b0 2054 	ldrh.w	r2, [r0, #84]	@ 0x54
 8001864:	b212      	sxth	r2, r2
 8001866:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 800186a:	b21b      	sxth	r3, r3
 800186c:	429a      	cmp	r2, r3
 800186e:	dd20      	ble.n	80018b2 <SCO_VAR+0x92>
        if (scd->byteToSend2 < SCO_ENDBYTE_NUM1)
 8001870:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 8001874:	b21b      	sxth	r3, r3
 8001876:	2b03      	cmp	r3, #3
 8001878:	dc0a      	bgt.n	8001890 <SCO_VAR+0x70>
            return scd->_endbyte1[scd->byteToSend2++];
 800187a:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800187c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 8001880:	b21a      	sxth	r2, r3
 8001882:	3301      	adds	r3, #1
 8001884:	b21b      	sxth	r3, r3
 8001886:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
 800188a:	5c88      	ldrb	r0, [r1, r2]
 800188c:	b2c0      	uxtb	r0, r0
 800188e:	e7d8      	b.n	8001842 <SCO_VAR+0x22>
            scd->byteToSend2 = 0;
 8001890:	2300      	movs	r3, #0
 8001892:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
            scd->structToSend2 = 0;
 8001896:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
            if (scd->sco_protocol_num_next == 1)
 800189a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 800189e:	b21b      	sxth	r3, r3
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d002      	beq.n	80018aa <SCO_VAR+0x8a>
            return 0x100u;
 80018a4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80018a8:	e7cb      	b.n	8001842 <SCO_VAR+0x22>
                scd->sco_protocol_num_next = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f8a0 3050 	strh.w	r3, [r0, #80]	@ 0x50
 80018b0:	e7f8      	b.n	80018a4 <SCO_VAR+0x84>
        if (scd->byteToSend2 < (4))
 80018b2:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	dc63      	bgt.n	8001984 <SCO_VAR+0x164>
            if (scd->byteToSend2 == 0)
 80018bc:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 80018c0:	b21b      	sxth	r3, r3
 80018c2:	bb8b      	cbnz	r3, 8001928 <SCO_VAR+0x108>
                uint16_t judgeType = (scd->_unit_struct[scd->structToSend2 - 1]._type) & 0xffu;
 80018c4:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80018c6:	f8b0 3054 	ldrh.w	r3, [r0, #84]	@ 0x54
 80018ca:	f06f 4c60 	mvn.w	ip, #3758096384	@ 0xe0000000
 80018ce:	fa0c f383 	sxtah	r3, ip, r3
 80018d2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80018d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018da:	b2db      	uxtb	r3, r3
                void* tempCommonPtr = (void*)scd->_unit_struct[scd->structToSend2 - 1]._addr;
 80018dc:	f8b0 2054 	ldrh.w	r2, [r0, #84]	@ 0x54
 80018e0:	fa0c f282 	sxtah	r2, ip, r2
 80018e4:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
                if (judgeType == TYJ_uint16_t)
 80018e8:	2b14      	cmp	r3, #20
 80018ea:	d030      	beq.n	800194e <SCO_VAR+0x12e>
 80018ec:	dd0a      	ble.n	8001904 <SCO_VAR+0xe4>
 80018ee:	2b24      	cmp	r3, #36	@ 0x24
 80018f0:	d034      	beq.n	800195c <SCO_VAR+0x13c>
 80018f2:	2b32      	cmp	r3, #50	@ 0x32
 80018f4:	d135      	bne.n	8001962 <SCO_VAR+0x142>
                    scd->tempBuff = (uint32_t)tempCommonPtr;
 80018f6:	ee07 2a90 	vmov	s15, r2
 80018fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018fe:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001902:	e011      	b.n	8001928 <SCO_VAR+0x108>
 8001904:	2b02      	cmp	r3, #2
 8001906:	d008      	beq.n	800191a <SCO_VAR+0xfa>
 8001908:	2b04      	cmp	r3, #4
 800190a:	d12a      	bne.n	8001962 <SCO_VAR+0x142>
                    scd->tempBuff = *tempPtr;
 800190c:	edd2 7a00 	vldr	s15, [r2]
 8001910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001914:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001918:	e006      	b.n	8001928 <SCO_VAR+0x108>
                    scd->tempBuff = *tempPtr;
 800191a:	8813      	ldrh	r3, [r2, #0]
 800191c:	ee07 3a90 	vmov	s15, r3
 8001920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001924:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
            uint16_t* tempPtr = (uint16_t*)(void*)&(scd->tempBuff);
 8001928:	f100 0c40 	add.w	ip, r0, #64	@ 0x40
            tempPtr = &tempPtr[scd->byteToSend2 >> 1];
 800192c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
 8001930:	f343 024e 	sbfx	r2, r3, #1, #15
            if (scd->byteToSend2++ & 0x1)
 8001934:	f8b0 1052 	ldrh.w	r1, [r0, #82]	@ 0x52
 8001938:	1c4b      	adds	r3, r1, #1
 800193a:	b21b      	sxth	r3, r3
 800193c:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
 8001940:	f011 0f01 	tst.w	r1, #1
 8001944:	d016      	beq.n	8001974 <SCO_VAR+0x154>
                return ((*tempPtr) >> 8) & 0xffu;
 8001946:	f83c 0012 	ldrh.w	r0, [ip, r2, lsl #1]
 800194a:	0a00      	lsrs	r0, r0, #8
 800194c:	e779      	b.n	8001842 <SCO_VAR+0x22>
                    scd->tempBuff = *tempPtr;
 800194e:	edd2 7a00 	vldr	s15, [r2]
 8001952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001956:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 800195a:	e7e5      	b.n	8001928 <SCO_VAR+0x108>
                    scd->tempBuff = *tempPtr;
 800195c:	6813      	ldr	r3, [r2, #0]
 800195e:	6403      	str	r3, [r0, #64]	@ 0x40
 8001960:	e7e2      	b.n	8001928 <SCO_VAR+0x108>
                    scd->tempBuff = *tempPtr;
 8001962:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001966:	ee07 3a90 	vmov	s15, r3
 800196a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800196e:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001972:	e7d9      	b.n	8001928 <SCO_VAR+0x108>
                checkUint16Sum += *tempPtr;
 8001974:	f83c 0012 	ldrh.w	r0, [ip, r2, lsl #1]
 8001978:	4a0c      	ldr	r2, [pc, #48]	@ (80019ac <SCO_VAR+0x18c>)
 800197a:	8813      	ldrh	r3, [r2, #0]
 800197c:	4403      	add	r3, r0
 800197e:	8013      	strh	r3, [r2, #0]
                return (*tempPtr) & 0xffu;
 8001980:	b2c0      	uxtb	r0, r0
 8001982:	e75e      	b.n	8001842 <SCO_VAR+0x22>
            scd->byteToSend2 = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
            scd->structToSend2++;
 800198a:	f8b0 3054 	ldrh.w	r3, [r0, #84]	@ 0x54
 800198e:	3301      	adds	r3, #1
 8001990:	b21b      	sxth	r3, r3
 8001992:	f8a0 3054 	strh.w	r3, [r0, #84]	@ 0x54
            scd->_endbyte1[0] = checkUint16Sum & 0xffu;
 8001996:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <SCO_VAR+0x18c>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800199c:	b2d9      	uxtb	r1, r3
 800199e:	7011      	strb	r1, [r2, #0]
            scd->_endbyte1[1] = (checkUint16Sum >> 8) & 0xffu;
 80019a0:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80019a2:	0a1b      	lsrs	r3, r3, #8
 80019a4:	7053      	strb	r3, [r2, #1]
            return SCO_VAR(scd);
 80019a6:	f7ff ff3b 	bl	8001820 <SCO_VAR>
 80019aa:	e74a      	b.n	8001842 <SCO_VAR+0x22>
 80019ac:	24000538 	.word	0x24000538

080019b0 <SCO_DEBUG>:
{
    // debug用，只会发0
    (void)scd;

    // 若模式没改就发0
    if (scd->sco_protocol_num_next == 2)
 80019b0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80019b4:	b21b      	sxth	r3, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d002      	beq.n	80019c0 <SCO_DEBUG+0x10>
    {
        return 0;
    }
    // 否则发送0x100，切换协议
    return 0x100u;
 80019ba:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80019be:	4770      	bx	lr
        return 0;
 80019c0:	2000      	movs	r0, #0
}
 80019c2:	4770      	bx	lr

080019c4 <SCO_DUMP>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(SCO_DUMP, MEM_MACRO);
#endif
static uint16_t SCO_DUMP(struct SCD_CTRL_STRUCT* scd)
{
 80019c4:	b508      	push	{r3, lr}
#define SCO_ENDBYTE_NUM2 8

    static uint16_t checkUint16Sum = 0;

    if (scd->structToSend3 >= scd->dumpNumCnt)
 80019c6:	f8b0 2058 	ldrh.w	r2, [r0, #88]	@ 0x58
 80019ca:	b212      	sxth	r2, r2
 80019cc:	f8b0 305c 	ldrh.w	r3, [r0, #92]	@ 0x5c
 80019d0:	b21b      	sxth	r3, r3
 80019d2:	429a      	cmp	r2, r3
 80019d4:	db37      	blt.n	8001a46 <SCO_DUMP+0x82>
    {
        // 正常条件下的结束位
        if (scd->byteToSend3 == 0)
 80019d6:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 80019da:	b21b      	sxth	r3, r3
 80019dc:	b95b      	cbnz	r3, 80019f6 <SCO_DUMP+0x32>
        {
            // 首次进入
            scd->_endbyte2[0] = 0xcdu;
 80019de:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80019e0:	22cd      	movs	r2, #205	@ 0xcd
 80019e2:	701a      	strb	r2, [r3, #0]
            scd->_endbyte2[1] = 0xccu;
 80019e4:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80019e6:	22cc      	movs	r2, #204	@ 0xcc
 80019e8:	705a      	strb	r2, [r3, #1]
            scd->_endbyte2[2] = 0xcu;
 80019ea:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80019ec:	220c      	movs	r2, #12
 80019ee:	709a      	strb	r2, [r3, #2]
            scd->_endbyte2[3] = 0x40u;
 80019f0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80019f2:	2240      	movs	r2, #64	@ 0x40
 80019f4:	70da      	strb	r2, [r3, #3]
        }
        if (scd->byteToSend3 < SCO_ENDBYTE_NUM2)
 80019f6:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 80019fa:	b21b      	sxth	r3, r3
 80019fc:	2b07      	cmp	r3, #7
 80019fe:	dc0a      	bgt.n	8001a16 <SCO_DUMP+0x52>
        {
            return scd->_endbyte2[scd->byteToSend3++];
 8001a00:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001a02:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001a06:	b21a      	sxth	r2, r3
 8001a08:	3301      	adds	r3, #1
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
 8001a10:	5c88      	ldrb	r0, [r1, r2]
 8001a12:	b2c0      	uxtb	r0, r0
            scd->_endbyte2[4] = checkUint16Sum & 0xffu;
            scd->_endbyte2[5] = (checkUint16Sum >> 8) & 0xffu;
            return SCO_DUMP(scd);
        }
    }
}
 8001a14:	bd08      	pop	{r3, pc}
            scd->byteToSend3 = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
            scd->structToSend3 = 0;
 8001a1c:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58
            checkUint16Sum = 0;
 8001a20:	4a75      	ldr	r2, [pc, #468]	@ (8001bf8 <SCO_DUMP+0x234>)
 8001a22:	8013      	strh	r3, [r2, #0]
            scd->dumpPkgCnt = 2;
 8001a24:	2202      	movs	r2, #2
 8001a26:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
            scd->ifContPkg = 0;
 8001a2a:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
            if (scd->sco_protocol_num_next == 3)
 8001a2e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8001a32:	b21b      	sxth	r3, r3
 8001a34:	2b03      	cmp	r3, #3
 8001a36:	d002      	beq.n	8001a3e <SCO_DUMP+0x7a>
            return 0x100u;
 8001a38:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a3c:	e7ea      	b.n	8001a14 <SCO_DUMP+0x50>
                scd->sco_protocol_num_next = 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	f8a0 3050 	strh.w	r3, [r0, #80]	@ 0x50
 8001a44:	e7f8      	b.n	8001a38 <SCO_DUMP+0x74>
    else if (scd->dumpPkgCnt > MAX_NUMS_PER_FRAME)
 8001a46:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8001a4a:	b21b      	sxth	r3, r3
 8001a4c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8001a50:	4293      	cmp	r3, r2
 8001a52:	dd3b      	ble.n	8001acc <SCO_DUMP+0x108>
        if (scd->byteToSend3 == 0)
 8001a54:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	b97b      	cbnz	r3, 8001a7c <SCO_DUMP+0xb8>
            if (scd->ifContPkg)
 8001a5c:	f8b0 3060 	ldrh.w	r3, [r0, #96]	@ 0x60
 8001a60:	b21b      	sxth	r3, r3
 8001a62:	b1db      	cbz	r3, 8001a9c <SCO_DUMP+0xd8>
                scd->_endbyte2[0] = 0xcdu;
 8001a64:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001a66:	22cd      	movs	r2, #205	@ 0xcd
 8001a68:	701a      	strb	r2, [r3, #0]
                scd->_endbyte2[1] = 0xccu;
 8001a6a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001a6c:	22cc      	movs	r2, #204	@ 0xcc
 8001a6e:	705a      	strb	r2, [r3, #1]
                scd->_endbyte2[2] = 0x8cu;
 8001a70:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001a72:	228c      	movs	r2, #140	@ 0x8c
 8001a74:	709a      	strb	r2, [r3, #2]
                scd->_endbyte2[3] = 0x3fu;
 8001a76:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001a78:	223f      	movs	r2, #63	@ 0x3f
 8001a7a:	70da      	strb	r2, [r3, #3]
        if (scd->byteToSend3 < SCO_ENDBYTE_NUM2)
 8001a7c:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	2b07      	cmp	r3, #7
 8001a84:	dc14      	bgt.n	8001ab0 <SCO_DUMP+0xec>
            return scd->_endbyte2[scd->byteToSend3++];
 8001a86:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001a88:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	3301      	adds	r3, #1
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
 8001a96:	5c88      	ldrb	r0, [r1, r2]
 8001a98:	b2c0      	uxtb	r0, r0
 8001a9a:	e7bb      	b.n	8001a14 <SCO_DUMP+0x50>
                scd->_endbyte2[0] = 0;
 8001a9c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	7013      	strb	r3, [r2, #0]
                scd->_endbyte2[1] = 0;
 8001aa2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001aa4:	7053      	strb	r3, [r2, #1]
                scd->_endbyte2[2] = 0;
 8001aa6:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001aa8:	7093      	strb	r3, [r2, #2]
                scd->_endbyte2[3] = 0;
 8001aaa:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001aac:	70d3      	strb	r3, [r2, #3]
 8001aae:	e7e5      	b.n	8001a7c <SCO_DUMP+0xb8>
            scd->byteToSend3 = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
            checkUint16Sum = 0;
 8001ab6:	4a50      	ldr	r2, [pc, #320]	@ (8001bf8 <SCO_DUMP+0x234>)
 8001ab8:	8013      	strh	r3, [r2, #0]
            scd->dumpPkgCnt = 2;
 8001aba:	2302      	movs	r3, #2
 8001abc:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
            scd->ifContPkg = 1;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
            return SCO_DUMP(scd);
 8001ac6:	f7ff ff7d 	bl	80019c4 <SCO_DUMP>
 8001aca:	e7a3      	b.n	8001a14 <SCO_DUMP+0x50>
        if (scd->byteToSend3 < (4))
 8001acc:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001ad0:	b21b      	sxth	r3, r3
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	dc75      	bgt.n	8001bc2 <SCO_DUMP+0x1fe>
            if (scd->byteToSend3 == 0)
 8001ad6:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001ada:	b21b      	sxth	r3, r3
 8001adc:	bbb3      	cbnz	r3, 8001b4c <SCO_DUMP+0x188>
                uint16_t judgeType = (scd->_unit_struct[scd->dumpTarget]._type) & 0xffu;
 8001ade:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8001ae0:	f8b0 305a 	ldrh.w	r3, [r0, #90]	@ 0x5a
 8001ae4:	b21b      	sxth	r3, r3
 8001ae6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8001aea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aee:	b2db      	uxtb	r3, r3
                void* tempCommonPtr = (void*)scd->_unit_struct[scd->dumpTarget]._addr;
 8001af0:	f8b0 205a 	ldrh.w	r2, [r0, #90]	@ 0x5a
 8001af4:	b212      	sxth	r2, r2
 8001af6:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
                if (judgeType == TYJ_uint16_t)
 8001afa:	2b14      	cmp	r3, #20
 8001afc:	d039      	beq.n	8001b72 <SCO_DUMP+0x1ae>
 8001afe:	dd0a      	ble.n	8001b16 <SCO_DUMP+0x152>
 8001b00:	2b24      	cmp	r3, #36	@ 0x24
 8001b02:	d042      	beq.n	8001b8a <SCO_DUMP+0x1c6>
 8001b04:	2b32      	cmp	r3, #50	@ 0x32
 8001b06:	d148      	bne.n	8001b9a <SCO_DUMP+0x1d6>
                    scd->tempBuff = (uint32_t)tempCommonPtr;
 8001b08:	ee07 2a90 	vmov	s15, r2
 8001b0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b10:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001b14:	e01a      	b.n	8001b4c <SCO_DUMP+0x188>
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d00d      	beq.n	8001b36 <SCO_DUMP+0x172>
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d13d      	bne.n	8001b9a <SCO_DUMP+0x1d6>
                    scd->tempBuff = tempPtr[scd->structToSend3];
 8001b1e:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001b28:	edd3 7a00 	vldr	s15, [r3]
 8001b2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b30:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001b34:	e00a      	b.n	8001b4c <SCO_DUMP+0x188>
                    scd->tempBuff = tempPtr[scd->structToSend3];
 8001b36:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b40:	ee07 3a90 	vmov	s15, r3
 8001b44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b48:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
            uint16_t* tempPtr = (uint16_t*)(void*)&(scd->tempBuff);
 8001b4c:	f100 0c40 	add.w	ip, r0, #64	@ 0x40
            tempPtr = &tempPtr[scd->byteToSend3 >> 1];
 8001b50:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
 8001b54:	f343 024e 	sbfx	r2, r3, #1, #15
            if (scd->byteToSend3++ & 0x1)
 8001b58:	f8b0 1056 	ldrh.w	r1, [r0, #86]	@ 0x56
 8001b5c:	1c4b      	adds	r3, r1, #1
 8001b5e:	b21b      	sxth	r3, r3
 8001b60:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
 8001b64:	f011 0f01 	tst.w	r1, #1
 8001b68:	d023      	beq.n	8001bb2 <SCO_DUMP+0x1ee>
                return ((*tempPtr) >> 8) & 0xffu;
 8001b6a:	f83c 0012 	ldrh.w	r0, [ip, r2, lsl #1]
 8001b6e:	0a00      	lsrs	r0, r0, #8
 8001b70:	e750      	b.n	8001a14 <SCO_DUMP+0x50>
                    scd->tempBuff = tempPtr[scd->structToSend3];
 8001b72:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001b76:	b21b      	sxth	r3, r3
 8001b78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001b7c:	edd3 7a00 	vldr	s15, [r3]
 8001b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b84:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001b88:	e7e0      	b.n	8001b4c <SCO_DUMP+0x188>
                    scd->tempBuff = tempPtr[scd->structToSend3];
 8001b8a:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001b8e:	b21b      	sxth	r3, r3
 8001b90:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001b94:	6813      	ldr	r3, [r2, #0]
 8001b96:	6403      	str	r3, [r0, #64]	@ 0x40
 8001b98:	e7d8      	b.n	8001b4c <SCO_DUMP+0x188>
                    scd->tempBuff = tempPtr[scd->structToSend3];
 8001b9a:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001b9e:	b21b      	sxth	r3, r3
 8001ba0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bac:	edc0 7a10 	vstr	s15, [r0, #64]	@ 0x40
 8001bb0:	e7cc      	b.n	8001b4c <SCO_DUMP+0x188>
                checkUint16Sum += *tempPtr;
 8001bb2:	f83c 0012 	ldrh.w	r0, [ip, r2, lsl #1]
 8001bb6:	4a10      	ldr	r2, [pc, #64]	@ (8001bf8 <SCO_DUMP+0x234>)
 8001bb8:	8813      	ldrh	r3, [r2, #0]
 8001bba:	4403      	add	r3, r0
 8001bbc:	8013      	strh	r3, [r2, #0]
                return (*tempPtr) & 0xffu;
 8001bbe:	b2c0      	uxtb	r0, r0
 8001bc0:	e728      	b.n	8001a14 <SCO_DUMP+0x50>
            scd->byteToSend3 = 0;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
            scd->structToSend3++;
 8001bc8:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8001bcc:	3301      	adds	r3, #1
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58
            scd->dumpPkgCnt++;
 8001bd4:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 8001bd8:	3301      	adds	r3, #1
 8001bda:	b21b      	sxth	r3, r3
 8001bdc:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
            scd->_endbyte2[4] = checkUint16Sum & 0xffu;
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <SCO_DUMP+0x234>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001be6:	b2d9      	uxtb	r1, r3
 8001be8:	7111      	strb	r1, [r2, #4]
            scd->_endbyte2[5] = (checkUint16Sum >> 8) & 0xffu;
 8001bea:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8001bec:	0a1b      	lsrs	r3, r3, #8
 8001bee:	7153      	strb	r3, [r2, #5]
            return SCO_DUMP(scd);
 8001bf0:	f7ff fee8 	bl	80019c4 <SCO_DUMP>
 8001bf4:	e70e      	b.n	8001a14 <SCO_DUMP+0x50>
 8001bf6:	bf00      	nop
 8001bf8:	2400053a 	.word	0x2400053a

08001bfc <SCO_PRINT>:
static uint16_t SCO_PRINT(struct SCD_CTRL_STRUCT* scd)
{
#define SCO_ENDBYTE_NUM3 2

    // 用判断代替求余
    if (scd->byteToSend4 == 4)
 8001bfc:	f8b0 3066 	ldrh.w	r3, [r0, #102]	@ 0x66
 8001c00:	b21b      	sxth	r3, r3
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d024      	beq.n	8001c50 <SCO_PRINT+0x54>
    {
        scd->byteToSend4 = 0;
    }
    if (scd->byteToSend4 == 0)
 8001c06:	f8b0 3066 	ldrh.w	r3, [r0, #102]	@ 0x66
 8001c0a:	b21b      	sxth	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d142      	bne.n	8001c96 <SCO_PRINT+0x9a>
    {
        // 规划帧
        if (scd->byteToPrint < scd->isPrintBusyFlg)
 8001c10:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
 8001c14:	b212      	sxth	r2, r2
 8001c16:	f8b0 3062 	ldrh.w	r3, [r0, #98]	@ 0x62
 8001c1a:	b21b      	sxth	r3, r3
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	da1b      	bge.n	8001c58 <SCO_PRINT+0x5c>
        {
            scd->_endbyte3[0] = scd->_printBuff[scd->byteToPrint++];
 8001c20:	f8b0 3064 	ldrh.w	r3, [r0, #100]	@ 0x64
 8001c24:	b219      	sxth	r1, r3
 8001c26:	3301      	adds	r3, #1
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	f8a0 3064 	strh.w	r3, [r0, #100]	@ 0x64
 8001c2e:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8001c30:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c32:	5c5b      	ldrb	r3, [r3, r1]
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	7013      	strb	r3, [r2, #0]
            // 发完了
            scd->byteToPrint = 0;
            scd->isPrintBusyFlg = 0;
            return 0x100u;
        }
        if (scd->byteToPrint < scd->isPrintBusyFlg)
 8001c38:	f8b0 2064 	ldrh.w	r2, [r0, #100]	@ 0x64
 8001c3c:	b212      	sxth	r2, r2
 8001c3e:	f8b0 3062 	ldrh.w	r3, [r0, #98]	@ 0x62
 8001c42:	b21b      	sxth	r3, r3
 8001c44:	429a      	cmp	r2, r3
 8001c46:	db0f      	blt.n	8001c68 <SCO_PRINT+0x6c>
            scd->_endbyte3[1] = scd->_printBuff[scd->byteToPrint++];
        }
        else
        {
            // 第二字节，没东西但还是要发一帧
            scd->_endbyte3[1] = 0;
 8001c48:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	705a      	strb	r2, [r3, #1]
 8001c4e:	e017      	b.n	8001c80 <SCO_PRINT+0x84>
        scd->byteToSend4 = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
 8001c56:	e7d6      	b.n	8001c06 <SCO_PRINT+0xa>
            scd->byteToPrint = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f8a0 3064 	strh.w	r3, [r0, #100]	@ 0x64
            scd->isPrintBusyFlg = 0;
 8001c5e:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
            return 0x100u;
 8001c62:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c66:	4770      	bx	lr
            scd->_endbyte3[1] = scd->_printBuff[scd->byteToPrint++];
 8001c68:	f8b0 3064 	ldrh.w	r3, [r0, #100]	@ 0x64
 8001c6c:	b219      	sxth	r1, r3
 8001c6e:	3301      	adds	r3, #1
 8001c70:	b21b      	sxth	r3, r3
 8001c72:	f8a0 3064 	strh.w	r3, [r0, #100]	@ 0x64
 8001c76:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8001c78:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c7a:	5c5b      	ldrb	r3, [r3, r1]
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	7053      	strb	r3, [r2, #1]
        }
        return scd->_endbyte3[scd->byteToSend4++];
 8001c80:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001c82:	f8b0 3066 	ldrh.w	r3, [r0, #102]	@ 0x66
 8001c86:	b21a      	sxth	r2, r3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
 8001c90:	5c88      	ldrb	r0, [r1, r2]
 8001c92:	b2c0      	uxtb	r0, r0
 8001c94:	4770      	bx	lr
    }
    return scd->_endbyte3[scd->byteToSend4++];
 8001c96:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001c98:	f8b0 3066 	ldrh.w	r3, [r0, #102]	@ 0x66
 8001c9c:	b21a      	sxth	r2, r3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	b21b      	sxth	r3, r3
 8001ca2:	f8a0 3066 	strh.w	r3, [r0, #102]	@ 0x66
 8001ca6:	5c88      	ldrb	r0, [r1, r2]
 8001ca8:	b2c0      	uxtb	r0, r0
}
 8001caa:	4770      	bx	lr

08001cac <SCD_Rev1Byte>:
{
 8001cac:	b570      	push	{r4, r5, r6, lr}
 8001cae:	4604      	mov	r4, r0
    volatile unsigned char(*recBuff)[SCD_REVBUFF_SIZE] = scd->_recBuff;
 8001cb0:	6a85      	ldr	r5, [r0, #40]	@ 0x28
    if (data == '!')
 8001cb2:	2921      	cmp	r1, #33	@ 0x21
 8001cb4:	d010      	beq.n	8001cd8 <SCD_Rev1Byte+0x2c>
        recBuff[scd->bufNum][scd->bytesRec++] = data;
 8001cb6:	f8b0 3046 	ldrh.w	r3, [r0, #70]	@ 0x46
 8001cba:	b21b      	sxth	r3, r3
 8001cbc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001cc0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8001cc4:	f8b0 3048 	ldrh.w	r3, [r0, #72]	@ 0x48
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	3301      	adds	r3, #1
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	f8a0 3048 	strh.w	r3, [r0, #72]	@ 0x48
 8001cd2:	b2c9      	uxtb	r1, r1
 8001cd4:	54a9      	strb	r1, [r5, r2]
}
 8001cd6:	bd70      	pop	{r4, r5, r6, pc}
        if (scd->bytesRec > 0)
 8001cd8:	f8b0 3048 	ldrh.w	r3, [r0, #72]	@ 0x48
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	ddf9      	ble.n	8001cd6 <SCD_Rev1Byte+0x2a>
            for (int16_t ii = 0; ii < scd->bytesRec; ii++)
 8001ce2:	2300      	movs	r3, #0
            uint16_t isSame = 1;
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	e001      	b.n	8001cec <SCD_Rev1Byte+0x40>
            for (int16_t ii = 0; ii < scd->bytesRec; ii++)
 8001ce8:	3301      	adds	r3, #1
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	f8b4 2048 	ldrh.w	r2, [r4, #72]	@ 0x48
 8001cf0:	b212      	sxth	r2, r2
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	dd09      	ble.n	8001d0a <SCD_Rev1Byte+0x5e>
                if (recBuff[0][ii] != recBuff[1][ii])
 8001cf6:	5ce9      	ldrb	r1, [r5, r3]
 8001cf8:	b2c9      	uxtb	r1, r1
 8001cfa:	18ea      	adds	r2, r5, r3
 8001cfc:	f892 2028 	ldrb.w	r2, [r2, #40]	@ 0x28
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	4291      	cmp	r1, r2
 8001d04:	d0f0      	beq.n	8001ce8 <SCD_Rev1Byte+0x3c>
                    isSame = 0;
 8001d06:	2000      	movs	r0, #0
 8001d08:	e7ee      	b.n	8001ce8 <SCD_Rev1Byte+0x3c>
            if (isSame)
 8001d0a:	b950      	cbnz	r0, 8001d22 <SCD_Rev1Byte+0x76>
                if (scd->bufNum)
 8001d0c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	b19b      	cbz	r3, 8001d3c <SCD_Rev1Byte+0x90>
                    scd->bufNum = 0;
 8001d14:	2300      	movs	r3, #0
 8001d16:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
            scd->bytesRec = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8a4 3048 	strh.w	r3, [r4, #72]	@ 0x48
 8001d20:	e7d9      	b.n	8001cd6 <SCD_Rev1Byte+0x2a>
                recBuff[0][scd->bytesRec] = 0;
 8001d22:	f8b4 3048 	ldrh.w	r3, [r4, #72]	@ 0x48
 8001d26:	b21b      	sxth	r3, r3
 8001d28:	2600      	movs	r6, #0
 8001d2a:	54ee      	strb	r6, [r5, r3]
                SCD_cmd_handle(scd);
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f7ff fc2f 	bl	8001590 <SCD_cmd_handle>
                scd->bufNum = 0;
 8001d32:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
                recBuff[1][0] = 0;
 8001d36:	f885 6028 	strb.w	r6, [r5, #40]	@ 0x28
 8001d3a:	e7ee      	b.n	8001d1a <SCD_Rev1Byte+0x6e>
                    scd->bufNum = 1;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8001d42:	e7ea      	b.n	8001d1a <SCD_Rev1Byte+0x6e>

08001d44 <scd_send1Byte>:

#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(scd_send1Byte, MEM_MACRO);
#endif
uint16_t scd_send1Byte(struct SCD_CTRL_STRUCT* scd)
{
 8001d44:	b510      	push	{r4, lr}
 8001d46:	4604      	mov	r4, r0
    uint16_t ret;
    ret = SCD_PROTOCOL_FCNS[scd->sco_protocol_num](scd);
 8001d48:	f8b0 304e 	ldrh.w	r3, [r0, #78]	@ 0x4e
 8001d4c:	b21b      	sxth	r3, r3
 8001d4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d88 <scd_send1Byte+0x44>)
 8001d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d54:	4798      	blx	r3
    if (ret & (((uint16_t)0xffu) << 8))
 8001d56:	28ff      	cmp	r0, #255	@ 0xff
 8001d58:	d90e      	bls.n	8001d78 <scd_send1Byte+0x34>
    {
        // 到结尾了,换协议
        if (scd->isPrintBusyFlg)
 8001d5a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	@ 0x62
 8001d5e:	b21b      	sxth	r3, r3
 8001d60:	b163      	cbz	r3, 8001d7c <scd_send1Byte+0x38>
        {
            // 确保print优先级最高，不会被chg命令覆盖
            scd->sco_protocol_num = 4;
 8001d62:	2304      	movs	r3, #4
 8001d64:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
        }
        else
        {
            scd->sco_protocol_num = scd->sco_protocol_num_next;
        }
        ret = SCD_PROTOCOL_FCNS[scd->sco_protocol_num](scd);
 8001d68:	f8b4 304e 	ldrh.w	r3, [r4, #78]	@ 0x4e
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	4a06      	ldr	r2, [pc, #24]	@ (8001d88 <scd_send1Byte+0x44>)
 8001d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d74:	4620      	mov	r0, r4
 8001d76:	4798      	blx	r3
    }
    return ret & 0xffu;
}
 8001d78:	b2c0      	uxtb	r0, r0
 8001d7a:	bd10      	pop	{r4, pc}
            scd->sco_protocol_num = scd->sco_protocol_num_next;
 8001d7c:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8001d80:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 8001d84:	e7f0      	b.n	8001d68 <scd_send1Byte+0x24>
 8001d86:	bf00      	nop
 8001d88:	0800e078 	.word	0x0800e078

08001d8c <scd_print2>:
#if SCD_IF_USE_RAM_FUNCS
#pragma CODE_SECTION(scd_print2, MEM_MACRO);
#endif
uint16_t scd_print2(struct SCD_CTRL_STRUCT* scd, const char* printDataPtr, int len)
{
    if (scd->isPrintBusyFlg)
 8001d8c:	f8b0 3062 	ldrh.w	r3, [r0, #98]	@ 0x62
 8001d90:	b21b      	sxth	r3, r3
 8001d92:	b99b      	cbnz	r3, 8001dbc <scd_print2+0x30>
    {
        return 1;
    }
    int chrCnt = 0;
    while (chrCnt < len)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	da13      	bge.n	8001dc0 <scd_print2+0x34>
{
 8001d98:	b410      	push	{r4}
    {
        scd->_printBuff[chrCnt] = printDataPtr[chrCnt];
 8001d9a:	f811 c003 	ldrb.w	ip, [r1, r3]
 8001d9e:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8001da0:	f804 c003 	strb.w	ip, [r4, r3]
        chrCnt++;
 8001da4:	3301      	adds	r3, #1
        if (chrCnt == SCD_PRINTBUFF_SIZE)
 8001da6:	2b80      	cmp	r3, #128	@ 0x80
 8001da8:	d001      	beq.n	8001dae <scd_print2+0x22>
    while (chrCnt < len)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	dbf5      	blt.n	8001d9a <scd_print2+0xe>
        {
            break;
        }
    }
    scd->isPrintBusyFlg = chrCnt;
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62

    return 0;
 8001db4:	2000      	movs	r0, #0
}
 8001db6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001dba:	4770      	bx	lr
        return 1;
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	4770      	bx	lr
    scd->isPrintBusyFlg = chrCnt;
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	f8a0 3062 	strh.w	r3, [r0, #98]	@ 0x62
    return 0;
 8001dc6:	2000      	movs	r0, #0
}
 8001dc8:	4770      	bx	lr
	...

08001dcc <scd_init_1>:
SCD_REG_ADD(test1, int16_t)
SCD_REG_ADD(test2, int32_t)
SCD_REG_ADD(test3, uint16_t)
SCD_REG_ADD(test4, uint32_t)
SCD_REG_ADD(test5, float)
SCD_REG_END(_1)
 8001dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e40 <scd_init_1+0x74>)
 8001dce:	4a1d      	ldr	r2, [pc, #116]	@ (8001e44 <scd_init_1+0x78>)
 8001dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	801a      	strh	r2, [r3, #0]
 8001dd6:	f242 710f 	movw	r1, #9999	@ 0x270f
 8001dda:	8059      	strh	r1, [r3, #2]
 8001ddc:	491a      	ldr	r1, [pc, #104]	@ (8001e48 <scd_init_1+0x7c>)
 8001dde:	6299      	str	r1, [r3, #40]	@ 0x28
 8001de0:	491a      	ldr	r1, [pc, #104]	@ (8001e4c <scd_init_1+0x80>)
 8001de2:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8001de4:	491a      	ldr	r1, [pc, #104]	@ (8001e50 <scd_init_1+0x84>)
 8001de6:	6319      	str	r1, [r3, #48]	@ 0x30
 8001de8:	491a      	ldr	r1, [pc, #104]	@ (8001e54 <scd_init_1+0x88>)
 8001dea:	6359      	str	r1, [r3, #52]	@ 0x34
 8001dec:	491a      	ldr	r1, [pc, #104]	@ (8001e58 <scd_init_1+0x8c>)
 8001dee:	6399      	str	r1, [r3, #56]	@ 0x38
 8001df0:	2105      	movs	r1, #5
 8001df2:	f8a3 1044 	strh.w	r1, [r3, #68]	@ 0x44
 8001df6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8001dfa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8001dfe:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8001e02:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
 8001e06:	2100      	movs	r1, #0
 8001e08:	6419      	str	r1, [r3, #64]	@ 0x40
 8001e0a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 8001e0e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
 8001e12:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8001e16:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8001e1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
 8001e1e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
 8001e22:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
 8001e26:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001e2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 8001e2e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8001e32:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8001e36:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
 8001e3a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
 8001e3e:	4770      	bx	lr
 8001e40:	2400053c 	.word	0x2400053c
 8001e44:	0800e4b4 	.word	0x0800e4b4
 8001e48:	24000624 	.word	0x24000624
 8001e4c:	240005a4 	.word	0x240005a4
 8001e50:	24000020 	.word	0x24000020
 8001e54:	24000018 	.word	0x24000018
 8001e58:	24000014 	.word	0x24000014

08001e5c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e5c:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e5e:	4813      	ldr	r0, [pc, #76]	@ (8001eac <MX_SPI1_Init+0x50>)
 8001e60:	4b13      	ldr	r3, [pc, #76]	@ (8001eb0 <MX_SPI1_Init+0x54>)
 8001e62:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e68:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001e6e:	2203      	movs	r2, #3
 8001e70:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e72:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e74:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e76:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001e7a:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e7c:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e7e:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e80:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e82:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001e84:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e8a:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e8c:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e8e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e90:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e92:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e94:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e96:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e98:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e9a:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e9c:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e9e:	f005 fa0f 	bl	80072c0 <HAL_SPI_Init>
 8001ea2:	b900      	cbnz	r0, 8001ea6 <MX_SPI1_Init+0x4a>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ea4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001ea6:	f7fe ff50 	bl	8000d4a <Error_Handler>
}
 8001eaa:	e7fb      	b.n	8001ea4 <MX_SPI1_Init+0x48>
 8001eac:	240006fc 	.word	0x240006fc
 8001eb0:	40013000 	.word	0x40013000

08001eb4 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001eb4:	b508      	push	{r3, lr}
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001eb6:	4814      	ldr	r0, [pc, #80]	@ (8001f08 <MX_SPI4_Init+0x54>)
 8001eb8:	4b14      	ldr	r3, [pc, #80]	@ (8001f0c <MX_SPI4_Init+0x58>)
 8001eba:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001ebc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ec0:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_1LINE;
 8001ec2:	f44f 23c0 	mov.w	r3, #393216	@ 0x60000
 8001ec6:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	60c3      	str	r3, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ed0:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001ed2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001ed6:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ed8:	61c3      	str	r3, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eda:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001edc:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ede:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001ee0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001ee2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ee6:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ee8:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001eea:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001eec:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001eee:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001ef0:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001ef2:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001ef4:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ef6:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001ef8:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001efa:	f005 f9e1 	bl	80072c0 <HAL_SPI_Init>
 8001efe:	b900      	cbnz	r0, 8001f02 <MX_SPI4_Init+0x4e>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001f00:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001f02:	f7fe ff22 	bl	8000d4a <Error_Handler>
}
 8001f06:	e7fb      	b.n	8001f00 <MX_SPI4_Init+0x4c>
 8001f08:	24000674 	.word	0x24000674
 8001f0c:	40013400 	.word	0x40013400

08001f10 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f10:	b510      	push	{r4, lr}
 8001f12:	b0ba      	sub	sp, #232	@ 0xe8
 8001f14:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f16:	2100      	movs	r1, #0
 8001f18:	9135      	str	r1, [sp, #212]	@ 0xd4
 8001f1a:	9136      	str	r1, [sp, #216]	@ 0xd8
 8001f1c:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001f1e:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001f20:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f22:	22c0      	movs	r2, #192	@ 0xc0
 8001f24:	a804      	add	r0, sp, #16
 8001f26:	f00a ff63 	bl	800cdf0 <memset>
  if(spiHandle->Instance==SPI1)
 8001f2a:	6823      	ldr	r3, [r4, #0]
 8001f2c:	4a38      	ldr	r2, [pc, #224]	@ (8002010 <HAL_SPI_MspInit+0x100>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d004      	beq.n	8001f3c <HAL_SPI_MspInit+0x2c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI4)
 8001f32:	4a38      	ldr	r2, [pc, #224]	@ (8002014 <HAL_SPI_MspInit+0x104>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d035      	beq.n	8001fa4 <HAL_SPI_MspInit+0x94>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001f38:	b03a      	add	sp, #232	@ 0xe8
 8001f3a:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001f3c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f40:	2300      	movs	r3, #0
 8001f42:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f46:	a804      	add	r0, sp, #16
 8001f48:	f004 fa4a 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 8001f4c:	bb38      	cbnz	r0, 8001f9e <HAL_SPI_MspInit+0x8e>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f4e:	4b32      	ldr	r3, [pc, #200]	@ (8002018 <HAL_SPI_MspInit+0x108>)
 8001f50:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001f54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001f58:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001f5c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001f60:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001f64:	9200      	str	r2, [sp, #0]
 8001f66:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f68:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001f6c:	f042 0202 	orr.w	r2, r2, #2
 8001f70:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f78:	f003 0302 	and.w	r3, r3, #2
 8001f7c:	9301      	str	r3, [sp, #4]
 8001f7e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001f80:	2338      	movs	r3, #56	@ 0x38
 8001f82:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f90:	2305      	movs	r3, #5
 8001f92:	9339      	str	r3, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f94:	a935      	add	r1, sp, #212	@ 0xd4
 8001f96:	4821      	ldr	r0, [pc, #132]	@ (800201c <HAL_SPI_MspInit+0x10c>)
 8001f98:	f001 fa72 	bl	8003480 <HAL_GPIO_Init>
 8001f9c:	e7cc      	b.n	8001f38 <HAL_SPI_MspInit+0x28>
      Error_Handler();
 8001f9e:	f7fe fed4 	bl	8000d4a <Error_Handler>
 8001fa2:	e7d4      	b.n	8001f4e <HAL_SPI_MspInit+0x3e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001fa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fa8:	2300      	movs	r3, #0
 8001faa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fae:	a804      	add	r0, sp, #16
 8001fb0:	f004 fa16 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 8001fb4:	bb40      	cbnz	r0, 8002008 <HAL_SPI_MspInit+0xf8>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001fb6:	4b18      	ldr	r3, [pc, #96]	@ (8002018 <HAL_SPI_MspInit+0x108>)
 8001fb8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001fbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001fc0:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001fc4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001fc8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001fcc:	9202      	str	r2, [sp, #8]
 8001fce:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fd0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001fd4:	f042 0210 	orr.w	r2, r2, #16
 8001fd8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001fdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fe0:	f003 0310 	and.w	r3, r3, #16
 8001fe4:	9303      	str	r3, [sp, #12]
 8001fe6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
 8001fe8:	f44f 43b0 	mov.w	r3, #22528	@ 0x5800
 8001fec:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001ffa:	2305      	movs	r3, #5
 8001ffc:	9339      	str	r3, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ffe:	a935      	add	r1, sp, #212	@ 0xd4
 8002000:	4807      	ldr	r0, [pc, #28]	@ (8002020 <HAL_SPI_MspInit+0x110>)
 8002002:	f001 fa3d 	bl	8003480 <HAL_GPIO_Init>
}
 8002006:	e797      	b.n	8001f38 <HAL_SPI_MspInit+0x28>
      Error_Handler();
 8002008:	f7fe fe9f 	bl	8000d4a <Error_Handler>
 800200c:	e7d3      	b.n	8001fb6 <HAL_SPI_MspInit+0xa6>
 800200e:	bf00      	nop
 8002010:	40013000 	.word	0x40013000
 8002014:	40013400 	.word	0x40013400
 8002018:	58024400 	.word	0x58024400
 800201c:	58020400 	.word	0x58020400
 8002020:	58021000 	.word	0x58021000

08002024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002024:	b500      	push	{lr}
 8002026:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002028:	4b0a      	ldr	r3, [pc, #40]	@ (8002054 <HAL_MspInit+0x30>)
 800202a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 800202e:	f042 0202 	orr.w	r2, r2, #2
 8002032:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8002036:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002042:	2200      	movs	r2, #0
 8002044:	210f      	movs	r1, #15
 8002046:	f06f 0001 	mvn.w	r0, #1
 800204a:	f000 fbd5 	bl	80027f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800204e:	b003      	add	sp, #12
 8002050:	f85d fb04 	ldr.w	pc, [sp], #4
 8002054:	58024400 	.word	0x58024400

08002058 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002058:	e7fe      	b.n	8002058 <NMI_Handler>

0800205a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800205a:	e7fe      	b.n	800205a <HardFault_Handler>

0800205c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800205c:	e7fe      	b.n	800205c <MemManage_Handler>

0800205e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800205e:	e7fe      	b.n	800205e <BusFault_Handler>

08002060 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002060:	e7fe      	b.n	8002060 <UsageFault_Handler>

08002062 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002062:	4770      	bx	lr

08002064 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002064:	4770      	bx	lr

08002066 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002066:	4770      	bx	lr

08002068 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002068:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800206a:	f000 fb3d 	bl	80026e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800206e:	bd08      	pop	{r3, pc}

08002070 <DMA1_Stream0_IRQHandler>:
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL);
 8002070:	4b12      	ldr	r3, [pc, #72]	@ (80020bc <DMA1_Stream0_IRQHandler+0x4c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f013 0f20 	tst.w	r3, #32
 8002078:	d01e      	beq.n	80020b8 <DMA1_Stream0_IRQHandler+0x48>

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800207a:	b510      	push	{r4, lr}
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 800207c:	4b0f      	ldr	r3, [pc, #60]	@ (80020bc <DMA1_Stream0_IRQHandler+0x4c>)
 800207e:	2220      	movs	r2, #32
 8002080:	609a      	str	r2, [r3, #8]
  return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CT));
 8002082:	691b      	ldr	r3, [r3, #16]

  // usart1 rx
  if (LL_DMA_IsActiveFlag_TC0(DMA1))
  {
    LL_DMA_ClearFlag_TC0(DMA1);
    if (LL_DMA_GetCurrentTargetMem(DMA1, LL_DMA_STREAM_0) == LL_DMA_CURRENTTARGETMEM0)
 8002084:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002088:	d00b      	beq.n	80020a2 <DMA1_Stream0_IRQHandler+0x32>
      }
    }
    else
    {
      // at mem1, process mem0
      for (int i = 0; i < USART_REV_BUFF_SIZE; i++)
 800208a:	2400      	movs	r4, #0
 800208c:	e011      	b.n	80020b2 <DMA1_Stream0_IRQHandler+0x42>
        SCD_Rev1Byte(&scd_1, scd_rev_2buffer[1][i]);
 800208e:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <DMA1_Stream0_IRQHandler+0x50>)
 8002090:	4423      	add	r3, r4
 8002092:	7919      	ldrb	r1, [r3, #4]
 8002094:	480b      	ldr	r0, [pc, #44]	@ (80020c4 <DMA1_Stream0_IRQHandler+0x54>)
 8002096:	f7ff fe09 	bl	8001cac <SCD_Rev1Byte>
      for (int i = 0; i < USART_REV_BUFF_SIZE; i++)
 800209a:	3401      	adds	r4, #1
 800209c:	2c03      	cmp	r4, #3
 800209e:	ddf6      	ble.n	800208e <DMA1_Stream0_IRQHandler+0x1e>

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80020a0:	bd10      	pop	{r4, pc}
      for (int i = 0; i < USART_REV_BUFF_SIZE; i++)
 80020a2:	2400      	movs	r4, #0
 80020a4:	e7fa      	b.n	800209c <DMA1_Stream0_IRQHandler+0x2c>
        SCD_Rev1Byte(&scd_1, scd_rev_2buffer[0][i]);
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <DMA1_Stream0_IRQHandler+0x50>)
 80020a8:	5d19      	ldrb	r1, [r3, r4]
 80020aa:	4806      	ldr	r0, [pc, #24]	@ (80020c4 <DMA1_Stream0_IRQHandler+0x54>)
 80020ac:	f7ff fdfe 	bl	8001cac <SCD_Rev1Byte>
      for (int i = 0; i < USART_REV_BUFF_SIZE; i++)
 80020b0:	3401      	adds	r4, #1
 80020b2:	2c03      	cmp	r4, #3
 80020b4:	ddf7      	ble.n	80020a6 <DMA1_Stream0_IRQHandler+0x36>
 80020b6:	e7f3      	b.n	80020a0 <DMA1_Stream0_IRQHandler+0x30>
    while (1)
 80020b8:	e7fe      	b.n	80020b8 <DMA1_Stream0_IRQHandler+0x48>
 80020ba:	bf00      	nop
 80020bc:	40020000 	.word	0x40020000
 80020c0:	30000010 	.word	0x30000010
 80020c4:	2400053c 	.word	0x2400053c

080020c8 <DMA1_Stream1_IRQHandler>:
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF1) == (DMA_LISR_TCIF1)) ? 1UL : 0UL);
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <DMA1_Stream1_IRQHandler+0x4c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80020d0:	d01f      	beq.n	8002112 <DMA1_Stream1_IRQHandler+0x4a>

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80020d2:	b510      	push	{r4, lr}
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <DMA1_Stream1_IRQHandler+0x4c>)
 80020d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020da:	609a      	str	r2, [r3, #8]
  return (READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CT));
 80020dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28

  // usart1 tx
  if (LL_DMA_IsActiveFlag_TC1(DMA1))
  {
    LL_DMA_ClearFlag_TC1(DMA1);
    if (LL_DMA_GetCurrentTargetMem(DMA1, LL_DMA_STREAM_1) == LL_DMA_CURRENTTARGETMEM0)
 80020de:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80020e2:	d00b      	beq.n	80020fc <DMA1_Stream1_IRQHandler+0x34>
      }
    }
    else
    {
      // at mem1, process mem0
      for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 80020e4:	2400      	movs	r4, #0
 80020e6:	e011      	b.n	800210c <DMA1_Stream1_IRQHandler+0x44>
        scd_send_2buffer[1][i] = scd_send1Byte(&scd_1);
 80020e8:	480b      	ldr	r0, [pc, #44]	@ (8002118 <DMA1_Stream1_IRQHandler+0x50>)
 80020ea:	f7ff fe2b 	bl	8001d44 <scd_send1Byte>
 80020ee:	4b0b      	ldr	r3, [pc, #44]	@ (800211c <DMA1_Stream1_IRQHandler+0x54>)
 80020f0:	4423      	add	r3, r4
 80020f2:	7218      	strb	r0, [r3, #8]
      for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 80020f4:	3401      	adds	r4, #1
 80020f6:	2c07      	cmp	r4, #7
 80020f8:	ddf6      	ble.n	80020e8 <DMA1_Stream1_IRQHandler+0x20>

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80020fa:	bd10      	pop	{r4, pc}
      for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 80020fc:	2400      	movs	r4, #0
 80020fe:	e7fa      	b.n	80020f6 <DMA1_Stream1_IRQHandler+0x2e>
        scd_send_2buffer[0][i] = scd_send1Byte(&scd_1);
 8002100:	4805      	ldr	r0, [pc, #20]	@ (8002118 <DMA1_Stream1_IRQHandler+0x50>)
 8002102:	f7ff fe1f 	bl	8001d44 <scd_send1Byte>
 8002106:	4b05      	ldr	r3, [pc, #20]	@ (800211c <DMA1_Stream1_IRQHandler+0x54>)
 8002108:	5518      	strb	r0, [r3, r4]
      for (int i = 0; i < USART_SEND_BUFF_SIZE; i++)
 800210a:	3401      	adds	r4, #1
 800210c:	2c07      	cmp	r4, #7
 800210e:	ddf7      	ble.n	8002100 <DMA1_Stream1_IRQHandler+0x38>
 8002110:	e7f3      	b.n	80020fa <DMA1_Stream1_IRQHandler+0x32>
    while (1)
 8002112:	e7fe      	b.n	8002112 <DMA1_Stream1_IRQHandler+0x4a>
 8002114:	40020000 	.word	0x40020000
 8002118:	2400053c 	.word	0x2400053c
 800211c:	30000000 	.word	0x30000000

08002120 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002120:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002122:	4802      	ldr	r0, [pc, #8]	@ (800212c <ETH_IRQHandler+0xc>)
 8002124:	f000 fddf 	bl	8002ce6 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002128:	bd08      	pop	{r3, pc}
 800212a:	bf00      	nop
 800212c:	240002a4 	.word	0x240002a4

08002130 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002130:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002132:	4802      	ldr	r0, [pc, #8]	@ (800213c <OTG_HS_IRQHandler+0xc>)
 8002134:	f002 f9ca 	bl	80044cc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002138:	bd08      	pop	{r3, pc}
 800213a:	bf00      	nop
 800213c:	24001680 	.word	0x24001680

08002140 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002140:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002142:	4802      	ldr	r0, [pc, #8]	@ (800214c <OTG_FS_IRQHandler+0xc>)
 8002144:	f002 fe4c 	bl	8004de0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002148:	bd08      	pop	{r3, pc}
 800214a:	bf00      	nop
 800214c:	24000d4c 	.word	0x24000d4c

08002150 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char* ptr, int len)
{
 8002150:	b570      	push	{r4, r5, r6, lr}
 8002152:	460c      	mov	r4, r1
 8002154:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002156:	2500      	movs	r5, #0
 8002158:	e006      	b.n	8002168 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800215a:	f3af 8000 	nop.w
 800215e:	4621      	mov	r1, r4
 8002160:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002164:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8002166:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002168:	42b5      	cmp	r5, r6
 800216a:	dbf6      	blt.n	800215a <_read+0xa>
  }

  return len;
}
 800216c:	4630      	mov	r0, r6
 800216e:	bd70      	pop	{r4, r5, r6, pc}

08002170 <_write>:

__attribute__((weak)) int _write(int file, char* ptr, int len)
{
 8002170:	b570      	push	{r4, r5, r6, lr}
 8002172:	460e      	mov	r6, r1
 8002174:	4615      	mov	r5, r2
  (void)file;
  int cntDelay = 0;
 8002176:	2400      	movs	r4, #0

  while (scd_print2(&scd_1, ptr, len))
 8002178:	462a      	mov	r2, r5
 800217a:	4631      	mov	r1, r6
 800217c:	4805      	ldr	r0, [pc, #20]	@ (8002194 <_write+0x24>)
 800217e:	f7ff fe05 	bl	8001d8c <scd_print2>
 8002182:	b128      	cbz	r0, 8002190 <_write+0x20>
  {
    cntDelay++;
 8002184:	3401      	adds	r4, #1
    if (cntDelay > (400 * 1000))
 8002186:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <_write+0x28>)
 8002188:	429c      	cmp	r4, r3
 800218a:	ddf5      	ble.n	8002178 <_write+0x8>
      return -1;
 800218c:	f04f 35ff 	mov.w	r5, #4294967295
  }

  return len;
}
 8002190:	4628      	mov	r0, r5
 8002192:	bd70      	pop	{r4, r5, r6, pc}
 8002194:	2400053c 	.word	0x2400053c
 8002198:	00061a80 	.word	0x00061a80

0800219c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 800219c:	f04f 30ff 	mov.w	r0, #4294967295
 80021a0:	4770      	bx	lr

080021a2 <_fstat>:


int _fstat(int file, struct stat* st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80021a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021a6:	604b      	str	r3, [r1, #4]
  return 0;
}
 80021a8:	2000      	movs	r0, #0
 80021aa:	4770      	bx	lr

080021ac <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80021ac:	2001      	movs	r0, #1
 80021ae:	4770      	bx	lr

080021b0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80021b0:	2000      	movs	r0, #0
 80021b2:	4770      	bx	lr

080021b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr)
{
 80021b4:	b508      	push	{r3, lr}
 80021b6:	4603      	mov	r3, r0
  const uint32_t stack_limit = 0x2407FFFFU;
  const uint8_t* max_heap = (uint8_t*)stack_limit;
  uint8_t* prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021b8:	4a0c      	ldr	r2, [pc, #48]	@ (80021ec <_sbrk+0x38>)
 80021ba:	6812      	ldr	r2, [r2, #0]
 80021bc:	b142      	cbz	r2, 80021d0 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021be:	4a0b      	ldr	r2, [pc, #44]	@ (80021ec <_sbrk+0x38>)
 80021c0:	6810      	ldr	r0, [r2, #0]
 80021c2:	4403      	add	r3, r0
 80021c4:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <_sbrk+0x3c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d806      	bhi.n	80021d8 <_sbrk+0x24>
    errno = ENOMEM;
    return (void*)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80021ca:	4a08      	ldr	r2, [pc, #32]	@ (80021ec <_sbrk+0x38>)
 80021cc:	6013      	str	r3, [r2, #0]

  return (void*)prev_heap_end;
}
 80021ce:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80021d0:	4a06      	ldr	r2, [pc, #24]	@ (80021ec <_sbrk+0x38>)
 80021d2:	4908      	ldr	r1, [pc, #32]	@ (80021f4 <_sbrk+0x40>)
 80021d4:	6011      	str	r1, [r2, #0]
 80021d6:	e7f2      	b.n	80021be <_sbrk+0xa>
    printf("tyjNoHeapRAM!\r\n");
 80021d8:	4807      	ldr	r0, [pc, #28]	@ (80021f8 <_sbrk+0x44>)
 80021da:	f00a fd29 	bl	800cc30 <puts>
    errno = ENOMEM;
 80021de:	f00a fe65 	bl	800ceac <__errno>
 80021e2:	230c      	movs	r3, #12
 80021e4:	6003      	str	r3, [r0, #0]
    return (void*)-1;
 80021e6:	f04f 30ff 	mov.w	r0, #4294967295
 80021ea:	e7f0      	b.n	80021ce <_sbrk+0x1a>
 80021ec:	24000784 	.word	0x24000784
 80021f0:	2407ffff 	.word	0x2407ffff
 80021f4:	24001bb0 	.word	0x24001bb0
 80021f8:	0800d8ac 	.word	0x0800d8ac

080021fc <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80021fc:	4a31      	ldr	r2, [pc, #196]	@ (80022c4 <SystemInit+0xc8>)
 80021fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002202:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002206:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800220a:	4b2f      	ldr	r3, [pc, #188]	@ (80022c8 <SystemInit+0xcc>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	2b06      	cmp	r3, #6
 8002214:	d806      	bhi.n	8002224 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002216:	4a2c      	ldr	r2, [pc, #176]	@ (80022c8 <SystemInit+0xcc>)
 8002218:	6813      	ldr	r3, [r2, #0]
 800221a:	f023 030f 	bic.w	r3, r3, #15
 800221e:	f043 0307 	orr.w	r3, r3, #7
 8002222:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002224:	4b29      	ldr	r3, [pc, #164]	@ (80022cc <SystemInit+0xd0>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	f042 0201 	orr.w	r2, r2, #1
 800222c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800222e:	2200      	movs	r2, #0
 8002230:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002232:	6819      	ldr	r1, [r3, #0]
 8002234:	4a26      	ldr	r2, [pc, #152]	@ (80022d0 <SystemInit+0xd4>)
 8002236:	400a      	ands	r2, r1
 8002238:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800223a:	4b23      	ldr	r3, [pc, #140]	@ (80022c8 <SystemInit+0xcc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f013 0f08 	tst.w	r3, #8
 8002242:	d006      	beq.n	8002252 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002244:	4a20      	ldr	r2, [pc, #128]	@ (80022c8 <SystemInit+0xcc>)
 8002246:	6813      	ldr	r3, [r2, #0]
 8002248:	f023 030f 	bic.w	r3, r3, #15
 800224c:	f043 0307 	orr.w	r3, r3, #7
 8002250:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002252:	4b1e      	ldr	r3, [pc, #120]	@ (80022cc <SystemInit+0xd0>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002258:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800225a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800225c:	491d      	ldr	r1, [pc, #116]	@ (80022d4 <SystemInit+0xd8>)
 800225e:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002260:	491d      	ldr	r1, [pc, #116]	@ (80022d8 <SystemInit+0xdc>)
 8002262:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002264:	491d      	ldr	r1, [pc, #116]	@ (80022dc <SystemInit+0xe0>)
 8002266:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002268:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800226a:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800226c:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800226e:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002270:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002272:	6819      	ldr	r1, [r3, #0]
 8002274:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8002278:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800227a:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800227c:	4b18      	ldr	r3, [pc, #96]	@ (80022e0 <SystemInit+0xe4>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f36f 030f 	bfc	r3, #0, #16
 8002284:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002288:	d203      	bcs.n	8002292 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800228a:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <SystemInit+0xe8>)
 800228c:	2201      	movs	r2, #1
 800228e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002292:	4b0e      	ldr	r3, [pc, #56]	@ (80022cc <SystemInit+0xd0>)
 8002294:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002298:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800229c:	d110      	bne.n	80022c0 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800229e:	4b0b      	ldr	r3, [pc, #44]	@ (80022cc <SystemInit+0xd0>)
 80022a0:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80022a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80022a8:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80022ac:	4a0e      	ldr	r2, [pc, #56]	@ (80022e8 <SystemInit+0xec>)
 80022ae:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 80022b2:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80022b4:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80022b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80022bc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	e000ed00 	.word	0xe000ed00
 80022c8:	52002000 	.word	0x52002000
 80022cc:	58024400 	.word	0x58024400
 80022d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80022d4:	02020200 	.word	0x02020200
 80022d8:	01ff0000 	.word	0x01ff0000
 80022dc:	01010280 	.word	0x01010280
 80022e0:	5c001000 	.word	0x5c001000
 80022e4:	51008000 	.word	0x51008000
 80022e8:	52004000 	.word	0x52004000

080022ec <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022ec:	b510      	push	{r4, lr}
 80022ee:	b0c0      	sub	sp, #256	@ 0x100

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80022f0:	2220      	movs	r2, #32
 80022f2:	2100      	movs	r1, #0
 80022f4:	a838      	add	r0, sp, #224	@ 0xe0
 80022f6:	f00a fd7b 	bl	800cdf0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fa:	2100      	movs	r1, #0
 80022fc:	9132      	str	r1, [sp, #200]	@ 0xc8
 80022fe:	9133      	str	r1, [sp, #204]	@ 0xcc
 8002300:	9134      	str	r1, [sp, #208]	@ 0xd0
 8002302:	9135      	str	r1, [sp, #212]	@ 0xd4
 8002304:	9136      	str	r1, [sp, #216]	@ 0xd8
 8002306:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002308:	22c0      	movs	r2, #192	@ 0xc0
 800230a:	a802      	add	r0, sp, #8
 800230c:	f00a fd70 	bl	800cdf0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002310:	2201      	movs	r2, #1
 8002312:	2300      	movs	r3, #0
 8002314:	e9cd 2302 	strd	r2, r3, [sp, #8]
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002318:	a802      	add	r0, sp, #8
 800231a:	f004 f861 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 800231e:	2800      	cmp	r0, #0
 8002320:	f040 80c4 	bne.w	80024ac <MX_USART1_UART_Init+0x1c0>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002324:	4b63      	ldr	r3, [pc, #396]	@ (80024b4 <MX_USART1_UART_Init+0x1c8>)
 8002326:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800232a:	f042 0210 	orr.w	r2, r2, #16
 800232e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002332:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002336:	f002 0210 	and.w	r2, r2, #16
 800233a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 800233c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB4ENR, Periphs);
 800233e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002342:	f042 0201 	orr.w	r2, r2, #1
 8002346:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 800234a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002354:	9b00      	ldr	r3, [sp, #0]
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8002356:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800235a:	9332      	str	r3, [sp, #200]	@ 0xc8
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800235c:	2302      	movs	r3, #2
 800235e:	9333      	str	r3, [sp, #204]	@ 0xcc
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 8002360:	2301      	movs	r3, #1
 8002362:	9334      	str	r3, [sp, #208]	@ 0xd0
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002364:	2400      	movs	r4, #0
 8002366:	9435      	str	r4, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002368:	9436      	str	r4, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800236a:	2307      	movs	r3, #7
 800236c:	9337      	str	r3, [sp, #220]	@ 0xdc
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800236e:	a932      	add	r1, sp, #200	@ 0xc8
 8002370:	4851      	ldr	r0, [pc, #324]	@ (80024b8 <MX_USART1_UART_Init+0x1cc>)
 8002372:	f005 fd76 	bl	8007e62 <LL_GPIO_Init>
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8002376:	4b51      	ldr	r3, [pc, #324]	@ (80024bc <MX_USART1_UART_Init+0x1d0>)
 8002378:	f8d3 2804 	ldr.w	r2, [r3, #2052]	@ 0x804
 800237c:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002380:	f042 022a 	orr.w	r2, r2, #42	@ 0x2a
 8002384:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR, Direction);
 8002388:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800238a:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800238e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002392:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL, Priority);
 8002394:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002396:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800239a:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 800239c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800239e:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80023a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023a6:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC, IncrementMode);
 80023a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023aa:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023ae:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC, IncrementMode);
 80023b0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023b2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023b6:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE, Size);
 80023b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023ba:	f422 52c0 	bic.w	r2, r2, #6144	@ 0x1800
 80023be:	629a      	str	r2, [r3, #40]	@ 0x28
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size);
 80023c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023c2:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 80023c6:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS);
 80023c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023ca:	f022 0204 	bic.w	r2, r2, #4
 80023ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 80023d0:	f8d3 2800 	ldr.w	r2, [r3, #2048]	@ 0x800
 80023d4:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80023d8:	f042 0229 	orr.w	r2, r2, #41	@ 0x29
 80023dc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR, Direction);
 80023e0:	691a      	ldr	r2, [r3, #16]
 80023e2:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80023e6:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL, Priority);
 80023e8:	691a      	ldr	r2, [r3, #16]
 80023ea:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80023ee:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80023f0:	691a      	ldr	r2, [r3, #16]
 80023f2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80023f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023fa:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC, IncrementMode);
 80023fc:	691a      	ldr	r2, [r3, #16]
 80023fe:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002402:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC, IncrementMode);
 8002404:	691a      	ldr	r2, [r3, #16]
 8002406:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800240a:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE, Size);
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	f422 52c0 	bic.w	r2, r2, #6144	@ 0x1800
 8002412:	611a      	str	r2, [r3, #16]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size);
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800241a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS);
 800241c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800241e:	f022 0204 	bic.w	r2, r2, #4
 8002422:	625a      	str	r2, [r3, #36]	@ 0x24
  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_0);

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002424:	9438      	str	r4, [sp, #224]	@ 0xe0
  USART_InitStruct.BaudRate = 460800;
 8002426:	f44f 23e1 	mov.w	r3, #460800	@ 0x70800
 800242a:	9339      	str	r3, [sp, #228]	@ 0xe4
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800242c:	943a      	str	r4, [sp, #232]	@ 0xe8
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800242e:	943b      	str	r4, [sp, #236]	@ 0xec
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002430:	943c      	str	r4, [sp, #240]	@ 0xf0
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002432:	230c      	movs	r3, #12
 8002434:	933d      	str	r3, [sp, #244]	@ 0xf4
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002436:	943e      	str	r4, [sp, #248]	@ 0xf8
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002438:	943f      	str	r4, [sp, #252]	@ 0xfc
  LL_USART_Init(USART1, &USART_InitStruct);
 800243a:	a938      	add	r1, sp, #224	@ 0xe0
 800243c:	4820      	ldr	r0, [pc, #128]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 800243e:	f006 f859 	bl	80084f4 <LL_USART_Init>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002442:	4a1f      	ldr	r2, [pc, #124]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 8002444:	f102 0308 	add.w	r3, r2, #8
 8002448:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800244c:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002450:	3208      	adds	r2, #8
 8002452:	e842 3100 	strex	r1, r3, [r2]
 8002456:	2900      	cmp	r1, #0
 8002458:	d1f3      	bne.n	8002442 <MX_USART1_UART_Init+0x156>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800245a:	4a19      	ldr	r2, [pc, #100]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 800245c:	f102 0308 	add.w	r3, r2, #8
 8002460:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002464:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002468:	3208      	adds	r2, #8
 800246a:	e842 3100 	strex	r1, r3, [r2]
 800246e:	2900      	cmp	r1, #0
 8002470:	d1f3      	bne.n	800245a <MX_USART1_UART_Init+0x16e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8002472:	4b13      	ldr	r3, [pc, #76]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 800247a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002482:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800248a:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	f042 0201 	orr.w	r2, r2, #1
 8002492:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8002494:	4b0a      	ldr	r3, [pc, #40]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800249c:	d0fa      	beq.n	8002494 <MX_USART1_UART_Init+0x1a8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 800249e:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <MX_USART1_UART_Init+0x1d4>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024a6:	d0f5      	beq.n	8002494 <MX_USART1_UART_Init+0x1a8>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024a8:	b040      	add	sp, #256	@ 0x100
 80024aa:	bd10      	pop	{r4, pc}
    Error_Handler();
 80024ac:	f7fe fc4d 	bl	8000d4a <Error_Handler>
 80024b0:	e738      	b.n	8002324 <MX_USART1_UART_Init+0x38>
 80024b2:	bf00      	nop
 80024b4:	58024400 	.word	0x58024400
 80024b8:	58020000 	.word	0x58020000
 80024bc:	40020000 	.word	0x40020000
 80024c0:	40011000 	.word	0x40011000

080024c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80024c4:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024c6:	4817      	ldr	r0, [pc, #92]	@ (8002524 <MX_USART2_UART_Init+0x60>)
 80024c8:	4b17      	ldr	r3, [pc, #92]	@ (8002528 <MX_USART2_UART_Init+0x64>)
 80024ca:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 460800;
 80024cc:	f44f 23e1 	mov.w	r3, #460800	@ 0x70800
 80024d0:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024d2:	2300      	movs	r3, #0
 80024d4:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024d6:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024d8:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024da:	220c      	movs	r2, #12
 80024dc:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024de:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e0:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024e2:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024e4:	6243      	str	r3, [r0, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024e6:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024e8:	f005 fbf9 	bl	8007cde <HAL_UART_Init>
 80024ec:	b970      	cbnz	r0, 800250c <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ee:	2100      	movs	r1, #0
 80024f0:	480c      	ldr	r0, [pc, #48]	@ (8002524 <MX_USART2_UART_Init+0x60>)
 80024f2:	f005 fc6c 	bl	8007dce <HAL_UARTEx_SetTxFifoThreshold>
 80024f6:	b960      	cbnz	r0, 8002512 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024f8:	2100      	movs	r1, #0
 80024fa:	480a      	ldr	r0, [pc, #40]	@ (8002524 <MX_USART2_UART_Init+0x60>)
 80024fc:	f005 fc8c 	bl	8007e18 <HAL_UARTEx_SetRxFifoThreshold>
 8002500:	b950      	cbnz	r0, 8002518 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002502:	4808      	ldr	r0, [pc, #32]	@ (8002524 <MX_USART2_UART_Init+0x60>)
 8002504:	f005 fc44 	bl	8007d90 <HAL_UARTEx_DisableFifoMode>
 8002508:	b948      	cbnz	r0, 800251e <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800250a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800250c:	f7fe fc1d 	bl	8000d4a <Error_Handler>
 8002510:	e7ed      	b.n	80024ee <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8002512:	f7fe fc1a 	bl	8000d4a <Error_Handler>
 8002516:	e7ef      	b.n	80024f8 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8002518:	f7fe fc17 	bl	8000d4a <Error_Handler>
 800251c:	e7f1      	b.n	8002502 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 800251e:	f7fe fc14 	bl	8000d4a <Error_Handler>
}
 8002522:	e7f2      	b.n	800250a <MX_USART2_UART_Init+0x46>
 8002524:	24000788 	.word	0x24000788
 8002528:	40004400 	.word	0x40004400

0800252c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800252c:	b510      	push	{r4, lr}
 800252e:	b0b8      	sub	sp, #224	@ 0xe0
 8002530:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002532:	2100      	movs	r1, #0
 8002534:	9133      	str	r1, [sp, #204]	@ 0xcc
 8002536:	9134      	str	r1, [sp, #208]	@ 0xd0
 8002538:	9135      	str	r1, [sp, #212]	@ 0xd4
 800253a:	9136      	str	r1, [sp, #216]	@ 0xd8
 800253c:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800253e:	22c0      	movs	r2, #192	@ 0xc0
 8002540:	a802      	add	r0, sp, #8
 8002542:	f00a fc55 	bl	800cdf0 <memset>
  if(uartHandle->Instance==USART2)
 8002546:	6822      	ldr	r2, [r4, #0]
 8002548:	4b1b      	ldr	r3, [pc, #108]	@ (80025b8 <HAL_UART_MspInit+0x8c>)
 800254a:	429a      	cmp	r2, r3
 800254c:	d001      	beq.n	8002552 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800254e:	b038      	add	sp, #224	@ 0xe0
 8002550:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002552:	2202      	movs	r2, #2
 8002554:	2300      	movs	r3, #0
 8002556:	e9cd 2302 	strd	r2, r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800255a:	a802      	add	r0, sp, #8
 800255c:	f003 ff40 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 8002560:	bb38      	cbnz	r0, 80025b2 <HAL_UART_MspInit+0x86>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002562:	4b16      	ldr	r3, [pc, #88]	@ (80025bc <HAL_UART_MspInit+0x90>)
 8002564:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002568:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800256c:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8002570:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8002574:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8002578:	9200      	str	r2, [sp, #0]
 800257a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800257c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8002580:	f042 0208 	orr.w	r2, r2, #8
 8002584:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8002588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800258c:	f003 0308 	and.w	r3, r3, #8
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002594:	2360      	movs	r3, #96	@ 0x60
 8002596:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80025a0:	2301      	movs	r3, #1
 80025a2:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025a4:	2307      	movs	r3, #7
 80025a6:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025a8:	a933      	add	r1, sp, #204	@ 0xcc
 80025aa:	4805      	ldr	r0, [pc, #20]	@ (80025c0 <HAL_UART_MspInit+0x94>)
 80025ac:	f000 ff68 	bl	8003480 <HAL_GPIO_Init>
}
 80025b0:	e7cd      	b.n	800254e <HAL_UART_MspInit+0x22>
      Error_Handler();
 80025b2:	f7fe fbca 	bl	8000d4a <Error_Handler>
 80025b6:	e7d4      	b.n	8002562 <HAL_UART_MspInit+0x36>
 80025b8:	40004400 	.word	0x40004400
 80025bc:	58024400 	.word	0x58024400
 80025c0:	58020c00 	.word	0x58020c00

080025c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80025c4:	f8df d04c 	ldr.w	sp, [pc, #76]	@ 8002614 <LoopFillZerobss+0x10>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80025c8:	f7ff fe18 	bl	80021fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025cc:	4812      	ldr	r0, [pc, #72]	@ (8002618 <LoopFillZerobss+0x14>)
  ldr r1, =_edata
 80025ce:	4913      	ldr	r1, [pc, #76]	@ (800261c <LoopFillZerobss+0x18>)
  ldr r2, =_sidata
 80025d0:	4a13      	ldr	r2, [pc, #76]	@ (8002620 <LoopFillZerobss+0x1c>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>

/* tyj ramFunc init */
  ldr r0, =_sRamFunc
 80025e2:	4810      	ldr	r0, [pc, #64]	@ (8002624 <LoopFillZerobss+0x20>)
  ldr r1, =_eRamFunc
 80025e4:	4910      	ldr	r1, [pc, #64]	@ (8002628 <LoopFillZerobss+0x24>)
  ldr r2, =_siFunc
 80025e6:	4a11      	ldr	r2, [pc, #68]	@ (800262c <LoopFillZerobss+0x28>)
  movs r3, #0
 80025e8:	2300      	movs	r3, #0
  b LoopCopyDataInit2
 80025ea:	e002      	b.n	80025f2 <LoopCopyDataInit2>

080025ec <CopyDataInit2>:

CopyDataInit2:
  ldr r4, [r2, r3]
 80025ec:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025ee:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025f0:	3304      	adds	r3, #4

080025f2 <LoopCopyDataInit2>:

LoopCopyDataInit2:
  adds r4, r0, r3
 80025f2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025f4:	428c      	cmp	r4, r1
  bcc CopyDataInit2
 80025f6:	d3f9      	bcc.n	80025ec <CopyDataInit2>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002630 <LoopFillZerobss+0x2c>)
  ldr r4, =_ebss
 80025fa:	4c0e      	ldr	r4, [pc, #56]	@ (8002634 <LoopFillZerobss+0x30>)
  movs r3, #0
 80025fc:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025fe:	e001      	b.n	8002604 <LoopFillZerobss>

08002600 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002600:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002602:	3204      	adds	r2, #4

08002604 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002604:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002606:	d3fb      	bcc.n	8002600 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002608:	f00a fc56 	bl	800ceb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800260c:	f7fe fc04 	bl	8000e18 <main>
  bx  lr
 8002610:	4770      	bx	lr
 8002612:	0000      	.short	0x0000
  ldr   sp, =_estack      /* set stack pointer */
 8002614:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002618:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800261c:	240001c0 	.word	0x240001c0
  ldr r2, =_sidata
 8002620:	0800e598 	.word	0x0800e598
	...
  ldr r2, =_siFunc
 800262c:	0800e818 	.word	0x0800e818
  ldr r2, =_sbss
 8002630:	24000280 	.word	0x24000280
  ldr r4, =_ebss
 8002634:	24001bac 	.word	0x24001bac

08002638 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002638:	e7fe      	b.n	8002638 <ADC3_IRQHandler>
	...

0800263c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800263c:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <HAL_InitTick+0x44>)
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b90b      	cbnz	r3, 8002646 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8002642:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002644:	4770      	bx	lr
{
 8002646:	b510      	push	{r4, lr}
 8002648:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800264a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800264e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002652:	4a0c      	ldr	r2, [pc, #48]	@ (8002684 <HAL_InitTick+0x48>)
 8002654:	6810      	ldr	r0, [r2, #0]
 8002656:	fbb0 f0f3 	udiv	r0, r0, r3
 800265a:	f000 f8e1 	bl	8002820 <HAL_SYSTICK_Config>
 800265e:	b968      	cbnz	r0, 800267c <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002660:	2c0f      	cmp	r4, #15
 8002662:	d901      	bls.n	8002668 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8002664:	2001      	movs	r0, #1
 8002666:	e00a      	b.n	800267e <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002668:	2200      	movs	r2, #0
 800266a:	4621      	mov	r1, r4
 800266c:	f04f 30ff 	mov.w	r0, #4294967295
 8002670:	f000 f8c2 	bl	80027f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002674:	4b04      	ldr	r3, [pc, #16]	@ (8002688 <HAL_InitTick+0x4c>)
 8002676:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8002678:	2000      	movs	r0, #0
 800267a:	e000      	b.n	800267e <HAL_InitTick+0x42>
      return HAL_ERROR;
 800267c:	2001      	movs	r0, #1
}
 800267e:	bd10      	pop	{r4, pc}
 8002680:	2400002c 	.word	0x2400002c
 8002684:	24000028 	.word	0x24000028
 8002688:	24000030 	.word	0x24000030

0800268c <HAL_Init>:
{
 800268c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800268e:	2003      	movs	r0, #3
 8002690:	f000 f8a0 	bl	80027d4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002694:	f003 fb10 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
 8002698:	490f      	ldr	r1, [pc, #60]	@ (80026d8 <HAL_Init+0x4c>)
 800269a:	698b      	ldr	r3, [r1, #24]
 800269c:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80026a0:	4a0e      	ldr	r2, [pc, #56]	@ (80026dc <HAL_Init+0x50>)
 80026a2:	5cd3      	ldrb	r3, [r2, r3]
 80026a4:	f003 031f 	and.w	r3, r3, #31
 80026a8:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026aa:	698b      	ldr	r3, [r1, #24]
 80026ac:	f003 030f 	and.w	r3, r3, #15
 80026b0:	5cd3      	ldrb	r3, [r2, r3]
 80026b2:	f003 031f 	and.w	r3, r3, #31
 80026b6:	fa20 f303 	lsr.w	r3, r0, r3
 80026ba:	4a09      	ldr	r2, [pc, #36]	@ (80026e0 <HAL_Init+0x54>)
 80026bc:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80026be:	4b09      	ldr	r3, [pc, #36]	@ (80026e4 <HAL_Init+0x58>)
 80026c0:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026c2:	200f      	movs	r0, #15
 80026c4:	f7ff ffba 	bl	800263c <HAL_InitTick>
 80026c8:	b110      	cbz	r0, 80026d0 <HAL_Init+0x44>
    return HAL_ERROR;
 80026ca:	2401      	movs	r4, #1
}
 80026cc:	4620      	mov	r0, r4
 80026ce:	bd10      	pop	{r4, pc}
 80026d0:	4604      	mov	r4, r0
  HAL_MspInit();
 80026d2:	f7ff fca7 	bl	8002024 <HAL_MspInit>
  return HAL_OK;
 80026d6:	e7f9      	b.n	80026cc <HAL_Init+0x40>
 80026d8:	58024400 	.word	0x58024400
 80026dc:	0800e4dc 	.word	0x0800e4dc
 80026e0:	24000024 	.word	0x24000024
 80026e4:	24000028 	.word	0x24000028

080026e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80026e8:	4b03      	ldr	r3, [pc, #12]	@ (80026f8 <HAL_IncTick+0x10>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	4a03      	ldr	r2, [pc, #12]	@ (80026fc <HAL_IncTick+0x14>)
 80026ee:	6811      	ldr	r1, [r2, #0]
 80026f0:	440b      	add	r3, r1
 80026f2:	6013      	str	r3, [r2, #0]
}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	2400002c 	.word	0x2400002c
 80026fc:	2400081c 	.word	0x2400081c

08002700 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002700:	4b01      	ldr	r3, [pc, #4]	@ (8002708 <HAL_GetTick+0x8>)
 8002702:	6818      	ldr	r0, [r3, #0]
}
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	2400081c 	.word	0x2400081c

0800270c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800270c:	b538      	push	{r3, r4, r5, lr}
 800270e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff fff6 	bl	8002700 <HAL_GetTick>
 8002714:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002716:	f1b4 3fff 	cmp.w	r4, #4294967295
 800271a:	d002      	beq.n	8002722 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800271c:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <HAL_Delay+0x24>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002722:	f7ff ffed 	bl	8002700 <HAL_GetTick>
 8002726:	1b40      	subs	r0, r0, r5
 8002728:	42a0      	cmp	r0, r4
 800272a:	d3fa      	bcc.n	8002722 <HAL_Delay+0x16>
  {
  }
}
 800272c:	bd38      	pop	{r3, r4, r5, pc}
 800272e:	bf00      	nop
 8002730:	2400002c 	.word	0x2400002c

08002734 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8002734:	4b01      	ldr	r3, [pc, #4]	@ (800273c <HAL_GetREVID+0x8>)
 8002736:	6818      	ldr	r0, [r3, #0]
}
 8002738:	0c00      	lsrs	r0, r0, #16
 800273a:	4770      	bx	lr
 800273c:	5c001000 	.word	0x5c001000

08002740 <HAL_SYSCFG_ETHInterfaceSelect>:
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002740:	4a03      	ldr	r2, [pc, #12]	@ (8002750 <HAL_SYSCFG_ETHInterfaceSelect+0x10>)
 8002742:	6853      	ldr	r3, [r2, #4]
 8002744:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8002748:	4303      	orrs	r3, r0
 800274a:	6053      	str	r3, [r2, #4]
}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	58000400 	.word	0x58000400

08002754 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002754:	2800      	cmp	r0, #0
 8002756:	db07      	blt.n	8002768 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002758:	f000 021f 	and.w	r2, r0, #31
 800275c:	0940      	lsrs	r0, r0, #5
 800275e:	2301      	movs	r3, #1
 8002760:	4093      	lsls	r3, r2
 8002762:	4a02      	ldr	r2, [pc, #8]	@ (800276c <__NVIC_EnableIRQ+0x18>)
 8002764:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e100 	.word	0xe000e100

08002770 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 8002770:	2800      	cmp	r0, #0
 8002772:	db04      	blt.n	800277e <__NVIC_SetPriority+0xe>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002774:	0109      	lsls	r1, r1, #4
 8002776:	b2c9      	uxtb	r1, r1
 8002778:	4b04      	ldr	r3, [pc, #16]	@ (800278c <__NVIC_SetPriority+0x1c>)
 800277a:	5419      	strb	r1, [r3, r0]
 800277c:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277e:	f000 000f 	and.w	r0, r0, #15
 8002782:	0109      	lsls	r1, r1, #4
 8002784:	b2c9      	uxtb	r1, r1
 8002786:	4b02      	ldr	r3, [pc, #8]	@ (8002790 <__NVIC_SetPriority+0x20>)
 8002788:	5419      	strb	r1, [r3, r0]
}
 800278a:	4770      	bx	lr
 800278c:	e000e400 	.word	0xe000e400
 8002790:	e000ed14 	.word	0xe000ed14

08002794 <NVIC_EncodePriority>:
{
 8002794:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002796:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800279a:	f1c0 0c07 	rsb	ip, r0, #7
 800279e:	f1bc 0f04 	cmp.w	ip, #4
 80027a2:	bf28      	it	cs
 80027a4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a8:	1d03      	adds	r3, r0, #4
 80027aa:	2b06      	cmp	r3, #6
 80027ac:	d90f      	bls.n	80027ce <NVIC_EncodePriority+0x3a>
 80027ae:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	f04f 3eff 	mov.w	lr, #4294967295
 80027b4:	fa0e f00c 	lsl.w	r0, lr, ip
 80027b8:	ea21 0100 	bic.w	r1, r1, r0
 80027bc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027be:	fa0e fe03 	lsl.w	lr, lr, r3
 80027c2:	ea22 020e 	bic.w	r2, r2, lr
}
 80027c6:	ea41 0002 	orr.w	r0, r1, r2
 80027ca:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ce:	2300      	movs	r3, #0
 80027d0:	e7ee      	b.n	80027b0 <NVIC_EncodePriority+0x1c>
	...

080027d4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d4:	4906      	ldr	r1, [pc, #24]	@ (80027f0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 80027d6:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027d8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80027dc:	041b      	lsls	r3, r3, #16
 80027de:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e0:	0200      	lsls	r0, r0, #8
 80027e2:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e6:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80027e8:	4a02      	ldr	r2, [pc, #8]	@ (80027f4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80027ea:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 80027ec:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00
 80027f4:	05fa0000 	.word	0x05fa0000

080027f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f8:	b510      	push	{r4, lr}
 80027fa:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <HAL_NVIC_SetPriority+0x1c>)
 80027fe:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002800:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8002804:	f7ff ffc6 	bl	8002794 <NVIC_EncodePriority>
 8002808:	4601      	mov	r1, r0
 800280a:	4620      	mov	r0, r4
 800280c:	f7ff ffb0 	bl	8002770 <__NVIC_SetPriority>
}
 8002810:	bd10      	pop	{r4, pc}
 8002812:	bf00      	nop
 8002814:	e000ed00 	.word	0xe000ed00

08002818 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002818:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800281a:	f7ff ff9b 	bl	8002754 <__NVIC_EnableIRQ>
}
 800281e:	bd08      	pop	{r3, pc}

08002820 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002820:	3801      	subs	r0, #1
 8002822:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8002826:	d20b      	bcs.n	8002840 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002828:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800282c:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282e:	4a05      	ldr	r2, [pc, #20]	@ (8002844 <HAL_SYSTICK_Config+0x24>)
 8002830:	21f0      	movs	r1, #240	@ 0xf0
 8002832:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002836:	2000      	movs	r0, #0
 8002838:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800283a:	2207      	movs	r2, #7
 800283c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800283e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002840:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002842:	4770      	bx	lr
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8002848:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800284c:	4b04      	ldr	r3, [pc, #16]	@ (8002860 <HAL_MPU_Disable+0x18>)
 800284e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002850:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002854:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002856:	2200      	movs	r2, #0
 8002858:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002864:	f040 0001 	orr.w	r0, r0, #1
 8002868:	4b05      	ldr	r3, [pc, #20]	@ (8002880 <HAL_MPU_Enable+0x1c>)
 800286a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800286e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002870:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002874:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002876:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800287a:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002884:	7843      	ldrb	r3, [r0, #1]
 8002886:	4a14      	ldr	r2, [pc, #80]	@ (80028d8 <HAL_MPU_ConfigRegion+0x54>)
 8002888:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800288c:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002898:	6843      	ldr	r3, [r0, #4]
 800289a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800289e:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028a0:	7ac3      	ldrb	r3, [r0, #11]
 80028a2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028a4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028a8:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80028aa:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028ae:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80028b0:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028b4:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80028b6:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80028ba:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80028bc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80028c0:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80028c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80028c6:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80028c8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80028cc:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80028ce:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80028d0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80028dc:	b430      	push	{r4, r5}
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80028de:	688b      	ldr	r3, [r1, #8]
               macconf->SourceAddrControl |
 80028e0:	680a      	ldr	r2, [r1, #0]
  macregval = (macconf->InterPacketGapVal |
 80028e2:	4313      	orrs	r3, r2
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80028e4:	790a      	ldrb	r2, [r1, #4]
               macconf->SourceAddrControl |
 80028e6:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80028ea:	7b0a      	ldrb	r2, [r1, #12]
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80028ec:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80028f0:	7b4a      	ldrb	r2, [r1, #13]
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80028f2:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80028f6:	7b8a      	ldrb	r2, [r1, #14]
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80028f8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80028fc:	7bca      	ldrb	r2, [r1, #15]
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80028fe:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002902:	7c0a      	ldrb	r2, [r1, #16]
 8002904:	2a00      	cmp	r2, #0
 8002906:	f040 80b0 	bne.w	8002a6a <ETH_SetMACConfig+0x18e>
 800290a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800290e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002910:	7c4a      	ldrb	r2, [r1, #17]
 8002912:	2a00      	cmp	r2, #0
 8002914:	f040 80ab 	bne.w	8002a6e <ETH_SetMACConfig+0x192>
 8002918:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800291c:	4313      	orrs	r3, r2
               ((uint32_t)macconf->JumboPacket << 16) |
 800291e:	7c8a      	ldrb	r2, [r1, #18]
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002920:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
               macconf->Speed |
 8002924:	694a      	ldr	r2, [r1, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002926:	4313      	orrs	r3, r2
               macconf->DuplexMode |
 8002928:	698a      	ldr	r2, [r1, #24]
               macconf->Speed |
 800292a:	4313      	orrs	r3, r2
               ((uint32_t)macconf->LoopbackMode << 12) |
 800292c:	7f0a      	ldrb	r2, [r1, #28]
               macconf->DuplexMode |
 800292e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002932:	7f4a      	ldrb	r2, [r1, #29]
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002934:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002938:	7f8a      	ldrb	r2, [r1, #30]
 800293a:	2a00      	cmp	r2, #0
 800293c:	f040 8099 	bne.w	8002a72 <ETH_SetMACConfig+0x196>
 8002940:	f44f 6280 	mov.w	r2, #1024	@ 0x400
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002944:	4313      	orrs	r3, r2
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002946:	7fca      	ldrb	r2, [r1, #31]
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002948:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800294c:	f891 2020 	ldrb.w	r2, [r1, #32]
 8002950:	2a00      	cmp	r2, #0
 8002952:	f040 8090 	bne.w	8002a76 <ETH_SetMACConfig+0x19a>
 8002956:	f44f 7280 	mov.w	r2, #256	@ 0x100
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 800295a:	4313      	orrs	r3, r2
               macconf->BackOffLimit |
 800295c:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800295e:	4313      	orrs	r3, r2
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002960:	f891 2028 	ldrb.w	r2, [r1, #40]	@ 0x28
               macconf->BackOffLimit |
 8002964:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               macconf->PreambleLength);
 8002968:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 800296a:	4313      	orrs	r3, r2

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800296c:	6804      	ldr	r4, [r0, #0]
 800296e:	6822      	ldr	r2, [r4, #0]
 8002970:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002974:	f422 027b 	bic.w	r2, r2, #16449536	@ 0xfb0000
 8002978:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800297c:	f022 027c 	bic.w	r2, r2, #124	@ 0x7c
 8002980:	4313      	orrs	r3, r2
 8002982:	6023      	str	r3, [r4, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002984:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002986:	f891 3038 	ldrb.w	r3, [r1, #56]	@ 0x38
 800298a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800298c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002990:	f891 2030 	ldrb.w	r2, [r1, #48]	@ 0x30
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002994:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002998:	f891 2031 	ldrb.w	r2, [r1, #49]	@ 0x31
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800299c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80029a0:	f891 2032 	ldrb.w	r2, [r1, #50]	@ 0x32
 80029a4:	2a00      	cmp	r2, #0
 80029a6:	d168      	bne.n	8002a7a <ETH_SetMACConfig+0x19e>
 80029a8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80029ac:	4313      	orrs	r3, r2
               macconf->GiantPacketSizeLimit);
 80029ae:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80029b0:	4313      	orrs	r3, r2

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80029b2:	6804      	ldr	r4, [r0, #0]
 80029b4:	6862      	ldr	r2, [r4, #4]
 80029b6:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 80029ba:	f422 22ef 	bic.w	r2, r2, #489472	@ 0x77800
 80029be:	f422 62ff 	bic.w	r2, r2, #2040	@ 0x7f8
 80029c2:	f022 0207 	bic.w	r2, r2, #7
 80029c6:	4313      	orrs	r3, r2
 80029c8:	6063      	str	r3, [r4, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80029ca:	f891 2040 	ldrb.w	r2, [r1, #64]	@ 0x40
               macconf->WatchdogTimeout);
 80029ce:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80029d0:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 80029d4:	6804      	ldr	r4, [r0, #0]
 80029d6:	68e5      	ldr	r5, [r4, #12]
 80029d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a88 <ETH_SetMACConfig+0x1ac>)
 80029da:	402b      	ands	r3, r5
 80029dc:	4313      	orrs	r3, r2
 80029de:	60e3      	str	r3, [r4, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80029e0:	f891 2054 	ldrb.w	r2, [r1, #84]	@ 0x54
               macconf->PauseLowThreshold |
 80029e4:	6d0b      	ldr	r3, [r1, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80029e6:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 80029ea:	f891 204c 	ldrb.w	r2, [r1, #76]	@ 0x4c
 80029ee:	2a00      	cmp	r2, #0
 80029f0:	d145      	bne.n	8002a7e <ETH_SetMACConfig+0x1a2>
 80029f2:	2280      	movs	r2, #128	@ 0x80
               macconf->PauseLowThreshold |
 80029f4:	4313      	orrs	r3, r2
               (macconf->PauseTime << 16));
 80029f6:	6c8a      	ldr	r2, [r1, #72]	@ 0x48
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80029f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80029fc:	6804      	ldr	r4, [r0, #0]
 80029fe:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8002a00:	f022 02f2 	bic.w	r2, r2, #242	@ 0xf2
 8002a04:	0412      	lsls	r2, r2, #16
 8002a06:	0c12      	lsrs	r2, r2, #16
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	6723      	str	r3, [r4, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002a0c:	f891 2056 	ldrb.w	r2, [r1, #86]	@ 0x56
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002a10:	f891 3055 	ldrb.w	r3, [r1, #85]	@ 0x55
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002a14:	ea42 0243 	orr.w	r2, r2, r3, lsl #1

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002a18:	6804      	ldr	r4, [r0, #0]
 8002a1a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8002a1e:	f023 0303 	bic.w	r3, r3, #3
 8002a22:	4313      	orrs	r3, r2
 8002a24:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002a28:	6802      	ldr	r2, [r0, #0]
 8002a2a:	f8d2 3d00 	ldr.w	r3, [r2, #3328]	@ 0xd00
 8002a2e:	f023 0372 	bic.w	r3, r3, #114	@ 0x72
 8002a32:	6d8c      	ldr	r4, [r1, #88]	@ 0x58
 8002a34:	4323      	orrs	r3, r4
 8002a36:	f8c2 3d00 	str.w	r3, [r2, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002a3a:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002a3c:	f891 2060 	ldrb.w	r2, [r1, #96]	@ 0x60
 8002a40:	b9fa      	cbnz	r2, 8002a82 <ETH_SetMACConfig+0x1a6>
 8002a42:	2240      	movs	r2, #64	@ 0x40
  macregval = (macconf->ReceiveQueueMode |
 8002a44:	4313      	orrs	r3, r2
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002a46:	f891 2061 	ldrb.w	r2, [r1, #97]	@ 0x61
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002a4a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002a4e:	f891 2062 	ldrb.w	r2, [r1, #98]	@ 0x62
  macregval = (macconf->ReceiveQueueMode |
 8002a52:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002a56:	6801      	ldr	r1, [r0, #0]
 8002a58:	f8d1 2d30 	ldr.w	r2, [r1, #3376]	@ 0xd30
 8002a5c:	f022 027b 	bic.w	r2, r2, #123	@ 0x7b
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8c1 3d30 	str.w	r3, [r1, #3376]	@ 0xd30
}
 8002a66:	bc30      	pop	{r4, r5}
 8002a68:	4770      	bx	lr
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	e74f      	b.n	800290e <ETH_SetMACConfig+0x32>
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002a6e:	2200      	movs	r2, #0
 8002a70:	e754      	b.n	800291c <ETH_SetMACConfig+0x40>
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002a72:	2200      	movs	r2, #0
 8002a74:	e766      	b.n	8002944 <ETH_SetMACConfig+0x68>
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002a76:	2200      	movs	r2, #0
 8002a78:	e76f      	b.n	800295a <ETH_SetMACConfig+0x7e>
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	e796      	b.n	80029ac <ETH_SetMACConfig+0xd0>
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002a7e:	2200      	movs	r2, #0
 8002a80:	e7b8      	b.n	80029f4 <ETH_SetMACConfig+0x118>
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002a82:	2200      	movs	r2, #0
 8002a84:	e7de      	b.n	8002a44 <ETH_SetMACConfig+0x168>
 8002a86:	bf00      	nop
 8002a88:	fffffef0 	.word	0xfffffef0

08002a8c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002a8c:	b410      	push	{r4}
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002a8e:	6802      	ldr	r2, [r0, #0]
 8002a90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a94:	6814      	ldr	r4, [r2, #0]
 8002a96:	4b23      	ldr	r3, [pc, #140]	@ (8002b24 <ETH_SetDMAConfig+0x98>)
 8002a98:	4023      	ands	r3, r4
 8002a9a:	680c      	ldr	r4, [r1, #0]
 8002a9c:	4323      	orrs	r3, r4
 8002a9e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002aa0:	790a      	ldrb	r2, [r1, #4]
               dmaconf->BurstMode |
 8002aa2:	688b      	ldr	r3, [r1, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002aa4:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002aa8:	7b0a      	ldrb	r2, [r1, #12]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002aaa:	ea43 32c2 	orr.w	r2, r3, r2, lsl #15

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002aae:	6803      	ldr	r3, [r0, #0]
 8002ab0:	f503 5c80 	add.w	ip, r3, #4096	@ 0x1000
 8002ab4:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8002ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b28 <ETH_SetDMAConfig+0x9c>)
 8002aba:	4023      	ands	r3, r4
 8002abc:	4313      	orrs	r3, r2
 8002abe:	f8cc 3004 	str.w	r3, [ip, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002ac2:	7b4a      	ldrb	r2, [r1, #13]
               dmaconf->MaximumSegmentSize);
 8002ac4:	6a0b      	ldr	r3, [r1, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002ac6:	ea43 4c02 	orr.w	ip, r3, r2, lsl #16
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002aca:	6802      	ldr	r2, [r0, #0]
 8002acc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ad0:	f8d2 4100 	ldr.w	r4, [r2, #256]	@ 0x100
 8002ad4:	4b15      	ldr	r3, [pc, #84]	@ (8002b2c <ETH_SetDMAConfig+0xa0>)
 8002ad6:	4023      	ands	r3, r4
 8002ad8:	ea43 030c 	orr.w	r3, r3, ip
 8002adc:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002ae0:	690b      	ldr	r3, [r1, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002ae2:	7d0a      	ldrb	r2, [r1, #20]
  dmaregval = (dmaconf->TxDMABurstLength |
 8002ae4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002ae8:	7f4a      	ldrb	r2, [r1, #29]
  dmaregval = (dmaconf->TxDMABurstLength |
 8002aea:	ea43 3202 	orr.w	r2, r3, r2, lsl #12

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002aee:	6803      	ldr	r3, [r0, #0]
 8002af0:	f503 5c80 	add.w	ip, r3, #4096	@ 0x1000
 8002af4:	f8dc 4104 	ldr.w	r4, [ip, #260]	@ 0x104
 8002af8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <ETH_SetDMAConfig+0xa4>)
 8002afa:	4023      	ands	r3, r4
 8002afc:	4313      	orrs	r3, r2
 8002afe:	f8cc 3104 	str.w	r3, [ip, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002b02:	7f0b      	ldrb	r3, [r1, #28]
               dmaconf->RxDMABurstLength);
 8002b04:	6989      	ldr	r1, [r1, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002b06:	ea41 71c3 	orr.w	r1, r1, r3, lsl #31

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002b0a:	6802      	ldr	r2, [r0, #0]
 8002b0c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b10:	f8d2 0108 	ldr.w	r0, [r2, #264]	@ 0x108
 8002b14:	4b07      	ldr	r3, [pc, #28]	@ (8002b34 <ETH_SetDMAConfig+0xa8>)
 8002b16:	4003      	ands	r3, r0
 8002b18:	430b      	orrs	r3, r1
 8002b1a:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8002b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	ffff87fd 	.word	0xffff87fd
 8002b28:	ffff2ffe 	.word	0xffff2ffe
 8002b2c:	fffec000 	.word	0xfffec000
 8002b30:	ffc0efef 	.word	0xffc0efef
 8002b34:	7fc0ffff 	.word	0x7fc0ffff

08002b38 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002b38:	b570      	push	{r4, r5, r6, lr}
 8002b3a:	b0a2      	sub	sp, #136	@ 0x88
 8002b3c:	4606      	mov	r6, r0
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002b3e:	2501      	movs	r5, #1
 8002b40:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002b44:	2400      	movs	r4, #0
 8002b46:	9412      	str	r4, [sp, #72]	@ 0x48
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002b48:	f88d 4041 	strb.w	r4, [sp, #65]	@ 0x41
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002b4c:	f88d 4043 	strb.w	r4, [sp, #67]	@ 0x43
  macDefaultConf.ChecksumOffload = ENABLE;
 8002b50:	f88d 5028 	strb.w	r5, [sp, #40]	@ 0x28
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002b54:	f88d 5056 	strb.w	r5, [sp, #86]	@ 0x56
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002b58:	f88d 5032 	strb.w	r5, [sp, #50]	@ 0x32
  macDefaultConf.DeferralCheck = DISABLE;
 8002b5c:	f88d 404c 	strb.w	r4, [sp, #76]	@ 0x4c
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002b60:	f88d 5084 	strb.w	r5, [sp, #132]	@ 0x84
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002b64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b68:	930f      	str	r3, [sp, #60]	@ 0x3c
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002b6a:	f88d 405c 	strb.w	r4, [sp, #92]	@ 0x5c
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002b6e:	9418      	str	r4, [sp, #96]	@ 0x60
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002b70:	f88d 4085 	strb.w	r4, [sp, #133]	@ 0x85
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002b74:	f88d 4086 	strb.w	r4, [sp, #134]	@ 0x86
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002b78:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002b7c:	9316      	str	r3, [sp, #88]	@ 0x58
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002b7e:	f88d 4030 	strb.w	r4, [sp, #48]	@ 0x30
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002b82:	940b      	str	r4, [sp, #44]	@ 0x2c
  macDefaultConf.Jabber = ENABLE;
 8002b84:	f88d 5035 	strb.w	r5, [sp, #53]	@ 0x35
  macDefaultConf.JumboPacket = DISABLE;
 8002b88:	f88d 4036 	strb.w	r4, [sp, #54]	@ 0x36
  macDefaultConf.LoopbackMode = DISABLE;
 8002b8c:	f88d 4040 	strb.w	r4, [sp, #64]	@ 0x40
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002b90:	941d      	str	r4, [sp, #116]	@ 0x74
  macDefaultConf.PauseTime = 0x0U;
 8002b92:	941b      	str	r4, [sp, #108]	@ 0x6c
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002b94:	9414      	str	r4, [sp, #80]	@ 0x50
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8002b96:	f88d 4064 	strb.w	r4, [sp, #100]	@ 0x64
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002b9a:	f88d 407a 	strb.w	r4, [sp, #122]	@ 0x7a
  macDefaultConf.ReceiveOwn = ENABLE;
 8002b9e:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8002ba2:	2320      	movs	r3, #32
 8002ba4:	9320      	str	r3, [sp, #128]	@ 0x80
  macDefaultConf.RetryTransmission = ENABLE;
 8002ba6:	f88d 5044 	strb.w	r5, [sp, #68]	@ 0x44
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8002baa:	f88d 4055 	strb.w	r4, [sp, #85]	@ 0x55
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8002bae:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002bb2:	9309      	str	r3, [sp, #36]	@ 0x24
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002bb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002bb8:	930e      	str	r3, [sp, #56]	@ 0x38
  macDefaultConf.Support2KPacket = DISABLE;
 8002bba:	f88d 4031 	strb.w	r4, [sp, #49]	@ 0x31
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	931f      	str	r3, [sp, #124]	@ 0x7c
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002bc2:	f88d 4078 	strb.w	r4, [sp, #120]	@ 0x78
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002bc6:	f88d 4079 	strb.w	r4, [sp, #121]	@ 0x79
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002bca:	f88d 4054 	strb.w	r4, [sp, #84]	@ 0x54
  macDefaultConf.Watchdog = ENABLE;
 8002bce:	f88d 5034 	strb.w	r5, [sp, #52]	@ 0x34
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002bd2:	941a      	str	r4, [sp, #104]	@ 0x68
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002bd4:	f88d 5070 	strb.w	r5, [sp, #112]	@ 0x70

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002bd8:	a909      	add	r1, sp, #36	@ 0x24
 8002bda:	f7ff fe7f 	bl	80028dc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002bde:	f88d 5004 	strb.w	r5, [sp, #4]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002be2:	9502      	str	r5, [sp, #8]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002be4:	9400      	str	r4, [sp, #0]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002be6:	f88d 401c 	strb.w	r4, [sp, #28]
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002bea:	f88d 400d 	strb.w	r4, [sp, #13]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002bee:	f88d 400c 	strb.w	r4, [sp, #12]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002bf2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002bf6:	9306      	str	r3, [sp, #24]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002bf8:	f88d 4014 	strb.w	r4, [sp, #20]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002bfc:	9304      	str	r3, [sp, #16]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002bfe:	f88d 401d 	strb.w	r4, [sp, #29]
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002c02:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002c06:	9308      	str	r3, [sp, #32]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002c08:	4669      	mov	r1, sp
 8002c0a:	4630      	mov	r0, r6
 8002c0c:	f7ff ff3e 	bl	8002a8c <ETH_SetDMAConfig>
}
 8002c10:	b022      	add	sp, #136	@ 0x88
 8002c12:	bd70      	pop	{r4, r5, r6, pc}

08002c14 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002c14:	b410      	push	{r4}
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002c16:	2200      	movs	r2, #0
 8002c18:	e010      	b.n	8002c3c <ETH_DMATxDescListInit+0x28>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002c1a:	68c4      	ldr	r4, [r0, #12]
 8002c1c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8002c20:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8002c24:	eb04 03c3 	add.w	r3, r4, r3, lsl #3

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002c28:	2100      	movs	r1, #0
 8002c2a:	f844 100c 	str.w	r1, [r4, ip]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002c2e:	6059      	str	r1, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002c30:	6099      	str	r1, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002c32:	60d9      	str	r1, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002c34:	1d91      	adds	r1, r2, #6
 8002c36:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002c3a:	3201      	adds	r2, #1
 8002c3c:	2a03      	cmp	r2, #3
 8002c3e:	d9ec      	bls.n	8002c1a <ETH_DMATxDescListInit+0x6>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	6283      	str	r3, [r0, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002c44:	6803      	ldr	r3, [r0, #0]
 8002c46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c4a:	2203      	movs	r2, #3
 8002c4c:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002c50:	68c2      	ldr	r2, [r0, #12]
 8002c52:	6803      	ldr	r3, [r0, #0]
 8002c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c58:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002c5c:	68c2      	ldr	r2, [r0, #12]
 8002c5e:	6803      	ldr	r3, [r0, #0]
 8002c60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c64:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002c68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002c6e:	b410      	push	{r4}
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002c70:	2100      	movs	r1, #0
 8002c72:	e013      	b.n	8002c9c <ETH_DMARxDescListInit+0x2e>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002c74:	6904      	ldr	r4, [r0, #16]
 8002c76:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8002c7a:	ea4f 0cc3 	mov.w	ip, r3, lsl #3
 8002c7e:	eb04 03c3 	add.w	r3, r4, r3, lsl #3

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002c82:	2200      	movs	r2, #0
 8002c84:	f844 200c 	str.w	r2, [r4, ip]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002c88:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002c8a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002c8c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002c8e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002c90:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002c92:	f101 0212 	add.w	r2, r1, #18
 8002c96:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002c9a:	3101      	adds	r1, #1
 8002c9c:	2903      	cmp	r1, #3
 8002c9e:	d9e9      	bls.n	8002c74 <ETH_DMARxDescListInit+0x6>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	65c3      	str	r3, [r0, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002ca4:	6603      	str	r3, [r0, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002ca6:	6683      	str	r3, [r0, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002ca8:	66c3      	str	r3, [r0, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002caa:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002cac:	6803      	ldr	r3, [r0, #0]
 8002cae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002cb8:	6902      	ldr	r2, [r0, #16]
 8002cba:	6803      	ldr	r3, [r0, #0]
 8002cbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cc0:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002cc4:	6903      	ldr	r3, [r0, #16]
 8002cc6:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002cca:	6803      	ldr	r3, [r0, #0]
 8002ccc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cd0:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002cd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cd8:	4770      	bx	lr

08002cda <HAL_ETH_TxCpltCallback>:
}
 8002cda:	4770      	bx	lr

08002cdc <HAL_ETH_RxCpltCallback>:
}
 8002cdc:	4770      	bx	lr

08002cde <HAL_ETH_ErrorCallback>:
}
 8002cde:	4770      	bx	lr

08002ce0 <HAL_ETH_PMTCallback>:
}
 8002ce0:	4770      	bx	lr

08002ce2 <HAL_ETH_EEECallback>:
}
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_ETH_WakeUpCallback>:
}
 8002ce4:	4770      	bx	lr

08002ce6 <HAL_ETH_IRQHandler>:
{
 8002ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cea:	4604      	mov	r4, r0
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8002cec:	6803      	ldr	r3, [r0, #0]
 8002cee:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8002cf2:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 8002cf6:	f8d2 5160 	ldr.w	r5, [r2, #352]	@ 0x160
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8002cfa:	f8d2 7134 	ldr.w	r7, [r2, #308]	@ 0x134
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8002cfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d02:	f8d2 80a8 	ldr.w	r8, [r2, #168]	@ 0xa8
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8002d06:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002d0a:	d002      	beq.n	8002d12 <HAL_ETH_IRQHandler+0x2c>
 8002d0c:	f017 0f40 	tst.w	r7, #64	@ 0x40
 8002d10:	d13b      	bne.n	8002d8a <HAL_ETH_IRQHandler+0xa4>
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8002d12:	f015 0f01 	tst.w	r5, #1
 8002d16:	d002      	beq.n	8002d1e <HAL_ETH_IRQHandler+0x38>
 8002d18:	f017 0f01 	tst.w	r7, #1
 8002d1c:	d13e      	bne.n	8002d9c <HAL_ETH_IRQHandler+0xb6>
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8002d1e:	f415 4f80 	tst.w	r5, #16384	@ 0x4000
 8002d22:	d024      	beq.n	8002d6e <HAL_ETH_IRQHandler+0x88>
 8002d24:	f417 4f80 	tst.w	r7, #16384	@ 0x4000
 8002d28:	d021      	beq.n	8002d6e <HAL_ETH_IRQHandler+0x88>
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002d2a:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8002d2e:	f043 0308 	orr.w	r3, r3, #8
 8002d32:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8002d36:	f415 5f80 	tst.w	r5, #4096	@ 0x1000
 8002d3a:	d03a      	beq.n	8002db2 <HAL_ETH_IRQHandler+0xcc>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8002d3c:	6823      	ldr	r3, [r4, #0]
 8002d3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d42:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8002d46:	f422 626f 	bic.w	r2, r2, #3824	@ 0xef0
 8002d4a:	f022 020d 	bic.w	r2, r2, #13
 8002d4e:	04d2      	lsls	r2, r2, #19
 8002d50:	0cd2      	lsrs	r2, r2, #19
 8002d52:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8002d56:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 8002d5a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8002d5e:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d62:	23e0      	movs	r3, #224	@ 0xe0
 8002d64:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 8002d68:	4620      	mov	r0, r4
 8002d6a:	f7ff ffb8 	bl	8002cde <HAL_ETH_ErrorCallback>
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8002d6e:	f416 4fc0 	tst.w	r6, #24576	@ 0x6000
 8002d72:	d12c      	bne.n	8002dce <HAL_ETH_IRQHandler+0xe8>
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002d74:	f016 0f10 	tst.w	r6, #16
 8002d78:	d13e      	bne.n	8002df8 <HAL_ETH_IRQHandler+0x112>
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8002d7a:	f016 0f20 	tst.w	r6, #32
 8002d7e:	d149      	bne.n	8002e14 <HAL_ETH_IRQHandler+0x12e>
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002d80:	f418 0f80 	tst.w	r8, #4194304	@ 0x400000
 8002d84:	d154      	bne.n	8002e30 <HAL_ETH_IRQHandler+0x14a>
}
 8002d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8002d8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d8e:	f248 0240 	movw	r2, #32832	@ 0x8040
 8002d92:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_RxCpltCallback(heth);
 8002d96:	f7ff ffa1 	bl	8002cdc <HAL_ETH_RxCpltCallback>
 8002d9a:	e7ba      	b.n	8002d12 <HAL_ETH_IRQHandler+0x2c>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8002d9c:	6823      	ldr	r3, [r4, #0]
 8002d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002da2:	f248 0201 	movw	r2, #32769	@ 0x8001
 8002da6:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    HAL_ETH_TxCpltCallback(heth);
 8002daa:	4620      	mov	r0, r4
 8002dac:	f7ff ff95 	bl	8002cda <HAL_ETH_TxCpltCallback>
 8002db0:	e7b5      	b.n	8002d1e <HAL_ETH_IRQHandler+0x38>
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002db8:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8002dbc:	f402 42cd 	and.w	r2, r2, #26240	@ 0x6680
 8002dc0:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8002dc4:	f44f 42cd 	mov.w	r2, #26240	@ 0x6680
 8002dc8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
 8002dcc:	e7cc      	b.n	8002d68 <HAL_ETH_IRQHandler+0x82>
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8002dce:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8002dd2:	f043 0310 	orr.w	r3, r3, #16
 8002dd6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002de0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    heth->gState = HAL_ETH_STATE_ERROR;
 8002de4:	23e0      	movs	r3, #224	@ 0xe0
 8002de6:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    HAL_ETH_ErrorCallback(heth);
 8002dea:	4620      	mov	r0, r4
 8002dec:	f7ff ff77 	bl	8002cde <HAL_ETH_ErrorCallback>
    heth->MACErrorCode = (uint32_t)(0x0U);
 8002df0:	2300      	movs	r3, #0
 8002df2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
 8002df6:	e7bd      	b.n	8002d74 <HAL_ETH_IRQHandler+0x8e>
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8002df8:	6823      	ldr	r3, [r4, #0]
 8002dfa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002dfe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002e02:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    HAL_ETH_PMTCallback(heth);
 8002e06:	4620      	mov	r0, r4
 8002e08:	f7ff ff6a 	bl	8002ce0 <HAL_ETH_PMTCallback>
    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
 8002e12:	e7b2      	b.n	8002d7a <HAL_ETH_IRQHandler+0x94>
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8002e14:	6823      	ldr	r3, [r4, #0]
 8002e16:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
    HAL_ETH_EEECallback(heth);
 8002e22:	4620      	mov	r0, r4
 8002e24:	f7ff ff5d 	bl	8002ce2 <HAL_ETH_EEECallback>
    heth->MACLPIEvent = (uint32_t)(0x0U);
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c4 3098 	str.w	r3, [r4, #152]	@ 0x98
 8002e2e:	e7a7      	b.n	8002d80 <HAL_ETH_IRQHandler+0x9a>
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002e30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e34:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002e38:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    HAL_ETH_WakeUpCallback(heth);
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f7ff ff51 	bl	8002ce4 <HAL_ETH_WakeUpCallback>
}
 8002e42:	e7a0      	b.n	8002d86 <HAL_ETH_IRQHandler+0xa0>

08002e44 <HAL_ETH_SetMDIOClockRange>:
{
 8002e44:	b538      	push	{r3, r4, r5, lr}
 8002e46:	4605      	mov	r5, r0
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002e48:	6803      	ldr	r3, [r0, #0]
 8002e4a:	f8d3 4200 	ldr.w	r4, [r3, #512]	@ 0x200
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002e4e:	f424 6470 	bic.w	r4, r4, #3840	@ 0xf00
  hclk = HAL_RCC_GetHCLKFreq();
 8002e52:	f003 f977 	bl	8006144 <HAL_RCC_GetHCLKFreq>
  if (hclk < 35000000U)
 8002e56:	4b10      	ldr	r3, [pc, #64]	@ (8002e98 <HAL_ETH_SetMDIOClockRange+0x54>)
 8002e58:	4298      	cmp	r0, r3
 8002e5a:	d805      	bhi.n	8002e68 <HAL_ETH_SetMDIOClockRange+0x24>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002e5c:	f444 7400 	orr.w	r4, r4, #512	@ 0x200
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002e60:	682b      	ldr	r3, [r5, #0]
 8002e62:	f8c3 4200 	str.w	r4, [r3, #512]	@ 0x200
}
 8002e66:	bd38      	pop	{r3, r4, r5, pc}
  else if (hclk < 60000000U)
 8002e68:	4b0c      	ldr	r3, [pc, #48]	@ (8002e9c <HAL_ETH_SetMDIOClockRange+0x58>)
 8002e6a:	4298      	cmp	r0, r3
 8002e6c:	d202      	bcs.n	8002e74 <HAL_ETH_SetMDIOClockRange+0x30>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002e6e:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 8002e72:	e7f5      	b.n	8002e60 <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 100000000U)
 8002e74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <HAL_ETH_SetMDIOClockRange+0x5c>)
 8002e76:	4298      	cmp	r0, r3
 8002e78:	d9f2      	bls.n	8002e60 <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 150000000U)
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea4 <HAL_ETH_SetMDIOClockRange+0x60>)
 8002e7c:	4298      	cmp	r0, r3
 8002e7e:	d802      	bhi.n	8002e86 <HAL_ETH_SetMDIOClockRange+0x42>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002e80:	f444 7480 	orr.w	r4, r4, #256	@ 0x100
 8002e84:	e7ec      	b.n	8002e60 <HAL_ETH_SetMDIOClockRange+0x1c>
  else if (hclk < 250000000U)
 8002e86:	4b08      	ldr	r3, [pc, #32]	@ (8002ea8 <HAL_ETH_SetMDIOClockRange+0x64>)
 8002e88:	4298      	cmp	r0, r3
 8002e8a:	d802      	bhi.n	8002e92 <HAL_ETH_SetMDIOClockRange+0x4e>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002e8c:	f444 6480 	orr.w	r4, r4, #1024	@ 0x400
 8002e90:	e7e6      	b.n	8002e60 <HAL_ETH_SetMDIOClockRange+0x1c>
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8002e92:	f444 64a0 	orr.w	r4, r4, #1280	@ 0x500
 8002e96:	e7e3      	b.n	8002e60 <HAL_ETH_SetMDIOClockRange+0x1c>
 8002e98:	02160ebf 	.word	0x02160ebf
 8002e9c:	03938700 	.word	0x03938700
 8002ea0:	05f5e0ff 	.word	0x05f5e0ff
 8002ea4:	08f0d17f 	.word	0x08f0d17f
 8002ea8:	0ee6b27f 	.word	0x0ee6b27f

08002eac <HAL_ETH_Init>:
  if (heth == NULL)
 8002eac:	2800      	cmp	r0, #0
 8002eae:	f000 80a7 	beq.w	8003000 <HAL_ETH_Init+0x154>
{
 8002eb2:	b530      	push	{r4, r5, lr}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	4604      	mov	r4, r0
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002eb8:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 8002ebc:	b39b      	cbz	r3, 8002f26 <HAL_ETH_Init+0x7a>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ebe:	4b51      	ldr	r3, [pc, #324]	@ (8003004 <HAL_ETH_Init+0x158>)
 8002ec0:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8002ec4:	f042 0202 	orr.w	r2, r2, #2
 8002ec8:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8002ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	9301      	str	r3, [sp, #4]
 8002ed6:	9b01      	ldr	r3, [sp, #4]
  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8002ed8:	7a23      	ldrb	r3, [r4, #8]
 8002eda:	bb53      	cbnz	r3, 8002f32 <HAL_ETH_Init+0x86>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8002edc:	2000      	movs	r0, #0
 8002ede:	f7ff fc2f 	bl	8002740 <HAL_SYSCFG_ETHInterfaceSelect>
  (void)SYSCFG->PMCR;
 8002ee2:	4b49      	ldr	r3, [pc, #292]	@ (8003008 <HAL_ETH_Init+0x15c>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8002ee6:	6823      	ldr	r3, [r4, #0]
 8002ee8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	f042 0201 	orr.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002ef4:	f7ff fc04 	bl	8002700 <HAL_GetTick>
 8002ef8:	4605      	mov	r5, r0
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8002efa:	6823      	ldr	r3, [r4, #0]
 8002efc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f013 0f01 	tst.w	r3, #1
 8002f06:	d019      	beq.n	8002f3c <HAL_ETH_Init+0x90>
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002f08:	f7ff fbfa 	bl	8002700 <HAL_GetTick>
 8002f0c:	1b40      	subs	r0, r0, r5
 8002f0e:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8002f12:	d9f2      	bls.n	8002efa <HAL_ETH_Init+0x4e>
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002f14:	2304      	movs	r3, #4
 8002f16:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      heth->gState = HAL_ETH_STATE_ERROR;
 8002f1a:	23e0      	movs	r3, #224	@ 0xe0
 8002f1c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      return HAL_ERROR;
 8002f20:	2001      	movs	r0, #1
}
 8002f22:	b003      	add	sp, #12
 8002f24:	bd30      	pop	{r4, r5, pc}
    heth->gState = HAL_ETH_STATE_BUSY;
 8002f26:	2320      	movs	r3, #32
 8002f28:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
    HAL_ETH_MspInit(heth);
 8002f2c:	f7fd fcbe 	bl	80008ac <HAL_ETH_MspInit>
 8002f30:	e7c5      	b.n	8002ebe <HAL_ETH_Init+0x12>
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8002f32:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002f36:	f7ff fc03 	bl	8002740 <HAL_SYSCFG_ETHInterfaceSelect>
 8002f3a:	e7d2      	b.n	8002ee2 <HAL_ETH_Init+0x36>
  HAL_ETH_SetMDIOClockRange(heth);
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	f7ff ff81 	bl	8002e44 <HAL_ETH_SetMDIOClockRange>
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8002f42:	f003 f8ff 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 8002f46:	4b31      	ldr	r3, [pc, #196]	@ (800300c <HAL_ETH_Init+0x160>)
 8002f48:	fba3 2300 	umull	r2, r3, r3, r0
 8002f4c:	0c9b      	lsrs	r3, r3, #18
 8002f4e:	6822      	ldr	r2, [r4, #0]
 8002f50:	3b01      	subs	r3, #1
 8002f52:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  ETH_MACDMAConfig(heth);
 8002f56:	4620      	mov	r0, r4
 8002f58:	f7ff fdee 	bl	8002b38 <ETH_MACDMAConfig>
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8002f5c:	6822      	ldr	r2, [r4, #0]
 8002f5e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f62:	f8d2 3100 	ldr.w	r3, [r2, #256]	@ 0x100
 8002f66:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8002f6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002f6e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8002f72:	6962      	ldr	r2, [r4, #20]
 8002f74:	f012 0f03 	tst.w	r2, #3
 8002f78:	d006      	beq.n	8002f88 <HAL_ETH_Init+0xdc>
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8002f7a:	2001      	movs	r0, #1
 8002f7c:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
    heth->gState = HAL_ETH_STATE_ERROR;
 8002f80:	23e0      	movs	r3, #224	@ 0xe0
 8002f82:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    return HAL_ERROR;
 8002f86:	e7cc      	b.n	8002f22 <HAL_ETH_Init+0x76>
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8002f88:	6821      	ldr	r1, [r4, #0]
 8002f8a:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8002f8e:	f8d1 3108 	ldr.w	r3, [r1, #264]	@ 0x108
 8002f92:	f36f 034e 	bfc	r3, #1, #14
 8002f96:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8002f9a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
  ETH_DMATxDescListInit(heth);
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7ff fe38 	bl	8002c14 <ETH_DMATxDescListInit>
  ETH_DMARxDescListInit(heth);
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	f7ff fe62 	bl	8002c6e <ETH_DMARxDescListInit>
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8002faa:	6863      	ldr	r3, [r4, #4]
 8002fac:	7959      	ldrb	r1, [r3, #5]
 8002fae:	791b      	ldrb	r3, [r3, #4]
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002fb6:	f8c2 3300 	str.w	r3, [r2, #768]	@ 0x300
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002fba:	6862      	ldr	r2, [r4, #4]
 8002fbc:	78d1      	ldrb	r1, [r2, #3]
 8002fbe:	7893      	ldrb	r3, [r2, #2]
 8002fc0:	041b      	lsls	r3, r3, #16
 8002fc2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002fc6:	7851      	ldrb	r1, [r2, #1]
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002fc8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002fcc:	7811      	ldrb	r1, [r2, #0]
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002fce:	6822      	ldr	r2, [r4, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8002fd0:	430b      	orrs	r3, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8002fd2:	f8c2 3304 	str.w	r3, [r2, #772]	@ 0x304
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8002fd6:	6822      	ldr	r2, [r4, #0]
 8002fd8:	f8d2 170c 	ldr.w	r1, [r2, #1804]	@ 0x70c
 8002fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003010 <HAL_ETH_Init+0x164>)
 8002fde:	430b      	orrs	r3, r1
 8002fe0:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8002fe4:	6822      	ldr	r2, [r4, #0]
 8002fe6:	f8d2 1710 	ldr.w	r1, [r2, #1808]	@ 0x710
 8002fea:	4b0a      	ldr	r3, [pc, #40]	@ (8003014 <HAL_ETH_Init+0x168>)
 8002fec:	430b      	orrs	r3, r1
 8002fee:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
  return HAL_OK;
 8002ffe:	e790      	b.n	8002f22 <HAL_ETH_Init+0x76>
    return HAL_ERROR;
 8003000:	2001      	movs	r0, #1
}
 8003002:	4770      	bx	lr
 8003004:	58024400 	.word	0x58024400
 8003008:	58000400 	.word	0x58000400
 800300c:	431bde83 	.word	0x431bde83
 8003010:	0c020060 	.word	0x0c020060
 8003014:	0c20c000 	.word	0x0c20c000

08003018 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003018:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800301a:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800301c:	6804      	ldr	r4, [r0, #0]
 800301e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003022:	4a6f      	ldr	r2, [pc, #444]	@ (80031e0 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8003024:	4013      	ands	r3, r2
 8003026:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 800302a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800302e:	6804      	ldr	r4, [r0, #0]
 8003030:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003034:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003038:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800303a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800303e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8003042:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003044:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8003046:	6804      	ldr	r4, [r0, #0]
 8003048:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800304c:	4011      	ands	r1, r2
 800304e:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8003052:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003056:	6804      	ldr	r4, [r0, #0]
 8003058:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800305c:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8003060:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003062:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003066:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800306a:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800306c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003070:	6804      	ldr	r4, [r0, #0]
 8003072:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003076:	4011      	ands	r1, r2
 8003078:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 800307c:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003080:	6804      	ldr	r4, [r0, #0]
 8003082:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003086:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 800308a:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800308c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003090:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003094:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003096:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003098:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800309c:	6804      	ldr	r4, [r0, #0]
 800309e:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80030a2:	4011      	ands	r1, r2
 80030a4:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 80030a8:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80030ac:	6804      	ldr	r4, [r0, #0]
 80030ae:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80030b2:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 80030b6:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 80030b8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80030bc:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80030c0:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 80030c2:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 80030c4:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80030c8:	6804      	ldr	r4, [r0, #0]
 80030ca:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80030ce:	4011      	ands	r1, r2
 80030d0:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 80030d4:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80030d8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80030da:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80030dc:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80030e0:	6804      	ldr	r4, [r0, #0]
 80030e2:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 80030e6:	4011      	ands	r1, r2
 80030e8:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 80030ec:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80030f0:	6804      	ldr	r4, [r0, #0]
 80030f2:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 80030f6:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 80030fa:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80030fc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8003100:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003104:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8003106:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800310a:	6804      	ldr	r4, [r0, #0]
 800310c:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8003110:	400a      	ands	r2, r1
 8003112:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8003116:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800311a:	6802      	ldr	r2, [r0, #0]
 800311c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003120:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003124:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8003126:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800312a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800312e:	6802      	ldr	r2, [r0, #0]
 8003130:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003134:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8003138:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 800313a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800313e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003142:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003144:	4a27      	ldr	r2, [pc, #156]	@ (80031e4 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8003146:	441a      	add	r2, r3
 8003148:	0092      	lsls	r2, r2, #2
 800314a:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800314c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800314e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003152:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8003154:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003156:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800315a:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800315c:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800315e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003160:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8003164:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003168:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800316a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800316c:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 800316e:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8003172:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003176:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8003178:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 800317a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 800317c:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003180:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8003184:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003188:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 800318a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800318e:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8003192:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8003194:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8003196:	fb01 fc04 	mul.w	ip, r1, r4
 800319a:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 800319e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80031a2:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 80031a4:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80031a8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80031ac:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80031b0:	490d      	ldr	r1, [pc, #52]	@ (80031e8 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 80031b2:	428b      	cmp	r3, r1
 80031b4:	d90d      	bls.n	80031d2 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80031b6:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 80031ba:	f043 0320 	orr.w	r3, r3, #32
 80031be:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80031c2:	2303      	movs	r3, #3
 80031c4:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 80031c8:	2001      	movs	r0, #1
 80031ca:	e007      	b.n	80031dc <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80031cc:	2300      	movs	r3, #0
 80031ce:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80031d2:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d8f8      	bhi.n	80031cc <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80031da:	2000      	movs	r0, #0
}
 80031dc:	bc30      	pop	{r4, r5}
 80031de:	4770      	bx	lr
 80031e0:	ffff0003 	.word	0xffff0003
 80031e4:	10002b00 	.word	0x10002b00
 80031e8:	4000d3fc 	.word	0x4000d3fc

080031ec <HAL_FDCAN_Init>:
{
 80031ec:	b530      	push	{r4, r5, lr}
 80031ee:	b095      	sub	sp, #84	@ 0x54
 80031f0:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80031f2:	224c      	movs	r2, #76	@ 0x4c
 80031f4:	49a0      	ldr	r1, [pc, #640]	@ (8003478 <HAL_FDCAN_Init+0x28c>)
 80031f6:	a801      	add	r0, sp, #4
 80031f8:	f009 fe85 	bl	800cf06 <memcpy>
  if (hfdcan == NULL)
 80031fc:	2c00      	cmp	r4, #0
 80031fe:	f000 8138 	beq.w	8003472 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8003202:	6823      	ldr	r3, [r4, #0]
 8003204:	4a9d      	ldr	r2, [pc, #628]	@ (800347c <HAL_FDCAN_Init+0x290>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d020      	beq.n	800324c <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800320a:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 800320e:	b30b      	cbz	r3, 8003254 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003210:	6822      	ldr	r2, [r4, #0]
 8003212:	6993      	ldr	r3, [r2, #24]
 8003214:	f023 0310 	bic.w	r3, r3, #16
 8003218:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 800321a:	f7ff fa71 	bl	8002700 <HAL_GetTick>
 800321e:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003220:	6823      	ldr	r3, [r4, #0]
 8003222:	699a      	ldr	r2, [r3, #24]
 8003224:	f012 0f08 	tst.w	r2, #8
 8003228:	d01a      	beq.n	8003260 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800322a:	f7ff fa69 	bl	8002700 <HAL_GetTick>
 800322e:	1b43      	subs	r3, r0, r5
 8003230:	2b0a      	cmp	r3, #10
 8003232:	d9f5      	bls.n	8003220 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003234:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003240:	2303      	movs	r3, #3
 8003242:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8003246:	2001      	movs	r0, #1
}
 8003248:	b015      	add	sp, #84	@ 0x54
 800324a:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800324c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003250:	6063      	str	r3, [r4, #4]
 8003252:	e7da      	b.n	800320a <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 8003254:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 8003258:	4620      	mov	r0, r4
 800325a:	f7fd fbe1 	bl	8000a20 <HAL_FDCAN_MspInit>
 800325e:	e7d7      	b.n	8003210 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003260:	699a      	ldr	r2, [r3, #24]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8003268:	f7ff fa4a 	bl	8002700 <HAL_GetTick>
 800326c:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	f012 0f01 	tst.w	r2, #1
 8003276:	d10f      	bne.n	8003298 <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003278:	f7ff fa42 	bl	8002700 <HAL_GetTick>
 800327c:	1b40      	subs	r0, r0, r5
 800327e:	280a      	cmp	r0, #10
 8003280:	d9f5      	bls.n	800326e <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003282:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003286:	f043 0301 	orr.w	r3, r3, #1
 800328a:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800328e:	2303      	movs	r3, #3
 8003290:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8003294:	2001      	movs	r0, #1
 8003296:	e7d7      	b.n	8003248 <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	f042 0202 	orr.w	r2, r2, #2
 800329e:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80032a0:	7c23      	ldrb	r3, [r4, #16]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d040      	beq.n	8003328 <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	6993      	ldr	r3, [r2, #24]
 80032aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80032ae:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 80032b0:	7c63      	ldrb	r3, [r4, #17]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d03e      	beq.n	8003334 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80032b6:	6822      	ldr	r2, [r4, #0]
 80032b8:	6993      	ldr	r3, [r2, #24]
 80032ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032be:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 80032c0:	7ca3      	ldrb	r3, [r4, #18]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d03c      	beq.n	8003340 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80032c6:	6822      	ldr	r2, [r4, #0]
 80032c8:	6993      	ldr	r3, [r2, #24]
 80032ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80032ce:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80032d0:	6822      	ldr	r2, [r4, #0]
 80032d2:	6993      	ldr	r3, [r2, #24]
 80032d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032d8:	68a1      	ldr	r1, [r4, #8]
 80032da:	430b      	orrs	r3, r1
 80032dc:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80032de:	6822      	ldr	r2, [r4, #0]
 80032e0:	6993      	ldr	r3, [r2, #24]
 80032e2:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 80032e6:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80032e8:	6822      	ldr	r2, [r4, #0]
 80032ea:	6913      	ldr	r3, [r2, #16]
 80032ec:	f023 0310 	bic.w	r3, r3, #16
 80032f0:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80032f2:	68e3      	ldr	r3, [r4, #12]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d029      	beq.n	800334c <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d02c      	beq.n	8003356 <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	f000 809b 	beq.w	8003438 <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003302:	6822      	ldr	r2, [r4, #0]
 8003304:	6993      	ldr	r3, [r2, #24]
 8003306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800330a:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800330c:	6822      	ldr	r2, [r4, #0]
 800330e:	6913      	ldr	r3, [r2, #16]
 8003310:	f043 0310 	orr.w	r3, r3, #16
 8003314:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003316:	68e3      	ldr	r3, [r4, #12]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d11c      	bne.n	8003356 <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800331c:	6822      	ldr	r2, [r4, #0]
 800331e:	6993      	ldr	r3, [r2, #24]
 8003320:	f043 0320 	orr.w	r3, r3, #32
 8003324:	6193      	str	r3, [r2, #24]
 8003326:	e016      	b.n	8003356 <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	6993      	ldr	r3, [r2, #24]
 800332c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003330:	6193      	str	r3, [r2, #24]
 8003332:	e7bd      	b.n	80032b0 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003334:	6822      	ldr	r2, [r4, #0]
 8003336:	6993      	ldr	r3, [r2, #24]
 8003338:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800333c:	6193      	str	r3, [r2, #24]
 800333e:	e7bf      	b.n	80032c0 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003340:	6822      	ldr	r2, [r4, #0]
 8003342:	6993      	ldr	r3, [r2, #24]
 8003344:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003348:	6193      	str	r3, [r2, #24]
 800334a:	e7c1      	b.n	80032d0 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	6993      	ldr	r3, [r2, #24]
 8003350:	f043 0304 	orr.w	r3, r3, #4
 8003354:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003356:	69a3      	ldr	r3, [r4, #24]
 8003358:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800335a:	69e3      	ldr	r3, [r4, #28]
 800335c:	3b01      	subs	r3, #1
 800335e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003360:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003364:	6a22      	ldr	r2, [r4, #32]
 8003366:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003368:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800336a:	6962      	ldr	r2, [r4, #20]
 800336c:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800336e:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003374:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003376:	68a3      	ldr	r3, [r4, #8]
 8003378:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800337c:	d062      	beq.n	8003444 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800337e:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003380:	b133      	cbz	r3, 8003390 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003382:	6822      	ldr	r2, [r4, #0]
 8003384:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003388:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800338a:	430b      	orrs	r3, r1
 800338c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003390:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003392:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003394:	42d3      	cmn	r3, r2
 8003396:	d00d      	beq.n	80033b4 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003398:	6821      	ldr	r1, [r4, #0]
 800339a:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 800339e:	f023 0307 	bic.w	r3, r3, #7
 80033a2:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 80033a4:	a814      	add	r0, sp, #80	@ 0x50
 80033a6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80033aa:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80033b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80033b6:	b16b      	cbz	r3, 80033d4 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80033b8:	6821      	ldr	r1, [r4, #0]
 80033ba:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80033be:	f023 0307 	bic.w	r3, r3, #7
 80033c2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80033c4:	a814      	add	r0, sp, #80	@ 0x50
 80033c6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80033ca:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80033d4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80033d6:	b173      	cbz	r3, 80033f6 <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80033d8:	6821      	ldr	r1, [r4, #0]
 80033da:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 80033de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033e2:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80033e4:	a814      	add	r0, sp, #80	@ 0x50
 80033e6:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80033ea:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80033ee:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80033f2:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80033f6:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80033f8:	b173      	cbz	r3, 8003418 <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80033fa:	6821      	ldr	r1, [r4, #0]
 80033fc:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8003400:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003404:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003406:	a814      	add	r0, sp, #80	@ 0x50
 8003408:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800340c:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8003410:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003414:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 8003418:	6822      	ldr	r2, [r4, #0]
 800341a:	4b18      	ldr	r3, [pc, #96]	@ (800347c <HAL_FDCAN_Init+0x290>)
 800341c:	429a      	cmp	r2, r3
 800341e:	d022      	beq.n	8003466 <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003426:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800342a:	2301      	movs	r3, #1
 800342c:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003430:	4620      	mov	r0, r4
 8003432:	f7ff fdf1 	bl	8003018 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 8003436:	e707      	b.n	8003248 <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003438:	6822      	ldr	r2, [r4, #0]
 800343a:	6993      	ldr	r3, [r2, #24]
 800343c:	f043 0320 	orr.w	r3, r3, #32
 8003440:	6193      	str	r3, [r2, #24]
 8003442:	e788      	b.n	8003356 <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003444:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003446:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003448:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800344a:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800344c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003450:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8003452:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003454:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003458:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800345a:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800345c:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800345e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003462:	60cb      	str	r3, [r1, #12]
 8003464:	e78b      	b.n	800337e <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003466:	6862      	ldr	r2, [r4, #4]
 8003468:	6893      	ldr	r3, [r2, #8]
 800346a:	f023 0303 	bic.w	r3, r3, #3
 800346e:	6093      	str	r3, [r2, #8]
 8003470:	e7d6      	b.n	8003420 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 8003472:	2001      	movs	r0, #1
 8003474:	e6e8      	b.n	8003248 <HAL_FDCAN_Init+0x5c>
 8003476:	bf00      	nop
 8003478:	0800d834 	.word	0x0800d834
 800347c:	4000a000 	.word	0x4000a000

08003480 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003480:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003482:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8003484:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003486:	e06b      	b.n	8003560 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003488:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800348a:	005e      	lsls	r6, r3, #1
 800348c:	2403      	movs	r4, #3
 800348e:	40b4      	lsls	r4, r6
 8003490:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003494:	68cc      	ldr	r4, [r1, #12]
 8003496:	40b4      	lsls	r4, r6
 8003498:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800349a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800349c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800349e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034a2:	684c      	ldr	r4, [r1, #4]
 80034a4:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80034a8:	409c      	lsls	r4, r3
 80034aa:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80034ac:	6044      	str	r4, [r0, #4]
 80034ae:	e069      	b.n	8003584 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034b0:	08dd      	lsrs	r5, r3, #3
 80034b2:	3508      	adds	r5, #8
 80034b4:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80034b8:	f003 0c07 	and.w	ip, r3, #7
 80034bc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80034c0:	f04f 0e0f 	mov.w	lr, #15
 80034c4:	fa0e fe0c 	lsl.w	lr, lr, ip
 80034c8:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80034cc:	690c      	ldr	r4, [r1, #16]
 80034ce:	fa04 f40c 	lsl.w	r4, r4, ip
 80034d2:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 80034d6:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 80034da:	e06b      	b.n	80035b4 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80034dc:	2409      	movs	r4, #9
 80034de:	e000      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 80034e0:	2400      	movs	r4, #0
 80034e2:	fa04 f40e 	lsl.w	r4, r4, lr
 80034e6:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034e8:	f10c 0c02 	add.w	ip, ip, #2
 80034ec:	4d69      	ldr	r5, [pc, #420]	@ (8003694 <HAL_GPIO_Init+0x214>)
 80034ee:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80034f2:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 80034f6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80034f8:	43d4      	mvns	r4, r2
 80034fa:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034fe:	684f      	ldr	r7, [r1, #4]
 8003500:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8003504:	d001      	beq.n	800350a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8003506:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800350a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800350e:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8003510:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8003512:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003516:	684f      	ldr	r7, [r1, #4]
 8003518:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800351c:	d001      	beq.n	8003522 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 800351e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8003522:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8003526:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003528:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 800352c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003530:	684f      	ldr	r7, [r1, #4]
 8003532:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8003536:	d001      	beq.n	800353c <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8003538:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800353c:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8003540:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003544:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 8003548:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800354a:	684e      	ldr	r6, [r1, #4]
 800354c:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8003550:	d001      	beq.n	8003556 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 8003552:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003556:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800355a:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 800355e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003560:	680a      	ldr	r2, [r1, #0]
 8003562:	fa32 f403 	lsrs.w	r4, r2, r3
 8003566:	f000 8092 	beq.w	800368e <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800356a:	f04f 0c01 	mov.w	ip, #1
 800356e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 8003572:	ea1c 0202 	ands.w	r2, ip, r2
 8003576:	d0f2      	beq.n	800355e <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003578:	684c      	ldr	r4, [r1, #4]
 800357a:	f004 0403 	and.w	r4, r4, #3
 800357e:	3c01      	subs	r4, #1
 8003580:	2c01      	cmp	r4, #1
 8003582:	d981      	bls.n	8003488 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003584:	684c      	ldr	r4, [r1, #4]
 8003586:	f004 0403 	and.w	r4, r4, #3
 800358a:	2c03      	cmp	r4, #3
 800358c:	d00c      	beq.n	80035a8 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 800358e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003590:	005d      	lsls	r5, r3, #1
 8003592:	f04f 0c03 	mov.w	ip, #3
 8003596:	fa0c fc05 	lsl.w	ip, ip, r5
 800359a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800359e:	688c      	ldr	r4, [r1, #8]
 80035a0:	40ac      	lsls	r4, r5
 80035a2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 80035a6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035a8:	684c      	ldr	r4, [r1, #4]
 80035aa:	f004 0403 	and.w	r4, r4, #3
 80035ae:	2c02      	cmp	r4, #2
 80035b0:	f43f af7e 	beq.w	80034b0 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 80035b4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035b6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80035ba:	f04f 0c03 	mov.w	ip, #3
 80035be:	fa0c fc0e 	lsl.w	ip, ip, lr
 80035c2:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035c6:	684c      	ldr	r4, [r1, #4]
 80035c8:	f004 0403 	and.w	r4, r4, #3
 80035cc:	fa04 f40e 	lsl.w	r4, r4, lr
 80035d0:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80035d4:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035d6:	684c      	ldr	r4, [r1, #4]
 80035d8:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 80035dc:	d0bf      	beq.n	800355e <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035de:	4c2e      	ldr	r4, [pc, #184]	@ (8003698 <HAL_GPIO_Init+0x218>)
 80035e0:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 80035e4:	f045 0502 	orr.w	r5, r5, #2
 80035e8:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 80035ec:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 80035f0:	f004 0402 	and.w	r4, r4, #2
 80035f4:	9401      	str	r4, [sp, #4]
 80035f6:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80035f8:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80035fc:	f10c 0502 	add.w	r5, ip, #2
 8003600:	4c24      	ldr	r4, [pc, #144]	@ (8003694 <HAL_GPIO_Init+0x214>)
 8003602:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003606:	f003 0e03 	and.w	lr, r3, #3
 800360a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800360e:	240f      	movs	r4, #15
 8003610:	fa04 f40e 	lsl.w	r4, r4, lr
 8003614:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003618:	4c20      	ldr	r4, [pc, #128]	@ (800369c <HAL_GPIO_Init+0x21c>)
 800361a:	42a0      	cmp	r0, r4
 800361c:	f43f af60 	beq.w	80034e0 <HAL_GPIO_Init+0x60>
 8003620:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003624:	42a0      	cmp	r0, r4
 8003626:	d022      	beq.n	800366e <HAL_GPIO_Init+0x1ee>
 8003628:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800362c:	42a0      	cmp	r0, r4
 800362e:	d020      	beq.n	8003672 <HAL_GPIO_Init+0x1f2>
 8003630:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003634:	42a0      	cmp	r0, r4
 8003636:	d01e      	beq.n	8003676 <HAL_GPIO_Init+0x1f6>
 8003638:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800363c:	42a0      	cmp	r0, r4
 800363e:	d01c      	beq.n	800367a <HAL_GPIO_Init+0x1fa>
 8003640:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003644:	42a0      	cmp	r0, r4
 8003646:	d01a      	beq.n	800367e <HAL_GPIO_Init+0x1fe>
 8003648:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800364c:	42a0      	cmp	r0, r4
 800364e:	d018      	beq.n	8003682 <HAL_GPIO_Init+0x202>
 8003650:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003654:	42a0      	cmp	r0, r4
 8003656:	d016      	beq.n	8003686 <HAL_GPIO_Init+0x206>
 8003658:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800365c:	42a0      	cmp	r0, r4
 800365e:	d014      	beq.n	800368a <HAL_GPIO_Init+0x20a>
 8003660:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8003664:	42a0      	cmp	r0, r4
 8003666:	f43f af39 	beq.w	80034dc <HAL_GPIO_Init+0x5c>
 800366a:	240a      	movs	r4, #10
 800366c:	e739      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 800366e:	2401      	movs	r4, #1
 8003670:	e737      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 8003672:	2402      	movs	r4, #2
 8003674:	e735      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 8003676:	2403      	movs	r4, #3
 8003678:	e733      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 800367a:	2404      	movs	r4, #4
 800367c:	e731      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 800367e:	2405      	movs	r4, #5
 8003680:	e72f      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 8003682:	2406      	movs	r4, #6
 8003684:	e72d      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 8003686:	2407      	movs	r4, #7
 8003688:	e72b      	b.n	80034e2 <HAL_GPIO_Init+0x62>
 800368a:	2408      	movs	r4, #8
 800368c:	e729      	b.n	80034e2 <HAL_GPIO_Init+0x62>
  }
}
 800368e:	b003      	add	sp, #12
 8003690:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003692:	bf00      	nop
 8003694:	58000400 	.word	0x58000400
 8003698:	58024400 	.word	0x58024400
 800369c:	58020000 	.word	0x58020000

080036a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036a0:	b10a      	cbz	r2, 80036a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036a2:	6181      	str	r1, [r0, #24]
 80036a4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80036a6:	0409      	lsls	r1, r1, #16
 80036a8:	6181      	str	r1, [r0, #24]
  }
}
 80036aa:	4770      	bx	lr

080036ac <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80036ae:	6806      	ldr	r6, [r0, #0]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80036b0:	6a34      	ldr	r4, [r6, #32]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80036b2:	f004 070f 	and.w	r7, r4, #15
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80036b6:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036ba:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d000      	beq.n	80036c4 <HCD_RXQLVL_IRQHandler+0x18>
    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
  }
}
 80036c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036c4:	4605      	mov	r5, r0
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80036c6:	2c00      	cmp	r4, #0
 80036c8:	d0fb      	beq.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
 80036ca:	ebc7 1307 	rsb	r3, r7, r7, lsl #4
 80036ce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80036d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036d4:	2900      	cmp	r1, #0
 80036d6:	d0f4      	beq.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80036d8:	ebc7 1307 	rsb	r3, r7, r7, lsl #4
 80036dc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80036e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036e2:	4422      	add	r2, r4
 80036e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d907      	bls.n	80036fa <HCD_RXQLVL_IRQHandler+0x4e>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80036ea:	ebc7 1707 	rsb	r7, r7, r7, lsl #4
 80036ee:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 80036f2:	2304      	movs	r3, #4
 80036f4:	f885 304c 	strb.w	r3, [r5, #76]	@ 0x4c
}
 80036f8:	e7e3      	b.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
          (void)USB_ReadPacket(hhcd->Instance,
 80036fa:	4622      	mov	r2, r4
 80036fc:	4630      	mov	r0, r6
 80036fe:	f005 fbf3 	bl	8008ee8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003702:	ebc7 1307 	rsb	r3, r7, r7, lsl #4
 8003706:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800370a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800370c:	4422      	add	r2, r4
 800370e:	62da      	str	r2, [r3, #44]	@ 0x2c
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003712:	4422      	add	r2, r4
 8003714:	639a      	str	r2, [r3, #56]	@ 0x38
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003716:	eb06 1647 	add.w	r6, r6, r7, lsl #5
 800371a:	f8d6 2510 	ldr.w	r2, [r6, #1296]	@ 0x510
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800371e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003720:	42a3      	cmp	r3, r4
 8003722:	d1ce      	bne.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
 8003724:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HCD_RXQLVL_IRQHandler+0xa8>)
 8003726:	4013      	ands	r3, r2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0ca      	beq.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800372c:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003730:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003734:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003738:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
            hhcd->hc[chnum].toggle_in ^= 1U;
 800373c:	ebc7 1307 	rsb	r3, r7, r7, lsl #4
 8003740:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003744:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8003748:	f082 0201 	eor.w	r2, r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003750:	e7b7      	b.n	80036c2 <HCD_RXQLVL_IRQHandler+0x16>
 8003752:	bf00      	nop
 8003754:	1ff80000 	.word	0x1ff80000

08003758 <HAL_HCD_HC_Halt>:
  __HAL_LOCK(hhcd);
 8003758:	f890 33d4 	ldrb.w	r3, [r0, #980]	@ 0x3d4
 800375c:	2b01      	cmp	r3, #1
 800375e:	d00b      	beq.n	8003778 <HAL_HCD_HC_Halt+0x20>
{
 8003760:	b510      	push	{r4, lr}
 8003762:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8003764:	2301      	movs	r3, #1
 8003766:	f880 33d4 	strb.w	r3, [r0, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800376a:	6800      	ldr	r0, [r0, #0]
 800376c:	f005 fe8a 	bl	8009484 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003770:	2000      	movs	r0, #0
 8003772:	f884 03d4 	strb.w	r0, [r4, #980]	@ 0x3d4
}
 8003776:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 8003778:	2002      	movs	r0, #2
}
 800377a:	4770      	bx	lr

0800377c <HAL_HCD_Init>:
  if (hhcd == NULL)
 800377c:	2800      	cmp	r0, #0
 800377e:	d03b      	beq.n	80037f8 <HAL_HCD_Init+0x7c>
{
 8003780:	b510      	push	{r4, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	4604      	mov	r4, r0
  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003786:	f890 33d5 	ldrb.w	r3, [r0, #981]	@ 0x3d5
 800378a:	b1a3      	cbz	r3, 80037b6 <HAL_HCD_Init+0x3a>
  hhcd->State = HAL_HCD_STATE_BUSY;
 800378c:	2303      	movs	r3, #3
 800378e:	f884 33d5 	strb.w	r3, [r4, #981]	@ 0x3d5
  __HAL_HCD_DISABLE(hhcd);
 8003792:	6820      	ldr	r0, [r4, #0]
 8003794:	f005 f826 	bl	80087e4 <USB_DisableGlobalInt>
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003798:	7c23      	ldrb	r3, [r4, #16]
 800379a:	f88d 3000 	strb.w	r3, [sp]
 800379e:	1d23      	adds	r3, r4, #4
 80037a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037a2:	6820      	ldr	r0, [r4, #0]
 80037a4:	f004 ff54 	bl	8008650 <USB_CoreInit>
 80037a8:	b150      	cbz	r0, 80037c0 <HAL_HCD_Init+0x44>
    hhcd->State = HAL_HCD_STATE_ERROR;
 80037aa:	2302      	movs	r3, #2
 80037ac:	f884 33d5 	strb.w	r3, [r4, #981]	@ 0x3d5
    return HAL_ERROR;
 80037b0:	2001      	movs	r0, #1
}
 80037b2:	b002      	add	sp, #8
 80037b4:	bd10      	pop	{r4, pc}
    hhcd->Lock = HAL_UNLOCKED;
 80037b6:	f880 33d4 	strb.w	r3, [r0, #980]	@ 0x3d4
    HAL_HCD_MspInit(hhcd);
 80037ba:	f008 ff11 	bl	800c5e0 <HAL_HCD_MspInit>
 80037be:	e7e5      	b.n	800378c <HAL_HCD_Init+0x10>
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80037c0:	2101      	movs	r1, #1
 80037c2:	6820      	ldr	r0, [r4, #0]
 80037c4:	f005 fc76 	bl	80090b4 <USB_SetCurrentMode>
 80037c8:	b120      	cbz	r0, 80037d4 <HAL_HCD_Init+0x58>
    hhcd->State = HAL_HCD_STATE_ERROR;
 80037ca:	2302      	movs	r3, #2
 80037cc:	f884 33d5 	strb.w	r3, [r4, #981]	@ 0x3d5
    return HAL_ERROR;
 80037d0:	2001      	movs	r0, #1
 80037d2:	e7ee      	b.n	80037b2 <HAL_HCD_Init+0x36>
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80037d4:	7c23      	ldrb	r3, [r4, #16]
 80037d6:	f88d 3000 	strb.w	r3, [sp]
 80037da:	1d23      	adds	r3, r4, #4
 80037dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037de:	6820      	ldr	r0, [r4, #0]
 80037e0:	f005 fcd8 	bl	8009194 <USB_HostInit>
 80037e4:	b918      	cbnz	r0, 80037ee <HAL_HCD_Init+0x72>
  hhcd->State = HAL_HCD_STATE_READY;
 80037e6:	2301      	movs	r3, #1
 80037e8:	f884 33d5 	strb.w	r3, [r4, #981]	@ 0x3d5
  return HAL_OK;
 80037ec:	e7e1      	b.n	80037b2 <HAL_HCD_Init+0x36>
    hhcd->State = HAL_HCD_STATE_ERROR;
 80037ee:	2302      	movs	r3, #2
 80037f0:	f884 33d5 	strb.w	r3, [r4, #981]	@ 0x3d5
    return HAL_ERROR;
 80037f4:	2001      	movs	r0, #1
 80037f6:	e7dc      	b.n	80037b2 <HAL_HCD_Init+0x36>
    return HAL_ERROR;
 80037f8:	2001      	movs	r0, #1
}
 80037fa:	4770      	bx	lr

080037fc <HAL_HCD_HC_SubmitRequest>:
{
 80037fc:	b538      	push	{r3, r4, r5, lr}
 80037fe:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8003802:	f8bd 5018 	ldrh.w	r5, [sp, #24]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003806:	ebc1 1c01 	rsb	ip, r1, r1, lsl #4
 800380a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800380e:	f88c 2017 	strb.w	r2, [ip, #23]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003812:	f88c 3026 	strb.w	r3, [ip, #38]	@ 0x26
  if (token == 0U)
 8003816:	b994      	cbnz	r4, 800383e <HAL_HCD_HC_SubmitRequest+0x42>
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003818:	ebc1 1c01 	rsb	ip, r1, r1, lsl #4
 800381c:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8003820:	f04f 0e03 	mov.w	lr, #3
 8003824:	f88c e02a 	strb.w	lr, [ip, #42]	@ 0x2a
    hhcd->hc[ch_num].do_ping = do_ping;
 8003828:	f89d e01c 	ldrb.w	lr, [sp, #28]
 800382c:	f88c e019 	strb.w	lr, [ip, #25]
  switch (ep_type)
 8003830:	2b03      	cmp	r3, #3
 8003832:	f200 80b1 	bhi.w	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
 8003836:	e8df f003 	tbb	[pc, r3]
 800383a:	a80b      	.short	0xa80b
 800383c:	7a4c      	.short	0x7a4c
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800383e:	ebc1 1c01 	rsb	ip, r1, r1, lsl #4
 8003842:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8003846:	f04f 0e02 	mov.w	lr, #2
 800384a:	f88c e02a 	strb.w	lr, [ip, #42]	@ 0x2a
 800384e:	e7ef      	b.n	8003830 <HAL_HCD_HC_SubmitRequest+0x34>
      if (token == 1U) /* send data */
 8003850:	2c01      	cmp	r4, #1
 8003852:	f040 80a1 	bne.w	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
        if (direction == 0U)
 8003856:	b9f2      	cbnz	r2, 8003896 <HAL_HCD_HC_SubmitRequest+0x9a>
          if (length == 0U)
 8003858:	b935      	cbnz	r5, 8003868 <HAL_HCD_HC_SubmitRequest+0x6c>
            hhcd->hc[ch_num].toggle_out = 1U;
 800385a:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800385e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003868:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800386c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003870:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003874:	b93b      	cbnz	r3, 8003886 <HAL_HCD_HC_SubmitRequest+0x8a>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003876:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800387a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800387e:	2200      	movs	r2, #0
 8003880:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8003884:	e088      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003886:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800388a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800388e:	2202      	movs	r2, #2
 8003890:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8003894:	e080      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003896:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800389a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800389e:	7e9b      	ldrb	r3, [r3, #26]
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d179      	bne.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80038a4:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038a8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038b0:	b93b      	cbnz	r3, 80038c2 <HAL_HCD_HC_SubmitRequest+0xc6>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038b2:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038b6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 80038c0:	e06a      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038c2:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038c6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 80038d0:	e062      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
      if (direction == 0U)
 80038d2:	b9aa      	cbnz	r2, 8003900 <HAL_HCD_HC_SubmitRequest+0x104>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80038d4:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038d8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e0:	b933      	cbnz	r3, 80038f0 <HAL_HCD_HC_SubmitRequest+0xf4>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80038e2:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038ea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 80038ee:	e053      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038f0:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80038f4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80038f8:	2202      	movs	r2, #2
 80038fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 80038fe:	e04b      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003900:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003904:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800390c:	b93b      	cbnz	r3, 800391e <HAL_HCD_HC_SubmitRequest+0x122>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800390e:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003912:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003916:	2200      	movs	r2, #0
 8003918:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800391c:	e03c      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800391e:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003922:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003926:	2202      	movs	r2, #2
 8003928:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800392c:	e034      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
      if (direction == 0U)
 800392e:	b9aa      	cbnz	r2, 800395c <HAL_HCD_HC_SubmitRequest+0x160>
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003930:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003934:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003938:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800393c:	b933      	cbnz	r3, 800394c <HAL_HCD_HC_SubmitRequest+0x150>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800393e:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003942:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003946:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800394a:	e025      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800394c:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003950:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003954:	2202      	movs	r2, #2
 8003956:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 800395a:	e01d      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800395c:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 8003960:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003964:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003968:	b93b      	cbnz	r3, 800397a <HAL_HCD_HC_SubmitRequest+0x17e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800396a:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800396e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003972:	2200      	movs	r2, #0
 8003974:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8003978:	e00e      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800397a:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800397e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003982:	2202      	movs	r2, #2
 8003984:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
 8003988:	e006      	b.n	8003998 <HAL_HCD_HC_SubmitRequest+0x19c>
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800398a:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800398e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8003992:	2200      	movs	r2, #0
 8003994:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003998:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 800399c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80039a0:	9a05      	ldr	r2, [sp, #20]
 80039a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hhcd->hc[ch_num].xfer_len  = length;
 80039a4:	635d      	str	r5, [r3, #52]	@ 0x34
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  hhcd->hc[ch_num].xfer_count = 0U;
 80039ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hhcd->hc[ch_num].ch_num = ch_num;
 80039ae:	7559      	strb	r1, [r3, #21]
  hhcd->hc[ch_num].state = HC_IDLE;
 80039b0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80039b4:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 80039b8:	0089      	lsls	r1, r1, #2
 80039ba:	3110      	adds	r1, #16
 80039bc:	4401      	add	r1, r0
 80039be:	7982      	ldrb	r2, [r0, #6]
 80039c0:	3104      	adds	r1, #4
 80039c2:	6800      	ldr	r0, [r0, #0]
 80039c4:	f005 fdee 	bl	80095a4 <USB_HC_StartXfer>
}
 80039c8:	bd38      	pop	{r3, r4, r5, pc}

080039ca <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80039ca:	b530      	push	{r4, r5, lr}
 80039cc:	b083      	sub	sp, #12
 80039ce:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039d0:	6805      	ldr	r5, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80039d2:	f8d5 3440 	ldr.w	r3, [r5, #1088]	@ 0x440
 80039d6:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 80039d8:	f8d5 3440 	ldr.w	r3, [r5, #1088]	@ 0x440
 80039dc:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80039de:	9b00      	ldr	r3, [sp, #0]
 80039e0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80039e4:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80039e6:	9b01      	ldr	r3, [sp, #4]
 80039e8:	f013 0f02 	tst.w	r3, #2
 80039ec:	d007      	beq.n	80039fe <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80039ee:	9b01      	ldr	r3, [sp, #4]
 80039f0:	f013 0f01 	tst.w	r3, #1
 80039f4:	d125      	bne.n	8003a42 <HCD_Port_IRQHandler+0x78>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80039f6:	9b00      	ldr	r3, [sp, #0]
 80039f8:	f043 0302 	orr.w	r3, r3, #2
 80039fc:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80039fe:	9b01      	ldr	r3, [sp, #4]
 8003a00:	f013 0f08 	tst.w	r3, #8
 8003a04:	d010      	beq.n	8003a28 <HCD_Port_IRQHandler+0x5e>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003a06:	9b00      	ldr	r3, [sp, #0]
 8003a08:	f043 0308 	orr.w	r3, r3, #8
 8003a0c:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003a0e:	9b01      	ldr	r3, [sp, #4]
 8003a10:	f013 0f04 	tst.w	r3, #4
 8003a14:	d02d      	beq.n	8003a72 <HCD_Port_IRQHandler+0xa8>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003a16:	7a63      	ldrb	r3, [r4, #9]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d015      	beq.n	8003a48 <HCD_Port_IRQHandler+0x7e>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003a1c:	79e3      	ldrb	r3, [r4, #7]
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d022      	beq.n	8003a68 <HCD_Port_IRQHandler+0x9e>
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003a22:	4620      	mov	r0, r4
 8003a24:	f008 fe4b 	bl	800c6be <HAL_HCD_PortEnabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003a28:	9b01      	ldr	r3, [sp, #4]
 8003a2a:	f013 0f20 	tst.w	r3, #32
 8003a2e:	d003      	beq.n	8003a38 <HCD_Port_IRQHandler+0x6e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003a30:	9b00      	ldr	r3, [sp, #0]
 8003a32:	f043 0320 	orr.w	r3, r3, #32
 8003a36:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003a38:	9b00      	ldr	r3, [sp, #0]
 8003a3a:	f8c5 3440 	str.w	r3, [r5, #1088]	@ 0x440
}
 8003a3e:	b003      	add	sp, #12
 8003a40:	bd30      	pop	{r4, r5, pc}
      HAL_HCD_Connect_Callback(hhcd);
 8003a42:	f008 fe2f 	bl	800c6a4 <HAL_HCD_Connect_Callback>
 8003a46:	e7d6      	b.n	80039f6 <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003a48:	9b01      	ldr	r3, [sp, #4]
 8003a4a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003a4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a52:	d004      	beq.n	8003a5e <HCD_Port_IRQHandler+0x94>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003a54:	2101      	movs	r1, #1
 8003a56:	6820      	ldr	r0, [r4, #0]
 8003a58:	f005 fc08 	bl	800926c <USB_InitFSLSPClkSel>
 8003a5c:	e7e1      	b.n	8003a22 <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003a5e:	2102      	movs	r1, #2
 8003a60:	6820      	ldr	r0, [r4, #0]
 8003a62:	f005 fc03 	bl	800926c <USB_InitFSLSPClkSel>
 8003a66:	e7dc      	b.n	8003a22 <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003a68:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003a6c:	f8c5 2404 	str.w	r2, [r5, #1028]	@ 0x404
 8003a70:	e7d7      	b.n	8003a22 <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003a72:	4620      	mov	r0, r4
 8003a74:	f008 fe29 	bl	800c6ca <HAL_HCD_PortDisabled_Callback>
 8003a78:	e7d6      	b.n	8003a28 <HCD_Port_IRQHandler+0x5e>
	...

08003a7c <HCD_HC_IN_IRQHandler>:
{
 8003a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a7e:	4605      	mov	r5, r0
 8003a80:	460c      	mov	r4, r1
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a82:	6806      	ldr	r6, [r0, #0]
  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003a84:	4630      	mov	r0, r6
 8003a86:	f005 fadd 	bl	8009044 <USB_ReadChInterrupts>
 8003a8a:	f010 0f04 	tst.w	r0, #4
 8003a8e:	d021      	beq.n	8003ad4 <HCD_HC_IN_IRQHandler+0x58>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003a90:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003a94:	2204      	movs	r2, #4
 8003a96:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_XACTERR;
 8003a9a:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003a9e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003aa2:	2207      	movs	r2, #7
 8003aa4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	6828      	ldr	r0, [r5, #0]
 8003aac:	f005 fcea 	bl	8009484 <USB_HC_Halt>
  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	6828      	ldr	r0, [r5, #0]
 8003ab4:	f005 fac6 	bl	8009044 <USB_ReadChInterrupts>
 8003ab8:	f410 7f00 	tst.w	r0, #512	@ 0x200
 8003abc:	d06c      	beq.n	8003b98 <HCD_HC_IN_IRQHandler+0x11c>
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003abe:	4621      	mov	r1, r4
 8003ac0:	6828      	ldr	r0, [r5, #0]
 8003ac2:	f005 fcdf 	bl	8009484 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003ac6:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8003aca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ace:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
}
 8003ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	6828      	ldr	r0, [r5, #0]
 8003ad8:	f005 fab4 	bl	8009044 <USB_ReadChInterrupts>
 8003adc:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8003ae0:	d011      	beq.n	8003b06 <HCD_HC_IN_IRQHandler+0x8a>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003ae2:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003ae6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003aea:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_BBLERR;
 8003aee:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003af2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003af6:	2208      	movs	r2, #8
 8003af8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003afc:	4621      	mov	r1, r4
 8003afe:	6828      	ldr	r0, [r5, #0]
 8003b00:	f005 fcc0 	bl	8009484 <USB_HC_Halt>
 8003b04:	e7d4      	b.n	8003ab0 <HCD_HC_IN_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003b06:	4621      	mov	r1, r4
 8003b08:	6828      	ldr	r0, [r5, #0]
 8003b0a:	f005 fa9b 	bl	8009044 <USB_ReadChInterrupts>
 8003b0e:	f010 0f08 	tst.w	r0, #8
 8003b12:	d010      	beq.n	8003b36 <HCD_HC_IN_IRQHandler+0xba>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003b14:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003b18:	2208      	movs	r2, #8
 8003b1a:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_STALL;
 8003b1e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003b22:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003b26:	2206      	movs	r2, #6
 8003b28:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b2c:	4621      	mov	r1, r4
 8003b2e:	6828      	ldr	r0, [r5, #0]
 8003b30:	f005 fca8 	bl	8009484 <USB_HC_Halt>
 8003b34:	e7bc      	b.n	8003ab0 <HCD_HC_IN_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003b36:	4621      	mov	r1, r4
 8003b38:	6828      	ldr	r0, [r5, #0]
 8003b3a:	f005 fa83 	bl	8009044 <USB_ReadChInterrupts>
 8003b3e:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 8003b42:	d011      	beq.n	8003b68 <HCD_HC_IN_IRQHandler+0xec>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003b44:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003b48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b4c:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003b50:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003b54:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003b58:	2209      	movs	r2, #9
 8003b5a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b5e:	4621      	mov	r1, r4
 8003b60:	6828      	ldr	r0, [r5, #0]
 8003b62:	f005 fc8f 	bl	8009484 <USB_HC_Halt>
 8003b66:	e7a3      	b.n	8003ab0 <HCD_HC_IN_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003b68:	4621      	mov	r1, r4
 8003b6a:	6828      	ldr	r0, [r5, #0]
 8003b6c:	f005 fa6a 	bl	8009044 <USB_ReadChInterrupts>
 8003b70:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003b74:	d09c      	beq.n	8003ab0 <HCD_HC_IN_IRQHandler+0x34>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003b76:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003b7a:	2280      	movs	r2, #128	@ 0x80
 8003b7c:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b80:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003b84:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003b88:	2207      	movs	r2, #7
 8003b8a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b8e:	4621      	mov	r1, r4
 8003b90:	6828      	ldr	r0, [r5, #0]
 8003b92:	f005 fc77 	bl	8009484 <USB_HC_Halt>
 8003b96:	e78b      	b.n	8003ab0 <HCD_HC_IN_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003b98:	4621      	mov	r1, r4
 8003b9a:	6828      	ldr	r0, [r5, #0]
 8003b9c:	f005 fa52 	bl	8009044 <USB_ReadChInterrupts>
 8003ba0:	f010 0f01 	tst.w	r0, #1
 8003ba4:	d07c      	beq.n	8003ca0 <HCD_HC_IN_IRQHandler+0x224>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003ba6:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8003baa:	f506 67a0 	add.w	r7, r6, #1280	@ 0x500
 8003bae:	2320      	movs	r3, #32
 8003bb0:	60bb      	str	r3, [r7, #8]
    if (hhcd->hc[chnum].do_csplit == 1U)
 8003bb2:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003bb6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003bba:	7edb      	ldrb	r3, [r3, #27]
 8003bbc:	2b01      	cmp	r3, #1
 8003bbe:	d01d      	beq.n	8003bfc <HCD_HC_IN_IRQHandler+0x180>
    if (hhcd->Init.dma_enable != 0U)
 8003bc0:	79ab      	ldrb	r3, [r5, #6]
 8003bc2:	b14b      	cbz	r3, 8003bd8 <HCD_HC_IN_IRQHandler+0x15c>
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003bc4:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003bc8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003bcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bce:	6939      	ldr	r1, [r7, #16]
 8003bd0:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8003bd4:	1a52      	subs	r2, r2, r1
 8003bd6:	639a      	str	r2, [r3, #56]	@ 0x38
    hhcd->hc[chnum].state = HC_XFRC;
 8003bd8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003bdc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    hhcd->hc[chnum].ErrCnt = 0U;
 8003be6:	2100      	movs	r1, #0
 8003be8:	6459      	str	r1, [r3, #68]	@ 0x44
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003bea:	60ba      	str	r2, [r7, #8]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bec:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003bf0:	2b03      	cmp	r3, #3
 8003bf2:	d814      	bhi.n	8003c1e <HCD_HC_IN_IRQHandler+0x1a2>
 8003bf4:	e8df f003 	tbb	[pc, r3]
 8003bf8:	250d250d 	.word	0x250d250d
      hhcd->hc[chnum].do_csplit = 0U;
 8003bfc:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003c00:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c04:	2200      	movs	r2, #0
 8003c06:	76da      	strb	r2, [r3, #27]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c0e:	607b      	str	r3, [r7, #4]
 8003c10:	e7d6      	b.n	8003bc0 <HCD_HC_IN_IRQHandler+0x144>
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c12:	4621      	mov	r1, r4
 8003c14:	6828      	ldr	r0, [r5, #0]
 8003c16:	f005 fc35 	bl	8009484 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c1a:	2310      	movs	r3, #16
 8003c1c:	60bb      	str	r3, [r7, #8]
    if (hhcd->Init.dma_enable == 1U)
 8003c1e:	79ab      	ldrb	r3, [r5, #6]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d020      	beq.n	8003c66 <HCD_HC_IN_IRQHandler+0x1ea>
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003c24:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003c28:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c30:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8003c34:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003c38:	f083 0301 	eor.w	r3, r3, #1
 8003c3c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8003c40:	e747      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003c42:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
 8003c46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003c4a:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003c4e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003c52:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003c5c:	4621      	mov	r1, r4
 8003c5e:	4628      	mov	r0, r5
 8003c60:	f008 fd2c 	bl	800c6bc <HAL_HCD_HC_NotifyURBChange_Callback>
 8003c64:	e7db      	b.n	8003c1e <HCD_HC_IN_IRQHandler+0x1a2>
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003c66:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
 8003c6a:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8003c6e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8003c70:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8003c72:	4413      	add	r3, r2
 8003c74:	3b01      	subs	r3, #1
 8003c76:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c7a:	f013 0f01 	tst.w	r3, #1
 8003c7e:	f43f af28 	beq.w	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003c82:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003c86:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c8e:	ebc4 1404 	rsb	r4, r4, r4, lsl #4
 8003c92:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8003c96:	f083 0301 	eor.w	r3, r3, #1
 8003c9a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8003c9e:	e718      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003ca0:	4621      	mov	r1, r4
 8003ca2:	6828      	ldr	r0, [r5, #0]
 8003ca4:	f005 f9ce 	bl	8009044 <USB_ReadChInterrupts>
 8003ca8:	f010 0f20 	tst.w	r0, #32
 8003cac:	d01e      	beq.n	8003cec <HCD_HC_IN_IRQHandler+0x270>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003cae:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8003cb2:	2320      	movs	r3, #32
 8003cb4:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003cb8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003cbc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003cc0:	7e9b      	ldrb	r3, [r3, #26]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	f47f af05 	bne.w	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
      hhcd->hc[chnum].do_csplit = 1U;
 8003cc8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003ccc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	76da      	strb	r2, [r3, #27]
      hhcd->hc[chnum].state = HC_ACK;
 8003cd4:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003cd8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003cdc:	2203      	movs	r2, #3
 8003cde:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	6828      	ldr	r0, [r5, #0]
 8003ce6:	f005 fbcd 	bl	8009484 <USB_HC_Halt>
 8003cea:	e6f2      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003cec:	4621      	mov	r1, r4
 8003cee:	6828      	ldr	r0, [r5, #0]
 8003cf0:	f005 f9a8 	bl	8009044 <USB_ReadChInterrupts>
 8003cf4:	f010 0f02 	tst.w	r0, #2
 8003cf8:	f000 8126 	beq.w	8003f48 <HCD_HC_IN_IRQHandler+0x4cc>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003cfc:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8003d00:	f506 62a0 	add.w	r2, r6, #1280	@ 0x500
 8003d04:	2302      	movs	r3, #2
 8003d06:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[chnum].state == HC_XFRC)
 8003d08:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003d0c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003d10:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003d14:	3b01      	subs	r3, #1
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d81e      	bhi.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
 8003d1a:	a101      	add	r1, pc, #4	@ (adr r1, 8003d20 <HCD_HC_IN_IRQHandler+0x2a4>)
 8003d1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d20:	08003d45 	.word	0x08003d45
 8003d24:	08003ad3 	.word	0x08003ad3
 8003d28:	08003ea1 	.word	0x08003ea1
 8003d2c:	08003efb 	.word	0x08003efb
 8003d30:	08003dff 	.word	0x08003dff
 8003d34:	08003d6f 	.word	0x08003d6f
 8003d38:	08003d85 	.word	0x08003d85
 8003d3c:	08003f2d 	.word	0x08003f2d
 8003d40:	08003d85 	.word	0x08003d85
      hhcd->hc[chnum].state = HC_HALTED;
 8003d44:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003d48:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d58:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003d5c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003d60:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 8003d64:	4621      	mov	r1, r4
 8003d66:	4628      	mov	r0, r5
 8003d68:	f008 fca8 	bl	800c6bc <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d6c:	e6b1      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
      hhcd->hc[chnum].state = HC_HALTED;
 8003d6e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003d72:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003d76:	2202      	movs	r2, #2
 8003d78:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d7c:	2205      	movs	r2, #5
 8003d7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003d82:	e7e9      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
      hhcd->hc[chnum].state = HC_HALTED;
 8003d84:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003d88:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003d8c:	2102      	movs	r1, #2
 8003d8e:	f883 104d 	strb.w	r1, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].ErrCnt++;
 8003d92:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003d94:	3101      	adds	r1, #1
 8003d96:	6459      	str	r1, [r3, #68]	@ 0x44
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d98:	2902      	cmp	r1, #2
 8003d9a:	d91a      	bls.n	8003dd2 <HCD_HC_IN_IRQHandler+0x356>
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d9c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003da0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003da4:	2100      	movs	r1, #0
 8003da6:	6459      	str	r1, [r3, #68]	@ 0x44
        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003da8:	7e9b      	ldrb	r3, [r3, #26]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d007      	beq.n	8003dbe <HCD_HC_IN_IRQHandler+0x342>
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003dae:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003db2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003db6:	2204      	movs	r2, #4
 8003db8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003dbc:	e7cc      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
          hhcd->hc[chnum].do_csplit = 0U;
 8003dbe:	233c      	movs	r3, #60	@ 0x3c
 8003dc0:	fb03 5304 	mla	r3, r3, r4, r5
 8003dc4:	76d9      	strb	r1, [r3, #27]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003dc6:	7719      	strb	r1, [r3, #28]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003dc8:	6853      	ldr	r3, [r2, #4]
 8003dca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dce:	6053      	str	r3, [r2, #4]
 8003dd0:	e7ed      	b.n	8003dae <HCD_HC_IN_IRQHandler+0x332>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dd2:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003dd6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003dda:	2202      	movs	r2, #2
 8003ddc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003de0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003de4:	4293      	cmp	r3, r2
 8003de6:	bf18      	it	ne
 8003de8:	2b00      	cmpne	r3, #0
 8003dea:	d1b5      	bne.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003dec:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003df0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003df4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003df8:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
 8003dfc:	e7ac      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
      hhcd->hc[chnum].state = HC_HALTED;
 8003dfe:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003e02:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003e06:	2102      	movs	r1, #2
 8003e08:	f883 104d 	strb.w	r1, [r3, #77]	@ 0x4d
      if (hhcd->hc[chnum].do_csplit == 1U)
 8003e0c:	7edb      	ldrb	r3, [r3, #27]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d1a2      	bne.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003e12:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003e16:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003e1a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003e1e:	2b03      	cmp	r3, #3
 8003e20:	d018      	beq.n	8003e54 <HCD_HC_IN_IRQHandler+0x3d8>
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e22:	233c      	movs	r3, #60	@ 0x3c
 8003e24:	fb03 5304 	mla	r3, r3, r4, r5
 8003e28:	2202      	movs	r2, #2
 8003e2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e2e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003e32:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003e36:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	bf18      	it	ne
 8003e3e:	2b00      	cmpne	r3, #0
 8003e40:	d18a      	bne.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e42:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e46:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e4a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e4e:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
 8003e52:	e781      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
          hhcd->hc[chnum].NyetErrCnt++;
 8003e54:	213c      	movs	r1, #60	@ 0x3c
 8003e56:	fb01 5104 	mla	r1, r1, r4, r5
 8003e5a:	6c8b      	ldr	r3, [r1, #72]	@ 0x48
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	648b      	str	r3, [r1, #72]	@ 0x48
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d916      	bls.n	8003e92 <HCD_HC_IN_IRQHandler+0x416>
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003e64:	460b      	mov	r3, r1
 8003e66:	2100      	movs	r1, #0
 8003e68:	6499      	str	r1, [r3, #72]	@ 0x48
            hhcd->hc[chnum].do_csplit = 0U;
 8003e6a:	76d9      	strb	r1, [r3, #27]
            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d804      	bhi.n	8003e7c <HCD_HC_IN_IRQHandler+0x400>
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003e72:	233c      	movs	r3, #60	@ 0x3c
 8003e74:	fb03 5304 	mla	r3, r3, r4, r5
 8003e78:	2101      	movs	r1, #1
 8003e7a:	7719      	strb	r1, [r3, #28]
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e7c:	6853      	ldr	r3, [r2, #4]
 8003e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e82:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e84:	233c      	movs	r3, #60	@ 0x3c
 8003e86:	fb03 5304 	mla	r3, r3, r4, r5
 8003e8a:	2204      	movs	r2, #4
 8003e8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003e90:	e7cd      	b.n	8003e2e <HCD_HC_IN_IRQHandler+0x3b2>
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e92:	233c      	movs	r3, #60	@ 0x3c
 8003e94:	fb03 5304 	mla	r3, r3, r4, r5
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003e9e:	e7c6      	b.n	8003e2e <HCD_HC_IN_IRQHandler+0x3b2>
      hhcd->hc[chnum].state = HC_HALTED;
 8003ea0:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003ea4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	f883 104d 	strb.w	r1, [r3, #77]	@ 0x4d
      if (hhcd->hc[chnum].do_csplit == 1U)
 8003eae:	7edb      	ldrb	r3, [r3, #27]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	f47f af51 	bne.w	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003eb6:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003eba:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003ebe:	f883 104c 	strb.w	r1, [r3, #76]	@ 0x4c
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003ec2:	6851      	ldr	r1, [r2, #4]
 8003ec4:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003ec8:	6051      	str	r1, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003eca:	68d1      	ldr	r1, [r2, #12]
 8003ecc:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8003ed0:	60d1      	str	r1, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003ed2:	68d1      	ldr	r1, [r2, #12]
 8003ed4:	f021 0120 	bic.w	r1, r1, #32
 8003ed8:	60d1      	str	r1, [r2, #12]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003eda:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	bf18      	it	ne
 8003ee2:	2b00      	cmpne	r3, #0
 8003ee4:	f47f af38 	bne.w	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ee8:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003eec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003ef0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ef4:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
 8003ef8:	e72e      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
      hhcd->hc[chnum].state = HC_HALTED;
 8003efa:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003efe:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f08:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003f0c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003f10:	4293      	cmp	r3, r2
 8003f12:	bf18      	it	ne
 8003f14:	2b00      	cmpne	r3, #0
 8003f16:	f47f af1f 	bne.w	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f1a:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f1e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f26:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
 8003f2a:	e715      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
      hhcd->hc[chnum].state = HC_HALTED;
 8003f2c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003f30:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003f34:	2202      	movs	r2, #2
 8003f36:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].ErrCnt++;
 8003f3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f3c:	3201      	adds	r2, #1
 8003f3e:	645a      	str	r2, [r3, #68]	@ 0x44
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f40:	2204      	movs	r2, #4
 8003f42:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8003f46:	e707      	b.n	8003d58 <HCD_HC_IN_IRQHandler+0x2dc>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003f48:	4621      	mov	r1, r4
 8003f4a:	6828      	ldr	r0, [r5, #0]
 8003f4c:	f005 f87a 	bl	8009044 <USB_ReadChInterrupts>
 8003f50:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8003f54:	d018      	beq.n	8003f88 <HCD_HC_IN_IRQHandler+0x50c>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f56:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003f5a:	2240      	movs	r2, #64	@ 0x40
 8003f5c:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_NYET;
 8003f60:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003f64:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003f68:	2205      	movs	r2, #5
 8003f6a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003f6e:	7e9b      	ldrb	r3, [r3, #26]
 8003f70:	b92b      	cbnz	r3, 8003f7e <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[chnum].ErrCnt = 0U;
 8003f72:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003f76:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	645a      	str	r2, [r3, #68]	@ 0x44
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003f7e:	4621      	mov	r1, r4
 8003f80:	6828      	ldr	r0, [r5, #0]
 8003f82:	f005 fa7f 	bl	8009484 <USB_HC_Halt>
 8003f86:	e5a4      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003f88:	4621      	mov	r1, r4
 8003f8a:	6828      	ldr	r0, [r5, #0]
 8003f8c:	f005 f85a 	bl	8009044 <USB_ReadChInterrupts>
 8003f90:	f010 0f10 	tst.w	r0, #16
 8003f94:	f43f ad9d 	beq.w	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003f98:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003f9c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003fa0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8003fa4:	2b03      	cmp	r3, #3
 8003fa6:	d028      	beq.n	8003ffa <HCD_HC_IN_IRQHandler+0x57e>
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	bf18      	it	ne
 8003fac:	2b00      	cmpne	r3, #0
 8003fae:	d117      	bne.n	8003fe0 <HCD_HC_IN_IRQHandler+0x564>
      hhcd->hc[chnum].ErrCnt = 0U;
 8003fb0:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003fb4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003fb8:	2200      	movs	r2, #0
 8003fba:	645a      	str	r2, [r3, #68]	@ 0x44
      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003fbc:	79ab      	ldrb	r3, [r5, #6]
 8003fbe:	b12b      	cbz	r3, 8003fcc <HCD_HC_IN_IRQHandler+0x550>
 8003fc0:	233c      	movs	r3, #60	@ 0x3c
 8003fc2:	fb03 5304 	mla	r3, r3, r4, r5
 8003fc6:	7edb      	ldrb	r3, [r3, #27]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d109      	bne.n	8003fe0 <HCD_HC_IN_IRQHandler+0x564>
        hhcd->hc[chnum].state = HC_NAK;
 8003fcc:	233c      	movs	r3, #60	@ 0x3c
 8003fce:	fb03 5304 	mla	r3, r3, r4, r5
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fd8:	4621      	mov	r1, r4
 8003fda:	6828      	ldr	r0, [r5, #0]
 8003fdc:	f005 fa52 	bl	8009484 <USB_HC_Halt>
    if (hhcd->hc[chnum].do_csplit == 1U)
 8003fe0:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8003fe4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003fe8:	7edb      	ldrb	r3, [r3, #27]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d012      	beq.n	8004014 <HCD_HC_IN_IRQHandler+0x598>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003fee:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8003ff2:	2210      	movs	r2, #16
 8003ff4:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
  }
 8003ff8:	e56b      	b.n	8003ad2 <HCD_HC_IN_IRQHandler+0x56>
      hhcd->hc[chnum].ErrCnt = 0U;
 8003ffa:	233c      	movs	r3, #60	@ 0x3c
 8003ffc:	fb03 5304 	mla	r3, r3, r4, r5
 8004000:	2200      	movs	r2, #0
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44
      hhcd->hc[chnum].state = HC_NAK;
 8004004:	2204      	movs	r2, #4
 8004006:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800400a:	4621      	mov	r1, r4
 800400c:	6828      	ldr	r0, [r5, #0]
 800400e:	f005 fa39 	bl	8009484 <USB_HC_Halt>
 8004012:	e7e5      	b.n	8003fe0 <HCD_HC_IN_IRQHandler+0x564>
      hhcd->hc[chnum].do_csplit = 0U;
 8004014:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004018:	eb05 0583 	add.w	r5, r5, r3, lsl #2
 800401c:	2300      	movs	r3, #0
 800401e:	76eb      	strb	r3, [r5, #27]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004020:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004024:	f8d3 2504 	ldr.w	r2, [r3, #1284]	@ 0x504
 8004028:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800402c:	f8c3 2504 	str.w	r2, [r3, #1284]	@ 0x504
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004030:	f8d3 250c 	ldr.w	r2, [r3, #1292]	@ 0x50c
 8004034:	f042 0220 	orr.w	r2, r2, #32
 8004038:	f8c3 250c 	str.w	r2, [r3, #1292]	@ 0x50c
 800403c:	e7d7      	b.n	8003fee <HCD_HC_IN_IRQHandler+0x572>
 800403e:	bf00      	nop

08004040 <HCD_HC_OUT_IRQHandler>:
{
 8004040:	b570      	push	{r4, r5, r6, lr}
 8004042:	4605      	mov	r5, r0
 8004044:	460c      	mov	r4, r1
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004046:	6806      	ldr	r6, [r0, #0]
  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004048:	4630      	mov	r0, r6
 800404a:	f004 fffb 	bl	8009044 <USB_ReadChInterrupts>
 800404e:	f010 0f04 	tst.w	r0, #4
 8004052:	d010      	beq.n	8004076 <HCD_HC_OUT_IRQHandler+0x36>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004054:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8004058:	2304      	movs	r3, #4
 800405a:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_XACTERR;
 800405e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004062:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004066:	2207      	movs	r2, #7
 8004068:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800406c:	4621      	mov	r1, r4
 800406e:	6828      	ldr	r0, [r5, #0]
 8004070:	f005 fa08 	bl	8009484 <USB_HC_Halt>
}
 8004074:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004076:	4621      	mov	r1, r4
 8004078:	6828      	ldr	r0, [r5, #0]
 800407a:	f004 ffe3 	bl	8009044 <USB_ReadChInterrupts>
 800407e:	f010 0f20 	tst.w	r0, #32
 8004082:	d04a      	beq.n	800411a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004084:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8004088:	2320      	movs	r3, #32
 800408a:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
    if (hhcd->hc[chnum].do_ping == 1U)
 800408e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004092:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004096:	7e5b      	ldrb	r3, [r3, #25]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d02d      	beq.n	80040f8 <HCD_HC_OUT_IRQHandler+0xb8>
    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800409c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040a0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80040a4:	7e9b      	ldrb	r3, [r3, #26]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d1e4      	bne.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
 80040aa:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040ae:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80040b2:	7edb      	ldrb	r3, [r3, #27]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1dd      	bne.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80040b8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040bc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80040c0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d005      	beq.n	80040d4 <HCD_HC_OUT_IRQHandler+0x94>
        hhcd->hc[chnum].do_csplit = 1U;
 80040c8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80040d0:	2201      	movs	r2, #1
 80040d2:	76da      	strb	r2, [r3, #27]
      hhcd->hc[chnum].state = HC_ACK;
 80040d4:	0126      	lsls	r6, r4, #4
 80040d6:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040da:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80040de:	2203      	movs	r2, #3
 80040e0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040e4:	4621      	mov	r1, r4
 80040e6:	6828      	ldr	r0, [r5, #0]
 80040e8:	f005 f9cc 	bl	8009484 <USB_HC_Halt>
      hhcd->hc[chnum].ErrCnt = 0U;
 80040ec:	1b36      	subs	r6, r6, r4
 80040ee:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80040f2:	2300      	movs	r3, #0
 80040f4:	6473      	str	r3, [r6, #68]	@ 0x44
 80040f6:	e7bd      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
      hhcd->hc[chnum].do_ping = 0U;
 80040f8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80040fc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004100:	2200      	movs	r2, #0
 8004102:	765a      	strb	r2, [r3, #25]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004104:	2202      	movs	r2, #2
 8004106:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      hhcd->hc[chnum].state = HC_ACK;
 800410a:	2203      	movs	r2, #3
 800410c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004110:	4621      	mov	r1, r4
 8004112:	6828      	ldr	r0, [r5, #0]
 8004114:	f005 f9b6 	bl	8009484 <USB_HC_Halt>
 8004118:	e7c0      	b.n	800409c <HCD_HC_OUT_IRQHandler+0x5c>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800411a:	4621      	mov	r1, r4
 800411c:	6828      	ldr	r0, [r5, #0]
 800411e:	f004 ff91 	bl	8009044 <USB_ReadChInterrupts>
 8004122:	f410 7f00 	tst.w	r0, #512	@ 0x200
 8004126:	d00a      	beq.n	800413e <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004128:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 800412c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004130:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004134:	4621      	mov	r1, r4
 8004136:	6828      	ldr	r0, [r5, #0]
 8004138:	f005 f9a4 	bl	8009484 <USB_HC_Halt>
 800413c:	e79a      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800413e:	4621      	mov	r1, r4
 8004140:	6828      	ldr	r0, [r5, #0]
 8004142:	f004 ff7f 	bl	8009044 <USB_ReadChInterrupts>
 8004146:	f010 0f01 	tst.w	r0, #1
 800414a:	d03b      	beq.n	80041c4 <HCD_HC_OUT_IRQHandler+0x184>
    hhcd->hc[chnum].ErrCnt = 0U;
 800414c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004150:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004154:	2200      	movs	r2, #0
 8004156:	645a      	str	r2, [r3, #68]	@ 0x44
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004158:	4621      	mov	r1, r4
 800415a:	6828      	ldr	r0, [r5, #0]
 800415c:	f004 ff72 	bl	8009044 <USB_ReadChInterrupts>
 8004160:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8004164:	d00a      	beq.n	800417c <HCD_HC_OUT_IRQHandler+0x13c>
      hhcd->hc[chnum].do_ping = 1U;
 8004166:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 800416a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800416e:	2201      	movs	r2, #1
 8004170:	765a      	strb	r2, [r3, #25]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004172:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004176:	2240      	movs	r2, #64	@ 0x40
 8004178:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    if (hhcd->hc[chnum].do_csplit != 0U)
 800417c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004180:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004184:	7edb      	ldrb	r3, [r3, #27]
 8004186:	b16b      	cbz	r3, 80041a4 <HCD_HC_OUT_IRQHandler+0x164>
      hhcd->hc[chnum].do_csplit = 0U;
 8004188:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 800418c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004190:	2200      	movs	r2, #0
 8004192:	76da      	strb	r2, [r3, #27]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004194:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004198:	f8d3 2504 	ldr.w	r2, [r3, #1284]	@ 0x504
 800419c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80041a0:	f8c3 2504 	str.w	r2, [r3, #1284]	@ 0x504
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80041a4:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 80041a8:	2201      	movs	r2, #1
 80041aa:	f8c6 2508 	str.w	r2, [r6, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_XFRC;
 80041ae:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80041b2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80041b6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ba:	4621      	mov	r1, r4
 80041bc:	6828      	ldr	r0, [r5, #0]
 80041be:	f005 f961 	bl	8009484 <USB_HC_Halt>
 80041c2:	e757      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80041c4:	4621      	mov	r1, r4
 80041c6:	6828      	ldr	r0, [r5, #0]
 80041c8:	f004 ff3c 	bl	8009044 <USB_ReadChInterrupts>
 80041cc:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80041d0:	d01e      	beq.n	8004210 <HCD_HC_OUT_IRQHandler+0x1d0>
    hhcd->hc[chnum].state = HC_NYET;
 80041d2:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80041d6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80041da:	2205      	movs	r2, #5
 80041dc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    if (hhcd->hc[chnum].do_ssplit == 0U)
 80041e0:	7e9b      	ldrb	r3, [r3, #26]
 80041e2:	b92b      	cbnz	r3, 80041f0 <HCD_HC_OUT_IRQHandler+0x1b0>
      hhcd->hc[chnum].do_ping = 1U;
 80041e4:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80041e8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80041ec:	2201      	movs	r2, #1
 80041ee:	765a      	strb	r2, [r3, #25]
    hhcd->hc[chnum].ErrCnt = 0U;
 80041f0:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 80041f4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80041f8:	2200      	movs	r2, #0
 80041fa:	645a      	str	r2, [r3, #68]	@ 0x44
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041fc:	4621      	mov	r1, r4
 80041fe:	6828      	ldr	r0, [r5, #0]
 8004200:	f005 f940 	bl	8009484 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004204:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8004208:	2340      	movs	r3, #64	@ 0x40
 800420a:	f8c6 3508 	str.w	r3, [r6, #1288]	@ 0x508
 800420e:	e731      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004210:	4621      	mov	r1, r4
 8004212:	6828      	ldr	r0, [r5, #0]
 8004214:	f004 ff16 	bl	8009044 <USB_ReadChInterrupts>
 8004218:	f010 0f08 	tst.w	r0, #8
 800421c:	d010      	beq.n	8004240 <HCD_HC_OUT_IRQHandler+0x200>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800421e:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004222:	2208      	movs	r2, #8
 8004224:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
    hhcd->hc[chnum].state = HC_STALL;
 8004228:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 800422c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004230:	2206      	movs	r2, #6
 8004232:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004236:	4621      	mov	r1, r4
 8004238:	6828      	ldr	r0, [r5, #0]
 800423a:	f005 f923 	bl	8009484 <USB_HC_Halt>
 800423e:	e719      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004240:	4621      	mov	r1, r4
 8004242:	6828      	ldr	r0, [r5, #0]
 8004244:	f004 fefe 	bl	8009044 <USB_ReadChInterrupts>
 8004248:	f010 0f10 	tst.w	r0, #16
 800424c:	d020      	beq.n	8004290 <HCD_HC_OUT_IRQHandler+0x250>
    hhcd->hc[chnum].ErrCnt = 0U;
 800424e:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004252:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004256:	2200      	movs	r2, #0
 8004258:	645a      	str	r2, [r3, #68]	@ 0x44
    hhcd->hc[chnum].state = HC_NAK;
 800425a:	2204      	movs	r2, #4
 800425c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    if (hhcd->hc[chnum].do_ping == 0U)
 8004260:	7e5b      	ldrb	r3, [r3, #25]
 8004262:	b95b      	cbnz	r3, 800427c <HCD_HC_OUT_IRQHandler+0x23c>
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004264:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004268:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800426c:	7e1b      	ldrb	r3, [r3, #24]
 800426e:	b92b      	cbnz	r3, 800427c <HCD_HC_OUT_IRQHandler+0x23c>
        hhcd->hc[chnum].do_ping = 1U;
 8004270:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004274:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004278:	2201      	movs	r2, #1
 800427a:	765a      	strb	r2, [r3, #25]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800427c:	4621      	mov	r1, r4
 800427e:	6828      	ldr	r0, [r5, #0]
 8004280:	f005 f900 	bl	8009484 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004284:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004288:	2210      	movs	r2, #16
 800428a:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
 800428e:	e6f1      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004290:	4621      	mov	r1, r4
 8004292:	6828      	ldr	r0, [r5, #0]
 8004294:	f004 fed6 	bl	8009044 <USB_ReadChInterrupts>
 8004298:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800429c:	d038      	beq.n	8004310 <HCD_HC_OUT_IRQHandler+0x2d0>
    if (hhcd->Init.dma_enable == 0U)
 800429e:	79ab      	ldrb	r3, [r5, #6]
 80042a0:	b1f3      	cbz	r3, 80042e0 <HCD_HC_OUT_IRQHandler+0x2a0>
      hhcd->hc[chnum].ErrCnt++;
 80042a2:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
 80042a6:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 80042aa:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80042ac:	3301      	adds	r3, #1
 80042ae:	6453      	str	r3, [r2, #68]	@ 0x44
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d820      	bhi.n	80042f6 <HCD_HC_OUT_IRQHandler+0x2b6>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042b4:	233c      	movs	r3, #60	@ 0x3c
 80042b6:	fb03 5304 	mla	r3, r3, r4, r5
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80042c0:	eb06 1244 	add.w	r2, r6, r4, lsl #5
 80042c4:	f8d2 3500 	ldr.w	r3, [r2, #1280]	@ 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042c8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042cc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80042d0:	f8c2 3500 	str.w	r3, [r2, #1280]	@ 0x500
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80042d4:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 80042d8:	2280      	movs	r2, #128	@ 0x80
 80042da:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
 80042de:	e6c9      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
      hhcd->hc[chnum].state = HC_XACTERR;
 80042e0:	233c      	movs	r3, #60	@ 0x3c
 80042e2:	fb03 5304 	mla	r3, r3, r4, r5
 80042e6:	2207      	movs	r2, #7
 80042e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042ec:	4621      	mov	r1, r4
 80042ee:	6828      	ldr	r0, [r5, #0]
 80042f0:	f005 f8c8 	bl	8009484 <USB_HC_Halt>
 80042f4:	e7ee      	b.n	80042d4 <HCD_HC_OUT_IRQHandler+0x294>
        hhcd->hc[chnum].ErrCnt = 0U;
 80042f6:	233c      	movs	r3, #60	@ 0x3c
 80042f8:	fb03 5304 	mla	r3, r3, r4, r5
 80042fc:	2200      	movs	r2, #0
 80042fe:	645a      	str	r2, [r3, #68]	@ 0x44
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004300:	2204      	movs	r2, #4
 8004302:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004306:	4621      	mov	r1, r4
 8004308:	4628      	mov	r0, r5
 800430a:	f008 f9d7 	bl	800c6bc <HAL_HCD_HC_NotifyURBChange_Callback>
 800430e:	e7e1      	b.n	80042d4 <HCD_HC_OUT_IRQHandler+0x294>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004310:	4621      	mov	r1, r4
 8004312:	6828      	ldr	r0, [r5, #0]
 8004314:	f004 fe96 	bl	8009044 <USB_ReadChInterrupts>
 8004318:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 800431c:	d010      	beq.n	8004340 <HCD_HC_OUT_IRQHandler+0x300>
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800431e:	233c      	movs	r3, #60	@ 0x3c
 8004320:	fb03 5304 	mla	r3, r3, r4, r5
 8004324:	2209      	movs	r2, #9
 8004326:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800432a:	4621      	mov	r1, r4
 800432c:	6828      	ldr	r0, [r5, #0]
 800432e:	f005 f8a9 	bl	8009484 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004332:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8004336:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800433a:	f8c3 2508 	str.w	r2, [r3, #1288]	@ 0x508
 800433e:	e699      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004340:	4621      	mov	r1, r4
 8004342:	6828      	ldr	r0, [r5, #0]
 8004344:	f004 fe7e 	bl	8009044 <USB_ReadChInterrupts>
 8004348:	f010 0f02 	tst.w	r0, #2
 800434c:	f43f ae92 	beq.w	8004074 <HCD_HC_OUT_IRQHandler+0x34>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004350:	eb06 1644 	add.w	r6, r6, r4, lsl #5
 8004354:	f506 62a0 	add.w	r2, r6, #1280	@ 0x500
 8004358:	2302      	movs	r3, #2
 800435a:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[chnum].state == HC_XFRC)
 800435c:	233c      	movs	r3, #60	@ 0x3c
 800435e:	fb03 5304 	mla	r3, r3, r4, r5
 8004362:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8004366:	3b01      	subs	r3, #1
 8004368:	2b08      	cmp	r3, #8
 800436a:	f63f ae83 	bhi.w	8004074 <HCD_HC_OUT_IRQHandler+0x34>
 800436e:	a101      	add	r1, pc, #4	@ (adr r1, 8004374 <HCD_HC_OUT_IRQHandler+0x334>)
 8004370:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004374:	08004399 	.word	0x08004399
 8004378:	08004075 	.word	0x08004075
 800437c:	08004407 	.word	0x08004407
 8004380:	08004425 	.word	0x08004425
 8004384:	0800444f 	.word	0x0800444f
 8004388:	08004473 	.word	0x08004473
 800438c:	08004487 	.word	0x08004487
 8004390:	08004075 	.word	0x08004075
 8004394:	08004487 	.word	0x08004487
      hhcd->hc[chnum].state = HC_HALTED;
 8004398:	233c      	movs	r3, #60	@ 0x3c
 800439a:	fb03 5304 	mla	r3, r3, r4, r5
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state = URB_DONE;
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80043aa:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80043ae:	3b02      	subs	r3, #2
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d853      	bhi.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
        if (hhcd->Init.dma_enable == 0U)
 80043b6:	79a9      	ldrb	r1, [r5, #6]
 80043b8:	b941      	cbnz	r1, 80043cc <HCD_HC_OUT_IRQHandler+0x38c>
          hhcd->hc[chnum].toggle_out ^= 1U;
 80043ba:	233c      	movs	r3, #60	@ 0x3c
 80043bc:	fb03 5304 	mla	r3, r3, r4, r5
 80043c0:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80043c4:	f082 0201 	eor.w	r2, r2, #1
 80043c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80043cc:	2901      	cmp	r1, #1
 80043ce:	d146      	bne.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
 80043d0:	233c      	movs	r3, #60	@ 0x3c
 80043d2:	fb03 5304 	mla	r3, r3, r4, r5
 80043d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d040      	beq.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80043dc:	223c      	movs	r2, #60	@ 0x3c
 80043de:	fb02 5204 	mla	r2, r2, r4, r5
 80043e2:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80043e4:	4413      	add	r3, r2
 80043e6:	3b01      	subs	r3, #1
 80043e8:	fbb3 f3f2 	udiv	r3, r3, r2
          if ((num_packets & 1U) != 0U)
 80043ec:	f013 0f01 	tst.w	r3, #1
 80043f0:	d035      	beq.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
            hhcd->hc[chnum].toggle_out ^= 1U;
 80043f2:	233c      	movs	r3, #60	@ 0x3c
 80043f4:	fb03 5304 	mla	r3, r3, r4, r5
 80043f8:	f893 203d 	ldrb.w	r2, [r3, #61]	@ 0x3d
 80043fc:	f082 0201 	eor.w	r2, r2, #1
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004404:	e02b      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
      hhcd->hc[chnum].state = HC_HALTED;
 8004406:	233c      	movs	r3, #60	@ 0x3c
 8004408:	fb03 5304 	mla	r3, r3, r4, r5
 800440c:	2202      	movs	r2, #2
 800440e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      if (hhcd->hc[chnum].do_csplit == 1U)
 8004412:	7edb      	ldrb	r3, [r3, #27]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d122      	bne.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004418:	233c      	movs	r3, #60	@ 0x3c
 800441a:	fb03 5304 	mla	r3, r3, r4, r5
 800441e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8004422:	e01c      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
      hhcd->hc[chnum].state = HC_HALTED;
 8004424:	233c      	movs	r3, #60	@ 0x3c
 8004426:	fb03 5304 	mla	r3, r3, r4, r5
 800442a:	2102      	movs	r1, #2
 800442c:	f883 104d 	strb.w	r1, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004430:	f883 104c 	strb.w	r1, [r3, #76]	@ 0x4c
      if (hhcd->hc[chnum].do_csplit == 1U)
 8004434:	7edb      	ldrb	r3, [r3, #27]
 8004436:	2b01      	cmp	r3, #1
 8004438:	d111      	bne.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
        hhcd->hc[chnum].do_csplit = 0U;
 800443a:	233c      	movs	r3, #60	@ 0x3c
 800443c:	fb03 5304 	mla	r3, r3, r4, r5
 8004440:	2100      	movs	r1, #0
 8004442:	76d9      	strb	r1, [r3, #27]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004444:	6853      	ldr	r3, [r2, #4]
 8004446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800444a:	6053      	str	r3, [r2, #4]
 800444c:	e007      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
      hhcd->hc[chnum].state = HC_HALTED;
 800444e:	233c      	movs	r3, #60	@ 0x3c
 8004450:	fb03 5304 	mla	r3, r3, r4, r5
 8004454:	2202      	movs	r2, #2
 8004456:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800445a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800445e:	233c      	movs	r3, #60	@ 0x3c
 8004460:	fb03 5304 	mla	r3, r3, r4, r5
 8004464:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 8004468:	4621      	mov	r1, r4
 800446a:	4628      	mov	r0, r5
 800446c:	f008 f926 	bl	800c6bc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004470:	e600      	b.n	8004074 <HCD_HC_OUT_IRQHandler+0x34>
      hhcd->hc[chnum].state = HC_HALTED;
 8004472:	233c      	movs	r3, #60	@ 0x3c
 8004474:	fb03 5304 	mla	r3, r3, r4, r5
 8004478:	2202      	movs	r2, #2
 800447a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800447e:	2205      	movs	r2, #5
 8004480:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 8004484:	e7eb      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
      hhcd->hc[chnum].state = HC_HALTED;
 8004486:	233c      	movs	r3, #60	@ 0x3c
 8004488:	fb03 5304 	mla	r3, r3, r4, r5
 800448c:	2202      	movs	r2, #2
 800448e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      hhcd->hc[chnum].ErrCnt++;
 8004492:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004494:	3201      	adds	r2, #1
 8004496:	645a      	str	r2, [r3, #68]	@ 0x44
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004498:	2a02      	cmp	r2, #2
 800449a:	d908      	bls.n	80044ae <HCD_HC_OUT_IRQHandler+0x46e>
        hhcd->hc[chnum].ErrCnt = 0U;
 800449c:	233c      	movs	r3, #60	@ 0x3c
 800449e:	fb03 5304 	mla	r3, r3, r4, r5
 80044a2:	2200      	movs	r2, #0
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80044a6:	2204      	movs	r2, #4
 80044a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
 80044ac:	e7d7      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044ae:	233c      	movs	r3, #60	@ 0x3c
 80044b0:	fb03 5304 	mla	r3, r3, r4, r5
 80044b4:	2202      	movs	r2, #2
 80044b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80044ba:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80044c6:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
 80044ca:	e7c8      	b.n	800445e <HCD_HC_OUT_IRQHandler+0x41e>

080044cc <HAL_HCD_IRQHandler>:
{
 80044cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ce:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80044d0:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80044d2:	4628      	mov	r0, r5
 80044d4:	f004 fdea 	bl	80090ac <USB_GetMode>
 80044d8:	2801      	cmp	r0, #1
 80044da:	d000      	beq.n	80044de <HAL_HCD_IRQHandler+0x12>
}
 80044dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80044de:	6820      	ldr	r0, [r4, #0]
 80044e0:	f004 fdac 	bl	800903c <USB_ReadInterrupts>
 80044e4:	2800      	cmp	r0, #0
 80044e6:	d0f9      	beq.n	80044dc <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80044e8:	6820      	ldr	r0, [r4, #0]
 80044ea:	f004 fda7 	bl	800903c <USB_ReadInterrupts>
 80044ee:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 80044f2:	d003      	beq.n	80044fc <HAL_HCD_IRQHandler+0x30>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80044fa:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80044fc:	6820      	ldr	r0, [r4, #0]
 80044fe:	f004 fd9d 	bl	800903c <USB_ReadInterrupts>
 8004502:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 8004506:	d003      	beq.n	8004510 <HAL_HCD_IRQHandler+0x44>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004508:	6823      	ldr	r3, [r4, #0]
 800450a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800450e:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004510:	6820      	ldr	r0, [r4, #0]
 8004512:	f004 fd93 	bl	800903c <USB_ReadInterrupts>
 8004516:	f010 6f80 	tst.w	r0, #67108864	@ 0x4000000
 800451a:	d003      	beq.n	8004524 <HAL_HCD_IRQHandler+0x58>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800451c:	6823      	ldr	r3, [r4, #0]
 800451e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8004522:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004524:	6820      	ldr	r0, [r4, #0]
 8004526:	f004 fd89 	bl	800903c <USB_ReadInterrupts>
 800452a:	f010 0f02 	tst.w	r0, #2
 800452e:	d002      	beq.n	8004536 <HAL_HCD_IRQHandler+0x6a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	2202      	movs	r2, #2
 8004534:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	f004 fd80 	bl	800903c <USB_ReadInterrupts>
 800453c:	f010 5f00 	tst.w	r0, #536870912	@ 0x20000000
 8004540:	d008      	beq.n	8004554 <HAL_HCD_IRQHandler+0x88>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004548:	615a      	str	r2, [r3, #20]
      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800454a:	f8d5 3440 	ldr.w	r3, [r5, #1088]	@ 0x440
 800454e:	f013 0f01 	tst.w	r3, #1
 8004552:	d025      	beq.n	80045a0 <HAL_HCD_IRQHandler+0xd4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004554:	6820      	ldr	r0, [r4, #0]
 8004556:	f004 fd71 	bl	800903c <USB_ReadInterrupts>
 800455a:	f010 7f80 	tst.w	r0, #16777216	@ 0x1000000
 800455e:	d132      	bne.n	80045c6 <HAL_HCD_IRQHandler+0xfa>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004560:	6820      	ldr	r0, [r4, #0]
 8004562:	f004 fd6b 	bl	800903c <USB_ReadInterrupts>
 8004566:	f010 0f08 	tst.w	r0, #8
 800456a:	d130      	bne.n	80045ce <HAL_HCD_IRQHandler+0x102>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	f004 fd65 	bl	800903c <USB_ReadInterrupts>
 8004572:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 8004576:	d131      	bne.n	80045dc <HAL_HCD_IRQHandler+0x110>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004578:	6820      	ldr	r0, [r4, #0]
 800457a:	f004 fd5f 	bl	800903c <USB_ReadInterrupts>
 800457e:	f010 0f10 	tst.w	r0, #16
 8004582:	d0ab      	beq.n	80044dc <HAL_HCD_IRQHandler+0x10>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004584:	6822      	ldr	r2, [r4, #0]
 8004586:	6993      	ldr	r3, [r2, #24]
 8004588:	f023 0310 	bic.w	r3, r3, #16
 800458c:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 800458e:	4620      	mov	r0, r4
 8004590:	f7ff f88c 	bl	80036ac <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004594:	6822      	ldr	r2, [r4, #0]
 8004596:	6993      	ldr	r3, [r2, #24]
 8004598:	f043 0310 	orr.w	r3, r3, #16
 800459c:	6193      	str	r3, [r2, #24]
 800459e:	e79d      	b.n	80044dc <HAL_HCD_IRQHandler+0x10>
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80045a0:	2110      	movs	r1, #16
 80045a2:	4628      	mov	r0, r5
 80045a4:	f004 f924 	bl	80087f0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80045a8:	4628      	mov	r0, r5
 80045aa:	f004 f946 	bl	800883a <USB_FlushRxFifo>
        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80045ae:	7a63      	ldrb	r3, [r4, #9]
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d003      	beq.n	80045bc <HAL_HCD_IRQHandler+0xf0>
        HAL_HCD_Disconnect_Callback(hhcd);
 80045b4:	4620      	mov	r0, r4
 80045b6:	f008 f87b 	bl	800c6b0 <HAL_HCD_Disconnect_Callback>
 80045ba:	e7cb      	b.n	8004554 <HAL_HCD_IRQHandler+0x88>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80045bc:	2101      	movs	r1, #1
 80045be:	6820      	ldr	r0, [r4, #0]
 80045c0:	f004 fe54 	bl	800926c <USB_InitFSLSPClkSel>
 80045c4:	e7f6      	b.n	80045b4 <HAL_HCD_IRQHandler+0xe8>
      HCD_Port_IRQHandler(hhcd);
 80045c6:	4620      	mov	r0, r4
 80045c8:	f7ff f9ff 	bl	80039ca <HCD_Port_IRQHandler>
 80045cc:	e7c8      	b.n	8004560 <HAL_HCD_IRQHandler+0x94>
      HAL_HCD_SOF_Callback(hhcd);
 80045ce:	4620      	mov	r0, r4
 80045d0:	f008 f862 	bl	800c698 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	2208      	movs	r2, #8
 80045d8:	615a      	str	r2, [r3, #20]
 80045da:	e7c7      	b.n	800456c <HAL_HCD_IRQHandler+0xa0>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80045dc:	6820      	ldr	r0, [r4, #0]
 80045de:	f004 ff4c 	bl	800947a <USB_HC_ReadInterrupt>
 80045e2:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80045e4:	2600      	movs	r6, #0
 80045e6:	e004      	b.n	80045f2 <HAL_HCD_IRQHandler+0x126>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80045e8:	b2f1      	uxtb	r1, r6
 80045ea:	4620      	mov	r0, r4
 80045ec:	f7ff fd28 	bl	8004040 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80045f0:	3601      	adds	r6, #1
 80045f2:	7963      	ldrb	r3, [r4, #5]
 80045f4:	42b3      	cmp	r3, r6
 80045f6:	d912      	bls.n	800461e <HAL_HCD_IRQHandler+0x152>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80045f8:	f006 030f 	and.w	r3, r6, #15
 80045fc:	fa27 f303 	lsr.w	r3, r7, r3
 8004600:	f013 0f01 	tst.w	r3, #1
 8004604:	d0f4      	beq.n	80045f0 <HAL_HCD_IRQHandler+0x124>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004606:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 800460a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
 800460e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8004612:	d0e9      	beq.n	80045e8 <HAL_HCD_IRQHandler+0x11c>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004614:	b2f1      	uxtb	r1, r6
 8004616:	4620      	mov	r0, r4
 8004618:	f7ff fa30 	bl	8003a7c <HCD_HC_IN_IRQHandler>
 800461c:	e7e8      	b.n	80045f0 <HAL_HCD_IRQHandler+0x124>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800461e:	6823      	ldr	r3, [r4, #0]
 8004620:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004624:	615a      	str	r2, [r3, #20]
 8004626:	e7a7      	b.n	8004578 <HAL_HCD_IRQHandler+0xac>

08004628 <HAL_HCD_Start>:
  __HAL_LOCK(hhcd);
 8004628:	f890 33d4 	ldrb.w	r3, [r0, #980]	@ 0x3d4
 800462c:	2b01      	cmp	r3, #1
 800462e:	d00e      	beq.n	800464e <HAL_HCD_Start+0x26>
{
 8004630:	b510      	push	{r4, lr}
 8004632:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 8004634:	2101      	movs	r1, #1
 8004636:	f880 13d4 	strb.w	r1, [r0, #980]	@ 0x3d4
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800463a:	6800      	ldr	r0, [r0, #0]
 800463c:	f004 fe56 	bl	80092ec <USB_DriveVbus>
  __HAL_HCD_ENABLE(hhcd);
 8004640:	6820      	ldr	r0, [r4, #0]
 8004642:	f004 f8c9 	bl	80087d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004646:	2000      	movs	r0, #0
 8004648:	f884 03d4 	strb.w	r0, [r4, #980]	@ 0x3d4
}
 800464c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 800464e:	2002      	movs	r0, #2
}
 8004650:	4770      	bx	lr

08004652 <HAL_HCD_Stop>:
  __HAL_LOCK(hhcd);
 8004652:	f890 33d4 	ldrb.w	r3, [r0, #980]	@ 0x3d4
 8004656:	2b01      	cmp	r3, #1
 8004658:	d00b      	beq.n	8004672 <HAL_HCD_Stop+0x20>
{
 800465a:	b510      	push	{r4, lr}
 800465c:	4604      	mov	r4, r0
  __HAL_LOCK(hhcd);
 800465e:	2301      	movs	r3, #1
 8004660:	f880 33d4 	strb.w	r3, [r0, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8004664:	6800      	ldr	r0, [r0, #0]
 8004666:	f005 f8f1 	bl	800984c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800466a:	2000      	movs	r0, #0
 800466c:	f884 03d4 	strb.w	r0, [r4, #980]	@ 0x3d4
}
 8004670:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hhcd);
 8004672:	2002      	movs	r0, #2
}
 8004674:	4770      	bx	lr

08004676 <HAL_HCD_ResetPort>:
{
 8004676:	b508      	push	{r3, lr}
  return (USB_ResetPort(hhcd->Instance));
 8004678:	6800      	ldr	r0, [r0, #0]
 800467a:	f004 fe18 	bl	80092ae <USB_ResetPort>
}
 800467e:	bd08      	pop	{r3, pc}

08004680 <HAL_HCD_HC_GetURBState>:
  return hhcd->hc[chnum].urb_state;
 8004680:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 8004684:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8004688:	f890 004c 	ldrb.w	r0, [r0, #76]	@ 0x4c
 800468c:	4770      	bx	lr

0800468e <HAL_HCD_HC_GetXferCount>:
  return hhcd->hc[chnum].xfer_count;
 800468e:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 8004692:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8004696:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8004698:	4770      	bx	lr

0800469a <HAL_HCD_GetCurrentFrame>:
{
 800469a:	b508      	push	{r3, lr}
  return (USB_GetCurrentFrame(hhcd->Instance));
 800469c:	6800      	ldr	r0, [r0, #0]
 800469e:	f004 fe53 	bl	8009348 <USB_GetCurrentFrame>
}
 80046a2:	bd08      	pop	{r3, pc}

080046a4 <HAL_HCD_GetCurrentSpeed>:
{
 80046a4:	b508      	push	{r3, lr}
  return (USB_GetHostSpeed(hhcd->Instance));
 80046a6:	6800      	ldr	r0, [r0, #0]
 80046a8:	f004 fe43 	bl	8009332 <USB_GetHostSpeed>
}
 80046ac:	bd08      	pop	{r3, pc}

080046ae <HAL_HCD_HC_ClearHubInfo>:
  hhcd->hc[ch_num].do_ssplit = 0U;
 80046ae:	ebc1 1201 	rsb	r2, r1, r1, lsl #4
 80046b2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80046b6:	2000      	movs	r0, #0
 80046b8:	7690      	strb	r0, [r2, #26]
  hhcd->hc[ch_num].do_csplit = 0U;
 80046ba:	76d0      	strb	r0, [r2, #27]
  hhcd->hc[ch_num].hub_addr = 0U;
 80046bc:	f882 0025 	strb.w	r0, [r2, #37]	@ 0x25
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80046c0:	f882 0024 	strb.w	r0, [r2, #36]	@ 0x24
}
 80046c4:	4770      	bx	lr

080046c6 <HAL_HCD_HC_Init>:
{
 80046c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ca:	b085      	sub	sp, #20
 80046cc:	461f      	mov	r7, r3
 80046ce:	f89d a038 	ldrb.w	sl, [sp, #56]	@ 0x38
 80046d2:	f89d 903c 	ldrb.w	r9, [sp, #60]	@ 0x3c
 80046d6:	f8bd b040 	ldrh.w	fp, [sp, #64]	@ 0x40
  __HAL_LOCK(hhcd);
 80046da:	f890 33d4 	ldrb.w	r3, [r0, #980]	@ 0x3d4
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d054      	beq.n	800478c <HAL_HCD_HC_Init+0xc6>
 80046e2:	4605      	mov	r5, r0
 80046e4:	460c      	mov	r4, r1
 80046e6:	4616      	mov	r6, r2
 80046e8:	46d8      	mov	r8, fp
 80046ea:	2301      	movs	r3, #1
 80046ec:	f880 33d4 	strb.w	r3, [r0, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80046f0:	ebc1 1301 	rsb	r3, r1, r1, lsl #4
 80046f4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80046f8:	2200      	movs	r2, #0
 80046fa:	765a      	strb	r2, [r3, #25]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80046fc:	751f      	strb	r7, [r3, #20]
  hhcd->hc[ch_num].ch_num = ch_num;
 80046fe:	7559      	strb	r1, [r3, #21]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004700:	f883 9026 	strb.w	r9, [r3, #38]	@ 0x26
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004704:	f006 027f 	and.w	r2, r6, #127	@ 0x7f
 8004708:	759a      	strb	r2, [r3, #22]
  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800470a:	f7ff ffd0 	bl	80046ae <HAL_HCD_HC_ClearHubInfo>
  if ((epnum & 0x80U) == 0x80U)
 800470e:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8004712:	d129      	bne.n	8004768 <HAL_HCD_HC_Init+0xa2>
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004714:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004718:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800471c:	2200      	movs	r2, #0
 800471e:	75da      	strb	r2, [r3, #23]
  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8004720:	6828      	ldr	r0, [r5, #0]
 8004722:	f004 fe06 	bl	8009332 <USB_GetHostSpeed>
  if (ep_type == EP_TYPE_ISOC)
 8004726:	f1b9 0f01 	cmp.w	r9, #1
 800472a:	d024      	beq.n	8004776 <HAL_HCD_HC_Init+0xb0>
  hhcd->hc[ch_num].speed = speed;
 800472c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 8004730:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004734:	f883 a018 	strb.w	sl, [r3, #24]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8004738:	fa1f f388 	uxth.w	r3, r8
 800473c:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
 8004740:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8004744:	8513      	strh	r3, [r2, #40]	@ 0x28
  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8004746:	9302      	str	r3, [sp, #8]
 8004748:	f8cd 9004 	str.w	r9, [sp, #4]
 800474c:	f8cd a000 	str.w	sl, [sp]
 8004750:	463b      	mov	r3, r7
 8004752:	4632      	mov	r2, r6
 8004754:	4621      	mov	r1, r4
 8004756:	6828      	ldr	r0, [r5, #0]
 8004758:	f004 fdfb 	bl	8009352 <USB_HC_Init>
  __HAL_UNLOCK(hhcd);
 800475c:	2300      	movs	r3, #0
 800475e:	f885 33d4 	strb.w	r3, [r5, #980]	@ 0x3d4
}
 8004762:	b005      	add	sp, #20
 8004764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004768:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
 800476c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004770:	2201      	movs	r2, #1
 8004772:	75da      	strb	r2, [r3, #23]
 8004774:	e7d4      	b.n	8004720 <HAL_HCD_HC_Init+0x5a>
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8004776:	f1ba 0f01 	cmp.w	sl, #1
 800477a:	bf08      	it	eq
 800477c:	2800      	cmpeq	r0, #0
 800477e:	d1d5      	bne.n	800472c <HAL_HCD_HC_Init+0x66>
      if (HCcharMps > ISO_SPLT_MPS)
 8004780:	f1bb 0fbc 	cmp.w	fp, #188	@ 0xbc
 8004784:	d9d2      	bls.n	800472c <HAL_HCD_HC_Init+0x66>
        HCcharMps = ISO_SPLT_MPS;
 8004786:	f04f 08bc 	mov.w	r8, #188	@ 0xbc
 800478a:	e7cf      	b.n	800472c <HAL_HCD_HC_Init+0x66>
  __HAL_LOCK(hhcd);
 800478c:	2002      	movs	r0, #2
 800478e:	e7e8      	b.n	8004762 <HAL_HCD_HC_Init+0x9c>

08004790 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004794:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004796:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 800479a:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800479e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80047a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d854      	bhi.n	8004854 <PCD_WriteEmptyTxFifo+0xc4>
 80047aa:	4607      	mov	r7, r0
 80047ac:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 80047ae:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 80047b0:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 80047b4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80047b8:	69d2      	ldr	r2, [r2, #28]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d300      	bcc.n	80047c0 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 80047be:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 80047c0:	f102 0903 	add.w	r9, r2, #3
 80047c4:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047c8:	e015      	b.n	80047f6 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 80047ca:	f106 0903 	add.w	r9, r6, #3
 80047ce:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 80047d2:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80047d4:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 80047d8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80047dc:	6a29      	ldr	r1, [r5, #32]
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	b2b3      	uxth	r3, r6
 80047e2:	b2e2      	uxtb	r2, r4
 80047e4:	4640      	mov	r0, r8
 80047e6:	f004 fa46 	bl	8008c76 <USB_WritePacket>

    ep->xfer_buff  += len;
 80047ea:	6a2b      	ldr	r3, [r5, #32]
 80047ec:	4433      	add	r3, r6
 80047ee:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 80047f0:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80047f2:	4433      	add	r3, r6
 80047f4:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80047f6:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 80047fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004802:	454b      	cmp	r3, r9
 8004804:	d312      	bcc.n	800482c <PCD_WriteEmptyTxFifo+0x9c>
 8004806:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 800480a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800480e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004812:	429a      	cmp	r2, r3
 8004814:	d20a      	bcs.n	800482c <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004816:	b14b      	cbz	r3, 800482c <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8004818:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 800481a:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 800481e:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8004822:	69d6      	ldr	r6, [r2, #28]
 8004824:	429e      	cmp	r6, r3
 8004826:	d3d0      	bcc.n	80047ca <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8004828:	461e      	mov	r6, r3
 800482a:	e7ce      	b.n	80047ca <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800482c:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8004830:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8004834:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	429a      	cmp	r2, r3
 800483a:	d80f      	bhi.n	800485c <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800483c:	f004 040f 	and.w	r4, r4, #15
 8004840:	2201      	movs	r2, #1
 8004842:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004844:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8004848:	ea23 0302 	bic.w	r3, r3, r2
 800484c:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8004850:	2000      	movs	r0, #0
 8004852:	e000      	b.n	8004856 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8004854:	2001      	movs	r0, #1
}
 8004856:	b003      	add	sp, #12
 8004858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 800485c:	2000      	movs	r0, #0
 800485e:	e7fa      	b.n	8004856 <PCD_WriteEmptyTxFifo+0xc6>

08004860 <HAL_PCD_Init>:
{
 8004860:	b530      	push	{r4, r5, lr}
 8004862:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8004864:	2800      	cmp	r0, #0
 8004866:	d07a      	beq.n	800495e <HAL_PCD_Init+0xfe>
 8004868:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800486a:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 800486e:	b1ab      	cbz	r3, 800489c <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8004870:	2303      	movs	r3, #3
 8004872:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8004876:	6820      	ldr	r0, [r4, #0]
 8004878:	f003 ffb4 	bl	80087e4 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800487c:	7c23      	ldrb	r3, [r4, #16]
 800487e:	f88d 3000 	strb.w	r3, [sp]
 8004882:	1d23      	adds	r3, r4, #4
 8004884:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004886:	6820      	ldr	r0, [r4, #0]
 8004888:	f003 fee2 	bl	8008650 <USB_CoreInit>
 800488c:	b158      	cbz	r0, 80048a6 <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 800488e:	2302      	movs	r3, #2
 8004890:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8004894:	2501      	movs	r5, #1
}
 8004896:	4628      	mov	r0, r5
 8004898:	b003      	add	sp, #12
 800489a:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800489c:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 80048a0:	f007 fce0 	bl	800c264 <HAL_PCD_MspInit>
 80048a4:	e7e4      	b.n	8004870 <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80048a6:	2100      	movs	r1, #0
 80048a8:	6820      	ldr	r0, [r4, #0]
 80048aa:	f004 fc03 	bl	80090b4 <USB_SetCurrentMode>
 80048ae:	4602      	mov	r2, r0
 80048b0:	b908      	cbnz	r0, 80048b6 <HAL_PCD_Init+0x56>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048b2:	4603      	mov	r3, r0
 80048b4:	e017      	b.n	80048e6 <HAL_PCD_Init+0x86>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048b6:	2302      	movs	r3, #2
 80048b8:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 80048bc:	2501      	movs	r5, #1
 80048be:	e7ea      	b.n	8004896 <HAL_PCD_Init+0x36>
    hpcd->IN_ep[i].is_in = 1U;
 80048c0:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80048c4:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80048c8:	2001      	movs	r0, #1
 80048ca:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 80048cc:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80048ce:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80048d0:	2000      	movs	r0, #0
 80048d2:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 80048d4:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80048d6:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 80048d8:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80048dc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 80048e0:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048e2:	3301      	adds	r3, #1
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	7920      	ldrb	r0, [r4, #4]
 80048e8:	4298      	cmp	r0, r3
 80048ea:	d8e9      	bhi.n	80048c0 <HAL_PCD_Init+0x60>
 80048ec:	e016      	b.n	800491c <HAL_PCD_Init+0xbc>
    hpcd->OUT_ep[i].is_in = 0U;
 80048ee:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 80048f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80048f6:	2100      	movs	r1, #0
 80048f8:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 80048fc:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004900:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004904:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004908:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 800490c:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8004910:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004914:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004918:	3201      	adds	r2, #1
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	4290      	cmp	r0, r2
 800491e:	d8e6      	bhi.n	80048ee <HAL_PCD_Init+0x8e>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004920:	7c23      	ldrb	r3, [r4, #16]
 8004922:	f88d 3000 	strb.w	r3, [sp]
 8004926:	1d23      	adds	r3, r4, #4
 8004928:	cb0e      	ldmia	r3, {r1, r2, r3}
 800492a:	6820      	ldr	r0, [r4, #0]
 800492c:	f003 ffb0 	bl	8008890 <USB_DevInit>
 8004930:	4605      	mov	r5, r0
 8004932:	b958      	cbnz	r0, 800494c <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004938:	2301      	movs	r3, #1
 800493a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 800493e:	7b23      	ldrb	r3, [r4, #12]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d008      	beq.n	8004956 <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8004944:	6820      	ldr	r0, [r4, #0]
 8004946:	f004 fb6b 	bl	8009020 <USB_DevDisconnect>
  return HAL_OK;
 800494a:	e7a4      	b.n	8004896 <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 800494c:	2302      	movs	r3, #2
 800494e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8004952:	2501      	movs	r5, #1
 8004954:	e79f      	b.n	8004896 <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004956:	4620      	mov	r0, r4
 8004958:	f000 fd6c 	bl	8005434 <HAL_PCDEx_ActivateLPM>
 800495c:	e7f2      	b.n	8004944 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 800495e:	2501      	movs	r5, #1
 8004960:	e799      	b.n	8004896 <HAL_PCD_Init+0x36>

08004962 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004962:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8004964:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8004968:	2a01      	cmp	r2, #1
 800496a:	d01a      	beq.n	80049a2 <HAL_PCD_Start+0x40>
{
 800496c:	b510      	push	{r4, lr}
 800496e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004970:	2201      	movs	r2, #1
 8004972:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004976:	68da      	ldr	r2, [r3, #12]
 8004978:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800497c:	d002      	beq.n	8004984 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 800497e:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004980:	2a01      	cmp	r2, #1
 8004982:	d009      	beq.n	8004998 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8004984:	6820      	ldr	r0, [r4, #0]
 8004986:	f003 ff27 	bl	80087d8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800498a:	6820      	ldr	r0, [r4, #0]
 800498c:	f004 fb3a 	bl	8009004 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004990:	2000      	movs	r0, #0
 8004992:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004996:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004998:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800499a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800499e:	639a      	str	r2, [r3, #56]	@ 0x38
 80049a0:	e7f0      	b.n	8004984 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 80049a2:	2002      	movs	r0, #2
}
 80049a4:	4770      	bx	lr
	...

080049a8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049a8:	b570      	push	{r4, r5, r6, lr}
 80049aa:	4604      	mov	r4, r0
 80049ac:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049ae:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80049b0:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80049b2:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80049b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049ba:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 80049bc:	79a1      	ldrb	r1, [r4, #6]
 80049be:	2901      	cmp	r1, #1
 80049c0:	d011      	beq.n	80049e6 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80049c2:	4938      	ldr	r1, [pc, #224]	@ (8004aa4 <PCD_EP_OutXfrComplete_int+0xfc>)
 80049c4:	428e      	cmp	r6, r1
 80049c6:	d056      	beq.n	8004a76 <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80049c8:	b93d      	cbnz	r5, 80049da <PCD_EP_OutXfrComplete_int+0x32>
 80049ca:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 80049ce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80049d2:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d05e      	beq.n	8004a98 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80049da:	b2e9      	uxtb	r1, r5
 80049dc:	4620      	mov	r0, r4
 80049de:	f007 fca5 	bl	800c32c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 80049e2:	2000      	movs	r0, #0
 80049e4:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80049e6:	f012 0f08 	tst.w	r2, #8
 80049ea:	d009      	beq.n	8004a00 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80049ec:	492e      	ldr	r1, [pc, #184]	@ (8004aa8 <PCD_EP_OutXfrComplete_int+0x100>)
 80049ee:	428e      	cmp	r6, r1
 80049f0:	d9f7      	bls.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
 80049f2:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80049f6:	d0f4      	beq.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80049f8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80049fc:	609a      	str	r2, [r3, #8]
 80049fe:	e7f0      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004a00:	f012 0f20 	tst.w	r2, #32
 8004a04:	d002      	beq.n	8004a0c <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a06:	2220      	movs	r2, #32
 8004a08:	609a      	str	r2, [r3, #8]
 8004a0a:	e7ea      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004a0c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8004a10:	d1e7      	bne.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004a12:	4925      	ldr	r1, [pc, #148]	@ (8004aa8 <PCD_EP_OutXfrComplete_int+0x100>)
 8004a14:	428e      	cmp	r6, r1
 8004a16:	d906      	bls.n	8004a26 <PCD_EP_OutXfrComplete_int+0x7e>
 8004a18:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004a1c:	d003      	beq.n	8004a26 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a1e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a22:	609a      	str	r2, [r3, #8]
 8004a24:	e7dd      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a26:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8004a2a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004a2e:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a38:	1acb      	subs	r3, r1, r3
 8004a3a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8004a3e:	b97d      	cbnz	r5, 8004a60 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8004a40:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8004a44:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004a48:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8004a4c:	b16a      	cbz	r2, 8004a6a <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8004a4e:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8004a52:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004a56:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8004a5a:	4419      	add	r1, r3
 8004a5c:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a60:	b2e9      	uxtb	r1, r5
 8004a62:	4620      	mov	r0, r4
 8004a64:	f007 fc62 	bl	800c32c <HAL_PCD_DataOutStageCallback>
 8004a68:	e7bb      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004a6a:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004a6e:	2101      	movs	r1, #1
 8004a70:	f004 fb60 	bl	8009134 <USB_EP0_OutStart>
 8004a74:	e7f4      	b.n	8004a60 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004a76:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8004a7a:	d003      	beq.n	8004a84 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004a7c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004a80:	609a      	str	r2, [r3, #8]
 8004a82:	e7ae      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004a84:	f012 0f20 	tst.w	r2, #32
 8004a88:	d001      	beq.n	8004a8e <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004a8e:	b2e9      	uxtb	r1, r5
 8004a90:	4620      	mov	r0, r4
 8004a92:	f007 fc4b 	bl	800c32c <HAL_PCD_DataOutStageCallback>
 8004a96:	e7a4      	b.n	80049e2 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004a98:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	f004 fb49 	bl	8009134 <USB_EP0_OutStart>
 8004aa2:	e79a      	b.n	80049da <PCD_EP_OutXfrComplete_int+0x32>
 8004aa4:	4f54310a 	.word	0x4f54310a
 8004aa8:	4f54300a 	.word	0x4f54300a

08004aac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ab0:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004ab2:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004ab4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8004ab8:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004abc:	4a0e      	ldr	r2, [pc, #56]	@ (8004af8 <PCD_EP_OutSetupPacket_int+0x4c>)
 8004abe:	4295      	cmp	r5, r2
 8004ac0:	d907      	bls.n	8004ad2 <PCD_EP_OutSetupPacket_int+0x26>
 8004ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac6:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8004aca:	d002      	beq.n	8004ad2 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004acc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004ad0:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ad2:	4620      	mov	r0, r4
 8004ad4:	f007 fc22 	bl	800c31c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004ad8:	4b07      	ldr	r3, [pc, #28]	@ (8004af8 <PCD_EP_OutSetupPacket_int+0x4c>)
 8004ada:	429d      	cmp	r5, r3
 8004adc:	d902      	bls.n	8004ae4 <PCD_EP_OutSetupPacket_int+0x38>
 8004ade:	79a3      	ldrb	r3, [r4, #6]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d001      	beq.n	8004ae8 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004ae8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004aec:	2101      	movs	r1, #1
 8004aee:	6820      	ldr	r0, [r4, #0]
 8004af0:	f004 fb20 	bl	8009134 <USB_EP0_OutStart>
 8004af4:	e7f6      	b.n	8004ae4 <PCD_EP_OutSetupPacket_int+0x38>
 8004af6:	bf00      	nop
 8004af8:	4f54300a 	.word	0x4f54300a

08004afc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8004afc:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d00c      	beq.n	8004b1e <HAL_PCD_SetAddress+0x22>
{
 8004b04:	b510      	push	{r4, lr}
 8004b06:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004b0e:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004b10:	6800      	ldr	r0, [r0, #0]
 8004b12:	f004 fa67 	bl	8008fe4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004b16:	2000      	movs	r0, #0
 8004b18:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004b1c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004b1e:	2002      	movs	r0, #2
}
 8004b20:	4770      	bx	lr

08004b22 <HAL_PCD_EP_Open>:
{
 8004b22:	b538      	push	{r3, r4, r5, lr}
 8004b24:	4605      	mov	r5, r0
 8004b26:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004b28:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004b2c:	d12b      	bne.n	8004b86 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b2e:	f001 0e0f 	and.w	lr, r1, #15
 8004b32:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8004b36:	00a4      	lsls	r4, r4, #2
 8004b38:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8004b3c:	4404      	add	r4, r0
 8004b3e:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8004b40:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8004b44:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004b48:	2000      	movs	r0, #0
 8004b4a:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b4e:	f00c 0c0f 	and.w	ip, ip, #15
 8004b52:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b56:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8004b5a:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8004b5c:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8004b5e:	784a      	ldrb	r2, [r1, #1]
 8004b60:	b10a      	cbz	r2, 8004b66 <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8004b62:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d01c      	beq.n	8004ba4 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8004b6a:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d01b      	beq.n	8004baa <HAL_PCD_EP_Open+0x88>
 8004b72:	2301      	movs	r3, #1
 8004b74:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b78:	6828      	ldr	r0, [r5, #0]
 8004b7a:	f003 ff61 	bl	8008a40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b7e:	2000      	movs	r0, #0
 8004b80:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8004b84:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b86:	f001 000f 	and.w	r0, r1, #15
 8004b8a:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8004b8e:	0089      	lsls	r1, r1, #2
 8004b90:	3110      	adds	r1, #16
 8004b92:	4429      	add	r1, r5
 8004b94:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004b96:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8004b9a:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8004b9e:	2401      	movs	r4, #1
 8004ba0:	7544      	strb	r4, [r0, #21]
 8004ba2:	e7d4      	b.n	8004b4e <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	714b      	strb	r3, [r1, #5]
 8004ba8:	e7df      	b.n	8004b6a <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8004baa:	2002      	movs	r0, #2
 8004bac:	e7ea      	b.n	8004b84 <HAL_PCD_EP_Open+0x62>

08004bae <HAL_PCD_EP_Close>:
{
 8004bae:	b510      	push	{r4, lr}
 8004bb0:	4604      	mov	r4, r0
 8004bb2:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004bb4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004bb8:	d120      	bne.n	8004bfc <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bba:	f001 000f 	and.w	r0, r1, #15
 8004bbe:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bc8:	4423      	add	r3, r4
 8004bca:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8004bcc:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8004bd0:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bda:	f002 020f 	and.w	r2, r2, #15
 8004bde:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004be0:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d018      	beq.n	8004c1a <HAL_PCD_EP_Close+0x6c>
 8004be8:	2301      	movs	r3, #1
 8004bea:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004bee:	6820      	ldr	r0, [r4, #0]
 8004bf0:	f003 ff72 	bl	8008ad8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004bfa:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bfc:	f001 000f 	and.w	r0, r1, #15
 8004c00:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	3310      	adds	r3, #16
 8004c08:	4423      	add	r3, r4
 8004c0a:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8004c0c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8004c10:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004c14:	2301      	movs	r3, #1
 8004c16:	7543      	strb	r3, [r0, #21]
 8004c18:	e7df      	b.n	8004bda <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8004c1a:	2002      	movs	r0, #2
 8004c1c:	e7ed      	b.n	8004bfa <HAL_PCD_EP_Close+0x4c>

08004c1e <HAL_PCD_EP_Receive>:
{
 8004c1e:	b510      	push	{r4, lr}
 8004c20:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c22:	f001 0c0f 	and.w	ip, r1, #15
 8004c26:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8004c2a:	0089      	lsls	r1, r1, #2
 8004c2c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004c30:	4401      	add	r1, r0
 8004c32:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8004c34:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8004c38:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004c3c:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8004c40:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8004c4a:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c4e:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8004c52:	7982      	ldrb	r2, [r0, #6]
 8004c54:	2a01      	cmp	r2, #1
 8004c56:	d004      	beq.n	8004c62 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c58:	6800      	ldr	r0, [r0, #0]
 8004c5a:	f004 f823 	bl	8008ca4 <USB_EPStartXfer>
}
 8004c5e:	2000      	movs	r0, #0
 8004c60:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8004c62:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8004c66:	e7f7      	b.n	8004c58 <HAL_PCD_EP_Receive+0x3a>

08004c68 <HAL_PCD_EP_Transmit>:
{
 8004c68:	b510      	push	{r4, lr}
 8004c6a:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c6c:	f001 0c0f 	and.w	ip, r1, #15
 8004c70:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8004c74:	0089      	lsls	r1, r1, #2
 8004c76:	3110      	adds	r1, #16
 8004c78:	4401      	add	r1, r0
 8004c7a:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8004c7c:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8004c80:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8004c84:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8004c88:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c98:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8004c9c:	7982      	ldrb	r2, [r0, #6]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d004      	beq.n	8004cac <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ca2:	6800      	ldr	r0, [r0, #0]
 8004ca4:	f003 fffe 	bl	8008ca4 <USB_EPStartXfer>
}
 8004ca8:	2000      	movs	r0, #0
 8004caa:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8004cac:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8004cb0:	e7f7      	b.n	8004ca2 <HAL_PCD_EP_Transmit+0x3a>

08004cb2 <HAL_PCD_EP_SetStall>:
{
 8004cb2:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004cb4:	f001 050f 	and.w	r5, r1, #15
 8004cb8:	7902      	ldrb	r2, [r0, #4]
 8004cba:	42aa      	cmp	r2, r5
 8004cbc:	d338      	bcc.n	8004d30 <HAL_PCD_EP_SetStall+0x7e>
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8004cc2:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004cc6:	d11f      	bne.n	8004d08 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8004cc8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8004ccc:	0089      	lsls	r1, r1, #2
 8004cce:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004cd2:	4401      	add	r1, r0
 8004cd4:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8004cd6:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8004cda:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ce8:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8004cea:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d020      	beq.n	8004d34 <HAL_PCD_EP_SetStall+0x82>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004cf8:	6820      	ldr	r0, [r4, #0]
 8004cfa:	f004 f918 	bl	8008f2e <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004cfe:	b185      	cbz	r5, 8004d22 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8004d00:	2000      	movs	r0, #0
 8004d02:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004d06:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d08:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8004d0c:	0089      	lsls	r1, r1, #2
 8004d0e:	3110      	adds	r1, #16
 8004d10:	4401      	add	r1, r0
 8004d12:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004d14:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8004d18:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	755a      	strb	r2, [r3, #21]
 8004d20:	e7e0      	b.n	8004ce4 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004d22:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8004d26:	79a1      	ldrb	r1, [r4, #6]
 8004d28:	6820      	ldr	r0, [r4, #0]
 8004d2a:	f004 fa03 	bl	8009134 <USB_EP0_OutStart>
 8004d2e:	e7e7      	b.n	8004d00 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8004d30:	2001      	movs	r0, #1
 8004d32:	e7e8      	b.n	8004d06 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8004d34:	2002      	movs	r0, #2
 8004d36:	e7e6      	b.n	8004d06 <HAL_PCD_EP_SetStall+0x54>

08004d38 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d38:	f001 030f 	and.w	r3, r1, #15
 8004d3c:	7902      	ldrb	r2, [r0, #4]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d330      	bcc.n	8004da4 <HAL_PCD_EP_ClrStall+0x6c>
{
 8004d42:	b510      	push	{r4, lr}
 8004d44:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8004d46:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004d4a:	d11e      	bne.n	8004d8a <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d4c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8004d50:	0089      	lsls	r1, r1, #2
 8004d52:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004d56:	4401      	add	r1, r0
 8004d58:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8004d5a:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8004d5e:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004d62:	2000      	movs	r0, #0
 8004d64:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 8004d68:	2200      	movs	r2, #0
 8004d6a:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d6c:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8004d6e:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d018      	beq.n	8004da8 <HAL_PCD_EP_ClrStall+0x70>
 8004d76:	2301      	movs	r3, #1
 8004d78:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004d7c:	6820      	ldr	r0, [r4, #0]
 8004d7e:	f004 f903 	bl	8008f88 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004d82:	2000      	movs	r0, #0
 8004d84:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8004d88:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d8a:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8004d8e:	0089      	lsls	r1, r1, #2
 8004d90:	3110      	adds	r1, #16
 8004d92:	4401      	add	r1, r0
 8004d94:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004d96:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8004d9a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004d9e:	2001      	movs	r0, #1
 8004da0:	7550      	strb	r0, [r2, #21]
 8004da2:	e7e1      	b.n	8004d68 <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8004da4:	2001      	movs	r0, #1
}
 8004da6:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8004da8:	2002      	movs	r0, #2
 8004daa:	e7ed      	b.n	8004d88 <HAL_PCD_EP_ClrStall+0x50>

08004dac <HAL_PCD_EP_Abort>:
{
 8004dac:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8004dae:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004db2:	d10c      	bne.n	8004dce <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004db4:	f001 010f 	and.w	r1, r1, #15
 8004db8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8004dbc:	0089      	lsls	r1, r1, #2
 8004dbe:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8004dc2:	4401      	add	r1, r0
 8004dc4:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004dc6:	6800      	ldr	r0, [r0, #0]
 8004dc8:	f003 fef6 	bl	8008bb8 <USB_EPStopXfer>
}
 8004dcc:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dce:	f001 010f 	and.w	r1, r1, #15
 8004dd2:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8004dd6:	0089      	lsls	r1, r1, #2
 8004dd8:	3110      	adds	r1, #16
 8004dda:	4401      	add	r1, r0
 8004ddc:	3104      	adds	r1, #4
 8004dde:	e7f2      	b.n	8004dc6 <HAL_PCD_EP_Abort+0x1a>

08004de0 <HAL_PCD_IRQHandler>:
{
 8004de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de4:	b083      	sub	sp, #12
 8004de6:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004de8:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004dea:	4628      	mov	r0, r5
 8004dec:	f004 f95e 	bl	80090ac <USB_GetMode>
 8004df0:	b110      	cbz	r0, 8004df8 <HAL_PCD_IRQHandler+0x18>
}
 8004df2:	b003      	add	sp, #12
 8004df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df8:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	f004 f91e 	bl	800903c <USB_ReadInterrupts>
 8004e00:	2800      	cmp	r0, #0
 8004e02:	d0f6      	beq.n	8004df2 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004e04:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8004e0e:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004e12:	6820      	ldr	r0, [r4, #0]
 8004e14:	f004 f912 	bl	800903c <USB_ReadInterrupts>
 8004e18:	f010 0f02 	tst.w	r0, #2
 8004e1c:	d004      	beq.n	8004e28 <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004e1e:	6822      	ldr	r2, [r4, #0]
 8004e20:	6953      	ldr	r3, [r2, #20]
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004e28:	6820      	ldr	r0, [r4, #0]
 8004e2a:	f004 f907 	bl	800903c <USB_ReadInterrupts>
 8004e2e:	f010 0f10 	tst.w	r0, #16
 8004e32:	d016      	beq.n	8004e62 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e34:	6822      	ldr	r2, [r4, #0]
 8004e36:	6993      	ldr	r3, [r2, #24]
 8004e38:	f023 0310 	bic.w	r3, r3, #16
 8004e3c:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8004e3e:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004e42:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004e46:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8004e4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e4e:	d06a      	beq.n	8004f26 <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004e50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004e54:	f000 808d 	beq.w	8004f72 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004e58:	6822      	ldr	r2, [r4, #0]
 8004e5a:	6993      	ldr	r3, [r2, #24]
 8004e5c:	f043 0310 	orr.w	r3, r3, #16
 8004e60:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004e62:	6820      	ldr	r0, [r4, #0]
 8004e64:	f004 f8ea 	bl	800903c <USB_ReadInterrupts>
 8004e68:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8004e6c:	f040 8093 	bne.w	8004f96 <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004e70:	6820      	ldr	r0, [r4, #0]
 8004e72:	f004 f8e3 	bl	800903c <USB_ReadInterrupts>
 8004e76:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8004e7a:	f040 80fc 	bne.w	8005076 <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004e7e:	6820      	ldr	r0, [r4, #0]
 8004e80:	f004 f8dc 	bl	800903c <USB_ReadInterrupts>
 8004e84:	2800      	cmp	r0, #0
 8004e86:	f2c0 817d 	blt.w	8005184 <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004e8a:	6820      	ldr	r0, [r4, #0]
 8004e8c:	f004 f8d6 	bl	800903c <USB_ReadInterrupts>
 8004e90:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8004e94:	d009      	beq.n	8004eaa <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f013 0f01 	tst.w	r3, #1
 8004e9c:	f040 818a 	bne.w	80051b4 <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004ea0:	6822      	ldr	r2, [r4, #0]
 8004ea2:	6953      	ldr	r3, [r2, #20]
 8004ea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ea8:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004eaa:	6820      	ldr	r0, [r4, #0]
 8004eac:	f004 f8c6 	bl	800903c <USB_ReadInterrupts>
 8004eb0:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 8004eb4:	d015      	beq.n	8004ee2 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004eb6:	6822      	ldr	r2, [r4, #0]
 8004eb8:	6953      	ldr	r3, [r2, #20]
 8004eba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ebe:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8004ec0:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	f040 8179 	bne.w	80051bc <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 8004eca:	2101      	movs	r1, #1
 8004ecc:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004ed0:	6823      	ldr	r3, [r4, #0]
 8004ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ed4:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8004ed8:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004edc:	4620      	mov	r0, r4
 8004ede:	f000 fabd 	bl	800545c <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004ee2:	6820      	ldr	r0, [r4, #0]
 8004ee4:	f004 f8aa 	bl	800903c <USB_ReadInterrupts>
 8004ee8:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8004eec:	f040 816a 	bne.w	80051c4 <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004ef0:	6820      	ldr	r0, [r4, #0]
 8004ef2:	f004 f8a3 	bl	800903c <USB_ReadInterrupts>
 8004ef6:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8004efa:	f040 81b6 	bne.w	800526a <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004efe:	6820      	ldr	r0, [r4, #0]
 8004f00:	f004 f89c 	bl	800903c <USB_ReadInterrupts>
 8004f04:	f010 0f08 	tst.w	r0, #8
 8004f08:	f040 81c7 	bne.w	800529a <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	f004 f895 	bl	800903c <USB_ReadInterrupts>
 8004f12:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8004f16:	f000 81da 	beq.w	80052ce <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004f1a:	69ab      	ldr	r3, [r5, #24]
 8004f1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f20:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004f22:	2601      	movs	r6, #1
 8004f24:	e1c3      	b.n	80052ae <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004f26:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004f2a:	ea18 0f03 	tst.w	r8, r3
 8004f2e:	d093      	beq.n	8004e58 <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004f30:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004f34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f38:	9301      	str	r3, [sp, #4]
 8004f3a:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8004f3e:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8004f42:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8004f46:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	f003 ffcc 	bl	8008ee8 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f50:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 8004f54:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 8004f58:	4453      	add	r3, sl
 8004f5a:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f5e:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8004f62:	9a01      	ldr	r2, [sp, #4]
 8004f64:	444a      	add	r2, r9
 8004f66:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004f6a:	4453      	add	r3, sl
 8004f6c:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8004f70:	e772      	b.n	8004e58 <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004f72:	2208      	movs	r2, #8
 8004f74:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f003 ffb5 	bl	8008ee8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f7e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8004f82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f86:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 8004f8a:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8004f8e:	4442      	add	r2, r8
 8004f90:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 8004f94:	e760      	b.n	8004e58 <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004f96:	6820      	ldr	r0, [r4, #0]
 8004f98:	f004 f85d 	bl	8009056 <USB_ReadDevAllOutEpInterrupt>
 8004f9c:	4680      	mov	r8, r0
      epnum = 0U;
 8004f9e:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8004fa0:	e035      	b.n	800500e <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004fa2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004fac:	4649      	mov	r1, r9
 8004fae:	4620      	mov	r0, r4
 8004fb0:	f7ff fcfa 	bl	80049a8 <PCD_EP_OutXfrComplete_int>
 8004fb4:	e03c      	b.n	8005030 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004fb6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004fba:	2208      	movs	r2, #8
 8004fbc:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004fc0:	4649      	mov	r1, r9
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	f7ff fd72 	bl	8004aac <PCD_EP_OutSetupPacket_int>
 8004fc8:	e035      	b.n	8005036 <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 8004fca:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8004fce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004fd2:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d041      	beq.n	800505e <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004fda:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004fe4:	f01a 0f20 	tst.w	sl, #32
 8004fe8:	d004      	beq.n	8004ff4 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fea:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004fee:	2220      	movs	r2, #32
 8004ff0:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004ff4:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 8004ff8:	d005      	beq.n	8005006 <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004ffa:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8004ffe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005002:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8005006:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800500a:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 800500e:	f1b8 0f00 	cmp.w	r8, #0
 8005012:	f43f af2d 	beq.w	8004e70 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 8005016:	f018 0f01 	tst.w	r8, #1
 800501a:	d0f4      	beq.n	8005006 <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800501c:	fa5f fb89 	uxtb.w	fp, r9
 8005020:	4659      	mov	r1, fp
 8005022:	6820      	ldr	r0, [r4, #0]
 8005024:	f004 f827 	bl	8009076 <USB_ReadDevOutEPInterrupt>
 8005028:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800502a:	f010 0f01 	tst.w	r0, #1
 800502e:	d1b8      	bne.n	8004fa2 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005030:	f01a 0f08 	tst.w	sl, #8
 8005034:	d1bf      	bne.n	8004fb6 <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005036:	f01a 0f10 	tst.w	sl, #16
 800503a:	d004      	beq.n	8005046 <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800503c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8005040:	2210      	movs	r2, #16
 8005042:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005046:	f01a 0f02 	tst.w	sl, #2
 800504a:	d0cb      	beq.n	8004fe4 <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800504c:	696b      	ldr	r3, [r5, #20]
 800504e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005052:	d0ba      	beq.n	8004fca <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800505a:	607b      	str	r3, [r7, #4]
 800505c:	e7b5      	b.n	8004fca <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 800505e:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8005062:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800506c:	4659      	mov	r1, fp
 800506e:	4620      	mov	r0, r4
 8005070:	f007 f9ac 	bl	800c3cc <HAL_PCD_ISOOUTIncompleteCallback>
 8005074:	e7b1      	b.n	8004fda <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005076:	6820      	ldr	r0, [r4, #0]
 8005078:	f003 fff5 	bl	8009066 <USB_ReadDevAllInEpInterrupt>
 800507c:	4680      	mov	r8, r0
      epnum = 0U;
 800507e:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8005080:	e025      	b.n	80050ce <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005082:	4659      	mov	r1, fp
 8005084:	4620      	mov	r0, r4
 8005086:	f007 f95d 	bl	800c344 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800508a:	f01a 0f08 	tst.w	sl, #8
 800508e:	d004      	beq.n	800509a <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005090:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8005094:	2208      	movs	r2, #8
 8005096:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800509a:	f01a 0f10 	tst.w	sl, #16
 800509e:	d004      	beq.n	80050aa <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80050a0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80050a4:	2210      	movs	r2, #16
 80050a6:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80050aa:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80050ae:	d004      	beq.n	80050ba <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80050b0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80050b4:	2240      	movs	r2, #64	@ 0x40
 80050b6:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80050ba:	f01a 0f02 	tst.w	sl, #2
 80050be:	d140      	bne.n	8005142 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80050c0:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80050c4:	d159      	bne.n	800517a <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 80050c6:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80050ca:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80050ce:	f1b8 0f00 	cmp.w	r8, #0
 80050d2:	f43f aed4 	beq.w	8004e7e <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80050d6:	f018 0f01 	tst.w	r8, #1
 80050da:	d0f4      	beq.n	80050c6 <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80050dc:	fa5f fb89 	uxtb.w	fp, r9
 80050e0:	4659      	mov	r1, fp
 80050e2:	6820      	ldr	r0, [r4, #0]
 80050e4:	f003 ffd0 	bl	8009088 <USB_ReadDevInEPInterrupt>
 80050e8:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80050ea:	f010 0f01 	tst.w	r0, #1
 80050ee:	d0cc      	beq.n	800508a <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80050f0:	f009 020f 	and.w	r2, r9, #15
 80050f4:	2101      	movs	r1, #1
 80050f6:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80050fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050fc:	ea23 0302 	bic.w	r3, r3, r2
 8005100:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005102:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8005106:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 800510a:	79a3      	ldrb	r3, [r4, #6]
 800510c:	428b      	cmp	r3, r1
 800510e:	d1b8      	bne.n	8005082 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005110:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8005114:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005118:	6a1a      	ldr	r2, [r3, #32]
 800511a:	69d9      	ldr	r1, [r3, #28]
 800511c:	440a      	add	r2, r1
 800511e:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005120:	f1b9 0f00 	cmp.w	r9, #0
 8005124:	d1ad      	bne.n	8005082 <HAL_PCD_IRQHandler+0x2a2>
 8005126:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800512a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800512e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1a6      	bne.n	8005082 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005134:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8005138:	2101      	movs	r1, #1
 800513a:	6820      	ldr	r0, [r4, #0]
 800513c:	f003 fffa 	bl	8009134 <USB_EP0_OutStart>
 8005140:	e79f      	b.n	8005082 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 8005142:	4649      	mov	r1, r9
 8005144:	4628      	mov	r0, r5
 8005146:	f003 fb53 	bl	80087f0 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 800514a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800514e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005152:	7ddb      	ldrb	r3, [r3, #23]
 8005154:	2b01      	cmp	r3, #1
 8005156:	d005      	beq.n	8005164 <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005158:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800515c:	2202      	movs	r2, #2
 800515e:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8005162:	e7ad      	b.n	80050c0 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 8005164:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8005168:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800516c:	2200      	movs	r2, #0
 800516e:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005170:	4659      	mov	r1, fp
 8005172:	4620      	mov	r0, r4
 8005174:	f007 f930 	bl	800c3d8 <HAL_PCD_ISOINIncompleteCallback>
 8005178:	e7ee      	b.n	8005158 <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800517a:	4649      	mov	r1, r9
 800517c:	4620      	mov	r0, r4
 800517e:	f7ff fb07 	bl	8004790 <PCD_WriteEmptyTxFifo>
 8005182:	e7a0      	b.n	80050c6 <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f023 0301 	bic.w	r3, r3, #1
 800518a:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 800518c:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8005190:	2b01      	cmp	r3, #1
 8005192:	d008      	beq.n	80051a6 <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 8005194:	4620      	mov	r0, r4
 8005196:	f007 f913 	bl	800c3c0 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800519a:	6822      	ldr	r2, [r4, #0]
 800519c:	6953      	ldr	r3, [r2, #20]
 800519e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80051a2:	6153      	str	r3, [r2, #20]
 80051a4:	e671      	b.n	8004e8a <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 80051a6:	2100      	movs	r1, #0
 80051a8:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80051ac:	4620      	mov	r0, r4
 80051ae:	f000 f955 	bl	800545c <HAL_PCDEx_LPM_Callback>
 80051b2:	e7f2      	b.n	800519a <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 80051b4:	4620      	mov	r0, r4
 80051b6:	f007 f8eb 	bl	800c390 <HAL_PCD_SuspendCallback>
 80051ba:	e671      	b.n	8004ea0 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 80051bc:	4620      	mov	r0, r4
 80051be:	f007 f8e7 	bl	800c390 <HAL_PCD_SuspendCallback>
 80051c2:	e68e      	b.n	8004ee2 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f023 0301 	bic.w	r3, r3, #1
 80051ca:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80051cc:	2110      	movs	r1, #16
 80051ce:	6820      	ldr	r0, [r4, #0]
 80051d0:	f003 fb0e 	bl	80087f0 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051d4:	e01a      	b.n	800520c <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80051d6:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80051da:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 80051de:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80051e2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80051e6:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80051ea:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80051ee:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80051f2:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80051f6:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80051fa:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80051fe:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005202:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005206:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800520a:	3601      	adds	r6, #1
 800520c:	7923      	ldrb	r3, [r4, #4]
 800520e:	42b3      	cmp	r3, r6
 8005210:	d8e1      	bhi.n	80051d6 <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005218:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800521a:	7be3      	ldrb	r3, [r4, #15]
 800521c:	b1db      	cbz	r3, 8005256 <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800521e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005222:	f043 030b 	orr.w	r3, r3, #11
 8005226:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800522a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800522c:	f043 030b 	orr.w	r3, r3, #11
 8005230:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005232:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 8005236:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800523a:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800523e:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8005242:	79a1      	ldrb	r1, [r4, #6]
 8005244:	6820      	ldr	r0, [r4, #0]
 8005246:	f003 ff75 	bl	8009134 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800524a:	6822      	ldr	r2, [r4, #0]
 800524c:	6953      	ldr	r3, [r2, #20]
 800524e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005252:	6153      	str	r3, [r2, #20]
 8005254:	e64c      	b.n	8004ef0 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	f242 032b 	movw	r3, #8235	@ 0x202b
 800525c:	4313      	orrs	r3, r2
 800525e:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	f043 030b 	orr.w	r3, r3, #11
 8005266:	613b      	str	r3, [r7, #16]
 8005268:	e7e3      	b.n	8005232 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 800526a:	6820      	ldr	r0, [r4, #0]
 800526c:	f003 ff53 	bl	8009116 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005270:	6820      	ldr	r0, [r4, #0]
 8005272:	f003 fbd3 	bl	8008a1c <USB_GetDevSpeed>
 8005276:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005278:	6826      	ldr	r6, [r4, #0]
 800527a:	f000 ff63 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 800527e:	4601      	mov	r1, r0
 8005280:	79e2      	ldrb	r2, [r4, #7]
 8005282:	4630      	mov	r0, r6
 8005284:	f003 fa36 	bl	80086f4 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8005288:	4620      	mov	r0, r4
 800528a:	f007 f86c 	bl	800c366 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800528e:	6822      	ldr	r2, [r4, #0]
 8005290:	6953      	ldr	r3, [r2, #20]
 8005292:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005296:	6153      	str	r3, [r2, #20]
 8005298:	e631      	b.n	8004efe <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 800529a:	4620      	mov	r0, r4
 800529c:	f007 f85d 	bl	800c35a <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	6953      	ldr	r3, [r2, #20]
 80052a4:	f003 0308 	and.w	r3, r3, #8
 80052a8:	6153      	str	r3, [r2, #20]
 80052aa:	e62f      	b.n	8004f0c <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052ac:	3601      	adds	r6, #1
 80052ae:	7923      	ldrb	r3, [r4, #4]
 80052b0:	42b3      	cmp	r3, r6
 80052b2:	d90c      	bls.n	80052ce <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80052b4:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80052b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80052bc:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d1f3      	bne.n	80052ac <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80052c4:	b2f1      	uxtb	r1, r6
 80052c6:	4620      	mov	r0, r4
 80052c8:	f7ff fd70 	bl	8004dac <HAL_PCD_EP_Abort>
 80052cc:	e7ee      	b.n	80052ac <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80052ce:	6820      	ldr	r0, [r4, #0]
 80052d0:	f003 feb4 	bl	800903c <USB_ReadInterrupts>
 80052d4:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 80052d8:	d125      	bne.n	8005326 <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80052da:	6820      	ldr	r0, [r4, #0]
 80052dc:	f003 feae 	bl	800903c <USB_ReadInterrupts>
 80052e0:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 80052e4:	d058      	beq.n	8005398 <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052e6:	2301      	movs	r3, #1
 80052e8:	e026      	b.n	8005338 <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052ea:	3601      	adds	r6, #1
 80052ec:	7923      	ldrb	r3, [r4, #4]
 80052ee:	42b3      	cmp	r3, r6
 80052f0:	d91b      	bls.n	800532a <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80052f2:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80052f6:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80052fa:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80052fe:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005302:	7e1b      	ldrb	r3, [r3, #24]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d1f0      	bne.n	80052ea <HAL_PCD_IRQHandler+0x50a>
 8005308:	2a00      	cmp	r2, #0
 800530a:	daee      	bge.n	80052ea <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800530c:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8005310:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005314:	2201      	movs	r2, #1
 8005316:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005318:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 800531c:	b2c9      	uxtb	r1, r1
 800531e:	4620      	mov	r0, r4
 8005320:	f7ff fd44 	bl	8004dac <HAL_PCD_EP_Abort>
 8005324:	e7e1      	b.n	80052ea <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005326:	2601      	movs	r6, #1
 8005328:	e7e0      	b.n	80052ec <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800532a:	6822      	ldr	r2, [r4, #0]
 800532c:	6953      	ldr	r3, [r2, #20]
 800532e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005332:	6153      	str	r3, [r2, #20]
 8005334:	e7d1      	b.n	80052da <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005336:	3301      	adds	r3, #1
 8005338:	7922      	ldrb	r2, [r4, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d927      	bls.n	800538e <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800533e:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8005342:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005346:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800534a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800534e:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8005352:	2a01      	cmp	r2, #1
 8005354:	d1ef      	bne.n	8005336 <HAL_PCD_IRQHandler+0x556>
 8005356:	2900      	cmp	r1, #0
 8005358:	daed      	bge.n	8005336 <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800535a:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 800535e:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005362:	f012 0f01 	tst.w	r2, #1
 8005366:	d1e6      	bne.n	8005336 <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005368:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 800536c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005370:	2101      	movs	r1, #1
 8005372:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005376:	69aa      	ldr	r2, [r5, #24]
 8005378:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800537c:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800537e:	696a      	ldr	r2, [r5, #20]
 8005380:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8005384:	d1d7      	bne.n	8005336 <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800538c:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800538e:	6822      	ldr	r2, [r4, #0]
 8005390:	6953      	ldr	r3, [r2, #20]
 8005392:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005396:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005398:	6820      	ldr	r0, [r4, #0]
 800539a:	f003 fe4f 	bl	800903c <USB_ReadInterrupts>
 800539e:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 80053a2:	d110      	bne.n	80053c6 <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80053a4:	6820      	ldr	r0, [r4, #0]
 80053a6:	f003 fe49 	bl	800903c <USB_ReadInterrupts>
 80053aa:	f010 0f04 	tst.w	r0, #4
 80053ae:	f43f ad20 	beq.w	8004df2 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80053b6:	f015 0f04 	tst.w	r5, #4
 80053ba:	d10d      	bne.n	80053d8 <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 80053bc:	6822      	ldr	r2, [r4, #0]
 80053be:	6853      	ldr	r3, [r2, #4]
 80053c0:	432b      	orrs	r3, r5
 80053c2:	6053      	str	r3, [r2, #4]
 80053c4:	e515      	b.n	8004df2 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 80053c6:	4620      	mov	r0, r4
 80053c8:	f007 f80c 	bl	800c3e4 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	6953      	ldr	r3, [r2, #20]
 80053d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80053d4:	6153      	str	r3, [r2, #20]
 80053d6:	e7e5      	b.n	80053a4 <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 80053d8:	4620      	mov	r0, r4
 80053da:	f007 f809 	bl	800c3f0 <HAL_PCD_DisconnectCallback>
 80053de:	e7ed      	b.n	80053bc <HAL_PCD_IRQHandler+0x5dc>

080053e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80053e0:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80053e2:	6804      	ldr	r4, [r0, #0]
 80053e4:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 80053e6:	b931      	cbnz	r1, 80053f6 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80053e8:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80053ec:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 80053ee:	2000      	movs	r0, #0
 80053f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80053f8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80053fa:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80053fe:	2300      	movs	r3, #0
 8005400:	e008      	b.n	8005414 <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005402:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8005406:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800540a:	6849      	ldr	r1, [r1, #4]
 800540c:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8005410:	3301      	adds	r3, #1
 8005412:	b2db      	uxtb	r3, r3
 8005414:	f10c 31ff 	add.w	r1, ip, #4294967295
 8005418:	428b      	cmp	r3, r1
 800541a:	d3f2      	bcc.n	8005402 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800541c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8005420:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8005424:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 8005428:	6060      	str	r0, [r4, #4]
 800542a:	e7e0      	b.n	80053ee <HAL_PCDEx_SetTxFiFo+0xe>

0800542c <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800542c:	6803      	ldr	r3, [r0, #0]
 800542e:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8005430:	2000      	movs	r0, #0
 8005432:	4770      	bx	lr

08005434 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005434:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005436:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8005438:	2101      	movs	r1, #1
 800543a:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800543e:	2000      	movs	r0, #0
 8005440:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005444:	6993      	ldr	r3, [r2, #24]
 8005446:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800544a:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800544c:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 800544e:	4b02      	ldr	r3, [pc, #8]	@ (8005458 <HAL_PCDEx_ActivateLPM+0x24>)
 8005450:	430b      	orrs	r3, r1
 8005452:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 8005454:	4770      	bx	lr
 8005456:	bf00      	nop
 8005458:	10000003 	.word	0x10000003

0800545c <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800545c:	4770      	bx	lr
	...

08005460 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005460:	4b13      	ldr	r3, [pc, #76]	@ (80054b0 <HAL_PWREx_ConfigSupply+0x50>)
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	f013 0f04 	tst.w	r3, #4
 8005468:	d107      	bne.n	800547a <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800546a:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <HAL_PWREx_ConfigSupply+0x50>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	4283      	cmp	r3, r0
 8005474:	d01a      	beq.n	80054ac <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005476:	2001      	movs	r0, #1
 8005478:	4770      	bx	lr
{
 800547a:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800547c:	4a0c      	ldr	r2, [pc, #48]	@ (80054b0 <HAL_PWREx_ConfigSupply+0x50>)
 800547e:	68d3      	ldr	r3, [r2, #12]
 8005480:	f023 0307 	bic.w	r3, r3, #7
 8005484:	4303      	orrs	r3, r0
 8005486:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005488:	f7fd f93a 	bl	8002700 <HAL_GetTick>
 800548c:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800548e:	4b08      	ldr	r3, [pc, #32]	@ (80054b0 <HAL_PWREx_ConfigSupply+0x50>)
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8005496:	d107      	bne.n	80054a8 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005498:	f7fd f932 	bl	8002700 <HAL_GetTick>
 800549c:	1b00      	subs	r0, r0, r4
 800549e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80054a2:	d9f4      	bls.n	800548e <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 80054a4:	2001      	movs	r0, #1
 80054a6:	e000      	b.n	80054aa <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80054a8:	2000      	movs	r0, #0
}
 80054aa:	bd10      	pop	{r4, pc}
      return HAL_OK;
 80054ac:	2000      	movs	r0, #0
}
 80054ae:	4770      	bx	lr
 80054b0:	58024800 	.word	0x58024800

080054b4 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80054b4:	4a02      	ldr	r2, [pc, #8]	@ (80054c0 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80054b6:	68d3      	ldr	r3, [r2, #12]
 80054b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80054bc:	60d3      	str	r3, [r2, #12]
}
 80054be:	4770      	bx	lr
 80054c0:	58024800 	.word	0x58024800

080054c4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80054c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054c8:	4605      	mov	r5, r0
 80054ca:	460f      	mov	r7, r1
 80054cc:	4616      	mov	r6, r2
 80054ce:	4699      	mov	r9, r3
 80054d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80054d4:	682c      	ldr	r4, [r5, #0]
 80054d6:	68a4      	ldr	r4, [r4, #8]
 80054d8:	423c      	tst	r4, r7
 80054da:	bf14      	ite	ne
 80054dc:	f04f 0c01 	movne.w	ip, #1
 80054e0:	f04f 0c00 	moveq.w	ip, #0
 80054e4:	45b4      	cmp	ip, r6
 80054e6:	d014      	beq.n	8005512 <QSPI_WaitFlagStateUntilTimeout+0x4e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80054ec:	d0f2      	beq.n	80054d4 <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ee:	f7fd f907 	bl	8002700 <HAL_GetTick>
 80054f2:	eba0 0009 	sub.w	r0, r0, r9
 80054f6:	4540      	cmp	r0, r8
 80054f8:	d802      	bhi.n	8005500 <QSPI_WaitFlagStateUntilTimeout+0x3c>
 80054fa:	f1b8 0f00 	cmp.w	r8, #0
 80054fe:	d1e9      	bne.n	80054d4 <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005500:	2304      	movs	r3, #4
 8005502:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005506:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8005508:	f043 0301 	orr.w	r3, r3, #1
 800550c:	646b      	str	r3, [r5, #68]	@ 0x44

        return HAL_ERROR;
 800550e:	2001      	movs	r0, #1
 8005510:	e000      	b.n	8005514 <QSPI_WaitFlagStateUntilTimeout+0x50>
      }
    }
  }
  return HAL_OK;
 8005512:	2000      	movs	r0, #0
}
 8005514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005518 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 8005518:	6481      	str	r1, [r0, #72]	@ 0x48
}
 800551a:	4770      	bx	lr

0800551c <HAL_QSPI_Init>:
{
 800551c:	b570      	push	{r4, r5, r6, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005522:	f7fd f8ed 	bl	8002700 <HAL_GetTick>
  if(hqspi == NULL)
 8005526:	2c00      	cmp	r4, #0
 8005528:	d045      	beq.n	80055b6 <HAL_QSPI_Init+0x9a>
 800552a:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800552c:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8005530:	2b00      	cmp	r3, #0
 8005532:	d037      	beq.n	80055a4 <HAL_QSPI_Init+0x88>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005534:	6825      	ldr	r5, [r4, #0]
 8005536:	682a      	ldr	r2, [r5, #0]
 8005538:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 800553c:	68a1      	ldr	r1, [r4, #8]
 800553e:	3901      	subs	r1, #1
 8005540:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005544:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005546:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	4633      	mov	r3, r6
 800554c:	2200      	movs	r2, #0
 800554e:	2120      	movs	r1, #32
 8005550:	4620      	mov	r0, r4
 8005552:	f7ff ffb7 	bl	80054c4 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8005556:	bb18      	cbnz	r0, 80055a0 <HAL_QSPI_Init+0x84>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005558:	6821      	ldr	r1, [r4, #0]
 800555a:	680b      	ldr	r3, [r1, #0]
 800555c:	4a17      	ldr	r2, [pc, #92]	@ (80055bc <HAL_QSPI_Init+0xa0>)
 800555e:	401a      	ands	r2, r3
 8005560:	6865      	ldr	r5, [r4, #4]
 8005562:	68e3      	ldr	r3, [r4, #12]
 8005564:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8005568:	69e5      	ldr	r5, [r4, #28]
 800556a:	432b      	orrs	r3, r5
 800556c:	6a25      	ldr	r5, [r4, #32]
 800556e:	432b      	orrs	r3, r5
 8005570:	431a      	orrs	r2, r3
 8005572:	600a      	str	r2, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005574:	6821      	ldr	r1, [r4, #0]
 8005576:	684a      	ldr	r2, [r1, #4]
 8005578:	4b11      	ldr	r3, [pc, #68]	@ (80055c0 <HAL_QSPI_Init+0xa4>)
 800557a:	4013      	ands	r3, r2
 800557c:	6925      	ldr	r5, [r4, #16]
 800557e:	6962      	ldr	r2, [r4, #20]
 8005580:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8005584:	69a5      	ldr	r5, [r4, #24]
 8005586:	432a      	orrs	r2, r5
 8005588:	4313      	orrs	r3, r2
 800558a:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 800558c:	6822      	ldr	r2, [r4, #0]
 800558e:	6813      	ldr	r3, [r2, #0]
 8005590:	f043 0301 	orr.w	r3, r3, #1
 8005594:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005596:	2300      	movs	r3, #0
 8005598:	6463      	str	r3, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 800559a:	2301      	movs	r3, #1
 800559c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 80055a0:	b002      	add	sp, #8
 80055a2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_QSPI_MspInit(hqspi);
 80055a4:	4620      	mov	r0, r4
 80055a6:	f7fb fcf1 	bl	8000f8c <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80055aa:	f241 3188 	movw	r1, #5000	@ 0x1388
 80055ae:	4620      	mov	r0, r4
 80055b0:	f7ff ffb2 	bl	8005518 <HAL_QSPI_SetTimeout>
 80055b4:	e7be      	b.n	8005534 <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 80055b6:	2001      	movs	r0, #1
 80055b8:	e7f2      	b.n	80055a0 <HAL_QSPI_Init+0x84>
 80055ba:	bf00      	nop
 80055bc:	00ffff2f 	.word	0x00ffff2f
 80055c0:	ffe0f8fe 	.word	0xffe0f8fe

080055c4 <HAL_RAMECC_Init>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_RAMECC_Init(RAMECC_HandleTypeDef *hramecc)
{
  /* Check the RAMECC peripheral handle */
  if (hramecc == NULL)
 80055c4:	4603      	mov	r3, r0
 80055c6:	b1e8      	cbz	r0, 8005604 <HAL_RAMECC_Init+0x40>

  /* Check the parameters */
  assert_param (IS_RAMECC_MONITOR_ALL_INSTANCE (hramecc->Instance));

  /* Change RAMECC peripheral state */
  hramecc->State = HAL_RAMECC_STATE_BUSY;
 80055c8:	2202      	movs	r2, #2
 80055ca:	7102      	strb	r2, [r0, #4]

  /* Disable RAMECC monitor */
  hramecc->Instance->CR &= ~RAMECC_CR_ECCELEN;
 80055cc:	6801      	ldr	r1, [r0, #0]
 80055ce:	680a      	ldr	r2, [r1, #0]
 80055d0:	f022 0220 	bic.w	r2, r2, #32
 80055d4:	600a      	str	r2, [r1, #0]

  /* Disable all global interrupts */
  ((RAMECC_TypeDef *)((uint32_t)hramecc->Instance & 0xFFFFFF00U))->IER &= \
 80055d6:	6802      	ldr	r2, [r0, #0]
 80055d8:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80055dc:	6811      	ldr	r1, [r2, #0]
 80055de:	f021 010f 	bic.w	r1, r1, #15
 80055e2:	6011      	str	r1, [r2, #0]
    ~(RAMECC_IER_GIE | RAMECC_IER_GECCSEIE | RAMECC_IER_GECCDEIE | RAMECC_IER_GECCDEBWIE);

  /* Disable all interrupts monitor  */
  hramecc->Instance->CR &= ~(RAMECC_CR_ECCSEIE | RAMECC_CR_ECCDEIE | RAMECC_CR_ECCDEBWIE);
 80055e4:	6801      	ldr	r1, [r0, #0]
 80055e6:	680a      	ldr	r2, [r1, #0]
 80055e8:	f022 021c 	bic.w	r2, r2, #28
 80055ec:	600a      	str	r2, [r1, #0]

  /* Clear RAMECC monitor flags */
  __HAL_RAMECC_CLEAR_FLAG (hramecc, RAMECC_FLAGS_ALL);
 80055ee:	6801      	ldr	r1, [r0, #0]
 80055f0:	684a      	ldr	r2, [r1, #4]
 80055f2:	f022 0207 	bic.w	r2, r2, #7
 80055f6:	604a      	str	r2, [r1, #4]

  /* Initialise the RAMECC error code */
  hramecc->ErrorCode = HAL_RAMECC_ERROR_NONE;
 80055f8:	2000      	movs	r0, #0
 80055fa:	6098      	str	r0, [r3, #8]

  /* Initialise the RAMECC error detected code */
  hramecc->RAMECCErrorCode = HAL_RAMECC_NO_ERROR;
 80055fc:	60d8      	str	r0, [r3, #12]

  /* Update the RAMECC state */
  hramecc->State = HAL_RAMECC_STATE_READY;
 80055fe:	2201      	movs	r2, #1
 8005600:	711a      	strb	r2, [r3, #4]

  /* Return HAL status */
  return HAL_OK;
 8005602:	4770      	bx	lr
    return HAL_ERROR;
 8005604:	2001      	movs	r0, #1
}
 8005606:	4770      	bx	lr

08005608 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005608:	2800      	cmp	r0, #0
 800560a:	f000 8339 	beq.w	8005c80 <HAL_RCC_OscConfig+0x678>
{
 800560e:	b538      	push	{r3, r4, r5, lr}
 8005610:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005612:	6803      	ldr	r3, [r0, #0]
 8005614:	f013 0f01 	tst.w	r3, #1
 8005618:	d025      	beq.n	8005666 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800561a:	4a94      	ldr	r2, [pc, #592]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 800561c:	6913      	ldr	r3, [r2, #16]
 800561e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005622:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005624:	2b10      	cmp	r3, #16
 8005626:	d015      	beq.n	8005654 <HAL_RCC_OscConfig+0x4c>
 8005628:	2b18      	cmp	r3, #24
 800562a:	d00f      	beq.n	800564c <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800562c:	6863      	ldr	r3, [r4, #4]
 800562e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005632:	d03f      	beq.n	80056b4 <HAL_RCC_OscConfig+0xac>
 8005634:	2b00      	cmp	r3, #0
 8005636:	d153      	bne.n	80056e0 <HAL_RCC_OscConfig+0xd8>
 8005638:	4b8c      	ldr	r3, [pc, #560]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 800563a:	681a      	ldr	r2, [r3, #0]
 800563c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005640:	601a      	str	r2, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	e038      	b.n	80056be <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800564c:	f002 0203 	and.w	r2, r2, #3
 8005650:	2a02      	cmp	r2, #2
 8005652:	d1eb      	bne.n	800562c <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005654:	4b85      	ldr	r3, [pc, #532]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800565c:	d003      	beq.n	8005666 <HAL_RCC_OscConfig+0x5e>
 800565e:	6863      	ldr	r3, [r4, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 830f 	beq.w	8005c84 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	f013 0f02 	tst.w	r3, #2
 800566c:	f000 80a1 	beq.w	80057b2 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005670:	4a7e      	ldr	r2, [pc, #504]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005672:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005674:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005676:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800567a:	d05a      	beq.n	8005732 <HAL_RCC_OscConfig+0x12a>
 800567c:	2b18      	cmp	r3, #24
 800567e:	d055      	beq.n	800572c <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005680:	68e3      	ldr	r3, [r4, #12]
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 80de 	beq.w	8005844 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005688:	4978      	ldr	r1, [pc, #480]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 800568a:	680a      	ldr	r2, [r1, #0]
 800568c:	f022 0219 	bic.w	r2, r2, #25
 8005690:	4313      	orrs	r3, r2
 8005692:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005694:	f7fd f834 	bl	8002700 <HAL_GetTick>
 8005698:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800569a:	4b74      	ldr	r3, [pc, #464]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f013 0f04 	tst.w	r3, #4
 80056a2:	f040 80ad 	bne.w	8005800 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056a6:	f7fd f82b 	bl	8002700 <HAL_GetTick>
 80056aa:	1b40      	subs	r0, r0, r5
 80056ac:	2802      	cmp	r0, #2
 80056ae:	d9f4      	bls.n	800569a <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 80056b0:	2003      	movs	r0, #3
 80056b2:	e2ee      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056b4:	4a6d      	ldr	r2, [pc, #436]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80056b6:	6813      	ldr	r3, [r2, #0]
 80056b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056bc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056be:	6863      	ldr	r3, [r4, #4]
 80056c0:	b32b      	cbz	r3, 800570e <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 80056c2:	f7fd f81d 	bl	8002700 <HAL_GetTick>
 80056c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80056c8:	4b68      	ldr	r3, [pc, #416]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80056d0:	d1c9      	bne.n	8005666 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056d2:	f7fd f815 	bl	8002700 <HAL_GetTick>
 80056d6:	1b40      	subs	r0, r0, r5
 80056d8:	2864      	cmp	r0, #100	@ 0x64
 80056da:	d9f5      	bls.n	80056c8 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 80056dc:	2003      	movs	r0, #3
 80056de:	e2d8      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80056e4:	d009      	beq.n	80056fa <HAL_RCC_OscConfig+0xf2>
 80056e6:	4b61      	ldr	r3, [pc, #388]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80056ee:	601a      	str	r2, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	e7e1      	b.n	80056be <HAL_RCC_OscConfig+0xb6>
 80056fa:	4b5c      	ldr	r3, [pc, #368]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800570a:	601a      	str	r2, [r3, #0]
 800570c:	e7d7      	b.n	80056be <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 800570e:	f7fc fff7 	bl	8002700 <HAL_GetTick>
 8005712:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005714:	4b55      	ldr	r3, [pc, #340]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800571c:	d0a3      	beq.n	8005666 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800571e:	f7fc ffef 	bl	8002700 <HAL_GetTick>
 8005722:	1b40      	subs	r0, r0, r5
 8005724:	2864      	cmp	r0, #100	@ 0x64
 8005726:	d9f5      	bls.n	8005714 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8005728:	2003      	movs	r0, #3
 800572a:	e2b2      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800572c:	f012 0f03 	tst.w	r2, #3
 8005730:	d1a6      	bne.n	8005680 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005732:	4b4e      	ldr	r3, [pc, #312]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f013 0f04 	tst.w	r3, #4
 800573a:	d003      	beq.n	8005744 <HAL_RCC_OscConfig+0x13c>
 800573c:	68e3      	ldr	r3, [r4, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 82a2 	beq.w	8005c88 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005744:	4a49      	ldr	r2, [pc, #292]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005746:	6813      	ldr	r3, [r2, #0]
 8005748:	f023 0319 	bic.w	r3, r3, #25
 800574c:	68e1      	ldr	r1, [r4, #12]
 800574e:	430b      	orrs	r3, r1
 8005750:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005752:	f7fc ffd5 	bl	8002700 <HAL_GetTick>
 8005756:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005758:	4b44      	ldr	r3, [pc, #272]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f013 0f04 	tst.w	r3, #4
 8005760:	d106      	bne.n	8005770 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005762:	f7fc ffcd 	bl	8002700 <HAL_GetTick>
 8005766:	1b40      	subs	r0, r0, r5
 8005768:	2802      	cmp	r0, #2
 800576a:	d9f5      	bls.n	8005758 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 800576c:	2003      	movs	r0, #3
 800576e:	e290      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005770:	f7fc ffe0 	bl	8002734 <HAL_GetREVID>
 8005774:	f241 0303 	movw	r3, #4099	@ 0x1003
 8005778:	4298      	cmp	r0, r3
 800577a:	d812      	bhi.n	80057a2 <HAL_RCC_OscConfig+0x19a>
 800577c:	6922      	ldr	r2, [r4, #16]
 800577e:	2a40      	cmp	r2, #64	@ 0x40
 8005780:	d007      	beq.n	8005792 <HAL_RCC_OscConfig+0x18a>
 8005782:	493a      	ldr	r1, [pc, #232]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005784:	684b      	ldr	r3, [r1, #4]
 8005786:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800578a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800578e:	604b      	str	r3, [r1, #4]
 8005790:	e00f      	b.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
 8005792:	4a36      	ldr	r2, [pc, #216]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005794:	6853      	ldr	r3, [r2, #4]
 8005796:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800579a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800579e:	6053      	str	r3, [r2, #4]
 80057a0:	e007      	b.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
 80057a2:	4a32      	ldr	r2, [pc, #200]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80057a4:	6853      	ldr	r3, [r2, #4]
 80057a6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80057aa:	6921      	ldr	r1, [r4, #16]
 80057ac:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80057b0:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	f013 0f10 	tst.w	r3, #16
 80057b8:	f000 8088 	beq.w	80058cc <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057bc:	4a2b      	ldr	r2, [pc, #172]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80057be:	6913      	ldr	r3, [r2, #16]
 80057c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80057c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d056      	beq.n	8005878 <HAL_RCC_OscConfig+0x270>
 80057ca:	2b18      	cmp	r3, #24
 80057cc:	d050      	beq.n	8005870 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80057ce:	69e3      	ldr	r3, [r4, #28]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 80b8 	beq.w	8005946 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80057d6:	4a25      	ldr	r2, [pc, #148]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80057d8:	6813      	ldr	r3, [r2, #0]
 80057da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e0:	f7fc ff8e 	bl	8002700 <HAL_GetTick>
 80057e4:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80057e6:	4b21      	ldr	r3, [pc, #132]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80057ee:	f040 8088 	bne.w	8005902 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80057f2:	f7fc ff85 	bl	8002700 <HAL_GetTick>
 80057f6:	1b40      	subs	r0, r0, r5
 80057f8:	2802      	cmp	r0, #2
 80057fa:	d9f4      	bls.n	80057e6 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 80057fc:	2003      	movs	r0, #3
 80057fe:	e248      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005800:	f7fc ff98 	bl	8002734 <HAL_GetREVID>
 8005804:	f241 0303 	movw	r3, #4099	@ 0x1003
 8005808:	4298      	cmp	r0, r3
 800580a:	d812      	bhi.n	8005832 <HAL_RCC_OscConfig+0x22a>
 800580c:	6922      	ldr	r2, [r4, #16]
 800580e:	2a40      	cmp	r2, #64	@ 0x40
 8005810:	d007      	beq.n	8005822 <HAL_RCC_OscConfig+0x21a>
 8005812:	4916      	ldr	r1, [pc, #88]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005814:	684b      	ldr	r3, [r1, #4]
 8005816:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800581a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800581e:	604b      	str	r3, [r1, #4]
 8005820:	e7c7      	b.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
 8005822:	4a12      	ldr	r2, [pc, #72]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005824:	6853      	ldr	r3, [r2, #4]
 8005826:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800582a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800582e:	6053      	str	r3, [r2, #4]
 8005830:	e7bf      	b.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
 8005832:	4a0e      	ldr	r2, [pc, #56]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005834:	6853      	ldr	r3, [r2, #4]
 8005836:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800583a:	6921      	ldr	r1, [r4, #16]
 800583c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005840:	6053      	str	r3, [r2, #4]
 8005842:	e7b6      	b.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8005844:	4a09      	ldr	r2, [pc, #36]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005846:	6813      	ldr	r3, [r2, #0]
 8005848:	f023 0301 	bic.w	r3, r3, #1
 800584c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800584e:	f7fc ff57 	bl	8002700 <HAL_GetTick>
 8005852:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005854:	4b05      	ldr	r3, [pc, #20]	@ (800586c <HAL_RCC_OscConfig+0x264>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f013 0f04 	tst.w	r3, #4
 800585c:	d0a9      	beq.n	80057b2 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800585e:	f7fc ff4f 	bl	8002700 <HAL_GetTick>
 8005862:	1b40      	subs	r0, r0, r5
 8005864:	2802      	cmp	r0, #2
 8005866:	d9f5      	bls.n	8005854 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8005868:	2003      	movs	r0, #3
 800586a:	e212      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 800586c:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005870:	f002 0203 	and.w	r2, r2, #3
 8005874:	2a01      	cmp	r2, #1
 8005876:	d1aa      	bne.n	80057ce <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005878:	4ba1      	ldr	r3, [pc, #644]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005880:	d003      	beq.n	800588a <HAL_RCC_OscConfig+0x282>
 8005882:	69e3      	ldr	r3, [r4, #28]
 8005884:	2b80      	cmp	r3, #128	@ 0x80
 8005886:	f040 8201 	bne.w	8005c8c <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800588a:	f7fc ff53 	bl	8002734 <HAL_GetREVID>
 800588e:	f241 0303 	movw	r3, #4099	@ 0x1003
 8005892:	4298      	cmp	r0, r3
 8005894:	d812      	bhi.n	80058bc <HAL_RCC_OscConfig+0x2b4>
 8005896:	6a22      	ldr	r2, [r4, #32]
 8005898:	2a20      	cmp	r2, #32
 800589a:	d007      	beq.n	80058ac <HAL_RCC_OscConfig+0x2a4>
 800589c:	4998      	ldr	r1, [pc, #608]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 800589e:	684b      	ldr	r3, [r1, #4]
 80058a0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80058a4:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80058a8:	604b      	str	r3, [r1, #4]
 80058aa:	e00f      	b.n	80058cc <HAL_RCC_OscConfig+0x2c4>
 80058ac:	4a94      	ldr	r2, [pc, #592]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80058ae:	6853      	ldr	r3, [r2, #4]
 80058b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80058b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058b8:	6053      	str	r3, [r2, #4]
 80058ba:	e007      	b.n	80058cc <HAL_RCC_OscConfig+0x2c4>
 80058bc:	4a90      	ldr	r2, [pc, #576]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80058be:	68d3      	ldr	r3, [r2, #12]
 80058c0:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 80058c4:	6a21      	ldr	r1, [r4, #32]
 80058c6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80058ca:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058cc:	6823      	ldr	r3, [r4, #0]
 80058ce:	f013 0f08 	tst.w	r3, #8
 80058d2:	d060      	beq.n	8005996 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058d4:	6963      	ldr	r3, [r4, #20]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d049      	beq.n	800596e <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058da:	4a89      	ldr	r2, [pc, #548]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80058dc:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e4:	f7fc ff0c 	bl	8002700 <HAL_GetTick>
 80058e8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80058ea:	4b85      	ldr	r3, [pc, #532]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80058ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ee:	f013 0f02 	tst.w	r3, #2
 80058f2:	d150      	bne.n	8005996 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058f4:	f7fc ff04 	bl	8002700 <HAL_GetTick>
 80058f8:	1b40      	subs	r0, r0, r5
 80058fa:	2802      	cmp	r0, #2
 80058fc:	d9f5      	bls.n	80058ea <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 80058fe:	2003      	movs	r0, #3
 8005900:	e1c7      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005902:	f7fc ff17 	bl	8002734 <HAL_GetREVID>
 8005906:	f241 0303 	movw	r3, #4099	@ 0x1003
 800590a:	4298      	cmp	r0, r3
 800590c:	d812      	bhi.n	8005934 <HAL_RCC_OscConfig+0x32c>
 800590e:	6a22      	ldr	r2, [r4, #32]
 8005910:	2a20      	cmp	r2, #32
 8005912:	d007      	beq.n	8005924 <HAL_RCC_OscConfig+0x31c>
 8005914:	497a      	ldr	r1, [pc, #488]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005916:	684b      	ldr	r3, [r1, #4]
 8005918:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800591c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8005920:	604b      	str	r3, [r1, #4]
 8005922:	e7d3      	b.n	80058cc <HAL_RCC_OscConfig+0x2c4>
 8005924:	4a76      	ldr	r2, [pc, #472]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005926:	6853      	ldr	r3, [r2, #4]
 8005928:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800592c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005930:	6053      	str	r3, [r2, #4]
 8005932:	e7cb      	b.n	80058cc <HAL_RCC_OscConfig+0x2c4>
 8005934:	4a72      	ldr	r2, [pc, #456]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005936:	68d3      	ldr	r3, [r2, #12]
 8005938:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800593c:	6a21      	ldr	r1, [r4, #32]
 800593e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005942:	60d3      	str	r3, [r2, #12]
 8005944:	e7c2      	b.n	80058cc <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8005946:	4a6e      	ldr	r2, [pc, #440]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005948:	6813      	ldr	r3, [r2, #0]
 800594a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800594e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005950:	f7fc fed6 	bl	8002700 <HAL_GetTick>
 8005954:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005956:	4b6a      	ldr	r3, [pc, #424]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800595e:	d0b5      	beq.n	80058cc <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005960:	f7fc fece 	bl	8002700 <HAL_GetTick>
 8005964:	1b40      	subs	r0, r0, r5
 8005966:	2802      	cmp	r0, #2
 8005968:	d9f5      	bls.n	8005956 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 800596a:	2003      	movs	r0, #3
 800596c:	e191      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800596e:	4a64      	ldr	r2, [pc, #400]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005970:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005978:	f7fc fec2 	bl	8002700 <HAL_GetTick>
 800597c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800597e:	4b60      	ldr	r3, [pc, #384]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005980:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005982:	f013 0f02 	tst.w	r3, #2
 8005986:	d006      	beq.n	8005996 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005988:	f7fc feba 	bl	8002700 <HAL_GetTick>
 800598c:	1b40      	subs	r0, r0, r5
 800598e:	2802      	cmp	r0, #2
 8005990:	d9f5      	bls.n	800597e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005992:	2003      	movs	r0, #3
 8005994:	e17d      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	f013 0f20 	tst.w	r3, #32
 800599c:	d029      	beq.n	80059f2 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800599e:	69a3      	ldr	r3, [r4, #24]
 80059a0:	b19b      	cbz	r3, 80059ca <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059a2:	4a57      	ldr	r2, [pc, #348]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80059a4:	6813      	ldr	r3, [r2, #0]
 80059a6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059aa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059ac:	f7fc fea8 	bl	8002700 <HAL_GetTick>
 80059b0:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80059b2:	4b53      	ldr	r3, [pc, #332]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80059ba:	d11a      	bne.n	80059f2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059bc:	f7fc fea0 	bl	8002700 <HAL_GetTick>
 80059c0:	1b40      	subs	r0, r0, r5
 80059c2:	2802      	cmp	r0, #2
 80059c4:	d9f5      	bls.n	80059b2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80059c6:	2003      	movs	r0, #3
 80059c8:	e163      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059ca:	4a4d      	ldr	r2, [pc, #308]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80059cc:	6813      	ldr	r3, [r2, #0]
 80059ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80059d4:	f7fc fe94 	bl	8002700 <HAL_GetTick>
 80059d8:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80059da:	4b49      	ldr	r3, [pc, #292]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80059e2:	d006      	beq.n	80059f2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059e4:	f7fc fe8c 	bl	8002700 <HAL_GetTick>
 80059e8:	1b40      	subs	r0, r0, r5
 80059ea:	2802      	cmp	r0, #2
 80059ec:	d9f5      	bls.n	80059da <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80059ee:	2003      	movs	r0, #3
 80059f0:	e14f      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	f013 0f04 	tst.w	r3, #4
 80059f8:	d121      	bne.n	8005a3e <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059fa:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 8147 	beq.w	8005c90 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005a02:	4a3f      	ldr	r2, [pc, #252]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a04:	6912      	ldr	r2, [r2, #16]
 8005a06:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005a0a:	2a18      	cmp	r2, #24
 8005a0c:	f000 80ee 	beq.w	8005bec <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a10:	2b02      	cmp	r3, #2
 8005a12:	d079      	beq.n	8005b08 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a14:	4a3a      	ldr	r2, [pc, #232]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a16:	6813      	ldr	r3, [r2, #0]
 8005a18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a1e:	f7fc fe6f 	bl	8002700 <HAL_GetTick>
 8005a22:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005a24:	4b36      	ldr	r3, [pc, #216]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005a2c:	f000 80dc 	beq.w	8005be8 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a30:	f7fc fe66 	bl	8002700 <HAL_GetTick>
 8005a34:	1b00      	subs	r0, r0, r4
 8005a36:	2802      	cmp	r0, #2
 8005a38:	d9f4      	bls.n	8005a24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005a3a:	2003      	movs	r0, #3
 8005a3c:	e129      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8005a3e:	4a31      	ldr	r2, [pc, #196]	@ (8005b04 <HAL_RCC_OscConfig+0x4fc>)
 8005a40:	6813      	ldr	r3, [r2, #0]
 8005a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a46:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8005a48:	f7fc fe5a 	bl	8002700 <HAL_GetTick>
 8005a4c:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8005b04 <HAL_RCC_OscConfig+0x4fc>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005a56:	d106      	bne.n	8005a66 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a58:	f7fc fe52 	bl	8002700 <HAL_GetTick>
 8005a5c:	1b40      	subs	r0, r0, r5
 8005a5e:	2864      	cmp	r0, #100	@ 0x64
 8005a60:	d9f5      	bls.n	8005a4e <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8005a62:	2003      	movs	r0, #3
 8005a64:	e115      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a66:	68a3      	ldr	r3, [r4, #8]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d00a      	beq.n	8005a82 <HAL_RCC_OscConfig+0x47a>
 8005a6c:	bb0b      	cbnz	r3, 8005ab2 <HAL_RCC_OscConfig+0x4aa>
 8005a6e:	4b24      	ldr	r3, [pc, #144]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a72:	f022 0201 	bic.w	r2, r2, #1
 8005a76:	671a      	str	r2, [r3, #112]	@ 0x70
 8005a78:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a7a:	f022 0204 	bic.w	r2, r2, #4
 8005a7e:	671a      	str	r2, [r3, #112]	@ 0x70
 8005a80:	e004      	b.n	8005a8c <HAL_RCC_OscConfig+0x484>
 8005a82:	4a1f      	ldr	r2, [pc, #124]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a84:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8005a86:	f043 0301 	orr.w	r3, r3, #1
 8005a8a:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a8c:	68a3      	ldr	r3, [r4, #8]
 8005a8e:	b333      	cbz	r3, 8005ade <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8005a90:	f7fc fe36 	bl	8002700 <HAL_GetTick>
 8005a94:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a96:	4b1a      	ldr	r3, [pc, #104]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9a:	f013 0f02 	tst.w	r3, #2
 8005a9e:	d1ac      	bne.n	80059fa <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aa0:	f7fc fe2e 	bl	8002700 <HAL_GetTick>
 8005aa4:	1b40      	subs	r0, r0, r5
 8005aa6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005aaa:	4298      	cmp	r0, r3
 8005aac:	d9f3      	bls.n	8005a96 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8005aae:	2003      	movs	r0, #3
 8005ab0:	e0ef      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ab2:	2b05      	cmp	r3, #5
 8005ab4:	d009      	beq.n	8005aca <HAL_RCC_OscConfig+0x4c2>
 8005ab6:	4b12      	ldr	r3, [pc, #72]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005ab8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005aba:	f022 0201 	bic.w	r2, r2, #1
 8005abe:	671a      	str	r2, [r3, #112]	@ 0x70
 8005ac0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ac2:	f022 0204 	bic.w	r2, r2, #4
 8005ac6:	671a      	str	r2, [r3, #112]	@ 0x70
 8005ac8:	e7e0      	b.n	8005a8c <HAL_RCC_OscConfig+0x484>
 8005aca:	4b0d      	ldr	r3, [pc, #52]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005acc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ace:	f042 0204 	orr.w	r2, r2, #4
 8005ad2:	671a      	str	r2, [r3, #112]	@ 0x70
 8005ad4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ad6:	f042 0201 	orr.w	r2, r2, #1
 8005ada:	671a      	str	r2, [r3, #112]	@ 0x70
 8005adc:	e7d6      	b.n	8005a8c <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8005ade:	f7fc fe0f 	bl	8002700 <HAL_GetTick>
 8005ae2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005ae4:	4b06      	ldr	r3, [pc, #24]	@ (8005b00 <HAL_RCC_OscConfig+0x4f8>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ae8:	f013 0f02 	tst.w	r3, #2
 8005aec:	d085      	beq.n	80059fa <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aee:	f7fc fe07 	bl	8002700 <HAL_GetTick>
 8005af2:	1b40      	subs	r0, r0, r5
 8005af4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005af8:	4298      	cmp	r0, r3
 8005afa:	d9f3      	bls.n	8005ae4 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8005afc:	2003      	movs	r0, #3
 8005afe:	e0c8      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005b00:	58024400 	.word	0x58024400
 8005b04:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8005b08:	4a69      	ldr	r2, [pc, #420]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005b0a:	6813      	ldr	r3, [r2, #0]
 8005b0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b10:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005b12:	f7fc fdf5 	bl	8002700 <HAL_GetTick>
 8005b16:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005b18:	4b65      	ldr	r3, [pc, #404]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005b20:	d006      	beq.n	8005b30 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b22:	f7fc fded 	bl	8002700 <HAL_GetTick>
 8005b26:	1b40      	subs	r0, r0, r5
 8005b28:	2802      	cmp	r0, #2
 8005b2a:	d9f5      	bls.n	8005b18 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8005b2c:	2003      	movs	r0, #3
 8005b2e:	e0b0      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b30:	4b5f      	ldr	r3, [pc, #380]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005b32:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005b34:	4a5f      	ldr	r2, [pc, #380]	@ (8005cb4 <HAL_RCC_OscConfig+0x6ac>)
 8005b36:	400a      	ands	r2, r1
 8005b38:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005b3a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8005b3c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8005b40:	430a      	orrs	r2, r1
 8005b42:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b44:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005b46:	3a01      	subs	r2, #1
 8005b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b4e:	3901      	subs	r1, #1
 8005b50:	0249      	lsls	r1, r1, #9
 8005b52:	b289      	uxth	r1, r1
 8005b54:	430a      	orrs	r2, r1
 8005b56:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005b58:	3901      	subs	r1, #1
 8005b5a:	0409      	lsls	r1, r1, #16
 8005b5c:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8005b60:	430a      	orrs	r2, r1
 8005b62:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8005b64:	3901      	subs	r1, #1
 8005b66:	0609      	lsls	r1, r1, #24
 8005b68:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8005b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b72:	f022 0201 	bic.w	r2, r2, #1
 8005b76:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b7a:	f36f 02cf 	bfc	r2, #3, #13
 8005b7e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005b80:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8005b84:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b88:	f022 020c 	bic.w	r2, r2, #12
 8005b8c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b94:	f022 0202 	bic.w	r2, r2, #2
 8005b98:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ba8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005bac:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8005bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb8:	f042 0201 	orr.w	r2, r2, #1
 8005bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005bc4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005bc6:	f7fc fd9b 	bl	8002700 <HAL_GetTick>
 8005bca:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005bcc:	4b38      	ldr	r3, [pc, #224]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005bd4:	d106      	bne.n	8005be4 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bd6:	f7fc fd93 	bl	8002700 <HAL_GetTick>
 8005bda:	1b00      	subs	r0, r0, r4
 8005bdc:	2802      	cmp	r0, #2
 8005bde:	d9f5      	bls.n	8005bcc <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8005be0:	2003      	movs	r0, #3
 8005be2:	e056      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8005be4:	2000      	movs	r0, #0
 8005be6:	e054      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005be8:	2000      	movs	r0, #0
 8005bea:	e052      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005bec:	4a30      	ldr	r2, [pc, #192]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005bee:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005bf0:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d04e      	beq.n	8005c94 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bf6:	f001 0303 	and.w	r3, r1, #3
 8005bfa:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d14b      	bne.n	8005c98 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c00:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8005c04:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c06:	4299      	cmp	r1, r3
 8005c08:	d148      	bne.n	8005c9c <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c0a:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8005c0e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005c10:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d144      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c16:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8005c1a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c1c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d140      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c22:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8005c26:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005c28:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d13c      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005c2e:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8005c32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005c34:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005c36:	4298      	cmp	r0, r3
 8005c38:	d138      	bne.n	8005cac <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c3e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005c42:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d101      	bne.n	8005c4c <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8005c48:	2000      	movs	r0, #0
 8005c4a:	e022      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8005c4c:	4a18      	ldr	r2, [pc, #96]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005c4e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005c50:	f023 0301 	bic.w	r3, r3, #1
 8005c54:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8005c56:	f7fc fd53 	bl	8002700 <HAL_GetTick>
 8005c5a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005c5c:	f7fc fd50 	bl	8002700 <HAL_GetTick>
 8005c60:	42a8      	cmp	r0, r5
 8005c62:	d0fb      	beq.n	8005c5c <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005c64:	4a12      	ldr	r2, [pc, #72]	@ (8005cb0 <HAL_RCC_OscConfig+0x6a8>)
 8005c66:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8005c68:	f36f 03cf 	bfc	r3, #3, #13
 8005c6c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005c6e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005c72:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8005c74:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005c76:	f043 0301 	orr.w	r3, r3, #1
 8005c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e008      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8005c80:	2001      	movs	r0, #1
}
 8005c82:	4770      	bx	lr
        return HAL_ERROR;
 8005c84:	2001      	movs	r0, #1
 8005c86:	e004      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8005c88:	2001      	movs	r0, #1
 8005c8a:	e002      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8005c8c:	2001      	movs	r0, #1
 8005c8e:	e000      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8005c90:	2000      	movs	r0, #0
}
 8005c92:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8005c94:	2001      	movs	r0, #1
 8005c96:	e7fc      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005c98:	2001      	movs	r0, #1
 8005c9a:	e7fa      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005c9c:	2001      	movs	r0, #1
 8005c9e:	e7f8      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	e7f6      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005ca4:	2001      	movs	r0, #1
 8005ca6:	e7f4      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005ca8:	2001      	movs	r0, #1
 8005caa:	e7f2      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005cac:	2001      	movs	r0, #1
 8005cae:	e7f0      	b.n	8005c92 <HAL_RCC_OscConfig+0x68a>
 8005cb0:	58024400 	.word	0x58024400
 8005cb4:	fffffc0c 	.word	0xfffffc0c

08005cb8 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cb8:	4b75      	ldr	r3, [pc, #468]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cc0:	2b10      	cmp	r3, #16
 8005cc2:	f000 80de 	beq.w	8005e82 <HAL_RCC_GetSysClockFreq+0x1ca>
 8005cc6:	2b18      	cmp	r3, #24
 8005cc8:	d00f      	beq.n	8005cea <HAL_RCC_GetSysClockFreq+0x32>
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	f040 80db 	bne.w	8005e86 <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f013 0f20 	tst.w	r3, #32
 8005cd8:	f000 80d7 	beq.w	8005e8a <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005ce4:	486b      	ldr	r0, [pc, #428]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005ce6:	40d8      	lsrs	r0, r3
 8005ce8:	4770      	bx	lr
{
 8005cea:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cec:	4b68      	ldr	r3, [pc, #416]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005cee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005cf0:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005cf4:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8005cf6:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005cfa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005cfc:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d02:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8005d06:	fb01 f303 	mul.w	r3, r1, r3
 8005d0a:	ee07 3a90 	vmov	s15, r3
 8005d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8005d12:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8005d16:	d077      	beq.n	8005e08 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8005d18:	2a01      	cmp	r2, #1
 8005d1a:	d04a      	beq.n	8005db2 <HAL_RCC_GetSysClockFreq+0xfa>
 8005d1c:	2a02      	cmp	r2, #2
 8005d1e:	d076      	beq.n	8005e0e <HAL_RCC_GetSysClockFreq+0x156>
 8005d20:	2a00      	cmp	r2, #0
 8005d22:	f040 8091 	bne.w	8005e48 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d26:	4b5a      	ldr	r3, [pc, #360]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f013 0f20 	tst.w	r3, #32
 8005d2e:	d023      	beq.n	8005d78 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d30:	4957      	ldr	r1, [pc, #348]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005d32:	680a      	ldr	r2, [r1, #0]
 8005d34:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005d38:	4b56      	ldr	r3, [pc, #344]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8005d3a:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d3c:	ee07 3a10 	vmov	s14, r3
 8005d40:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005d44:	ee07 0a10 	vmov	s14, r0
 8005d48:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8005d4c:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8005d50:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8005d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d56:	ee06 3a90 	vmov	s13, r3
 8005d5a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005d5e:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8005e98 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005d62:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d76:	e038      	b.n	8005dea <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d78:	ee07 0a10 	vmov	s14, r0
 8005d7c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005d80:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8005e9c <HAL_RCC_GetSysClockFreq+0x1e4>
 8005d84:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005d88:	4b41      	ldr	r3, [pc, #260]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d90:	ee06 3a90 	vmov	s13, r3
 8005d94:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005d98:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8005e98 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005d9c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005da0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005da4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005da8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005db0:	e01b      	b.n	8005dea <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005db2:	ee07 0a10 	vmov	s14, r0
 8005db6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005dba:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8005ea0 <HAL_RCC_GetSysClockFreq+0x1e8>
 8005dbe:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005dc2:	4b33      	ldr	r3, [pc, #204]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dca:	ee06 3a90 	vmov	s13, r3
 8005dce:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005dd2:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8005e98 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005dd6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005de6:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005dea:	4b29      	ldr	r3, [pc, #164]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dee:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005df2:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005df4:	ee07 3a90 	vmov	s15, r3
 8005df8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dfc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005e00:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8005e04:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8005e08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e0c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e0e:	ee07 0a10 	vmov	s14, r0
 8005e12:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005e16:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 8005ea4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e1a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005e1e:	4b1c      	ldr	r3, [pc, #112]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e26:	ee06 3a90 	vmov	s13, r3
 8005e2a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005e2e:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8005e98 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005e32:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e42:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8005e46:	e7d0      	b.n	8005dea <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e48:	ee07 0a10 	vmov	s14, r0
 8005e4c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8005e50:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8005ea0 <HAL_RCC_GetSysClockFreq+0x1e8>
 8005e54:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005e58:	4b0d      	ldr	r3, [pc, #52]	@ (8005e90 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8005e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e60:	ee06 3a90 	vmov	s13, r3
 8005e64:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005e68:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8005e98 <HAL_RCC_GetSysClockFreq+0x1e0>
 8005e6c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005e70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e7c:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8005e80:	e7b3      	b.n	8005dea <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 8005e82:	4809      	ldr	r0, [pc, #36]	@ (8005ea8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005e84:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e86:	4809      	ldr	r0, [pc, #36]	@ (8005eac <HAL_RCC_GetSysClockFreq+0x1f4>)
 8005e88:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005e8a:	4802      	ldr	r0, [pc, #8]	@ (8005e94 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8005e8c:	4770      	bx	lr
 8005e8e:	bf00      	nop
 8005e90:	58024400 	.word	0x58024400
 8005e94:	03d09000 	.word	0x03d09000
 8005e98:	39000000 	.word	0x39000000
 8005e9c:	4c742400 	.word	0x4c742400
 8005ea0:	4a742400 	.word	0x4a742400
 8005ea4:	4bbebc20 	.word	0x4bbebc20
 8005ea8:	017d7840 	.word	0x017d7840
 8005eac:	003d0900 	.word	0x003d0900

08005eb0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	f000 8132 	beq.w	800611a <HAL_RCC_ClockConfig+0x26a>
{
 8005eb6:	b570      	push	{r4, r5, r6, lr}
 8005eb8:	460d      	mov	r5, r1
 8005eba:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ebc:	4b9b      	ldr	r3, [pc, #620]	@ (800612c <HAL_RCC_ClockConfig+0x27c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 030f 	and.w	r3, r3, #15
 8005ec4:	428b      	cmp	r3, r1
 8005ec6:	d20b      	bcs.n	8005ee0 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ec8:	4a98      	ldr	r2, [pc, #608]	@ (800612c <HAL_RCC_ClockConfig+0x27c>)
 8005eca:	6813      	ldr	r3, [r2, #0]
 8005ecc:	f023 030f 	bic.w	r3, r3, #15
 8005ed0:	430b      	orrs	r3, r1
 8005ed2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ed4:	6813      	ldr	r3, [r2, #0]
 8005ed6:	f003 030f 	and.w	r3, r3, #15
 8005eda:	428b      	cmp	r3, r1
 8005edc:	f040 811f 	bne.w	800611e <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005ee0:	6823      	ldr	r3, [r4, #0]
 8005ee2:	f013 0f04 	tst.w	r3, #4
 8005ee6:	d00c      	beq.n	8005f02 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005ee8:	6922      	ldr	r2, [r4, #16]
 8005eea:	4b91      	ldr	r3, [pc, #580]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d905      	bls.n	8005f02 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005ef6:	498e      	ldr	r1, [pc, #568]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005ef8:	698b      	ldr	r3, [r1, #24]
 8005efa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005efe:	431a      	orrs	r2, r3
 8005f00:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f02:	6823      	ldr	r3, [r4, #0]
 8005f04:	f013 0f08 	tst.w	r3, #8
 8005f08:	d00c      	beq.n	8005f24 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005f0a:	6962      	ldr	r2, [r4, #20]
 8005f0c:	4b88      	ldr	r3, [pc, #544]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d905      	bls.n	8005f24 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005f18:	4985      	ldr	r1, [pc, #532]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f1a:	69cb      	ldr	r3, [r1, #28]
 8005f1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f20:	431a      	orrs	r2, r3
 8005f22:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	f013 0f10 	tst.w	r3, #16
 8005f2a:	d00c      	beq.n	8005f46 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005f2c:	69a2      	ldr	r2, [r4, #24]
 8005f2e:	4b80      	ldr	r3, [pc, #512]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d905      	bls.n	8005f46 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005f3a:	497d      	ldr	r1, [pc, #500]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f3c:	69cb      	ldr	r3, [r1, #28]
 8005f3e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005f42:	431a      	orrs	r2, r3
 8005f44:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005f46:	6823      	ldr	r3, [r4, #0]
 8005f48:	f013 0f20 	tst.w	r3, #32
 8005f4c:	d00c      	beq.n	8005f68 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005f4e:	69e2      	ldr	r2, [r4, #28]
 8005f50:	4b77      	ldr	r3, [pc, #476]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d905      	bls.n	8005f68 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005f5c:	4974      	ldr	r1, [pc, #464]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f5e:	6a0b      	ldr	r3, [r1, #32]
 8005f60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f64:	431a      	orrs	r2, r3
 8005f66:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	f013 0f02 	tst.w	r3, #2
 8005f6e:	d00c      	beq.n	8005f8a <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005f70:	68e2      	ldr	r2, [r4, #12]
 8005f72:	4b6f      	ldr	r3, [pc, #444]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d905      	bls.n	8005f8a <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f7e:	496c      	ldr	r1, [pc, #432]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f80:	698b      	ldr	r3, [r1, #24]
 8005f82:	f023 030f 	bic.w	r3, r3, #15
 8005f86:	431a      	orrs	r2, r3
 8005f88:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	f013 0f01 	tst.w	r3, #1
 8005f90:	d041      	beq.n	8006016 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005f92:	4a67      	ldr	r2, [pc, #412]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005f94:	6993      	ldr	r3, [r2, #24]
 8005f96:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005f9a:	68a1      	ldr	r1, [r4, #8]
 8005f9c:	430b      	orrs	r3, r1
 8005f9e:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fa0:	6863      	ldr	r3, [r4, #4]
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d00a      	beq.n	8005fbc <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fa6:	2b03      	cmp	r3, #3
 8005fa8:	d027      	beq.n	8005ffa <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d02c      	beq.n	8006008 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fae:	4a60      	ldr	r2, [pc, #384]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005fb0:	6812      	ldr	r2, [r2, #0]
 8005fb2:	f012 0f04 	tst.w	r2, #4
 8005fb6:	d106      	bne.n	8005fc6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8005fb8:	2001      	movs	r0, #1
 8005fba:	e0ad      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005fbc:	6812      	ldr	r2, [r2, #0]
 8005fbe:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8005fc2:	f000 80ae 	beq.w	8006122 <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fc6:	495a      	ldr	r1, [pc, #360]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005fc8:	690a      	ldr	r2, [r1, #16]
 8005fca:	f022 0207 	bic.w	r2, r2, #7
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 8005fd2:	f7fc fb95 	bl	8002700 <HAL_GetTick>
 8005fd6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd8:	4b55      	ldr	r3, [pc, #340]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fe0:	6862      	ldr	r2, [r4, #4]
 8005fe2:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8005fe6:	d016      	beq.n	8006016 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fe8:	f7fc fb8a 	bl	8002700 <HAL_GetTick>
 8005fec:	1b80      	subs	r0, r0, r6
 8005fee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ff2:	4298      	cmp	r0, r3
 8005ff4:	d9f0      	bls.n	8005fd8 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8005ff6:	2003      	movs	r0, #3
 8005ff8:	e08e      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005ffa:	4a4d      	ldr	r2, [pc, #308]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8005ffc:	6812      	ldr	r2, [r2, #0]
 8005ffe:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8006002:	d1e0      	bne.n	8005fc6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006004:	2001      	movs	r0, #1
 8006006:	e087      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006008:	4a49      	ldr	r2, [pc, #292]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 800600a:	6812      	ldr	r2, [r2, #0]
 800600c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8006010:	d1d9      	bne.n	8005fc6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8006012:	2001      	movs	r0, #1
 8006014:	e080      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	f013 0f02 	tst.w	r3, #2
 800601c:	d00c      	beq.n	8006038 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800601e:	68e2      	ldr	r2, [r4, #12]
 8006020:	4b43      	ldr	r3, [pc, #268]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8006022:	699b      	ldr	r3, [r3, #24]
 8006024:	f003 030f 	and.w	r3, r3, #15
 8006028:	429a      	cmp	r2, r3
 800602a:	d205      	bcs.n	8006038 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800602c:	4940      	ldr	r1, [pc, #256]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 800602e:	698b      	ldr	r3, [r1, #24]
 8006030:	f023 030f 	bic.w	r3, r3, #15
 8006034:	431a      	orrs	r2, r3
 8006036:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006038:	4b3c      	ldr	r3, [pc, #240]	@ (800612c <HAL_RCC_ClockConfig+0x27c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 030f 	and.w	r3, r3, #15
 8006040:	42ab      	cmp	r3, r5
 8006042:	d90a      	bls.n	800605a <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006044:	4a39      	ldr	r2, [pc, #228]	@ (800612c <HAL_RCC_ClockConfig+0x27c>)
 8006046:	6813      	ldr	r3, [r2, #0]
 8006048:	f023 030f 	bic.w	r3, r3, #15
 800604c:	432b      	orrs	r3, r5
 800604e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006050:	6813      	ldr	r3, [r2, #0]
 8006052:	f003 030f 	and.w	r3, r3, #15
 8006056:	42ab      	cmp	r3, r5
 8006058:	d165      	bne.n	8006126 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	f013 0f04 	tst.w	r3, #4
 8006060:	d00c      	beq.n	800607c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006062:	6922      	ldr	r2, [r4, #16]
 8006064:	4b32      	ldr	r3, [pc, #200]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800606c:	429a      	cmp	r2, r3
 800606e:	d205      	bcs.n	800607c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006070:	492f      	ldr	r1, [pc, #188]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8006072:	698b      	ldr	r3, [r1, #24]
 8006074:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006078:	431a      	orrs	r2, r3
 800607a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	f013 0f08 	tst.w	r3, #8
 8006082:	d00c      	beq.n	800609e <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006084:	6962      	ldr	r2, [r4, #20]
 8006086:	4b2a      	ldr	r3, [pc, #168]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800608e:	429a      	cmp	r2, r3
 8006090:	d205      	bcs.n	800609e <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006092:	4927      	ldr	r1, [pc, #156]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 8006094:	69cb      	ldr	r3, [r1, #28]
 8006096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800609a:	431a      	orrs	r2, r3
 800609c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	f013 0f10 	tst.w	r3, #16
 80060a4:	d00c      	beq.n	80060c0 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80060a6:	69a2      	ldr	r2, [r4, #24]
 80060a8:	4b21      	ldr	r3, [pc, #132]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 80060aa:	69db      	ldr	r3, [r3, #28]
 80060ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d205      	bcs.n	80060c0 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80060b4:	491e      	ldr	r1, [pc, #120]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 80060b6:	69cb      	ldr	r3, [r1, #28]
 80060b8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80060bc:	431a      	orrs	r2, r3
 80060be:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	f013 0f20 	tst.w	r3, #32
 80060c6:	d00c      	beq.n	80060e2 <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80060c8:	69e2      	ldr	r2, [r4, #28]
 80060ca:	4b19      	ldr	r3, [pc, #100]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d205      	bcs.n	80060e2 <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80060d6:	4916      	ldr	r1, [pc, #88]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 80060d8:	6a0b      	ldr	r3, [r1, #32]
 80060da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060de:	431a      	orrs	r2, r3
 80060e0:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060e2:	f7ff fde9 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
 80060e6:	4912      	ldr	r1, [pc, #72]	@ (8006130 <HAL_RCC_ClockConfig+0x280>)
 80060e8:	698b      	ldr	r3, [r1, #24]
 80060ea:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80060ee:	4a11      	ldr	r2, [pc, #68]	@ (8006134 <HAL_RCC_ClockConfig+0x284>)
 80060f0:	5cd3      	ldrb	r3, [r2, r3]
 80060f2:	f003 031f 	and.w	r3, r3, #31
 80060f6:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060f8:	698b      	ldr	r3, [r1, #24]
 80060fa:	f003 030f 	and.w	r3, r3, #15
 80060fe:	5cd3      	ldrb	r3, [r2, r3]
 8006100:	f003 031f 	and.w	r3, r3, #31
 8006104:	fa20 f303 	lsr.w	r3, r0, r3
 8006108:	4a0b      	ldr	r2, [pc, #44]	@ (8006138 <HAL_RCC_ClockConfig+0x288>)
 800610a:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800610c:	4b0b      	ldr	r3, [pc, #44]	@ (800613c <HAL_RCC_ClockConfig+0x28c>)
 800610e:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8006110:	4b0b      	ldr	r3, [pc, #44]	@ (8006140 <HAL_RCC_ClockConfig+0x290>)
 8006112:	6818      	ldr	r0, [r3, #0]
 8006114:	f7fc fa92 	bl	800263c <HAL_InitTick>
}
 8006118:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800611a:	2001      	movs	r0, #1
}
 800611c:	4770      	bx	lr
      return HAL_ERROR;
 800611e:	2001      	movs	r0, #1
 8006120:	e7fa      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8006122:	2001      	movs	r0, #1
 8006124:	e7f8      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8006126:	2001      	movs	r0, #1
 8006128:	e7f6      	b.n	8006118 <HAL_RCC_ClockConfig+0x268>
 800612a:	bf00      	nop
 800612c:	52002000 	.word	0x52002000
 8006130:	58024400 	.word	0x58024400
 8006134:	0800e4dc 	.word	0x0800e4dc
 8006138:	24000024 	.word	0x24000024
 800613c:	24000028 	.word	0x24000028
 8006140:	24000030 	.word	0x24000030

08006144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006144:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006146:	f7ff fdb7 	bl	8005cb8 <HAL_RCC_GetSysClockFreq>
 800614a:	4a0b      	ldr	r2, [pc, #44]	@ (8006178 <HAL_RCC_GetHCLKFreq+0x34>)
 800614c:	6993      	ldr	r3, [r2, #24]
 800614e:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8006152:	490a      	ldr	r1, [pc, #40]	@ (800617c <HAL_RCC_GetHCLKFreq+0x38>)
 8006154:	5ccb      	ldrb	r3, [r1, r3]
 8006156:	f003 031f 	and.w	r3, r3, #31
 800615a:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800615e:	6992      	ldr	r2, [r2, #24]
 8006160:	f002 020f 	and.w	r2, r2, #15
 8006164:	5c88      	ldrb	r0, [r1, r2]
 8006166:	f000 001f 	and.w	r0, r0, #31
 800616a:	fa23 f000 	lsr.w	r0, r3, r0
 800616e:	4a04      	ldr	r2, [pc, #16]	@ (8006180 <HAL_RCC_GetHCLKFreq+0x3c>)
 8006170:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006172:	4a04      	ldr	r2, [pc, #16]	@ (8006184 <HAL_RCC_GetHCLKFreq+0x40>)
 8006174:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8006176:	bd08      	pop	{r3, pc}
 8006178:	58024400 	.word	0x58024400
 800617c:	0800e4dc 	.word	0x0800e4dc
 8006180:	24000024 	.word	0x24000024
 8006184:	24000028 	.word	0x24000028

08006188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006188:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800618a:	f7ff ffdb 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 800618e:	4b05      	ldr	r3, [pc, #20]	@ (80061a4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006196:	4a04      	ldr	r2, [pc, #16]	@ (80061a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006198:	5cd3      	ldrb	r3, [r2, r3]
 800619a:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800619e:	40d8      	lsrs	r0, r3
 80061a0:	bd08      	pop	{r3, pc}
 80061a2:	bf00      	nop
 80061a4:	58024400 	.word	0x58024400
 80061a8:	0800e4dc 	.word	0x0800e4dc

080061ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061ac:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80061ae:	f7ff ffc9 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 80061b2:	4b05      	ldr	r3, [pc, #20]	@ (80061c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80061ba:	4a04      	ldr	r2, [pc, #16]	@ (80061cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80061bc:	5cd3      	ldrb	r3, [r2, r3]
 80061be:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80061c2:	40d8      	lsrs	r0, r3
 80061c4:	bd08      	pop	{r3, pc}
 80061c6:	bf00      	nop
 80061c8:	58024400 	.word	0x58024400
 80061cc:	0800e4dc 	.word	0x0800e4dc

080061d0 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80061d0:	4b40      	ldr	r3, [pc, #256]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 80061d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061d4:	f003 0303 	and.w	r3, r3, #3
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d079      	beq.n	80062d0 <RCCEx_PLL2_Config+0x100>
{
 80061dc:	b570      	push	{r4, r5, r6, lr}
 80061de:	4605      	mov	r5, r0
 80061e0:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80061e2:	4a3c      	ldr	r2, [pc, #240]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 80061e4:	6813      	ldr	r3, [r2, #0]
 80061e6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80061ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061ec:	f7fc fa88 	bl	8002700 <HAL_GetTick>
 80061f0:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80061f2:	4b38      	ldr	r3, [pc, #224]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80061fa:	d006      	beq.n	800620a <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80061fc:	f7fc fa80 	bl	8002700 <HAL_GetTick>
 8006200:	1b03      	subs	r3, r0, r4
 8006202:	2b02      	cmp	r3, #2
 8006204:	d9f5      	bls.n	80061f2 <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8006206:	2003      	movs	r0, #3

  }


  return status;
}
 8006208:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800620a:	4b32      	ldr	r3, [pc, #200]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 800620c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800620e:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 8006212:	6829      	ldr	r1, [r5, #0]
 8006214:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8006218:	629a      	str	r2, [r3, #40]	@ 0x28
 800621a:	686a      	ldr	r2, [r5, #4]
 800621c:	3a01      	subs	r2, #1
 800621e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006222:	68a9      	ldr	r1, [r5, #8]
 8006224:	3901      	subs	r1, #1
 8006226:	0249      	lsls	r1, r1, #9
 8006228:	b289      	uxth	r1, r1
 800622a:	430a      	orrs	r2, r1
 800622c:	68e9      	ldr	r1, [r5, #12]
 800622e:	3901      	subs	r1, #1
 8006230:	0409      	lsls	r1, r1, #16
 8006232:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8006236:	430a      	orrs	r2, r1
 8006238:	6929      	ldr	r1, [r5, #16]
 800623a:	3901      	subs	r1, #1
 800623c:	0609      	lsls	r1, r1, #24
 800623e:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8006242:	430a      	orrs	r2, r1
 8006244:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006248:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800624c:	6969      	ldr	r1, [r5, #20]
 800624e:	430a      	orrs	r2, r1
 8006250:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006254:	f022 0220 	bic.w	r2, r2, #32
 8006258:	69a9      	ldr	r1, [r5, #24]
 800625a:	430a      	orrs	r2, r1
 800625c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800625e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006260:	f022 0210 	bic.w	r2, r2, #16
 8006264:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006266:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006268:	f36f 02cf 	bfc	r2, #3, #13
 800626c:	69e9      	ldr	r1, [r5, #28]
 800626e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8006272:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006276:	f042 0210 	orr.w	r2, r2, #16
 800627a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800627c:	b9c6      	cbnz	r6, 80062b0 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800627e:	461a      	mov	r2, r3
 8006280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006282:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006286:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8006288:	4a12      	ldr	r2, [pc, #72]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 800628a:	6813      	ldr	r3, [r2, #0]
 800628c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006290:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006292:	f7fc fa35 	bl	8002700 <HAL_GetTick>
 8006296:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006298:	4b0e      	ldr	r3, [pc, #56]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80062a0:	d114      	bne.n	80062cc <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80062a2:	f7fc fa2d 	bl	8002700 <HAL_GetTick>
 80062a6:	1b00      	subs	r0, r0, r4
 80062a8:	2802      	cmp	r0, #2
 80062aa:	d9f5      	bls.n	8006298 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 80062ac:	2003      	movs	r0, #3
 80062ae:	e7ab      	b.n	8006208 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80062b0:	2e01      	cmp	r6, #1
 80062b2:	d005      	beq.n	80062c0 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80062b4:	4a07      	ldr	r2, [pc, #28]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 80062b6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80062b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80062bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80062be:	e7e3      	b.n	8006288 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80062c0:	4a04      	ldr	r2, [pc, #16]	@ (80062d4 <RCCEx_PLL2_Config+0x104>)
 80062c2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80062c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80062ca:	e7dd      	b.n	8006288 <RCCEx_PLL2_Config+0xb8>
  return status;
 80062cc:	2000      	movs	r0, #0
 80062ce:	e79b      	b.n	8006208 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 80062d0:	2001      	movs	r0, #1
}
 80062d2:	4770      	bx	lr
 80062d4:	58024400 	.word	0x58024400

080062d8 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062d8:	4b40      	ldr	r3, [pc, #256]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80062da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062dc:	f003 0303 	and.w	r3, r3, #3
 80062e0:	2b03      	cmp	r3, #3
 80062e2:	d079      	beq.n	80063d8 <RCCEx_PLL3_Config+0x100>
{
 80062e4:	b570      	push	{r4, r5, r6, lr}
 80062e6:	4605      	mov	r5, r0
 80062e8:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80062ea:	4a3c      	ldr	r2, [pc, #240]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80062ec:	6813      	ldr	r3, [r2, #0]
 80062ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062f4:	f7fc fa04 	bl	8002700 <HAL_GetTick>
 80062f8:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062fa:	4b38      	ldr	r3, [pc, #224]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8006302:	d006      	beq.n	8006312 <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006304:	f7fc f9fc 	bl	8002700 <HAL_GetTick>
 8006308:	1b03      	subs	r3, r0, r4
 800630a:	2b02      	cmp	r3, #2
 800630c:	d9f5      	bls.n	80062fa <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 800630e:	2003      	movs	r0, #3

  }


  return status;
}
 8006310:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006312:	4b32      	ldr	r3, [pc, #200]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 8006314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006316:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 800631a:	6829      	ldr	r1, [r5, #0]
 800631c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8006320:	629a      	str	r2, [r3, #40]	@ 0x28
 8006322:	686a      	ldr	r2, [r5, #4]
 8006324:	3a01      	subs	r2, #1
 8006326:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800632a:	68a9      	ldr	r1, [r5, #8]
 800632c:	3901      	subs	r1, #1
 800632e:	0249      	lsls	r1, r1, #9
 8006330:	b289      	uxth	r1, r1
 8006332:	430a      	orrs	r2, r1
 8006334:	68e9      	ldr	r1, [r5, #12]
 8006336:	3901      	subs	r1, #1
 8006338:	0409      	lsls	r1, r1, #16
 800633a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800633e:	430a      	orrs	r2, r1
 8006340:	6929      	ldr	r1, [r5, #16]
 8006342:	3901      	subs	r1, #1
 8006344:	0609      	lsls	r1, r1, #24
 8006346:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800634a:	430a      	orrs	r2, r1
 800634c:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800634e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006350:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8006354:	6969      	ldr	r1, [r5, #20]
 8006356:	430a      	orrs	r2, r1
 8006358:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800635a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800635c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006360:	69a9      	ldr	r1, [r5, #24]
 8006362:	430a      	orrs	r2, r1
 8006364:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006368:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800636c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800636e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006370:	f36f 02cf 	bfc	r2, #3, #13
 8006374:	69e9      	ldr	r1, [r5, #28]
 8006376:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800637a:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 800637c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800637e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006382:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8006384:	b9c6      	cbnz	r6, 80063b8 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006386:	461a      	mov	r2, r3
 8006388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800638e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8006390:	4a12      	ldr	r2, [pc, #72]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006398:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800639a:	f7fc f9b1 	bl	8002700 <HAL_GetTick>
 800639e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063a0:	4b0e      	ldr	r3, [pc, #56]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80063a8:	d114      	bne.n	80063d4 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80063aa:	f7fc f9a9 	bl	8002700 <HAL_GetTick>
 80063ae:	1b00      	subs	r0, r0, r4
 80063b0:	2802      	cmp	r0, #2
 80063b2:	d9f5      	bls.n	80063a0 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80063b4:	2003      	movs	r0, #3
 80063b6:	e7ab      	b.n	8006310 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80063b8:	2e01      	cmp	r6, #1
 80063ba:	d005      	beq.n	80063c8 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80063bc:	4a07      	ldr	r2, [pc, #28]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80063be:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80063c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80063c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063c6:	e7e3      	b.n	8006390 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80063c8:	4a04      	ldr	r2, [pc, #16]	@ (80063dc <RCCEx_PLL3_Config+0x104>)
 80063ca:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80063cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80063d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063d2:	e7dd      	b.n	8006390 <RCCEx_PLL3_Config+0xb8>
  return status;
 80063d4:	2000      	movs	r0, #0
 80063d6:	e79b      	b.n	8006310 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 80063d8:	2001      	movs	r0, #1
}
 80063da:	4770      	bx	lr
 80063dc:	58024400 	.word	0x58024400

080063e0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80063e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063e2:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063e4:	6803      	ldr	r3, [r0, #0]
 80063e6:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80063ea:	d030      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80063ec:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80063ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80063f2:	d026      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80063f4:	d80e      	bhi.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x34>
 80063f6:	b1ab      	cbz	r3, 8006424 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80063f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063fc:	d107      	bne.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80063fe:	2102      	movs	r1, #2
 8006400:	3008      	adds	r0, #8
 8006402:	f7ff fee5 	bl	80061d0 <RCCEx_PLL2_Config>
 8006406:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006408:	b195      	cbz	r5, 8006430 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 800640a:	462e      	mov	r6, r5
 800640c:	e021      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800640e:	2601      	movs	r6, #1
 8006410:	4635      	mov	r5, r6
 8006412:	e01e      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8006414:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006418:	d101      	bne.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800641a:	2500      	movs	r5, #0
 800641c:	e008      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800641e:	2601      	movs	r6, #1
 8006420:	4635      	mov	r5, r6
 8006422:	e016      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006424:	4a98      	ldr	r2, [pc, #608]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006426:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800642c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800642e:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006430:	4a95      	ldr	r2, [pc, #596]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006432:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006434:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006438:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800643a:	430b      	orrs	r3, r1
 800643c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800643e:	2600      	movs	r6, #0
 8006440:	e007      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006442:	2102      	movs	r1, #2
 8006444:	3028      	adds	r0, #40	@ 0x28
 8006446:	f7ff ff47 	bl	80062d8 <RCCEx_PLL3_Config>
 800644a:	4605      	mov	r5, r0
        break;
 800644c:	e7dc      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800644e:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006450:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006452:	6823      	ldr	r3, [r4, #0]
 8006454:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006458:	d014      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800645a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800645c:	2b04      	cmp	r3, #4
 800645e:	d831      	bhi.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8006460:	e8df f003 	tbb	[pc, r3]
 8006464:	08292203 	.word	0x08292203
 8006468:	08          	.byte	0x08
 8006469:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800646a:	4a87      	ldr	r2, [pc, #540]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800646c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800646e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006472:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006474:	bb4d      	cbnz	r5, 80064ca <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006476:	4a84      	ldr	r2, [pc, #528]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006478:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800647a:	f023 0307 	bic.w	r3, r3, #7
 800647e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8006480:	430b      	orrs	r3, r1
 8006482:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800648a:	d038      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai23ClockSelection)
 800648c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800648e:	2b80      	cmp	r3, #128	@ 0x80
 8006490:	d04a      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8006492:	d81f      	bhi.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006494:	b333      	cbz	r3, 80064e4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8006496:	2b40      	cmp	r3, #64	@ 0x40
 8006498:	d119      	bne.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800649a:	2100      	movs	r1, #0
 800649c:	f104 0008 	add.w	r0, r4, #8
 80064a0:	f7ff fe96 	bl	80061d0 <RCCEx_PLL2_Config>
 80064a4:	4605      	mov	r5, r0
        break;
 80064a6:	e022      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064a8:	2100      	movs	r1, #0
 80064aa:	f104 0008 	add.w	r0, r4, #8
 80064ae:	f7ff fe8f 	bl	80061d0 <RCCEx_PLL2_Config>
 80064b2:	4605      	mov	r5, r0
        break;
 80064b4:	e7de      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064b6:	2100      	movs	r1, #0
 80064b8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80064bc:	f7ff ff0c 	bl	80062d8 <RCCEx_PLL3_Config>
 80064c0:	4605      	mov	r5, r0
        break;
 80064c2:	e7d7      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80064c4:	2601      	movs	r6, #1
 80064c6:	4635      	mov	r5, r6
 80064c8:	e7dc      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 80064ca:	462e      	mov	r6, r5
 80064cc:	e7da      	b.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 80064ce:	2601      	movs	r6, #1
 80064d0:	4635      	mov	r5, r6
 80064d2:	e014      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
 80064d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80064d6:	d00a      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80064d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064dc:	d007      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
 80064de:	2601      	movs	r6, #1
 80064e0:	4635      	mov	r5, r6
 80064e2:	e00c      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e4:	4a68      	ldr	r2, [pc, #416]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80064e6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80064e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80064ee:	bb15      	cbnz	r5, 8006536 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80064f0:	4a65      	ldr	r2, [pc, #404]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80064f2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80064f4:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 80064f8:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80064fa:	430b      	orrs	r3, r1
 80064fc:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8006504:	d03c      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    switch (PeriphClkInit->Sai4AClockSelection)
 8006506:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 800650a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800650e:	d02f      	beq.n	8006570 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8006510:	d816      	bhi.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006512:	b1f3      	cbz	r3, 8006552 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006514:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006518:	d10f      	bne.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800651a:	2100      	movs	r1, #0
 800651c:	f104 0008 	add.w	r0, r4, #8
 8006520:	f7ff fe56 	bl	80061d0 <RCCEx_PLL2_Config>
 8006524:	4605      	mov	r5, r0
        break;
 8006526:	e019      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006528:	2100      	movs	r1, #0
 800652a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800652e:	f7ff fed3 	bl	80062d8 <RCCEx_PLL3_Config>
 8006532:	4605      	mov	r5, r0
        break;
 8006534:	e7db      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      status = ret;
 8006536:	462e      	mov	r6, r5
 8006538:	e7e1      	b.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x11e>
    switch (PeriphClkInit->Sai4AClockSelection)
 800653a:	2601      	movs	r6, #1
 800653c:	4635      	mov	r5, r6
 800653e:	e01f      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 8006540:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006544:	d00a      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006546:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800654a:	d007      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800654c:	2601      	movs	r6, #1
 800654e:	4635      	mov	r5, r6
 8006550:	e016      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006552:	4a4d      	ldr	r2, [pc, #308]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006554:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006556:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800655a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800655c:	b97d      	cbnz	r5, 800657e <HAL_RCCEx_PeriphCLKConfig+0x19e>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800655e:	4a4a      	ldr	r2, [pc, #296]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006560:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006562:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8006566:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 800656a:	430b      	orrs	r3, r1
 800656c:	6593      	str	r3, [r2, #88]	@ 0x58
 800656e:	e007      	b.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006570:	2100      	movs	r1, #0
 8006572:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006576:	f7ff feaf 	bl	80062d8 <RCCEx_PLL3_Config>
 800657a:	4605      	mov	r5, r0
        break;
 800657c:	e7ee      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      status = ret;
 800657e:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8006586:	d02b      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Sai4BClockSelection)
 8006588:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 800658c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006590:	d053      	beq.n	800663a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8006592:	d80d      	bhi.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8006594:	b1ab      	cbz	r3, 80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006596:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800659a:	d106      	bne.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800659c:	2100      	movs	r1, #0
 800659e:	f104 0008 	add.w	r0, r4, #8
 80065a2:	f7ff fe15 	bl	80061d0 <RCCEx_PLL2_Config>
 80065a6:	4605      	mov	r5, r0
        break;
 80065a8:	e010      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    switch (PeriphClkInit->Sai4BClockSelection)
 80065aa:	2601      	movs	r6, #1
 80065ac:	4635      	mov	r5, r6
 80065ae:	e017      	b.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80065b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80065b4:	d00a      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80065b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065ba:	d007      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 80065bc:	2601      	movs	r6, #1
 80065be:	4635      	mov	r5, r6
 80065c0:	e00e      	b.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065c2:	4a31      	ldr	r2, [pc, #196]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80065c4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80065c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80065cc:	2d00      	cmp	r5, #0
 80065ce:	d13b      	bne.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x268>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80065d0:	4a2d      	ldr	r2, [pc, #180]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80065d2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80065d4:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80065d8:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80065dc:	430b      	orrs	r3, r1
 80065de:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80065e0:	6823      	ldr	r3, [r4, #0]
 80065e2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80065e6:	d013      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x230>
    switch (PeriphClkInit->QspiClockSelection)
 80065e8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80065ea:	2b20      	cmp	r3, #32
 80065ec:	d036      	beq.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80065ee:	d830      	bhi.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x272>
 80065f0:	b133      	cbz	r3, 8006600 <HAL_RCCEx_PeriphCLKConfig+0x220>
 80065f2:	2b10      	cmp	r3, #16
 80065f4:	d12a      	bne.n	800664c <HAL_RCCEx_PeriphCLKConfig+0x26c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065f6:	4a24      	ldr	r2, [pc, #144]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 80065f8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80065fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006600:	bb9d      	cbnz	r5, 800666a <HAL_RCCEx_PeriphCLKConfig+0x28a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006602:	4a21      	ldr	r2, [pc, #132]	@ (8006688 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006604:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8006606:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800660a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800660c:	430b      	orrs	r3, r1
 800660e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006610:	6823      	ldr	r3, [r4, #0]
 8006612:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8006616:	d047      	beq.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    switch (PeriphClkInit->Spi123ClockSelection)
 8006618:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800661a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800661e:	f000 808d 	beq.w	800673c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006622:	d827      	bhi.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x294>
 8006624:	b393      	cbz	r3, 800668c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8006626:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800662a:	d120      	bne.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x28e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800662c:	2100      	movs	r1, #0
 800662e:	f104 0008 	add.w	r0, r4, #8
 8006632:	f7ff fdcd 	bl	80061d0 <RCCEx_PLL2_Config>
 8006636:	4605      	mov	r5, r0
        break;
 8006638:	e02d      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800663a:	2100      	movs	r1, #0
 800663c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006640:	f7ff fe4a 	bl	80062d8 <RCCEx_PLL3_Config>
 8006644:	4605      	mov	r5, r0
        break;
 8006646:	e7c1      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8006648:	462e      	mov	r6, r5
 800664a:	e7c9      	b.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->QspiClockSelection)
 800664c:	2601      	movs	r6, #1
 800664e:	4635      	mov	r5, r6
 8006650:	e7de      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006652:	2b30      	cmp	r3, #48	@ 0x30
 8006654:	d0d4      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8006656:	2601      	movs	r6, #1
 8006658:	4635      	mov	r5, r6
 800665a:	e7d9      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800665c:	2102      	movs	r1, #2
 800665e:	f104 0008 	add.w	r0, r4, #8
 8006662:	f7ff fdb5 	bl	80061d0 <RCCEx_PLL2_Config>
 8006666:	4605      	mov	r5, r0
        break;
 8006668:	e7ca      	b.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x220>
      status = ret;
 800666a:	462e      	mov	r6, r5
 800666c:	e7d0      	b.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x230>
    switch (PeriphClkInit->Spi123ClockSelection)
 800666e:	2601      	movs	r6, #1
 8006670:	4635      	mov	r5, r6
 8006672:	e019      	b.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8006674:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006678:	d00d      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 800667a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800667e:	d00a      	beq.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8006680:	2601      	movs	r6, #1
 8006682:	4635      	mov	r5, r6
 8006684:	e010      	b.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8006686:	bf00      	nop
 8006688:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800668c:	4a77      	ldr	r2, [pc, #476]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800668e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006694:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006696:	2d00      	cmp	r5, #0
 8006698:	d157      	bne.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x36a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800669a:	4a74      	ldr	r2, [pc, #464]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800669c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800669e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a2:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80066a4:	430b      	orrs	r3, r1
 80066a6:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80066ae:	d017      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch (PeriphClkInit->Spi45ClockSelection)
 80066b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80066b6:	d059      	beq.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x38c>
 80066b8:	d84c      	bhi.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80066ba:	b143      	cbz	r3, 80066ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 80066bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c0:	d145      	bne.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066c2:	2101      	movs	r1, #1
 80066c4:	f104 0008 	add.w	r0, r4, #8
 80066c8:	f7ff fd82 	bl	80061d0 <RCCEx_PLL2_Config>
 80066cc:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80066ce:	2d00      	cmp	r5, #0
 80066d0:	d153      	bne.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x39a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80066d2:	4a66      	ldr	r2, [pc, #408]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80066d4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80066d6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80066da:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80066dc:	430b      	orrs	r3, r1
 80066de:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80066e6:	d019      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    switch (PeriphClkInit->Spi6ClockSelection)
 80066e8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 80066ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066f0:	d054      	beq.n	800679c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80066f2:	d847      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80066f4:	b143      	cbz	r3, 8006708 <HAL_RCCEx_PeriphCLKConfig+0x328>
 80066f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066fa:	d140      	bne.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x39e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066fc:	2101      	movs	r1, #1
 80066fe:	f104 0008 	add.w	r0, r4, #8
 8006702:	f7ff fd65 	bl	80061d0 <RCCEx_PLL2_Config>
 8006706:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006708:	2d00      	cmp	r5, #0
 800670a:	d14e      	bne.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800670c:	4a57      	ldr	r2, [pc, #348]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800670e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006710:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8006714:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8006718:	430b      	orrs	r3, r1
 800671a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006722:	d051      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
    switch (PeriphClkInit->FdcanClockSelection)
 8006724:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8006726:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800672a:	d040      	beq.n	80067ae <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800672c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006730:	d055      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 8006732:	2b00      	cmp	r3, #0
 8006734:	d040      	beq.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
 8006736:	2601      	movs	r6, #1
 8006738:	4635      	mov	r5, r6
 800673a:	e045      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800673c:	2100      	movs	r1, #0
 800673e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006742:	f7ff fdc9 	bl	80062d8 <RCCEx_PLL3_Config>
 8006746:	4605      	mov	r5, r0
        break;
 8006748:	e7a5      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      status = ret;
 800674a:	462e      	mov	r6, r5
 800674c:	e7ac      	b.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    switch (PeriphClkInit->Spi45ClockSelection)
 800674e:	2601      	movs	r6, #1
 8006750:	4635      	mov	r5, r6
 8006752:	e7c5      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8006754:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006758:	d0b9      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 800675a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800675e:	d0b6      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8006760:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006764:	d0b3      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 8006766:	2601      	movs	r6, #1
 8006768:	4635      	mov	r5, r6
 800676a:	e7b9      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800676c:	2101      	movs	r1, #1
 800676e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006772:	f7ff fdb1 	bl	80062d8 <RCCEx_PLL3_Config>
 8006776:	4605      	mov	r5, r0
        break;
 8006778:	e7a9      	b.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x2ee>
      status = ret;
 800677a:	462e      	mov	r6, r5
 800677c:	e7b0      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch (PeriphClkInit->Spi6ClockSelection)
 800677e:	2601      	movs	r6, #1
 8006780:	4635      	mov	r5, r6
 8006782:	e7cb      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006788:	d0be      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x328>
 800678a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800678e:	d0bb      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8006790:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006794:	d0b8      	beq.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8006796:	2601      	movs	r6, #1
 8006798:	4635      	mov	r5, r6
 800679a:	e7bf      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x33c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800679c:	2101      	movs	r1, #1
 800679e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80067a2:	f7ff fd99 	bl	80062d8 <RCCEx_PLL3_Config>
 80067a6:	4605      	mov	r5, r0
        break;
 80067a8:	e7ae      	b.n	8006708 <HAL_RCCEx_PeriphCLKConfig+0x328>
      status = ret;
 80067aa:	462e      	mov	r6, r5
 80067ac:	e7b6      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x33c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067ae:	4a2f      	ldr	r2, [pc, #188]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80067b0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80067b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80067b8:	b9c5      	cbnz	r5, 80067ec <HAL_RCCEx_PeriphCLKConfig+0x40c>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80067ba:	4a2c      	ldr	r2, [pc, #176]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80067bc:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80067be:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80067c2:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80067c4:	430b      	orrs	r3, r1
 80067c6:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80067c8:	6823      	ldr	r3, [r4, #0]
 80067ca:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80067ce:	d01c      	beq.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x42a>
    switch (PeriphClkInit->FmcClockSelection)
 80067d0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80067d2:	2b03      	cmp	r3, #3
 80067d4:	d844      	bhi.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0x480>
 80067d6:	e8df f003 	tbb	[pc, r3]
 80067da:	0b10      	.short	0x0b10
 80067dc:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80067de:	2101      	movs	r1, #1
 80067e0:	f104 0008 	add.w	r0, r4, #8
 80067e4:	f7ff fcf4 	bl	80061d0 <RCCEx_PLL2_Config>
 80067e8:	4605      	mov	r5, r0
        break;
 80067ea:	e7e5      	b.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
      status = ret;
 80067ec:	462e      	mov	r6, r5
 80067ee:	e7eb      	b.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067f0:	4a1e      	ldr	r2, [pc, #120]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80067f2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80067f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80067fa:	bba5      	cbnz	r5, 8006866 <HAL_RCCEx_PeriphCLKConfig+0x486>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80067fc:	4a1b      	ldr	r2, [pc, #108]	@ (800686c <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 80067fe:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8006800:	f023 0303 	bic.w	r3, r3, #3
 8006804:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006806:	430b      	orrs	r3, r1
 8006808:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8006810:	d12e      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x490>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	f013 0f01 	tst.w	r3, #1
 8006818:	f000 80a6 	beq.w	8006968 <HAL_RCCEx_PeriphCLKConfig+0x588>
    switch (PeriphClkInit->Usart16ClockSelection)
 800681c:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800681e:	2b28      	cmp	r3, #40	@ 0x28
 8006820:	f200 80a0 	bhi.w	8006964 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8006824:	e8df f003 	tbb	[pc, r3]
 8006828:	9e9e9e8e 	.word	0x9e9e9e8e
 800682c:	9e9e9e9e 	.word	0x9e9e9e9e
 8006830:	9e9e9e88 	.word	0x9e9e9e88
 8006834:	9e9e9e9e 	.word	0x9e9e9e9e
 8006838:	9e9e9e97 	.word	0x9e9e9e97
 800683c:	9e9e9e9e 	.word	0x9e9e9e9e
 8006840:	9e9e9e8e 	.word	0x9e9e9e8e
 8006844:	9e9e9e9e 	.word	0x9e9e9e9e
 8006848:	9e9e9e8e 	.word	0x9e9e9e8e
 800684c:	9e9e9e9e 	.word	0x9e9e9e9e
 8006850:	8e          	.byte	0x8e
 8006851:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006852:	2102      	movs	r1, #2
 8006854:	f104 0008 	add.w	r0, r4, #8
 8006858:	f7ff fcba 	bl	80061d0 <RCCEx_PLL2_Config>
 800685c:	4605      	mov	r5, r0
        break;
 800685e:	e7cc      	b.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
    switch (PeriphClkInit->FmcClockSelection)
 8006860:	2601      	movs	r6, #1
 8006862:	4635      	mov	r5, r6
 8006864:	e7d1      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      status = ret;
 8006866:	462e      	mov	r6, r5
 8006868:	e7cf      	b.n	800680a <HAL_RCCEx_PeriphCLKConfig+0x42a>
 800686a:	bf00      	nop
 800686c:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006870:	4a58      	ldr	r2, [pc, #352]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006872:	6813      	ldr	r3, [r2, #0]
 8006874:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006878:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800687a:	f7fb ff41 	bl	8002700 <HAL_GetTick>
 800687e:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006880:	4b54      	ldr	r3, [pc, #336]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006888:	d105      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800688a:	f7fb ff39 	bl	8002700 <HAL_GetTick>
 800688e:	1bc0      	subs	r0, r0, r7
 8006890:	2864      	cmp	r0, #100	@ 0x64
 8006892:	d9f5      	bls.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
        ret = HAL_TIMEOUT;
 8006894:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8006896:	2d00      	cmp	r5, #0
 8006898:	d14a      	bne.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x550>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800689a:	4b4f      	ldr	r3, [pc, #316]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800689c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800689e:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 80068a2:	4053      	eors	r3, r2
 80068a4:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80068a8:	d00c      	beq.n	80068c4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80068aa:	4b4b      	ldr	r3, [pc, #300]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068ac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80068ae:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80068b2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80068b4:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80068b8:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068ba:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80068bc:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80068c0:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80068c2:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80068c4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80068c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068cc:	d015      	beq.n	80068fa <HAL_RCCEx_PeriphCLKConfig+0x51a>
      if (ret == HAL_OK)
 80068ce:	bb8d      	cbnz	r5, 8006934 <HAL_RCCEx_PeriphCLKConfig+0x554>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068d0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80068d4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80068d8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80068dc:	d01e      	beq.n	800691c <HAL_RCCEx_PeriphCLKConfig+0x53c>
 80068de:	4a3e      	ldr	r2, [pc, #248]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068e0:	6913      	ldr	r3, [r2, #16]
 80068e2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80068e6:	6113      	str	r3, [r2, #16]
 80068e8:	493b      	ldr	r1, [pc, #236]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80068ea:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 80068ec:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 80068f0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80068f4:	4313      	orrs	r3, r2
 80068f6:	670b      	str	r3, [r1, #112]	@ 0x70
 80068f8:	e78b      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x432>
        tickstart = HAL_GetTick();
 80068fa:	f7fb ff01 	bl	8002700 <HAL_GetTick>
 80068fe:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006900:	4b35      	ldr	r3, [pc, #212]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006904:	f013 0f02 	tst.w	r3, #2
 8006908:	d1e1      	bne.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4ee>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800690a:	f7fb fef9 	bl	8002700 <HAL_GetTick>
 800690e:	1bc0      	subs	r0, r0, r7
 8006910:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006914:	4298      	cmp	r0, r3
 8006916:	d9f3      	bls.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x520>
            ret = HAL_TIMEOUT;
 8006918:	2503      	movs	r5, #3
 800691a:	e7d8      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x4ee>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800691c:	482e      	ldr	r0, [pc, #184]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800691e:	6902      	ldr	r2, [r0, #16]
 8006920:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8006924:	492d      	ldr	r1, [pc, #180]	@ (80069dc <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8006926:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 800692a:	4313      	orrs	r3, r2
 800692c:	6103      	str	r3, [r0, #16]
 800692e:	e7db      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x508>
      status = ret;
 8006930:	462e      	mov	r6, r5
 8006932:	e76e      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x432>
        status = ret;
 8006934:	462e      	mov	r6, r5
 8006936:	e76c      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x432>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006938:	2101      	movs	r1, #1
 800693a:	f104 0008 	add.w	r0, r4, #8
 800693e:	f7ff fc47 	bl	80061d0 <RCCEx_PLL2_Config>
 8006942:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006944:	b9e5      	cbnz	r5, 8006980 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006946:	4a24      	ldr	r2, [pc, #144]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006948:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800694a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800694e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8006950:	430b      	orrs	r3, r1
 8006952:	6553      	str	r3, [r2, #84]	@ 0x54
 8006954:	e008      	b.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x588>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006956:	2101      	movs	r1, #1
 8006958:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800695c:	f7ff fcbc 	bl	80062d8 <RCCEx_PLL3_Config>
 8006960:	4605      	mov	r5, r0
        break;
 8006962:	e7ef      	b.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->Usart16ClockSelection)
 8006964:	2601      	movs	r6, #1
 8006966:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006968:	6823      	ldr	r3, [r4, #0]
 800696a:	f013 0f02 	tst.w	r3, #2
 800696e:	d017      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006970:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8006972:	2b05      	cmp	r3, #5
 8006974:	d829      	bhi.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8006976:	e8df f003 	tbb	[pc, r3]
 800697a:	050b      	.short	0x050b
 800697c:	0b0b0b21 	.word	0x0b0b0b21
      status = ret;
 8006980:	462e      	mov	r6, r5
 8006982:	e7f1      	b.n	8006968 <HAL_RCCEx_PeriphCLKConfig+0x588>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006984:	2101      	movs	r1, #1
 8006986:	f104 0008 	add.w	r0, r4, #8
 800698a:	f7ff fc21 	bl	80061d0 <RCCEx_PLL2_Config>
 800698e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006990:	b9f5      	cbnz	r5, 80069d0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006992:	4a11      	ldr	r2, [pc, #68]	@ (80069d8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006994:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006996:	f023 0307 	bic.w	r3, r3, #7
 800699a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800699c:	430b      	orrs	r3, r1
 800699e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069a0:	6823      	ldr	r3, [r4, #0]
 80069a2:	f013 0f04 	tst.w	r3, #4
 80069a6:	d02c      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80069a8:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 80069ac:	2b05      	cmp	r3, #5
 80069ae:	f200 80dc 	bhi.w	8006b6a <HAL_RCCEx_PeriphCLKConfig+0x78a>
 80069b2:	e8df f003 	tbb	[pc, r3]
 80069b6:	151b      	.short	0x151b
 80069b8:	1b1b1bd3 	.word	0x1b1b1bd3
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069bc:	2101      	movs	r1, #1
 80069be:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80069c2:	f7ff fc89 	bl	80062d8 <RCCEx_PLL3_Config>
 80069c6:	4605      	mov	r5, r0
        break;
 80069c8:	e7e2      	b.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x5b0>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80069ca:	2601      	movs	r6, #1
 80069cc:	4635      	mov	r5, r6
 80069ce:	e7e7      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
      status = ret;
 80069d0:	462e      	mov	r6, r5
 80069d2:	e7e5      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80069d4:	58024800 	.word	0x58024800
 80069d8:	58024400 	.word	0x58024400
 80069dc:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069e0:	2101      	movs	r1, #1
 80069e2:	f104 0008 	add.w	r0, r4, #8
 80069e6:	f7ff fbf3 	bl	80061d0 <RCCEx_PLL2_Config>
 80069ea:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80069ec:	2d00      	cmp	r5, #0
 80069ee:	f040 80bf 	bne.w	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x790>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069f2:	4ab3      	ldr	r2, [pc, #716]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 80069f4:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80069f6:	f023 0307 	bic.w	r3, r3, #7
 80069fa:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80069fe:	430b      	orrs	r3, r1
 8006a00:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	f013 0f20 	tst.w	r3, #32
 8006a08:	d01d      	beq.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006a0a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8006a0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a12:	f000 80c1 	beq.w	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
 8006a16:	f200 80b0 	bhi.w	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x79a>
 8006a1a:	b14b      	cbz	r3, 8006a30 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006a1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a20:	f040 80a8 	bne.w	8006b74 <HAL_RCCEx_PeriphCLKConfig+0x794>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a24:	2100      	movs	r1, #0
 8006a26:	f104 0008 	add.w	r0, r4, #8
 8006a2a:	f7ff fbd1 	bl	80061d0 <RCCEx_PLL2_Config>
 8006a2e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006a30:	2d00      	cmp	r5, #0
 8006a32:	f040 80b8 	bne.w	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a36:	4aa2      	ldr	r2, [pc, #648]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006a38:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006a3a:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8006a3e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8006a42:	430b      	orrs	r3, r1
 8006a44:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006a4c:	d01d      	beq.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006a4e:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8006a52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a56:	f000 80ba 	beq.w	8006bce <HAL_RCCEx_PeriphCLKConfig+0x7ee>
 8006a5a:	f200 80a9 	bhi.w	8006bb0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8006a5e:	b14b      	cbz	r3, 8006a74 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006a60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a64:	f040 80a1 	bne.w	8006baa <HAL_RCCEx_PeriphCLKConfig+0x7ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a68:	2100      	movs	r1, #0
 8006a6a:	f104 0008 	add.w	r0, r4, #8
 8006a6e:	f7ff fbaf 	bl	80061d0 <RCCEx_PLL2_Config>
 8006a72:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006a74:	2d00      	cmp	r5, #0
 8006a76:	f040 80b1 	bne.w	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a7a:	4a91      	ldr	r2, [pc, #580]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006a7c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006a7e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8006a82:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8006a86:	430b      	orrs	r3, r1
 8006a88:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006a90:	d01d      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006a92:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8006a96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a9a:	f000 80b3 	beq.w	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x824>
 8006a9e:	f200 80a2 	bhi.w	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x806>
 8006aa2:	b14b      	cbz	r3, 8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006aa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aa8:	f040 809a 	bne.w	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x800>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006aac:	2100      	movs	r1, #0
 8006aae:	f104 0008 	add.w	r0, r4, #8
 8006ab2:	f7ff fb8d 	bl	80061d0 <RCCEx_PLL2_Config>
 8006ab6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006ab8:	2d00      	cmp	r5, #0
 8006aba:	f040 80aa 	bne.w	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006abe:	4a80      	ldr	r2, [pc, #512]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006ac0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006ac2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006ac6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8006aca:	430b      	orrs	r3, r1
 8006acc:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	f013 0f08 	tst.w	r3, #8
 8006ad4:	d00d      	beq.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006ad6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8006ada:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ade:	f000 809a 	beq.w	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x836>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006ae2:	4a77      	ldr	r2, [pc, #476]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006ae4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006ae6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006aea:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8006aee:	430b      	orrs	r3, r1
 8006af0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	f013 0f10 	tst.w	r3, #16
 8006af8:	d00d      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006afa:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8006afe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b02:	f000 8092 	beq.w	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x84a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b06:	4a6e      	ldr	r2, [pc, #440]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006b08:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006b0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b0e:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8006b12:	430b      	orrs	r3, r1
 8006b14:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8006b1c:	f000 809a 	beq.w	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x874>
    switch (PeriphClkInit->AdcClockSelection)
 8006b20:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8006b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b28:	f000 8089 	beq.w	8006c3e <HAL_RCCEx_PeriphCLKConfig+0x85e>
 8006b2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b30:	d008      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f040 808a 	bne.w	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x86c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b38:	2100      	movs	r1, #0
 8006b3a:	f104 0008 	add.w	r0, r4, #8
 8006b3e:	f7ff fb47 	bl	80061d0 <RCCEx_PLL2_Config>
 8006b42:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8006b44:	2d00      	cmp	r5, #0
 8006b46:	f040 8084 	bne.w	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x872>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b4a:	4a5d      	ldr	r2, [pc, #372]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006b4c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006b4e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8006b52:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8006b56:	430b      	orrs	r3, r1
 8006b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b5a:	e07b      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x874>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006b62:	f7ff fbb9 	bl	80062d8 <RCCEx_PLL3_Config>
 8006b66:	4605      	mov	r5, r0
        break;
 8006b68:	e740      	b.n	80069ec <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006b6a:	2601      	movs	r6, #1
 8006b6c:	4635      	mov	r5, r6
 8006b6e:	e748      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8006b70:	462e      	mov	r6, r5
 8006b72:	e746      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006b74:	2601      	movs	r6, #1
 8006b76:	4635      	mov	r5, r6
 8006b78:	e765      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x666>
 8006b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b7e:	f43f af57 	beq.w	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006b82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b86:	f43f af53 	beq.w	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006b8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b8e:	f43f af4f 	beq.w	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006b92:	2601      	movs	r6, #1
 8006b94:	4635      	mov	r5, r6
 8006b96:	e756      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b98:	2102      	movs	r1, #2
 8006b9a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006b9e:	f7ff fb9b 	bl	80062d8 <RCCEx_PLL3_Config>
 8006ba2:	4605      	mov	r5, r0
        break;
 8006ba4:	e744      	b.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8006ba6:	462e      	mov	r6, r5
 8006ba8:	e74d      	b.n	8006a46 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006baa:	2601      	movs	r6, #1
 8006bac:	4635      	mov	r5, r6
 8006bae:	e76c      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8006bb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bb4:	f43f af5e 	beq.w	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006bb8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006bbc:	f43f af5a 	beq.w	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006bc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bc4:	f43f af56 	beq.w	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8006bc8:	2601      	movs	r6, #1
 8006bca:	4635      	mov	r5, r6
 8006bcc:	e75d      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006bce:	2102      	movs	r1, #2
 8006bd0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006bd4:	f7ff fb80 	bl	80062d8 <RCCEx_PLL3_Config>
 8006bd8:	4605      	mov	r5, r0
        break;
 8006bda:	e74b      	b.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8006bdc:	462e      	mov	r6, r5
 8006bde:	e754      	b.n	8006a8a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006be0:	2601      	movs	r6, #1
 8006be2:	4635      	mov	r5, r6
 8006be4:	e773      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8006be6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bea:	f43f af65 	beq.w	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006bee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006bf2:	f43f af61 	beq.w	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006bf6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006bfa:	f43f af5d 	beq.w	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8006bfe:	2601      	movs	r6, #1
 8006c00:	4635      	mov	r5, r6
 8006c02:	e764      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c04:	2102      	movs	r1, #2
 8006c06:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006c0a:	f7ff fb65 	bl	80062d8 <RCCEx_PLL3_Config>
 8006c0e:	4605      	mov	r5, r0
        break;
 8006c10:	e752      	b.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8006c12:	462e      	mov	r6, r5
 8006c14:	e75b      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006c16:	2102      	movs	r1, #2
 8006c18:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006c1c:	f7ff fb5c 	bl	80062d8 <RCCEx_PLL3_Config>
 8006c20:	2800      	cmp	r0, #0
 8006c22:	f43f af5e 	beq.w	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8006c26:	2601      	movs	r6, #1
 8006c28:	e75b      	b.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006c2a:	2102      	movs	r1, #2
 8006c2c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006c30:	f7ff fb52 	bl	80062d8 <RCCEx_PLL3_Config>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	f43f af66 	beq.w	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8006c3a:	2601      	movs	r6, #1
 8006c3c:	e763      	b.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c3e:	2102      	movs	r1, #2
 8006c40:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006c44:	f7ff fb48 	bl	80062d8 <RCCEx_PLL3_Config>
 8006c48:	4605      	mov	r5, r0
        break;
 8006c4a:	e77b      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x764>
    switch (PeriphClkInit->AdcClockSelection)
 8006c4c:	2601      	movs	r6, #1
 8006c4e:	4635      	mov	r5, r6
 8006c50:	e000      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 8006c52:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8006c5a:	d018      	beq.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
    switch (PeriphClkInit->UsbClockSelection)
 8006c5c:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8006c60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c64:	d01f      	beq.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 8006c66:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006c6a:	d007      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x89c>
 8006c6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c70:	d120      	bne.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c72:	4a13      	ldr	r2, [pc, #76]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006c74:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006c76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006c7c:	b9ed      	cbnz	r5, 8006cba <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c7e:	4a10      	ldr	r2, [pc, #64]	@ (8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8006c80:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006c82:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006c86:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8006c8a:	430b      	orrs	r3, r1
 8006c8c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006c94:	d02c      	beq.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x910>
    switch (PeriphClkInit->SdmmcClockSelection)
 8006c96:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8006c98:	b1a3      	cbz	r3, 8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
 8006c9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c9e:	d01f      	beq.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x900>
 8006ca0:	2601      	movs	r6, #1
 8006ca2:	4635      	mov	r5, r6
 8006ca4:	e024      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x910>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006cac:	f7ff fb14 	bl	80062d8 <RCCEx_PLL3_Config>
 8006cb0:	4605      	mov	r5, r0
        break;
 8006cb2:	e7e3      	b.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x89c>
    switch (PeriphClkInit->UsbClockSelection)
 8006cb4:	2601      	movs	r6, #1
 8006cb6:	4635      	mov	r5, r6
 8006cb8:	e7e9      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
      status = ret;
 8006cba:	462e      	mov	r6, r5
 8006cbc:	e7e7      	b.n	8006c8e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8006cbe:	bf00      	nop
 8006cc0:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cc4:	4a70      	ldr	r2, [pc, #448]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006cc6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006cce:	b975      	cbnz	r5, 8006cee <HAL_RCCEx_PeriphCLKConfig+0x90e>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006cd0:	4a6d      	ldr	r2, [pc, #436]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006cd2:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8006cd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006cd8:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8006cda:	430b      	orrs	r3, r1
 8006cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cde:	e007      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x910>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006ce0:	2102      	movs	r1, #2
 8006ce2:	f104 0008 	add.w	r0, r4, #8
 8006ce6:	f7ff fa73 	bl	80061d0 <RCCEx_PLL2_Config>
 8006cea:	4605      	mov	r5, r0
        break;
 8006cec:	e7ef      	b.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      status = ret;
 8006cee:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8006cf6:	d111      	bne.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x93c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006cfe:	d028      	beq.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x972>
    switch (PeriphClkInit->RngClockSelection)
 8006d00:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8006d04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d08:	d014      	beq.n	8006d34 <HAL_RCCEx_PeriphCLKConfig+0x954>
 8006d0a:	d910      	bls.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d10:	d015      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8006d12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d16:	d012      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8006d18:	2601      	movs	r6, #1
 8006d1a:	e01a      	b.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x972>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006d1c:	2102      	movs	r1, #2
 8006d1e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006d22:	f7ff fad9 	bl	80062d8 <RCCEx_PLL3_Config>
 8006d26:	2800      	cmp	r0, #0
 8006d28:	d0e6      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x918>
      status = HAL_ERROR;
 8006d2a:	2601      	movs	r6, #1
 8006d2c:	e7e4      	b.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x918>
    switch (PeriphClkInit->RngClockSelection)
 8006d2e:	b133      	cbz	r3, 8006d3e <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8006d30:	2601      	movs	r6, #1
 8006d32:	e00e      	b.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x972>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d34:	4a54      	ldr	r2, [pc, #336]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006d36:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8006d3e:	2d00      	cmp	r5, #0
 8006d40:	d169      	bne.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0xa36>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006d42:	4a51      	ldr	r2, [pc, #324]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006d44:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006d46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d4a:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8006d4e:	430b      	orrs	r3, r1
 8006d50:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8006d58:	d006      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x988>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006d5a:	4a4b      	ldr	r2, [pc, #300]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006d5c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006d5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006d62:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8006d64:	430b      	orrs	r3, r1
 8006d66:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006d6e:	d007      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006d70:	4a45      	ldr	r2, [pc, #276]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006d72:	6913      	ldr	r3, [r2, #16]
 8006d74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d78:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8006d7c:	430b      	orrs	r3, r1
 8006d7e:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8006d86:	d006      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006d88:	4a3f      	ldr	r2, [pc, #252]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006d8a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006d8c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d90:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8006d92:	430b      	orrs	r3, r1
 8006d94:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d9c:	d009      	beq.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006da0:	691a      	ldr	r2, [r3, #16]
 8006da2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006da6:	611a      	str	r2, [r3, #16]
 8006da8:	691a      	ldr	r2, [r3, #16]
 8006daa:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8006dae:	430a      	orrs	r2, r1
 8006db0:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	da06      	bge.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006db8:	4a33      	ldr	r2, [pc, #204]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006dba:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8006dbc:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8006dc0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8006dc2:	430b      	orrs	r3, r1
 8006dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8006dcc:	d007      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x9fe>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006dce:	4a2e      	ldr	r2, [pc, #184]	@ (8006e88 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8006dd0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006dd2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006dd6:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8006dda:	430b      	orrs	r3, r1
 8006ddc:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006dde:	6863      	ldr	r3, [r4, #4]
 8006de0:	f013 0f01 	tst.w	r3, #1
 8006de4:	d119      	bne.n	8006e1a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006de6:	6863      	ldr	r3, [r4, #4]
 8006de8:	f013 0f02 	tst.w	r3, #2
 8006dec:	d11e      	bne.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0xa4c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006dee:	6863      	ldr	r3, [r4, #4]
 8006df0:	f013 0f04 	tst.w	r3, #4
 8006df4:	d123      	bne.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006df6:	6863      	ldr	r3, [r4, #4]
 8006df8:	f013 0f08 	tst.w	r3, #8
 8006dfc:	d128      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xa70>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006dfe:	6863      	ldr	r3, [r4, #4]
 8006e00:	f013 0f10 	tst.w	r3, #16
 8006e04:	d12d      	bne.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006e06:	6863      	ldr	r3, [r4, #4]
 8006e08:	f013 0f20 	tst.w	r3, #32
 8006e0c:	d132      	bne.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xa94>
  if (status == HAL_OK)
 8006e0e:	b106      	cbz	r6, 8006e12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  return HAL_ERROR;
 8006e10:	2601      	movs	r6, #1
}
 8006e12:	4630      	mov	r0, r6
 8006e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8006e16:	462e      	mov	r6, r5
 8006e18:	e79b      	b.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x972>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	f104 0008 	add.w	r0, r4, #8
 8006e20:	f7ff f9d6 	bl	80061d0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8006e24:	2800      	cmp	r0, #0
 8006e26:	d0de      	beq.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      status = ret;
 8006e28:	4606      	mov	r6, r0
 8006e2a:	e7dc      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e2c:	2101      	movs	r1, #1
 8006e2e:	f104 0008 	add.w	r0, r4, #8
 8006e32:	f7ff f9cd 	bl	80061d0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8006e36:	2800      	cmp	r0, #0
 8006e38:	d0d9      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xa0e>
      status = ret;
 8006e3a:	4606      	mov	r6, r0
 8006e3c:	e7d7      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xa0e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e3e:	2102      	movs	r1, #2
 8006e40:	f104 0008 	add.w	r0, r4, #8
 8006e44:	f7ff f9c4 	bl	80061d0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8006e48:	2800      	cmp	r0, #0
 8006e4a:	d0d4      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
      status = ret;
 8006e4c:	4606      	mov	r6, r0
 8006e4e:	e7d2      	b.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e50:	2100      	movs	r1, #0
 8006e52:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006e56:	f7ff fa3f 	bl	80062d8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d0cf      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0xa1e>
      status = ret;
 8006e5e:	4606      	mov	r6, r0
 8006e60:	e7cd      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0xa1e>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e62:	2101      	movs	r1, #1
 8006e64:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006e68:	f7ff fa36 	bl	80062d8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d0ca      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0xa26>
      status = ret;
 8006e70:	4606      	mov	r6, r0
 8006e72:	e7c8      	b.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0xa26>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e74:	2102      	movs	r1, #2
 8006e76:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8006e7a:	f7ff fa2d 	bl	80062d8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	d0c5      	beq.n	8006e0e <HAL_RCCEx_PeriphCLKConfig+0xa2e>
  return HAL_ERROR;
 8006e82:	2601      	movs	r6, #1
 8006e84:	e7c5      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 8006e86:	bf00      	nop
 8006e88:	58024400 	.word	0x58024400

08006e8c <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8006e8c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006e8e:	f7ff f959 	bl	8006144 <HAL_RCC_GetHCLKFreq>
 8006e92:	4b05      	ldr	r3, [pc, #20]	@ (8006ea8 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8006e94:	6a1b      	ldr	r3, [r3, #32]
 8006e96:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006e9a:	4a04      	ldr	r2, [pc, #16]	@ (8006eac <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8006e9c:	5cd3      	ldrb	r3, [r2, r3]
 8006e9e:	f003 031f 	and.w	r3, r3, #31
}
 8006ea2:	40d8      	lsrs	r0, r3
 8006ea4:	bd08      	pop	{r3, pc}
 8006ea6:	bf00      	nop
 8006ea8:	58024400 	.word	0x58024400
 8006eac:	0800e4dc 	.word	0x0800e4dc

08006eb0 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8006eb0:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006eb2:	4b79      	ldr	r3, [pc, #484]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006eb4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006eb6:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8006eb8:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006ebc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006ebe:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8006ec8:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 8006ecc:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 8006ed0:	f000 80dd 	beq.w	800708e <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8006ed4:	f002 0203 	and.w	r2, r2, #3
 8006ed8:	ee07 3a90 	vmov	s15, r3
 8006edc:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 8006ee0:	2a01      	cmp	r2, #1
 8006ee2:	d04b      	beq.n	8006f7c <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8006ee4:	2a02      	cmp	r2, #2
 8006ee6:	f000 8098 	beq.w	800701a <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8006eea:	2a00      	cmp	r2, #0
 8006eec:	f040 80b2 	bne.w	8007054 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ef0:	4b69      	ldr	r3, [pc, #420]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f013 0f20 	tst.w	r3, #32
 8006ef8:	d023      	beq.n	8006f42 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006efa:	4967      	ldr	r1, [pc, #412]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006efc:	680a      	ldr	r2, [r1, #0]
 8006efe:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006f02:	4b66      	ldr	r3, [pc, #408]	@ (800709c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8006f04:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f06:	ee07 3a10 	vmov	s14, r3
 8006f0a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006f0e:	ee07 ca10 	vmov	s14, ip
 8006f12:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8006f16:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8006f1a:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8006f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f20:	ee06 3a90 	vmov	s13, r3
 8006f24:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006f28:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80070a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8006f2c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006f30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006f40:	e038      	b.n	8006fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f42:	ee07 ca10 	vmov	s14, ip
 8006f46:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006f4a:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80070a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8006f4e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006f52:	4b51      	ldr	r3, [pc, #324]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f5a:	ee06 3a90 	vmov	s13, r3
 8006f5e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006f62:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80070a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8006f66:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006f7a:	e01b      	b.n	8006fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006f7c:	ee07 ca10 	vmov	s14, ip
 8006f80:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8006f84:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80070a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8006f88:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006f8c:	4b42      	ldr	r3, [pc, #264]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f94:	ee06 3a90 	vmov	s13, r3
 8006f98:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8006f9c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80070a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8006fa0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006fa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fb0:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006fb4:	4a38      	ldr	r2, [pc, #224]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8006fb6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006fb8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006fbc:	ee07 3a90 	vmov	s15, r3
 8006fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fcc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006fd0:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8006fd4:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006fd8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006fda:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006fde:	ee07 3a90 	vmov	s15, r3
 8006fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fea:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006fee:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8006ff2:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006ff6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006ff8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006ffc:	ee07 3a90 	vmov	s15, r3
 8007000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007004:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007008:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800700c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007010:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8007014:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007018:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800701a:	ee07 ca10 	vmov	s14, ip
 800701e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007022:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80070ac <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 8007026:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800702a:	4b1b      	ldr	r3, [pc, #108]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800702c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007032:	ee06 3a90 	vmov	s13, r3
 8007036:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800703a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80070a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800703e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800704a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800704e:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007052:	e7af      	b.n	8006fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007054:	ee07 ca10 	vmov	s14, ip
 8007058:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800705c:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80070a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8007060:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007064:	4b0c      	ldr	r3, [pc, #48]	@ (8007098 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8007066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706c:	ee06 3a90 	vmov	s13, r3
 8007070:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007074:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80070a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8007078:	ee67 7a86 	vmul.f32	s15, s15, s12
 800707c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007080:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007084:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007088:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800708c:	e792      	b.n	8006fb4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800708e:	2300      	movs	r3, #0
 8007090:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007092:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007094:	6083      	str	r3, [r0, #8]
}
 8007096:	e7bd      	b.n	8007014 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 8007098:	58024400 	.word	0x58024400
 800709c:	03d09000 	.word	0x03d09000
 80070a0:	39000000 	.word	0x39000000
 80070a4:	4c742400 	.word	0x4c742400
 80070a8:	4a742400 	.word	0x4a742400
 80070ac:	4bbebc20 	.word	0x4bbebc20

080070b0 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80070b0:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80070b2:	4b79      	ldr	r3, [pc, #484]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80070b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80070b6:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80070b8:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80070bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80070be:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80070c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070c4:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80070c8:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 80070cc:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 80070d0:	f000 80dd 	beq.w	800728e <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 80070d4:	f002 0203 	and.w	r2, r2, #3
 80070d8:	ee07 3a90 	vmov	s15, r3
 80070dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80070e0:	2a01      	cmp	r2, #1
 80070e2:	d04b      	beq.n	800717c <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 80070e4:	2a02      	cmp	r2, #2
 80070e6:	f000 8098 	beq.w	800721a <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 80070ea:	2a00      	cmp	r2, #0
 80070ec:	f040 80b2 	bne.w	8007254 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80070f0:	4b69      	ldr	r3, [pc, #420]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f013 0f20 	tst.w	r3, #32
 80070f8:	d023      	beq.n	8007142 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80070fa:	4967      	ldr	r1, [pc, #412]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80070fc:	680a      	ldr	r2, [r1, #0]
 80070fe:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007102:	4b66      	ldr	r3, [pc, #408]	@ (800729c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8007104:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007106:	ee07 3a10 	vmov	s14, r3
 800710a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800710e:	ee07 ca10 	vmov	s14, ip
 8007112:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8007116:	ee86 7a86 	vdiv.f32	s14, s13, s12
 800711a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800711c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007120:	ee06 3a90 	vmov	s13, r3
 8007124:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007128:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80072a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800712c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007130:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007134:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007138:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800713c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007140:	e038      	b.n	80071b4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007142:	ee07 ca10 	vmov	s14, ip
 8007146:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800714a:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80072a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 800714e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007152:	4b51      	ldr	r3, [pc, #324]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800715a:	ee06 3a90 	vmov	s13, r3
 800715e:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007162:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80072a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007166:	ee67 7a86 	vmul.f32	s15, s15, s12
 800716a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800716e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007176:	ee27 7a27 	vmul.f32	s14, s14, s15
 800717a:	e01b      	b.n	80071b4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800717c:	ee07 ca10 	vmov	s14, ip
 8007180:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007184:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80072a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8007188:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800718c:	4b42      	ldr	r3, [pc, #264]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800718e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007190:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007194:	ee06 3a90 	vmov	s13, r3
 8007198:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800719c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80072a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80071a0:	ee67 7a86 	vmul.f32	s15, s15, s12
 80071a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071b0:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80071b4:	4a38      	ldr	r2, [pc, #224]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80071b6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80071b8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80071bc:	ee07 3a90 	vmov	s15, r3
 80071c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071cc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80071d0:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80071d4:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80071d8:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80071da:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80071de:	ee07 3a90 	vmov	s15, r3
 80071e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ea:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80071ee:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80071f2:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80071f6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80071f8:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80071fc:	ee07 3a90 	vmov	s15, r3
 8007200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007204:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007208:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800720c:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8007210:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8007214:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007218:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800721a:	ee07 ca10 	vmov	s14, ip
 800721e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8007222:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80072ac <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 8007226:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800722a:	4b1b      	ldr	r3, [pc, #108]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800722c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007232:	ee06 3a90 	vmov	s13, r3
 8007236:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800723a:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80072a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800723e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007242:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007246:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800724a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800724e:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8007252:	e7af      	b.n	80071b4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007254:	ee07 ca10 	vmov	s14, ip
 8007258:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800725c:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80072a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8007260:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8007264:	4b0c      	ldr	r3, [pc, #48]	@ (8007298 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8007266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800726c:	ee06 3a90 	vmov	s13, r3
 8007270:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8007274:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80072a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8007278:	ee67 7a86 	vmul.f32	s15, s15, s12
 800727c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007280:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007284:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007288:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800728c:	e792      	b.n	80071b4 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800728e:	2300      	movs	r3, #0
 8007290:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007292:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007294:	6083      	str	r3, [r0, #8]
}
 8007296:	e7bd      	b.n	8007214 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 8007298:	58024400 	.word	0x58024400
 800729c:	03d09000 	.word	0x03d09000
 80072a0:	39000000 	.word	0x39000000
 80072a4:	4c742400 	.word	0x4c742400
 80072a8:	4a742400 	.word	0x4a742400
 80072ac:	4bbebc20 	.word	0x4bbebc20

080072b0 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80072b0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80072b2:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80072b4:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80072b6:	3008      	adds	r0, #8
 80072b8:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80072ba:	fb03 0000 	mla	r0, r3, r0, r0
 80072be:	4770      	bx	lr

080072c0 <HAL_SPI_Init>:
  if (hspi == NULL)
 80072c0:	2800      	cmp	r0, #0
 80072c2:	f000 80b7 	beq.w	8007434 <HAL_SPI_Init+0x174>
{
 80072c6:	b570      	push	{r4, r5, r6, lr}
 80072c8:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072ca:	2300      	movs	r3, #0
 80072cc:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80072ce:	6805      	ldr	r5, [r0, #0]
 80072d0:	4b5c      	ldr	r3, [pc, #368]	@ (8007444 <HAL_SPI_Init+0x184>)
 80072d2:	4e5d      	ldr	r6, [pc, #372]	@ (8007448 <HAL_SPI_Init+0x188>)
 80072d4:	429d      	cmp	r5, r3
 80072d6:	bf18      	it	ne
 80072d8:	42b5      	cmpne	r5, r6
 80072da:	bf14      	ite	ne
 80072dc:	2601      	movne	r6, #1
 80072de:	2600      	moveq	r6, #0
 80072e0:	d007      	beq.n	80072f2 <HAL_SPI_Init+0x32>
 80072e2:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 80072e6:	429d      	cmp	r5, r3
 80072e8:	d003      	beq.n	80072f2 <HAL_SPI_Init+0x32>
 80072ea:	68c3      	ldr	r3, [r0, #12]
 80072ec:	2b0f      	cmp	r3, #15
 80072ee:	f200 80a3 	bhi.w	8007438 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 80072f2:	4620      	mov	r0, r4
 80072f4:	f7ff ffdc 	bl	80072b0 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80072f8:	b12e      	cbz	r6, 8007306 <HAL_SPI_Init+0x46>
 80072fa:	4b54      	ldr	r3, [pc, #336]	@ (800744c <HAL_SPI_Init+0x18c>)
 80072fc:	429d      	cmp	r5, r3
 80072fe:	d002      	beq.n	8007306 <HAL_SPI_Init+0x46>
 8007300:	2808      	cmp	r0, #8
 8007302:	f200 809b 	bhi.w	800743c <HAL_SPI_Init+0x17c>
 8007306:	4a4f      	ldr	r2, [pc, #316]	@ (8007444 <HAL_SPI_Init+0x184>)
 8007308:	4b4f      	ldr	r3, [pc, #316]	@ (8007448 <HAL_SPI_Init+0x188>)
 800730a:	429d      	cmp	r5, r3
 800730c:	bf18      	it	ne
 800730e:	4295      	cmpne	r5, r2
 8007310:	d003      	beq.n	800731a <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007316:	429d      	cmp	r5, r3
 8007318:	d102      	bne.n	8007320 <HAL_SPI_Init+0x60>
 800731a:	2810      	cmp	r0, #16
 800731c:	f200 8090 	bhi.w	8007440 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8007320:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8007324:	b1f3      	cbz	r3, 8007364 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8007326:	2302      	movs	r3, #2
 8007328:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 800732c:	6822      	ldr	r2, [r4, #0]
 800732e:	6813      	ldr	r3, [r2, #0]
 8007330:	f023 0301 	bic.w	r3, r3, #1
 8007334:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007336:	6823      	ldr	r3, [r4, #0]
 8007338:	689a      	ldr	r2, [r3, #8]
 800733a:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800733e:	69a1      	ldr	r1, [r4, #24]
 8007340:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8007344:	d014      	beq.n	8007370 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007346:	6863      	ldr	r3, [r4, #4]
 8007348:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800734c:	d023      	beq.n	8007396 <HAL_SPI_Init+0xd6>
 800734e:	68e3      	ldr	r3, [r4, #12]
 8007350:	2b06      	cmp	r3, #6
 8007352:	d920      	bls.n	8007396 <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007354:	6821      	ldr	r1, [r4, #0]
 8007356:	680b      	ldr	r3, [r1, #0]
 8007358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800735c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800735e:	4303      	orrs	r3, r0
 8007360:	600b      	str	r3, [r1, #0]
 8007362:	e01d      	b.n	80073a0 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8007364:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8007368:	4620      	mov	r0, r4
 800736a:	f7fa fdd1 	bl	8001f10 <HAL_SPI_MspInit>
 800736e:	e7da      	b.n	8007326 <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007370:	6861      	ldr	r1, [r4, #4]
 8007372:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8007376:	d006      	beq.n	8007386 <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007378:	2900      	cmp	r1, #0
 800737a:	d1e4      	bne.n	8007346 <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800737c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800737e:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8007382:	d1e0      	bne.n	8007346 <HAL_SPI_Init+0x86>
 8007384:	e002      	b.n	800738c <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007386:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007388:	2800      	cmp	r0, #0
 800738a:	d1f5      	bne.n	8007378 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800738c:	6819      	ldr	r1, [r3, #0]
 800738e:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8007392:	6019      	str	r1, [r3, #0]
 8007394:	e7d7      	b.n	8007346 <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007396:	6821      	ldr	r1, [r4, #0]
 8007398:	680b      	ldr	r3, [r1, #0]
 800739a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800739e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80073a0:	69e3      	ldr	r3, [r4, #28]
 80073a2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80073a4:	430b      	orrs	r3, r1
 80073a6:	4313      	orrs	r3, r2
 80073a8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80073aa:	4313      	orrs	r3, r2
 80073ac:	68e1      	ldr	r1, [r4, #12]
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	430b      	orrs	r3, r1
 80073b2:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80073b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80073b6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80073b8:	4313      	orrs	r3, r2
 80073ba:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80073bc:	4313      	orrs	r3, r2
 80073be:	69a2      	ldr	r2, [r4, #24]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	6922      	ldr	r2, [r4, #16]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	6962      	ldr	r2, [r4, #20]
 80073c8:	4313      	orrs	r3, r2
 80073ca:	6a22      	ldr	r2, [r4, #32]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	6862      	ldr	r2, [r4, #4]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 80073d4:	4313      	orrs	r3, r2
 80073d6:	68a2      	ldr	r2, [r4, #8]
 80073d8:	4313      	orrs	r3, r2
 80073da:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80073dc:	4313      	orrs	r3, r2
 80073de:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80073e0:	6822      	ldr	r2, [r4, #0]
 80073e2:	430b      	orrs	r3, r1
 80073e4:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80073e6:	6863      	ldr	r3, [r4, #4]
 80073e8:	b96b      	cbnz	r3, 8007406 <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80073ea:	6822      	ldr	r2, [r4, #0]
 80073ec:	6893      	ldr	r3, [r2, #8]
 80073ee:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80073f2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80073f6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80073f8:	6822      	ldr	r2, [r4, #0]
 80073fa:	6893      	ldr	r3, [r2, #8]
 80073fc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007400:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007404:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007406:	6822      	ldr	r2, [r4, #0]
 8007408:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800740a:	f023 0301 	bic.w	r3, r3, #1
 800740e:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007410:	6863      	ldr	r3, [r4, #4]
 8007412:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8007416:	d006      	beq.n	8007426 <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007418:	6822      	ldr	r2, [r4, #0]
 800741a:	68d3      	ldr	r3, [r2, #12]
 800741c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007420:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8007422:	430b      	orrs	r3, r1
 8007424:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007426:	2000      	movs	r0, #0
 8007428:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800742c:	2301      	movs	r3, #1
 800742e:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8007432:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007434:	2001      	movs	r0, #1
}
 8007436:	4770      	bx	lr
    return HAL_ERROR;
 8007438:	2001      	movs	r0, #1
 800743a:	e7fa      	b.n	8007432 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 800743c:	2001      	movs	r0, #1
 800743e:	e7f8      	b.n	8007432 <HAL_SPI_Init+0x172>
 8007440:	2001      	movs	r0, #1
 8007442:	e7f6      	b.n	8007432 <HAL_SPI_Init+0x172>
 8007444:	40013000 	.word	0x40013000
 8007448:	40003800 	.word	0x40003800
 800744c:	40003c00 	.word	0x40003c00

08007450 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007450:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	e852 3f00 	ldrex	r3, [r2]
 8007456:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745a:	e842 3100 	strex	r1, r3, [r2]
 800745e:	2900      	cmp	r1, #0
 8007460:	d1f6      	bne.n	8007450 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007462:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	f102 0308 	add.w	r3, r2, #8
 8007468:	e853 1f00 	ldrex	r1, [r3]
 800746c:	4b0d      	ldr	r3, [pc, #52]	@ (80074a4 <UART_EndRxTransfer+0x54>)
 800746e:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007470:	3208      	adds	r2, #8
 8007472:	e842 3100 	strex	r1, r3, [r2]
 8007476:	2900      	cmp	r1, #0
 8007478:	d1f3      	bne.n	8007462 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800747a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800747c:	2b01      	cmp	r3, #1
 800747e:	d006      	beq.n	800748e <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007480:	2320      	movs	r3, #32
 8007482:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007486:	2300      	movs	r3, #0
 8007488:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800748a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800748c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800748e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	e852 3f00 	ldrex	r3, [r2]
 8007494:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007498:	e842 3100 	strex	r1, r3, [r2]
 800749c:	2900      	cmp	r1, #0
 800749e:	d1f6      	bne.n	800748e <UART_EndRxTransfer+0x3e>
 80074a0:	e7ee      	b.n	8007480 <UART_EndRxTransfer+0x30>
 80074a2:	bf00      	nop
 80074a4:	effffffe 	.word	0xeffffffe

080074a8 <UART_SetConfig>:
{
 80074a8:	b570      	push	{r4, r5, r6, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80074ae:	6883      	ldr	r3, [r0, #8]
 80074b0:	6902      	ldr	r2, [r0, #16]
 80074b2:	4313      	orrs	r3, r2
 80074b4:	6942      	ldr	r2, [r0, #20]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	69c2      	ldr	r2, [r0, #28]
 80074ba:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80074bc:	6801      	ldr	r1, [r0, #0]
 80074be:	6808      	ldr	r0, [r1, #0]
 80074c0:	4a88      	ldr	r2, [pc, #544]	@ (80076e4 <UART_SetConfig+0x23c>)
 80074c2:	4002      	ands	r2, r0
 80074c4:	431a      	orrs	r2, r3
 80074c6:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074c8:	6822      	ldr	r2, [r4, #0]
 80074ca:	6853      	ldr	r3, [r2, #4]
 80074cc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80074d0:	68e1      	ldr	r1, [r4, #12]
 80074d2:	430b      	orrs	r3, r1
 80074d4:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80074d6:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80074d8:	6822      	ldr	r2, [r4, #0]
 80074da:	4b83      	ldr	r3, [pc, #524]	@ (80076e8 <UART_SetConfig+0x240>)
 80074dc:	429a      	cmp	r2, r3
 80074de:	d001      	beq.n	80074e4 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 80074e0:	6a23      	ldr	r3, [r4, #32]
 80074e2:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80074e4:	6890      	ldr	r0, [r2, #8]
 80074e6:	4b81      	ldr	r3, [pc, #516]	@ (80076ec <UART_SetConfig+0x244>)
 80074e8:	4003      	ands	r3, r0
 80074ea:	430b      	orrs	r3, r1
 80074ec:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80074ee:	6822      	ldr	r2, [r4, #0]
 80074f0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80074f2:	f023 030f 	bic.w	r3, r3, #15
 80074f6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80074f8:	430b      	orrs	r3, r1
 80074fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	4a7c      	ldr	r2, [pc, #496]	@ (80076f0 <UART_SetConfig+0x248>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d021      	beq.n	8007548 <UART_SetConfig+0xa0>
 8007504:	4a7b      	ldr	r2, [pc, #492]	@ (80076f4 <UART_SetConfig+0x24c>)
 8007506:	4293      	cmp	r3, r2
 8007508:	f000 808c 	beq.w	8007624 <UART_SetConfig+0x17c>
 800750c:	4a7a      	ldr	r2, [pc, #488]	@ (80076f8 <UART_SetConfig+0x250>)
 800750e:	4293      	cmp	r3, r2
 8007510:	f000 80a2 	beq.w	8007658 <UART_SetConfig+0x1b0>
 8007514:	4a79      	ldr	r2, [pc, #484]	@ (80076fc <UART_SetConfig+0x254>)
 8007516:	4293      	cmp	r3, r2
 8007518:	f000 80b5 	beq.w	8007686 <UART_SetConfig+0x1de>
 800751c:	4a78      	ldr	r2, [pc, #480]	@ (8007700 <UART_SetConfig+0x258>)
 800751e:	4293      	cmp	r3, r2
 8007520:	f000 80c8 	beq.w	80076b4 <UART_SetConfig+0x20c>
 8007524:	4a77      	ldr	r2, [pc, #476]	@ (8007704 <UART_SetConfig+0x25c>)
 8007526:	4293      	cmp	r3, r2
 8007528:	f000 80f4 	beq.w	8007714 <UART_SetConfig+0x26c>
 800752c:	4a76      	ldr	r2, [pc, #472]	@ (8007708 <UART_SetConfig+0x260>)
 800752e:	4293      	cmp	r3, r2
 8007530:	f000 8119 	beq.w	8007766 <UART_SetConfig+0x2be>
 8007534:	4a75      	ldr	r2, [pc, #468]	@ (800770c <UART_SetConfig+0x264>)
 8007536:	4293      	cmp	r3, r2
 8007538:	f000 812c 	beq.w	8007794 <UART_SetConfig+0x2ec>
 800753c:	4a6a      	ldr	r2, [pc, #424]	@ (80076e8 <UART_SetConfig+0x240>)
 800753e:	4293      	cmp	r3, r2
 8007540:	f000 813f 	beq.w	80077c2 <UART_SetConfig+0x31a>
 8007544:	2280      	movs	r2, #128	@ 0x80
 8007546:	e033      	b.n	80075b0 <UART_SetConfig+0x108>
 8007548:	4a71      	ldr	r2, [pc, #452]	@ (8007710 <UART_SetConfig+0x268>)
 800754a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800754c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8007550:	2a28      	cmp	r2, #40	@ 0x28
 8007552:	d865      	bhi.n	8007620 <UART_SetConfig+0x178>
 8007554:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007558:	00640029 	.word	0x00640029
 800755c:	00640064 	.word	0x00640064
 8007560:	00640064 	.word	0x00640064
 8007564:	00640064 	.word	0x00640064
 8007568:	0064014d 	.word	0x0064014d
 800756c:	00640064 	.word	0x00640064
 8007570:	00640064 	.word	0x00640064
 8007574:	00640064 	.word	0x00640064
 8007578:	0064002b 	.word	0x0064002b
 800757c:	00640064 	.word	0x00640064
 8007580:	00640064 	.word	0x00640064
 8007584:	00640064 	.word	0x00640064
 8007588:	0064005e 	.word	0x0064005e
 800758c:	00640064 	.word	0x00640064
 8007590:	00640064 	.word	0x00640064
 8007594:	00640064 	.word	0x00640064
 8007598:	00640060 	.word	0x00640060
 800759c:	00640064 	.word	0x00640064
 80075a0:	00640064 	.word	0x00640064
 80075a4:	00640064 	.word	0x00640064
 80075a8:	0062      	.short	0x0062
 80075aa:	2201      	movs	r2, #1
 80075ac:	e000      	b.n	80075b0 <UART_SetConfig+0x108>
 80075ae:	2208      	movs	r2, #8
  if (UART_INSTANCE_LOWPOWER(huart))
 80075b0:	494d      	ldr	r1, [pc, #308]	@ (80076e8 <UART_SetConfig+0x240>)
 80075b2:	428b      	cmp	r3, r1
 80075b4:	f000 812f 	beq.w	8007816 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075b8:	69e0      	ldr	r0, [r4, #28]
 80075ba:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80075be:	f000 81af 	beq.w	8007920 <UART_SetConfig+0x478>
    switch (clocksource)
 80075c2:	2a20      	cmp	r2, #32
 80075c4:	f200 8206 	bhi.w	80079d4 <UART_SetConfig+0x52c>
 80075c8:	2a20      	cmp	r2, #32
 80075ca:	f200 8253 	bhi.w	8007a74 <UART_SetConfig+0x5cc>
 80075ce:	e8df f012 	tbh	[pc, r2, lsl #1]
 80075d2:	0208      	.short	0x0208
 80075d4:	02510222 	.word	0x02510222
 80075d8:	02250251 	.word	0x02250251
 80075dc:	02510251 	.word	0x02510251
 80075e0:	022a0251 	.word	0x022a0251
 80075e4:	02510251 	.word	0x02510251
 80075e8:	02510251 	.word	0x02510251
 80075ec:	02510251 	.word	0x02510251
 80075f0:	022f0251 	.word	0x022f0251
 80075f4:	02510251 	.word	0x02510251
 80075f8:	02510251 	.word	0x02510251
 80075fc:	02510251 	.word	0x02510251
 8007600:	02510251 	.word	0x02510251
 8007604:	02510251 	.word	0x02510251
 8007608:	02510251 	.word	0x02510251
 800760c:	02510251 	.word	0x02510251
 8007610:	023b0251 	.word	0x023b0251
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007614:	2210      	movs	r2, #16
 8007616:	e7cb      	b.n	80075b0 <UART_SetConfig+0x108>
 8007618:	2220      	movs	r2, #32
 800761a:	e7c9      	b.n	80075b0 <UART_SetConfig+0x108>
 800761c:	2240      	movs	r2, #64	@ 0x40
 800761e:	e7c7      	b.n	80075b0 <UART_SetConfig+0x108>
 8007620:	2280      	movs	r2, #128	@ 0x80
 8007622:	e7c5      	b.n	80075b0 <UART_SetConfig+0x108>
 8007624:	4a3a      	ldr	r2, [pc, #232]	@ (8007710 <UART_SetConfig+0x268>)
 8007626:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007628:	f002 0207 	and.w	r2, r2, #7
 800762c:	2a05      	cmp	r2, #5
 800762e:	d811      	bhi.n	8007654 <UART_SetConfig+0x1ac>
 8007630:	e8df f012 	tbh	[pc, r2, lsl #1]
 8007634:	00e10006 	.word	0x00e10006
 8007638:	000a0008 	.word	0x000a0008
 800763c:	000e000c 	.word	0x000e000c
 8007640:	2200      	movs	r2, #0
 8007642:	e7b5      	b.n	80075b0 <UART_SetConfig+0x108>
 8007644:	2208      	movs	r2, #8
 8007646:	e7b3      	b.n	80075b0 <UART_SetConfig+0x108>
 8007648:	2210      	movs	r2, #16
 800764a:	e7b1      	b.n	80075b0 <UART_SetConfig+0x108>
 800764c:	2220      	movs	r2, #32
 800764e:	e7af      	b.n	80075b0 <UART_SetConfig+0x108>
 8007650:	2240      	movs	r2, #64	@ 0x40
 8007652:	e7ad      	b.n	80075b0 <UART_SetConfig+0x108>
 8007654:	2280      	movs	r2, #128	@ 0x80
 8007656:	e7ab      	b.n	80075b0 <UART_SetConfig+0x108>
 8007658:	4a2d      	ldr	r2, [pc, #180]	@ (8007710 <UART_SetConfig+0x268>)
 800765a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800765c:	f002 0207 	and.w	r2, r2, #7
 8007660:	2a05      	cmp	r2, #5
 8007662:	d80e      	bhi.n	8007682 <UART_SetConfig+0x1da>
 8007664:	e8df f002 	tbb	[pc, r2]
 8007668:	0705c903 	.word	0x0705c903
 800766c:	0b09      	.short	0x0b09
 800766e:	2200      	movs	r2, #0
 8007670:	e79e      	b.n	80075b0 <UART_SetConfig+0x108>
 8007672:	2208      	movs	r2, #8
 8007674:	e79c      	b.n	80075b0 <UART_SetConfig+0x108>
 8007676:	2210      	movs	r2, #16
 8007678:	e79a      	b.n	80075b0 <UART_SetConfig+0x108>
 800767a:	2220      	movs	r2, #32
 800767c:	e798      	b.n	80075b0 <UART_SetConfig+0x108>
 800767e:	2240      	movs	r2, #64	@ 0x40
 8007680:	e796      	b.n	80075b0 <UART_SetConfig+0x108>
 8007682:	2280      	movs	r2, #128	@ 0x80
 8007684:	e794      	b.n	80075b0 <UART_SetConfig+0x108>
 8007686:	4a22      	ldr	r2, [pc, #136]	@ (8007710 <UART_SetConfig+0x268>)
 8007688:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800768a:	f002 0207 	and.w	r2, r2, #7
 800768e:	2a05      	cmp	r2, #5
 8007690:	d80e      	bhi.n	80076b0 <UART_SetConfig+0x208>
 8007692:	e8df f002 	tbb	[pc, r2]
 8007696:	b403      	.short	0xb403
 8007698:	0b090705 	.word	0x0b090705
 800769c:	2200      	movs	r2, #0
 800769e:	e787      	b.n	80075b0 <UART_SetConfig+0x108>
 80076a0:	2208      	movs	r2, #8
 80076a2:	e785      	b.n	80075b0 <UART_SetConfig+0x108>
 80076a4:	2210      	movs	r2, #16
 80076a6:	e783      	b.n	80075b0 <UART_SetConfig+0x108>
 80076a8:	2220      	movs	r2, #32
 80076aa:	e781      	b.n	80075b0 <UART_SetConfig+0x108>
 80076ac:	2240      	movs	r2, #64	@ 0x40
 80076ae:	e77f      	b.n	80075b0 <UART_SetConfig+0x108>
 80076b0:	2280      	movs	r2, #128	@ 0x80
 80076b2:	e77d      	b.n	80075b0 <UART_SetConfig+0x108>
 80076b4:	4a16      	ldr	r2, [pc, #88]	@ (8007710 <UART_SetConfig+0x268>)
 80076b6:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80076b8:	f002 0207 	and.w	r2, r2, #7
 80076bc:	2a05      	cmp	r2, #5
 80076be:	d80e      	bhi.n	80076de <UART_SetConfig+0x236>
 80076c0:	e8df f002 	tbb	[pc, r2]
 80076c4:	07059f03 	.word	0x07059f03
 80076c8:	0b09      	.short	0x0b09
 80076ca:	2200      	movs	r2, #0
 80076cc:	e770      	b.n	80075b0 <UART_SetConfig+0x108>
 80076ce:	2208      	movs	r2, #8
 80076d0:	e76e      	b.n	80075b0 <UART_SetConfig+0x108>
 80076d2:	2210      	movs	r2, #16
 80076d4:	e76c      	b.n	80075b0 <UART_SetConfig+0x108>
 80076d6:	2220      	movs	r2, #32
 80076d8:	e76a      	b.n	80075b0 <UART_SetConfig+0x108>
 80076da:	2240      	movs	r2, #64	@ 0x40
 80076dc:	e768      	b.n	80075b0 <UART_SetConfig+0x108>
 80076de:	2280      	movs	r2, #128	@ 0x80
 80076e0:	e766      	b.n	80075b0 <UART_SetConfig+0x108>
 80076e2:	bf00      	nop
 80076e4:	cfff69f3 	.word	0xcfff69f3
 80076e8:	58000c00 	.word	0x58000c00
 80076ec:	11fff4ff 	.word	0x11fff4ff
 80076f0:	40011000 	.word	0x40011000
 80076f4:	40004400 	.word	0x40004400
 80076f8:	40004800 	.word	0x40004800
 80076fc:	40004c00 	.word	0x40004c00
 8007700:	40005000 	.word	0x40005000
 8007704:	40011400 	.word	0x40011400
 8007708:	40007800 	.word	0x40007800
 800770c:	40007c00 	.word	0x40007c00
 8007710:	58024400 	.word	0x58024400
 8007714:	4a7d      	ldr	r2, [pc, #500]	@ (800790c <UART_SetConfig+0x464>)
 8007716:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007718:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800771c:	2a28      	cmp	r2, #40	@ 0x28
 800771e:	d820      	bhi.n	8007762 <UART_SetConfig+0x2ba>
 8007720:	e8df f002 	tbb	[pc, r2]
 8007724:	1f1f1f15 	.word	0x1f1f1f15
 8007728:	1f1f1f1f 	.word	0x1f1f1f1f
 800772c:	1f1f1f71 	.word	0x1f1f1f71
 8007730:	1f1f1f1f 	.word	0x1f1f1f1f
 8007734:	1f1f1f17 	.word	0x1f1f1f17
 8007738:	1f1f1f1f 	.word	0x1f1f1f1f
 800773c:	1f1f1f19 	.word	0x1f1f1f19
 8007740:	1f1f1f1f 	.word	0x1f1f1f1f
 8007744:	1f1f1f1b 	.word	0x1f1f1f1b
 8007748:	1f1f1f1f 	.word	0x1f1f1f1f
 800774c:	1d          	.byte	0x1d
 800774d:	00          	.byte	0x00
 800774e:	2201      	movs	r2, #1
 8007750:	e72e      	b.n	80075b0 <UART_SetConfig+0x108>
 8007752:	2208      	movs	r2, #8
 8007754:	e72c      	b.n	80075b0 <UART_SetConfig+0x108>
 8007756:	2210      	movs	r2, #16
 8007758:	e72a      	b.n	80075b0 <UART_SetConfig+0x108>
 800775a:	2220      	movs	r2, #32
 800775c:	e728      	b.n	80075b0 <UART_SetConfig+0x108>
 800775e:	2240      	movs	r2, #64	@ 0x40
 8007760:	e726      	b.n	80075b0 <UART_SetConfig+0x108>
 8007762:	2280      	movs	r2, #128	@ 0x80
 8007764:	e724      	b.n	80075b0 <UART_SetConfig+0x108>
 8007766:	4a69      	ldr	r2, [pc, #420]	@ (800790c <UART_SetConfig+0x464>)
 8007768:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800776a:	f002 0207 	and.w	r2, r2, #7
 800776e:	2a05      	cmp	r2, #5
 8007770:	d80e      	bhi.n	8007790 <UART_SetConfig+0x2e8>
 8007772:	e8df f002 	tbb	[pc, r2]
 8007776:	4a03      	.short	0x4a03
 8007778:	0b090705 	.word	0x0b090705
 800777c:	2200      	movs	r2, #0
 800777e:	e717      	b.n	80075b0 <UART_SetConfig+0x108>
 8007780:	2208      	movs	r2, #8
 8007782:	e715      	b.n	80075b0 <UART_SetConfig+0x108>
 8007784:	2210      	movs	r2, #16
 8007786:	e713      	b.n	80075b0 <UART_SetConfig+0x108>
 8007788:	2220      	movs	r2, #32
 800778a:	e711      	b.n	80075b0 <UART_SetConfig+0x108>
 800778c:	2240      	movs	r2, #64	@ 0x40
 800778e:	e70f      	b.n	80075b0 <UART_SetConfig+0x108>
 8007790:	2280      	movs	r2, #128	@ 0x80
 8007792:	e70d      	b.n	80075b0 <UART_SetConfig+0x108>
 8007794:	4a5d      	ldr	r2, [pc, #372]	@ (800790c <UART_SetConfig+0x464>)
 8007796:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007798:	f002 0207 	and.w	r2, r2, #7
 800779c:	2a05      	cmp	r2, #5
 800779e:	d80e      	bhi.n	80077be <UART_SetConfig+0x316>
 80077a0:	e8df f002 	tbb	[pc, r2]
 80077a4:	07053503 	.word	0x07053503
 80077a8:	0b09      	.short	0x0b09
 80077aa:	2200      	movs	r2, #0
 80077ac:	e700      	b.n	80075b0 <UART_SetConfig+0x108>
 80077ae:	2208      	movs	r2, #8
 80077b0:	e6fe      	b.n	80075b0 <UART_SetConfig+0x108>
 80077b2:	2210      	movs	r2, #16
 80077b4:	e6fc      	b.n	80075b0 <UART_SetConfig+0x108>
 80077b6:	2220      	movs	r2, #32
 80077b8:	e6fa      	b.n	80075b0 <UART_SetConfig+0x108>
 80077ba:	2240      	movs	r2, #64	@ 0x40
 80077bc:	e6f8      	b.n	80075b0 <UART_SetConfig+0x108>
 80077be:	2280      	movs	r2, #128	@ 0x80
 80077c0:	e6f6      	b.n	80075b0 <UART_SetConfig+0x108>
 80077c2:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 80077c6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80077c8:	f002 0207 	and.w	r2, r2, #7
 80077cc:	2a05      	cmp	r2, #5
 80077ce:	d80e      	bhi.n	80077ee <UART_SetConfig+0x346>
 80077d0:	e8df f002 	tbb	[pc, r2]
 80077d4:	07051f03 	.word	0x07051f03
 80077d8:	0b09      	.short	0x0b09
 80077da:	2202      	movs	r2, #2
 80077dc:	e6e8      	b.n	80075b0 <UART_SetConfig+0x108>
 80077de:	2208      	movs	r2, #8
 80077e0:	e6e6      	b.n	80075b0 <UART_SetConfig+0x108>
 80077e2:	2210      	movs	r2, #16
 80077e4:	e6e4      	b.n	80075b0 <UART_SetConfig+0x108>
 80077e6:	2220      	movs	r2, #32
 80077e8:	e6e2      	b.n	80075b0 <UART_SetConfig+0x108>
 80077ea:	2240      	movs	r2, #64	@ 0x40
 80077ec:	e6e0      	b.n	80075b0 <UART_SetConfig+0x108>
 80077ee:	2280      	movs	r2, #128	@ 0x80
 80077f0:	e6de      	b.n	80075b0 <UART_SetConfig+0x108>
 80077f2:	2204      	movs	r2, #4
 80077f4:	e6dc      	b.n	80075b0 <UART_SetConfig+0x108>
 80077f6:	2204      	movs	r2, #4
 80077f8:	e6da      	b.n	80075b0 <UART_SetConfig+0x108>
 80077fa:	2204      	movs	r2, #4
 80077fc:	e6d8      	b.n	80075b0 <UART_SetConfig+0x108>
 80077fe:	2204      	movs	r2, #4
 8007800:	e6d6      	b.n	80075b0 <UART_SetConfig+0x108>
 8007802:	2204      	movs	r2, #4
 8007804:	e6d4      	b.n	80075b0 <UART_SetConfig+0x108>
 8007806:	2204      	movs	r2, #4
 8007808:	e6d2      	b.n	80075b0 <UART_SetConfig+0x108>
 800780a:	2204      	movs	r2, #4
 800780c:	e6d0      	b.n	80075b0 <UART_SetConfig+0x108>
 800780e:	2204      	movs	r2, #4
 8007810:	e6ce      	b.n	80075b0 <UART_SetConfig+0x108>
 8007812:	2204      	movs	r2, #4
 8007814:	e6cc      	b.n	80075b0 <UART_SetConfig+0x108>
    switch (clocksource)
 8007816:	2a20      	cmp	r2, #32
 8007818:	d827      	bhi.n	800786a <UART_SetConfig+0x3c2>
 800781a:	2a02      	cmp	r2, #2
 800781c:	f0c0 8118 	bcc.w	8007a50 <UART_SetConfig+0x5a8>
 8007820:	3a02      	subs	r2, #2
 8007822:	2a1e      	cmp	r2, #30
 8007824:	f200 8116 	bhi.w	8007a54 <UART_SetConfig+0x5ac>
 8007828:	e8df f012 	tbh	[pc, r2, lsl #1]
 800782c:	01140026 	.word	0x01140026
 8007830:	01140056 	.word	0x01140056
 8007834:	01140114 	.word	0x01140114
 8007838:	0114005b 	.word	0x0114005b
 800783c:	01140114 	.word	0x01140114
 8007840:	01140114 	.word	0x01140114
 8007844:	01140114 	.word	0x01140114
 8007848:	01140060 	.word	0x01140060
 800784c:	01140114 	.word	0x01140114
 8007850:	01140114 	.word	0x01140114
 8007854:	01140114 	.word	0x01140114
 8007858:	01140114 	.word	0x01140114
 800785c:	01140114 	.word	0x01140114
 8007860:	01140114 	.word	0x01140114
 8007864:	01140114 	.word	0x01140114
 8007868:	006c      	.short	0x006c
 800786a:	2a40      	cmp	r2, #64	@ 0x40
 800786c:	d102      	bne.n	8007874 <UART_SetConfig+0x3cc>
        pclk = (uint32_t) LSE_VALUE;
 800786e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007872:	e006      	b.n	8007882 <UART_SetConfig+0x3da>
    switch (clocksource)
 8007874:	2001      	movs	r0, #1
 8007876:	e0fe      	b.n	8007a76 <UART_SetConfig+0x5ce>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007878:	f7ff fb08 	bl	8006e8c <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800787c:	2800      	cmp	r0, #0
 800787e:	f000 80eb 	beq.w	8007a58 <UART_SetConfig+0x5b0>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007882:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007884:	4b22      	ldr	r3, [pc, #136]	@ (8007910 <UART_SetConfig+0x468>)
 8007886:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800788a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800788e:	6865      	ldr	r5, [r4, #4]
 8007890:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8007894:	4299      	cmp	r1, r3
 8007896:	f200 80e1 	bhi.w	8007a5c <UART_SetConfig+0x5b4>
 800789a:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800789e:	f200 80df 	bhi.w	8007a60 <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078a2:	2600      	movs	r6, #0
 80078a4:	4633      	mov	r3, r6
 80078a6:	4631      	mov	r1, r6
 80078a8:	f7f8 fd6a 	bl	8000380 <__aeabi_uldivmod>
 80078ac:	0209      	lsls	r1, r1, #8
 80078ae:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80078b2:	0200      	lsls	r0, r0, #8
 80078b4:	086b      	lsrs	r3, r5, #1
 80078b6:	18c0      	adds	r0, r0, r3
 80078b8:	462a      	mov	r2, r5
 80078ba:	4633      	mov	r3, r6
 80078bc:	f141 0100 	adc.w	r1, r1, #0
 80078c0:	f7f8 fd5e 	bl	8000380 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078c4:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80078c8:	4b12      	ldr	r3, [pc, #72]	@ (8007914 <UART_SetConfig+0x46c>)
 80078ca:	429a      	cmp	r2, r3
 80078cc:	f200 80ca 	bhi.w	8007a64 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 80078d0:	6823      	ldr	r3, [r4, #0]
 80078d2:	60d8      	str	r0, [r3, #12]
 80078d4:	4630      	mov	r0, r6
 80078d6:	e0ce      	b.n	8007a76 <UART_SetConfig+0x5ce>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078d8:	a803      	add	r0, sp, #12
 80078da:	f7ff fae9 	bl	8006eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80078de:	9804      	ldr	r0, [sp, #16]
        break;
 80078e0:	e7cc      	b.n	800787c <UART_SetConfig+0x3d4>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80078e2:	4668      	mov	r0, sp
 80078e4:	f7ff fbe4 	bl	80070b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80078e8:	9801      	ldr	r0, [sp, #4]
        break;
 80078ea:	e7c7      	b.n	800787c <UART_SetConfig+0x3d4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078ec:	4b07      	ldr	r3, [pc, #28]	@ (800790c <UART_SetConfig+0x464>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f013 0f20 	tst.w	r3, #32
 80078f4:	d008      	beq.n	8007908 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80078f6:	4b05      	ldr	r3, [pc, #20]	@ (800790c <UART_SetConfig+0x464>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80078fe:	4806      	ldr	r0, [pc, #24]	@ (8007918 <UART_SetConfig+0x470>)
 8007900:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007902:	e7be      	b.n	8007882 <UART_SetConfig+0x3da>
    switch (clocksource)
 8007904:	4805      	ldr	r0, [pc, #20]	@ (800791c <UART_SetConfig+0x474>)
 8007906:	e7bc      	b.n	8007882 <UART_SetConfig+0x3da>
          pclk = (uint32_t) HSI_VALUE;
 8007908:	4803      	ldr	r0, [pc, #12]	@ (8007918 <UART_SetConfig+0x470>)
 800790a:	e7ba      	b.n	8007882 <UART_SetConfig+0x3da>
 800790c:	58024400 	.word	0x58024400
 8007910:	0800e4ec 	.word	0x0800e4ec
 8007914:	000ffcff 	.word	0x000ffcff
 8007918:	03d09000 	.word	0x03d09000
 800791c:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8007920:	2a20      	cmp	r2, #32
 8007922:	d815      	bhi.n	8007950 <UART_SetConfig+0x4a8>
 8007924:	2a20      	cmp	r2, #32
 8007926:	f200 809f 	bhi.w	8007a68 <UART_SetConfig+0x5c0>
 800792a:	e8df f002 	tbb	[pc, r2]
 800792e:	3615      	.short	0x3615
 8007930:	9d399d9d 	.word	0x9d399d9d
 8007934:	9d3e9d9d 	.word	0x9d3e9d9d
 8007938:	9d9d9d9d 	.word	0x9d9d9d9d
 800793c:	9d439d9d 	.word	0x9d439d9d
 8007940:	9d9d9d9d 	.word	0x9d9d9d9d
 8007944:	9d9d9d9d 	.word	0x9d9d9d9d
 8007948:	9d9d9d9d 	.word	0x9d9d9d9d
 800794c:	9d9d      	.short	0x9d9d
 800794e:	4f          	.byte	0x4f
 800794f:	00          	.byte	0x00
 8007950:	2a40      	cmp	r2, #64	@ 0x40
 8007952:	d006      	beq.n	8007962 <UART_SetConfig+0x4ba>
 8007954:	2001      	movs	r0, #1
 8007956:	e08e      	b.n	8007a76 <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007958:	f7fe fc16 	bl	8006188 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800795c:	2800      	cmp	r0, #0
 800795e:	f000 8085 	beq.w	8007a6c <UART_SetConfig+0x5c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007962:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8007964:	4b4b      	ldr	r3, [pc, #300]	@ (8007a94 <UART_SetConfig+0x5ec>)
 8007966:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800796a:	fbb0 f0f3 	udiv	r0, r0, r3
 800796e:	6862      	ldr	r2, [r4, #4]
 8007970:	0853      	lsrs	r3, r2, #1
 8007972:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007976:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800797a:	f1a3 0110 	sub.w	r1, r3, #16
 800797e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007982:	4291      	cmp	r1, r2
 8007984:	d874      	bhi.n	8007a70 <UART_SetConfig+0x5c8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007986:	b29a      	uxth	r2, r3
 8007988:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800798c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8007990:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	60d3      	str	r3, [r2, #12]
 8007996:	2000      	movs	r0, #0
 8007998:	e06d      	b.n	8007a76 <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 800799a:	f7fe fc07 	bl	80061ac <HAL_RCC_GetPCLK2Freq>
        break;
 800799e:	e7dd      	b.n	800795c <UART_SetConfig+0x4b4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80079a0:	a803      	add	r0, sp, #12
 80079a2:	f7ff fa85 	bl	8006eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80079a6:	9804      	ldr	r0, [sp, #16]
        break;
 80079a8:	e7d8      	b.n	800795c <UART_SetConfig+0x4b4>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80079aa:	4668      	mov	r0, sp
 80079ac:	f7ff fb80 	bl	80070b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80079b0:	9801      	ldr	r0, [sp, #4]
        break;
 80079b2:	e7d3      	b.n	800795c <UART_SetConfig+0x4b4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079b4:	4b38      	ldr	r3, [pc, #224]	@ (8007a98 <UART_SetConfig+0x5f0>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f013 0f20 	tst.w	r3, #32
 80079bc:	d008      	beq.n	80079d0 <UART_SetConfig+0x528>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80079be:	4b36      	ldr	r3, [pc, #216]	@ (8007a98 <UART_SetConfig+0x5f0>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80079c6:	4835      	ldr	r0, [pc, #212]	@ (8007a9c <UART_SetConfig+0x5f4>)
 80079c8:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80079ca:	e7ca      	b.n	8007962 <UART_SetConfig+0x4ba>
    switch (clocksource)
 80079cc:	4834      	ldr	r0, [pc, #208]	@ (8007aa0 <UART_SetConfig+0x5f8>)
 80079ce:	e7c8      	b.n	8007962 <UART_SetConfig+0x4ba>
          pclk = (uint32_t) HSI_VALUE;
 80079d0:	4832      	ldr	r0, [pc, #200]	@ (8007a9c <UART_SetConfig+0x5f4>)
 80079d2:	e7c6      	b.n	8007962 <UART_SetConfig+0x4ba>
    switch (clocksource)
 80079d4:	2a40      	cmp	r2, #64	@ 0x40
 80079d6:	d102      	bne.n	80079de <UART_SetConfig+0x536>
        pclk = (uint32_t) LSE_VALUE;
 80079d8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80079dc:	e005      	b.n	80079ea <UART_SetConfig+0x542>
    switch (clocksource)
 80079de:	2001      	movs	r0, #1
 80079e0:	e049      	b.n	8007a76 <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK1Freq();
 80079e2:	f7fe fbd1 	bl	8006188 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80079e6:	2800      	cmp	r0, #0
 80079e8:	d04f      	beq.n	8007a8a <UART_SetConfig+0x5e2>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ea:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80079ec:	4b29      	ldr	r3, [pc, #164]	@ (8007a94 <UART_SetConfig+0x5ec>)
 80079ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80079f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80079f6:	6863      	ldr	r3, [r4, #4]
 80079f8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80079fc:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a00:	f1a0 0210 	sub.w	r2, r0, #16
 8007a04:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d840      	bhi.n	8007a8e <UART_SetConfig+0x5e6>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	b280      	uxth	r0, r0
 8007a10:	60d8      	str	r0, [r3, #12]
 8007a12:	2000      	movs	r0, #0
 8007a14:	e02f      	b.n	8007a76 <UART_SetConfig+0x5ce>
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a16:	f7fe fbc9 	bl	80061ac <HAL_RCC_GetPCLK2Freq>
        break;
 8007a1a:	e7e4      	b.n	80079e6 <UART_SetConfig+0x53e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a1c:	a803      	add	r0, sp, #12
 8007a1e:	f7ff fa47 	bl	8006eb0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a22:	9804      	ldr	r0, [sp, #16]
        break;
 8007a24:	e7df      	b.n	80079e6 <UART_SetConfig+0x53e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a26:	4668      	mov	r0, sp
 8007a28:	f7ff fb42 	bl	80070b0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a2c:	9801      	ldr	r0, [sp, #4]
        break;
 8007a2e:	e7da      	b.n	80079e6 <UART_SetConfig+0x53e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a30:	4b19      	ldr	r3, [pc, #100]	@ (8007a98 <UART_SetConfig+0x5f0>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f013 0f20 	tst.w	r3, #32
 8007a38:	d008      	beq.n	8007a4c <UART_SetConfig+0x5a4>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a3a:	4b17      	ldr	r3, [pc, #92]	@ (8007a98 <UART_SetConfig+0x5f0>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007a42:	4816      	ldr	r0, [pc, #88]	@ (8007a9c <UART_SetConfig+0x5f4>)
 8007a44:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8007a46:	e7d0      	b.n	80079ea <UART_SetConfig+0x542>
    switch (clocksource)
 8007a48:	4815      	ldr	r0, [pc, #84]	@ (8007aa0 <UART_SetConfig+0x5f8>)
 8007a4a:	e7ce      	b.n	80079ea <UART_SetConfig+0x542>
          pclk = (uint32_t) HSI_VALUE;
 8007a4c:	4813      	ldr	r0, [pc, #76]	@ (8007a9c <UART_SetConfig+0x5f4>)
 8007a4e:	e7cc      	b.n	80079ea <UART_SetConfig+0x542>
    switch (clocksource)
 8007a50:	2001      	movs	r0, #1
 8007a52:	e010      	b.n	8007a76 <UART_SetConfig+0x5ce>
 8007a54:	2001      	movs	r0, #1
 8007a56:	e00e      	b.n	8007a76 <UART_SetConfig+0x5ce>
 8007a58:	2000      	movs	r0, #0
 8007a5a:	e00c      	b.n	8007a76 <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8007a5c:	2001      	movs	r0, #1
 8007a5e:	e00a      	b.n	8007a76 <UART_SetConfig+0x5ce>
 8007a60:	2001      	movs	r0, #1
 8007a62:	e008      	b.n	8007a76 <UART_SetConfig+0x5ce>
          ret = HAL_ERROR;
 8007a64:	2001      	movs	r0, #1
 8007a66:	e006      	b.n	8007a76 <UART_SetConfig+0x5ce>
    switch (clocksource)
 8007a68:	2001      	movs	r0, #1
 8007a6a:	e004      	b.n	8007a76 <UART_SetConfig+0x5ce>
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	e002      	b.n	8007a76 <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8007a70:	2001      	movs	r0, #1
 8007a72:	e000      	b.n	8007a76 <UART_SetConfig+0x5ce>
    switch (clocksource)
 8007a74:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8007a76:	2301      	movs	r3, #1
 8007a78:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007a7c:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8007a80:	2300      	movs	r3, #0
 8007a82:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8007a84:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8007a86:	b006      	add	sp, #24
 8007a88:	bd70      	pop	{r4, r5, r6, pc}
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e7f3      	b.n	8007a76 <UART_SetConfig+0x5ce>
        ret = HAL_ERROR;
 8007a8e:	2001      	movs	r0, #1
 8007a90:	e7f1      	b.n	8007a76 <UART_SetConfig+0x5ce>
 8007a92:	bf00      	nop
 8007a94:	0800e4ec 	.word	0x0800e4ec
 8007a98:	58024400 	.word	0x58024400
 8007a9c:	03d09000 	.word	0x03d09000
 8007aa0:	003d0900 	.word	0x003d0900

08007aa4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007aa4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007aa6:	f013 0f08 	tst.w	r3, #8
 8007aaa:	d006      	beq.n	8007aba <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007aac:	6802      	ldr	r2, [r0, #0]
 8007aae:	6853      	ldr	r3, [r2, #4]
 8007ab0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ab4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8007ab6:	430b      	orrs	r3, r1
 8007ab8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007aba:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007abc:	f013 0f01 	tst.w	r3, #1
 8007ac0:	d006      	beq.n	8007ad0 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ac2:	6802      	ldr	r2, [r0, #0]
 8007ac4:	6853      	ldr	r3, [r2, #4]
 8007ac6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007aca:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8007acc:	430b      	orrs	r3, r1
 8007ace:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ad0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007ad2:	f013 0f02 	tst.w	r3, #2
 8007ad6:	d006      	beq.n	8007ae6 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ad8:	6802      	ldr	r2, [r0, #0]
 8007ada:	6853      	ldr	r3, [r2, #4]
 8007adc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ae0:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8007ae2:	430b      	orrs	r3, r1
 8007ae4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ae6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007ae8:	f013 0f04 	tst.w	r3, #4
 8007aec:	d006      	beq.n	8007afc <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007aee:	6802      	ldr	r2, [r0, #0]
 8007af0:	6853      	ldr	r3, [r2, #4]
 8007af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007af6:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8007af8:	430b      	orrs	r3, r1
 8007afa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007afc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007afe:	f013 0f10 	tst.w	r3, #16
 8007b02:	d006      	beq.n	8007b12 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b04:	6802      	ldr	r2, [r0, #0]
 8007b06:	6893      	ldr	r3, [r2, #8]
 8007b08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b0c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8007b0e:	430b      	orrs	r3, r1
 8007b10:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b12:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007b14:	f013 0f20 	tst.w	r3, #32
 8007b18:	d006      	beq.n	8007b28 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b1a:	6802      	ldr	r2, [r0, #0]
 8007b1c:	6893      	ldr	r3, [r2, #8]
 8007b1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007b22:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8007b24:	430b      	orrs	r3, r1
 8007b26:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b28:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007b2a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8007b2e:	d00a      	beq.n	8007b46 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b30:	6802      	ldr	r2, [r0, #0]
 8007b32:	6853      	ldr	r3, [r2, #4]
 8007b34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007b38:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8007b3a:	430b      	orrs	r3, r1
 8007b3c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b3e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8007b40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b44:	d00b      	beq.n	8007b5e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b46:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8007b48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007b4c:	d006      	beq.n	8007b5c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b4e:	6802      	ldr	r2, [r0, #0]
 8007b50:	6853      	ldr	r3, [r2, #4]
 8007b52:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8007b56:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	6053      	str	r3, [r2, #4]
}
 8007b5c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b5e:	6802      	ldr	r2, [r0, #0]
 8007b60:	6853      	ldr	r3, [r2, #4]
 8007b62:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007b66:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8007b68:	430b      	orrs	r3, r1
 8007b6a:	6053      	str	r3, [r2, #4]
 8007b6c:	e7eb      	b.n	8007b46 <UART_AdvFeatureConfig+0xa2>

08007b6e <UART_WaitOnFlagUntilTimeout>:
{
 8007b6e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b72:	4605      	mov	r5, r0
 8007b74:	460e      	mov	r6, r1
 8007b76:	4617      	mov	r7, r2
 8007b78:	4699      	mov	r9, r3
 8007b7a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b7e:	682b      	ldr	r3, [r5, #0]
 8007b80:	69dc      	ldr	r4, [r3, #28]
 8007b82:	ea36 0404 	bics.w	r4, r6, r4
 8007b86:	bf0c      	ite	eq
 8007b88:	2401      	moveq	r4, #1
 8007b8a:	2400      	movne	r4, #0
 8007b8c:	42bc      	cmp	r4, r7
 8007b8e:	d13a      	bne.n	8007c06 <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8007b90:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007b94:	d0f3      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b96:	f7fa fdb3 	bl	8002700 <HAL_GetTick>
 8007b9a:	eba0 0009 	sub.w	r0, r0, r9
 8007b9e:	4540      	cmp	r0, r8
 8007ba0:	d834      	bhi.n	8007c0c <UART_WaitOnFlagUntilTimeout+0x9e>
 8007ba2:	f1b8 0f00 	cmp.w	r8, #0
 8007ba6:	d033      	beq.n	8007c10 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	f012 0f04 	tst.w	r2, #4
 8007bb0:	d0e5      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x10>
 8007bb2:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 8007bb6:	bf18      	it	ne
 8007bb8:	2201      	movne	r2, #1
 8007bba:	2e80      	cmp	r6, #128	@ 0x80
 8007bbc:	d0df      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x10>
 8007bbe:	2a00      	cmp	r2, #0
 8007bc0:	d0dd      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007bc2:	69da      	ldr	r2, [r3, #28]
 8007bc4:	f012 0f08 	tst.w	r2, #8
 8007bc8:	d111      	bne.n	8007bee <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bca:	69da      	ldr	r2, [r3, #28]
 8007bcc:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8007bd0:	d0d5      	beq.n	8007b7e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bd6:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f7ff fc39 	bl	8007450 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bde:	2320      	movs	r3, #32
 8007be0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007be4:	2300      	movs	r3, #0
 8007be6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8007bea:	2003      	movs	r0, #3
 8007bec:	e00c      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bee:	2408      	movs	r4, #8
 8007bf0:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	f7ff fc2c 	bl	8007450 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bf8:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8007c02:	2001      	movs	r0, #1
 8007c04:	e000      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 8007c06:	2000      	movs	r0, #0
}
 8007c08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8007c0c:	2003      	movs	r0, #3
 8007c0e:	e7fb      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0x9a>
 8007c10:	2003      	movs	r0, #3
 8007c12:	e7f9      	b.n	8007c08 <UART_WaitOnFlagUntilTimeout+0x9a>

08007c14 <UART_CheckIdleState>:
{
 8007c14:	b530      	push	{r4, r5, lr}
 8007c16:	b083      	sub	sp, #12
 8007c18:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8007c20:	f7fa fd6e 	bl	8002700 <HAL_GetTick>
 8007c24:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c26:	6822      	ldr	r2, [r4, #0]
 8007c28:	6812      	ldr	r2, [r2, #0]
 8007c2a:	f012 0f08 	tst.w	r2, #8
 8007c2e:	d110      	bne.n	8007c52 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f013 0f04 	tst.w	r3, #4
 8007c38:	d128      	bne.n	8007c8c <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8007c3a:	2320      	movs	r3, #32
 8007c3c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c40:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c44:	2000      	movs	r0, #0
 8007c46:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c48:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8007c4a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007c4e:	b003      	add	sp, #12
 8007c50:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c52:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c56:	9300      	str	r3, [sp, #0]
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007c60:	4620      	mov	r0, r4
 8007c62:	f7ff ff84 	bl	8007b6e <UART_WaitOnFlagUntilTimeout>
 8007c66:	2800      	cmp	r0, #0
 8007c68:	d0e2      	beq.n	8007c30 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c6a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6c:	e852 3f00 	ldrex	r3, [r2]
 8007c70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c74:	e842 3100 	strex	r1, r3, [r2]
 8007c78:	2900      	cmp	r1, #0
 8007c7a:	d1f6      	bne.n	8007c6a <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8007c7c:	2320      	movs	r3, #32
 8007c7e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8007c82:	2300      	movs	r3, #0
 8007c84:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8007c88:	2003      	movs	r0, #3
 8007c8a:	e7e0      	b.n	8007c4e <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c8c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	462b      	mov	r3, r5
 8007c94:	2200      	movs	r2, #0
 8007c96:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	f7ff ff67 	bl	8007b6e <UART_WaitOnFlagUntilTimeout>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	d0ca      	beq.n	8007c3a <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ca4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca6:	e852 3f00 	ldrex	r3, [r2]
 8007caa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cae:	e842 3100 	strex	r1, r3, [r2]
 8007cb2:	2900      	cmp	r1, #0
 8007cb4:	d1f6      	bne.n	8007ca4 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cb6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb8:	f102 0308 	add.w	r3, r2, #8
 8007cbc:	e853 3f00 	ldrex	r3, [r3]
 8007cc0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc4:	3208      	adds	r2, #8
 8007cc6:	e842 3100 	strex	r1, r3, [r2]
 8007cca:	2900      	cmp	r1, #0
 8007ccc:	d1f3      	bne.n	8007cb6 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8007cce:	2320      	movs	r3, #32
 8007cd0:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8007cda:	2003      	movs	r0, #3
 8007cdc:	e7b7      	b.n	8007c4e <UART_CheckIdleState+0x3a>

08007cde <HAL_UART_Init>:
  if (huart == NULL)
 8007cde:	b378      	cbz	r0, 8007d40 <HAL_UART_Init+0x62>
{
 8007ce0:	b510      	push	{r4, lr}
 8007ce2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007ce4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8007ce8:	b30b      	cbz	r3, 8007d2e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8007cea:	2324      	movs	r3, #36	@ 0x24
 8007cec:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8007cf0:	6822      	ldr	r2, [r4, #0]
 8007cf2:	6813      	ldr	r3, [r2, #0]
 8007cf4:	f023 0301 	bic.w	r3, r3, #1
 8007cf8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cfa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007cfc:	b9e3      	cbnz	r3, 8007d38 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f7ff fbd2 	bl	80074a8 <UART_SetConfig>
 8007d04:	2801      	cmp	r0, #1
 8007d06:	d011      	beq.n	8007d2c <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d08:	6822      	ldr	r2, [r4, #0]
 8007d0a:	6853      	ldr	r3, [r2, #4]
 8007d0c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8007d10:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d12:	6822      	ldr	r2, [r4, #0]
 8007d14:	6893      	ldr	r3, [r2, #8]
 8007d16:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8007d1a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8007d1c:	6822      	ldr	r2, [r4, #0]
 8007d1e:	6813      	ldr	r3, [r2, #0]
 8007d20:	f043 0301 	orr.w	r3, r3, #1
 8007d24:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8007d26:	4620      	mov	r0, r4
 8007d28:	f7ff ff74 	bl	8007c14 <UART_CheckIdleState>
}
 8007d2c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007d2e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8007d32:	f7fa fbfb 	bl	800252c <HAL_UART_MspInit>
 8007d36:	e7d8      	b.n	8007cea <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8007d38:	4620      	mov	r0, r4
 8007d3a:	f7ff feb3 	bl	8007aa4 <UART_AdvFeatureConfig>
 8007d3e:	e7de      	b.n	8007cfe <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8007d40:	2001      	movs	r0, #1
}
 8007d42:	4770      	bx	lr

08007d44 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d44:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8007d46:	b92b      	cbnz	r3, 8007d54 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d4e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8007d52:	4770      	bx	lr
{
 8007d54:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d56:	6803      	ldr	r3, [r0, #0]
 8007d58:	689a      	ldr	r2, [r3, #8]
 8007d5a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d5e:	6899      	ldr	r1, [r3, #8]
 8007d60:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d62:	4d09      	ldr	r5, [pc, #36]	@ (8007d88 <UARTEx_SetNbDataToProcess+0x44>)
 8007d64:	5c6b      	ldrb	r3, [r5, r1]
 8007d66:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8007d68:	4c08      	ldr	r4, [pc, #32]	@ (8007d8c <UARTEx_SetNbDataToProcess+0x48>)
 8007d6a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d6c:	fb93 f3f1 	sdiv	r3, r3, r1
 8007d70:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d74:	5cab      	ldrb	r3, [r5, r2]
 8007d76:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d78:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d7e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8007d82:	bc30      	pop	{r4, r5}
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	0800e50c 	.word	0x0800e50c
 8007d8c:	0800e504 	.word	0x0800e504

08007d90 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007d90:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007d94:	2b01      	cmp	r3, #1
 8007d96:	d018      	beq.n	8007dca <HAL_UARTEx_DisableFifoMode+0x3a>
 8007d98:	2301      	movs	r3, #1
 8007d9a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007d9e:	2324      	movs	r3, #36	@ 0x24
 8007da0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007da4:	6803      	ldr	r3, [r0, #0]
 8007da6:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007da8:	6819      	ldr	r1, [r3, #0]
 8007daa:	f021 0101 	bic.w	r1, r1, #1
 8007dae:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007db0:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007db4:	2300      	movs	r3, #0
 8007db6:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007db8:	6801      	ldr	r1, [r0, #0]
 8007dba:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007dbc:	2220      	movs	r2, #32
 8007dbe:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007dc2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007dca:	2002      	movs	r0, #2
}
 8007dcc:	4770      	bx	lr

08007dce <HAL_UARTEx_SetTxFifoThreshold>:
{
 8007dce:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007dd0:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d01d      	beq.n	8007e14 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8007dd8:	4604      	mov	r4, r0
 8007dda:	2301      	movs	r3, #1
 8007ddc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007de0:	2324      	movs	r3, #36	@ 0x24
 8007de2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007de6:	6803      	ldr	r3, [r0, #0]
 8007de8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	f022 0201 	bic.w	r2, r2, #1
 8007df0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007df2:	6802      	ldr	r2, [r0, #0]
 8007df4:	6893      	ldr	r3, [r2, #8]
 8007df6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8007dfa:	4319      	orrs	r1, r3
 8007dfc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007dfe:	f7ff ffa1 	bl	8007d44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e02:	6823      	ldr	r3, [r4, #0]
 8007e04:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007e06:	2320      	movs	r3, #32
 8007e08:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007e0c:	2000      	movs	r0, #0
 8007e0e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007e12:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007e14:	2002      	movs	r0, #2
 8007e16:	e7fc      	b.n	8007e12 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08007e18 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8007e18:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007e1a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d01d      	beq.n	8007e5e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8007e22:	4604      	mov	r4, r0
 8007e24:	2301      	movs	r3, #1
 8007e26:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8007e2a:	2324      	movs	r3, #36	@ 0x24
 8007e2c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e30:	6803      	ldr	r3, [r0, #0]
 8007e32:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	f022 0201 	bic.w	r2, r2, #1
 8007e3a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e3c:	6802      	ldr	r2, [r0, #0]
 8007e3e:	6893      	ldr	r3, [r2, #8]
 8007e40:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8007e44:	4319      	orrs	r1, r3
 8007e46:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007e48:	f7ff ff7c 	bl	8007d44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007e50:	2320      	movs	r3, #32
 8007e52:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8007e56:	2000      	movs	r0, #0
 8007e58:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8007e5c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007e5e:	2002      	movs	r0, #2
 8007e60:	e7fc      	b.n	8007e5c <HAL_UARTEx_SetRxFifoThreshold+0x44>

08007e62 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007e62:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007e64:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e66:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8007e6a:	b112      	cbz	r2, 8007e72 <LL_GPIO_Init+0x10>
  return __builtin_clz(value);
 8007e6c:	fab2 f282 	clz	r2, r2
 8007e70:	e01b      	b.n	8007eaa <LL_GPIO_Init+0x48>
    return 32U;
 8007e72:	2220      	movs	r2, #32

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007e74:	e019      	b.n	8007eaa <LL_GPIO_Init+0x48>
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8007e76:	68c4      	ldr	r4, [r0, #12]
 8007e78:	fb03 fe03 	mul.w	lr, r3, r3
 8007e7c:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8007e80:	ea6f 0c05 	mvn.w	ip, r5
 8007e84:	ea24 0405 	bic.w	r4, r4, r5
 8007e88:	690d      	ldr	r5, [r1, #16]
 8007e8a:	fb0e f505 	mul.w	r5, lr, r5
 8007e8e:	432c      	orrs	r4, r5
 8007e90:	60c4      	str	r4, [r0, #12]
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8007e92:	684c      	ldr	r4, [r1, #4]
 8007e94:	2c02      	cmp	r4, #2
 8007e96:	d02d      	beq.n	8007ef4 <LL_GPIO_Init+0x92>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007e98:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8007e9a:	6803      	ldr	r3, [r0, #0]
 8007e9c:	ea0c 0303 	and.w	r3, ip, r3
 8007ea0:	fb0e f404 	mul.w	r4, lr, r4
 8007ea4:	4323      	orrs	r3, r4
 8007ea6:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8007ea8:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007eaa:	680b      	ldr	r3, [r1, #0]
 8007eac:	fa33 f402 	lsrs.w	r4, r3, r2
 8007eb0:	d043      	beq.n	8007f3a <LL_GPIO_Init+0xd8>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8007eb2:	f04f 0c01 	mov.w	ip, #1
 8007eb6:	fa0c fc02 	lsl.w	ip, ip, r2
    if (currentpin != 0x00000000U)
 8007eba:	ea1c 0303 	ands.w	r3, ip, r3
 8007ebe:	d0f3      	beq.n	8007ea8 <LL_GPIO_Init+0x46>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007ec0:	684c      	ldr	r4, [r1, #4]
 8007ec2:	3c01      	subs	r4, #1
 8007ec4:	2c01      	cmp	r4, #1
 8007ec6:	d8d6      	bhi.n	8007e76 <LL_GPIO_Init+0x14>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007ec8:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8007eca:	6884      	ldr	r4, [r0, #8]
 8007ecc:	fb03 fc03 	mul.w	ip, r3, r3
 8007ed0:	eb0c 064c 	add.w	r6, ip, ip, lsl #1
 8007ed4:	ea24 0406 	bic.w	r4, r4, r6
 8007ed8:	fb0c f505 	mul.w	r5, ip, r5
 8007edc:	432c      	orrs	r4, r5
 8007ede:	6084      	str	r4, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8007ee0:	680d      	ldr	r5, [r1, #0]
 8007ee2:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007ee4:	6844      	ldr	r4, [r0, #4]
 8007ee6:	ea24 0405 	bic.w	r4, r4, r5
 8007eea:	fb06 f505 	mul.w	r5, r6, r5
 8007eee:	432c      	orrs	r4, r5
 8007ef0:	6044      	str	r4, [r0, #4]
}
 8007ef2:	e7c0      	b.n	8007e76 <LL_GPIO_Init+0x14>
        if (currentpin < LL_GPIO_PIN_8)
 8007ef4:	2bff      	cmp	r3, #255	@ 0xff
 8007ef6:	d80e      	bhi.n	8007f16 <LL_GPIO_Init+0xb4>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007ef8:	694c      	ldr	r4, [r1, #20]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8007efa:	6a05      	ldr	r5, [r0, #32]
 8007efc:	fb0e f603 	mul.w	r6, lr, r3
 8007f00:	fb03 f606 	mul.w	r6, r3, r6
 8007f04:	ebc6 1306 	rsb	r3, r6, r6, lsl #4
 8007f08:	ea25 0303 	bic.w	r3, r5, r3
 8007f0c:	fb06 f404 	mul.w	r4, r6, r4
 8007f10:	4323      	orrs	r3, r4
 8007f12:	6203      	str	r3, [r0, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8007f14:	e7c0      	b.n	8007e98 <LL_GPIO_Init+0x36>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007f16:	694c      	ldr	r4, [r1, #20]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8007f18:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8007f1a:	0a1b      	lsrs	r3, r3, #8
 8007f1c:	fb03 f603 	mul.w	r6, r3, r3
 8007f20:	fb03 f606 	mul.w	r6, r3, r6
 8007f24:	fb06 f303 	mul.w	r3, r6, r3
 8007f28:	ebc3 1603 	rsb	r6, r3, r3, lsl #4
 8007f2c:	ea25 0506 	bic.w	r5, r5, r6
 8007f30:	fb03 f404 	mul.w	r4, r3, r4
 8007f34:	432c      	orrs	r4, r5
 8007f36:	6244      	str	r4, [r0, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8007f38:	e7ae      	b.n	8007e98 <LL_GPIO_Init+0x36>
  }

  return (SUCCESS);
}
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007f40 <LL_RCC_GetClockSource>:
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 8007f40:	b2c2      	uxtb	r2, r0
 8007f42:	4b05      	ldr	r3, [pc, #20]	@ (8007f58 <LL_RCC_GetClockSource+0x18>)
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8007f44:	58d3      	ldr	r3, [r2, r3]
 8007f46:	0e02      	lsrs	r2, r0, #24
 8007f48:	f3c0 2104 	ubfx	r1, r0, #8, #5
 8007f4c:	408a      	lsls	r2, r1
 8007f4e:	4013      	ands	r3, r2
 8007f50:	40cb      	lsrs	r3, r1
}
 8007f52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8007f56:	4770      	bx	lr
 8007f58:	5802444c 	.word	0x5802444c

08007f5c <RCC_GetHCLKClockFreq>:
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8007f5c:	4b04      	ldr	r3, [pc, #16]	@ (8007f70 <RCC_GetHCLKClockFreq+0x14>)
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	f003 030f 	and.w	r3, r3, #15
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8007f64:	4a03      	ldr	r2, [pc, #12]	@ (8007f74 <RCC_GetHCLKClockFreq+0x18>)
 8007f66:	5cd3      	ldrb	r3, [r2, r3]
 8007f68:	f003 031f 	and.w	r3, r3, #31
}
 8007f6c:	40d8      	lsrs	r0, r3
 8007f6e:	4770      	bx	lr
 8007f70:	58024400 	.word	0x58024400
 8007f74:	0800e514 	.word	0x0800e514

08007f78 <RCC_GetPCLK1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8007f78:	4b04      	ldr	r3, [pc, #16]	@ (8007f8c <RCC_GetPCLK1ClockFreq+0x14>)
 8007f7a:	69db      	ldr	r3, [r3, #28]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8007f7c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8007f80:	4a03      	ldr	r2, [pc, #12]	@ (8007f90 <RCC_GetPCLK1ClockFreq+0x18>)
 8007f82:	5cd3      	ldrb	r3, [r2, r3]
 8007f84:	f003 031f 	and.w	r3, r3, #31
}
 8007f88:	40d8      	lsrs	r0, r3
 8007f8a:	4770      	bx	lr
 8007f8c:	58024400 	.word	0x58024400
 8007f90:	0800e514 	.word	0x0800e514

08007f94 <RCC_GetPCLK2ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8007f94:	4b04      	ldr	r3, [pc, #16]	@ (8007fa8 <RCC_GetPCLK2ClockFreq+0x14>)
 8007f96:	69db      	ldr	r3, [r3, #28]
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8007f98:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007f9c:	4a03      	ldr	r2, [pc, #12]	@ (8007fac <RCC_GetPCLK2ClockFreq+0x18>)
 8007f9e:	5cd3      	ldrb	r3, [r2, r3]
 8007fa0:	f003 031f 	and.w	r3, r3, #31
}
 8007fa4:	40d8      	lsrs	r0, r3
 8007fa6:	4770      	bx	lr
 8007fa8:	58024400 	.word	0x58024400
 8007fac:	0800e514 	.word	0x0800e514

08007fb0 <LL_RCC_CalcPLLClockFreq>:
{
 8007fb0:	ee05 0a90 	vmov	s11, r0
 8007fb4:	ee06 1a10 	vmov	s12, r1
 8007fb8:	ee07 2a90 	vmov	s15, r2
 8007fbc:	ee07 3a10 	vmov	s14, r3
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 8007fc0:	eef8 5a65 	vcvt.f32.u32	s11, s11
 8007fc4:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8007fc8:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8007fcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fd0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8007fd4:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 8007ffc <LL_RCC_CalcPLLClockFreq+0x4c>
 8007fd8:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007fdc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fe0:	ee26 7aa7 	vmul.f32	s14, s13, s15
  freq = freq / (float_t)PQR;
 8007fe4:	eddd 7a00 	vldr	s15, [sp]
 8007fe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fec:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 8007ff0:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8007ff4:	ee17 0a90 	vmov	r0, s15
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	39000000 	.word	0x39000000

08008000 <LL_RCC_GetPLL1ClockFreq>:
{
 8008000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008004:	b082      	sub	sp, #8
 8008006:	4604      	mov	r4, r0
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8008008:	4b38      	ldr	r3, [pc, #224]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 800800a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800800c:	f003 0303 	and.w	r3, r3, #3
  switch (pllsource)
 8008010:	2b01      	cmp	r3, #1
 8008012:	d00d      	beq.n	8008030 <LL_RCC_GetPLL1ClockFreq+0x30>
 8008014:	2b02      	cmp	r3, #2
 8008016:	d012      	beq.n	800803e <LL_RCC_GetPLL1ClockFreq+0x3e>
 8008018:	b9c3      	cbnz	r3, 800804c <LL_RCC_GetPLL1ClockFreq+0x4c>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800801a:	4b34      	ldr	r3, [pc, #208]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 800801c:	681e      	ldr	r6, [r3, #0]
 800801e:	f016 0604 	ands.w	r6, r6, #4
 8008022:	d014      	beq.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8008024:	681b      	ldr	r3, [r3, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8008026:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800802a:	4e31      	ldr	r6, [pc, #196]	@ (80080f0 <LL_RCC_GetPLL1ClockFreq+0xf0>)
 800802c:	40de      	lsrs	r6, r3
 800802e:	e00e      	b.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8008030:	4b2e      	ldr	r3, [pc, #184]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 8008032:	681e      	ldr	r6, [r3, #0]
 8008034:	f416 7680 	ands.w	r6, r6, #256	@ 0x100
 8008038:	d009      	beq.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
        pllinputfreq = CSI_VALUE;
 800803a:	4e2e      	ldr	r6, [pc, #184]	@ (80080f4 <LL_RCC_GetPLL1ClockFreq+0xf4>)
 800803c:	e007      	b.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800803e:	4b2b      	ldr	r3, [pc, #172]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 8008040:	681e      	ldr	r6, [r3, #0]
 8008042:	f416 3600 	ands.w	r6, r6, #131072	@ 0x20000
 8008046:	d002      	beq.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
        pllinputfreq = HSE_VALUE;
 8008048:	4e2b      	ldr	r6, [pc, #172]	@ (80080f8 <LL_RCC_GetPLL1ClockFreq+0xf8>)
 800804a:	e000      	b.n	800804e <LL_RCC_GetPLL1ClockFreq+0x4e>
  switch (pllsource)
 800804c:	2600      	movs	r6, #0
  PLL_Clocks->PLL_P_Frequency = 0U;
 800804e:	2300      	movs	r3, #0
 8008050:	6023      	str	r3, [r4, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8008052:	6063      	str	r3, [r4, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8008054:	60a3      	str	r3, [r4, #8]
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 8008056:	4b25      	ldr	r3, [pc, #148]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 8008058:	6a9f      	ldr	r7, [r3, #40]	@ 0x28
 800805a:	f3c7 1705 	ubfx	r7, r7, #4, #6
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 800805e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008064:	f102 0801 	add.w	r8, r2, #1
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 8008068:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 800806a:	f015 0501 	ands.w	r5, r5, #1
 800806e:	d002      	beq.n	8008076 <LL_RCC_GetPLL1ClockFreq+0x76>
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8008070:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
 8008072:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  if (m != 0U)
 8008076:	2f00      	cmp	r7, #0
 8008078:	d035      	beq.n	80080e6 <LL_RCC_GetPLL1ClockFreq+0xe6>
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 800807a:	4b1c      	ldr	r3, [pc, #112]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 800807c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800807e:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8008082:	d00c      	beq.n	800809e <LL_RCC_GetPLL1ClockFreq+0x9e>
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 8008084:	4b19      	ldr	r3, [pc, #100]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 8008086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008088:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800808c:	3301      	adds	r3, #1
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	462b      	mov	r3, r5
 8008092:	4642      	mov	r2, r8
 8008094:	4639      	mov	r1, r7
 8008096:	4630      	mov	r0, r6
 8008098:	f7ff ff8a 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 800809c:	6020      	str	r0, [r4, #0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 800809e:	4b13      	ldr	r3, [pc, #76]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 80080a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080a2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80080a6:	d00c      	beq.n	80080c2 <LL_RCC_GetPLL1ClockFreq+0xc2>
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 80080a8:	4b10      	ldr	r3, [pc, #64]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 80080aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ac:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80080b0:	3301      	adds	r3, #1
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	462b      	mov	r3, r5
 80080b6:	4642      	mov	r2, r8
 80080b8:	4639      	mov	r1, r7
 80080ba:	4630      	mov	r0, r6
 80080bc:	f7ff ff78 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 80080c0:	6060      	str	r0, [r4, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 80080c2:	4b0a      	ldr	r3, [pc, #40]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 80080c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080c6:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 80080ca:	d00c      	beq.n	80080e6 <LL_RCC_GetPLL1ClockFreq+0xe6>
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 80080cc:	4b07      	ldr	r3, [pc, #28]	@ (80080ec <LL_RCC_GetPLL1ClockFreq+0xec>)
 80080ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d0:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80080d4:	3301      	adds	r3, #1
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 80080d6:	9300      	str	r3, [sp, #0]
 80080d8:	462b      	mov	r3, r5
 80080da:	4642      	mov	r2, r8
 80080dc:	4639      	mov	r1, r7
 80080de:	4630      	mov	r0, r6
 80080e0:	f7ff ff66 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 80080e4:	60a0      	str	r0, [r4, #8]
}
 80080e6:	b002      	add	sp, #8
 80080e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ec:	58024400 	.word	0x58024400
 80080f0:	03d09000 	.word	0x03d09000
 80080f4:	003d0900 	.word	0x003d0900
 80080f8:	017d7840 	.word	0x017d7840

080080fc <RCC_GetSystemClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80080fc:	4b15      	ldr	r3, [pc, #84]	@ (8008154 <RCC_GetSystemClockFreq+0x58>)
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	f003 0338 	and.w	r3, r3, #56	@ 0x38
  switch (LL_RCC_GetSysClkSource())
 8008104:	2b18      	cmp	r3, #24
 8008106:	d80e      	bhi.n	8008126 <RCC_GetSystemClockFreq+0x2a>
 8008108:	e8df f003 	tbb	[pc, r3]
 800810c:	0d0d0d0f 	.word	0x0d0d0d0f
 8008110:	0d0d0d0d 	.word	0x0d0d0d0d
 8008114:	0d0d0d21 	.word	0x0d0d0d21
 8008118:	0d0d0d0d 	.word	0x0d0d0d0d
 800811c:	0d0d0d16 	.word	0x0d0d0d16
 8008120:	0d0d0d0d 	.word	0x0d0d0d0d
 8008124:	18          	.byte	0x18
 8008125:	00          	.byte	0x00
 8008126:	2000      	movs	r0, #0
 8008128:	4770      	bx	lr
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 800812a:	4b0a      	ldr	r3, [pc, #40]	@ (8008154 <RCC_GetSystemClockFreq+0x58>)
 800812c:	681b      	ldr	r3, [r3, #0]
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800812e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008132:	4809      	ldr	r0, [pc, #36]	@ (8008158 <RCC_GetSystemClockFreq+0x5c>)
 8008134:	40d8      	lsrs	r0, r3
      break;
 8008136:	4770      	bx	lr
      frequency = HSE_VALUE;
 8008138:	4808      	ldr	r0, [pc, #32]	@ (800815c <RCC_GetSystemClockFreq+0x60>)
      break;
 800813a:	4770      	bx	lr
{
 800813c:	b500      	push	{lr}
 800813e:	b085      	sub	sp, #20
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8008140:	a801      	add	r0, sp, #4
 8008142:	f7ff ff5d 	bl	8008000 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 8008146:	9801      	ldr	r0, [sp, #4]
}
 8008148:	b005      	add	sp, #20
 800814a:	f85d fb04 	ldr.w	pc, [sp], #4
      frequency = CSI_VALUE;
 800814e:	4804      	ldr	r0, [pc, #16]	@ (8008160 <RCC_GetSystemClockFreq+0x64>)
}
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	58024400 	.word	0x58024400
 8008158:	03d09000 	.word	0x03d09000
 800815c:	017d7840 	.word	0x017d7840
 8008160:	003d0900 	.word	0x003d0900

08008164 <LL_RCC_GetPLL2ClockFreq>:
{
 8008164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 800816c:	4b38      	ldr	r3, [pc, #224]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 800816e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008170:	f003 0303 	and.w	r3, r3, #3
  switch (pllsource)
 8008174:	2b01      	cmp	r3, #1
 8008176:	d00d      	beq.n	8008194 <LL_RCC_GetPLL2ClockFreq+0x30>
 8008178:	2b02      	cmp	r3, #2
 800817a:	d012      	beq.n	80081a2 <LL_RCC_GetPLL2ClockFreq+0x3e>
 800817c:	b9c3      	cbnz	r3, 80081b0 <LL_RCC_GetPLL2ClockFreq+0x4c>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800817e:	4b34      	ldr	r3, [pc, #208]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 8008180:	681e      	ldr	r6, [r3, #0]
 8008182:	f016 0604 	ands.w	r6, r6, #4
 8008186:	d014      	beq.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8008188:	681b      	ldr	r3, [r3, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 800818a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800818e:	4e31      	ldr	r6, [pc, #196]	@ (8008254 <LL_RCC_GetPLL2ClockFreq+0xf0>)
 8008190:	40de      	lsrs	r6, r3
 8008192:	e00e      	b.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8008194:	4b2e      	ldr	r3, [pc, #184]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 8008196:	681e      	ldr	r6, [r3, #0]
 8008198:	f416 7680 	ands.w	r6, r6, #256	@ 0x100
 800819c:	d009      	beq.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
        pllinputfreq = CSI_VALUE;
 800819e:	4e2e      	ldr	r6, [pc, #184]	@ (8008258 <LL_RCC_GetPLL2ClockFreq+0xf4>)
 80081a0:	e007      	b.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80081a2:	4b2b      	ldr	r3, [pc, #172]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 80081a4:	681e      	ldr	r6, [r3, #0]
 80081a6:	f416 3600 	ands.w	r6, r6, #131072	@ 0x20000
 80081aa:	d002      	beq.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
        pllinputfreq = HSE_VALUE;
 80081ac:	4e2b      	ldr	r6, [pc, #172]	@ (800825c <LL_RCC_GetPLL2ClockFreq+0xf8>)
 80081ae:	e000      	b.n	80081b2 <LL_RCC_GetPLL2ClockFreq+0x4e>
  switch (pllsource)
 80081b0:	2600      	movs	r6, #0
  PLL_Clocks->PLL_P_Frequency = 0U;
 80081b2:	2300      	movs	r3, #0
 80081b4:	6023      	str	r3, [r4, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80081b6:	6063      	str	r3, [r4, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80081b8:	60a3      	str	r3, [r4, #8]
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 80081ba:	4b25      	ldr	r3, [pc, #148]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 80081bc:	6a9f      	ldr	r7, [r3, #40]	@ 0x28
 80081be:	f3c7 3705 	ubfx	r7, r7, #12, #6
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 80081c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081c8:	f102 0801 	add.w	r8, r2, #1
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 80081cc:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 80081ce:	f015 0510 	ands.w	r5, r5, #16
 80081d2:	d002      	beq.n	80081da <LL_RCC_GetPLL2ClockFreq+0x76>
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 80081d4:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 80081d6:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  if (m != 0U)
 80081da:	2f00      	cmp	r7, #0
 80081dc:	d035      	beq.n	800824a <LL_RCC_GetPLL2ClockFreq+0xe6>
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 80081de:	4b1c      	ldr	r3, [pc, #112]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 80081e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081e2:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80081e6:	d00c      	beq.n	8008202 <LL_RCC_GetPLL2ClockFreq+0x9e>
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 80081e8:	4b19      	ldr	r3, [pc, #100]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 80081ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80081f0:	3301      	adds	r3, #1
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	462b      	mov	r3, r5
 80081f6:	4642      	mov	r2, r8
 80081f8:	4639      	mov	r1, r7
 80081fa:	4630      	mov	r0, r6
 80081fc:	f7ff fed8 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008200:	6020      	str	r0, [r4, #0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 8008202:	4b13      	ldr	r3, [pc, #76]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 8008204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008206:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800820a:	d00c      	beq.n	8008226 <LL_RCC_GetPLL2ClockFreq+0xc2>
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 800820c:	4b10      	ldr	r3, [pc, #64]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 800820e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008210:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008214:	3301      	adds	r3, #1
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	462b      	mov	r3, r5
 800821a:	4642      	mov	r2, r8
 800821c:	4639      	mov	r1, r7
 800821e:	4630      	mov	r0, r6
 8008220:	f7ff fec6 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008224:	6060      	str	r0, [r4, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 8008226:	4b0a      	ldr	r3, [pc, #40]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 8008228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822a:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800822e:	d00c      	beq.n	800824a <LL_RCC_GetPLL2ClockFreq+0xe6>
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 8008230:	4b07      	ldr	r3, [pc, #28]	@ (8008250 <LL_RCC_GetPLL2ClockFreq+0xec>)
 8008232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008234:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008238:	3301      	adds	r3, #1
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 800823a:	9300      	str	r3, [sp, #0]
 800823c:	462b      	mov	r3, r5
 800823e:	4642      	mov	r2, r8
 8008240:	4639      	mov	r1, r7
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff feb4 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008248:	60a0      	str	r0, [r4, #8]
}
 800824a:	b002      	add	sp, #8
 800824c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008250:	58024400 	.word	0x58024400
 8008254:	03d09000 	.word	0x03d09000
 8008258:	003d0900 	.word	0x003d0900
 800825c:	017d7840 	.word	0x017d7840

08008260 <LL_RCC_GetPLL3ClockFreq>:
{
 8008260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008264:	b082      	sub	sp, #8
 8008266:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8008268:	4b39      	ldr	r3, [pc, #228]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 800826a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800826c:	f003 0303 	and.w	r3, r3, #3
  switch (pllsource)
 8008270:	2b01      	cmp	r3, #1
 8008272:	d00d      	beq.n	8008290 <LL_RCC_GetPLL3ClockFreq+0x30>
 8008274:	2b02      	cmp	r3, #2
 8008276:	d012      	beq.n	800829e <LL_RCC_GetPLL3ClockFreq+0x3e>
 8008278:	b9c3      	cbnz	r3, 80082ac <LL_RCC_GetPLL3ClockFreq+0x4c>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800827a:	4b35      	ldr	r3, [pc, #212]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 800827c:	681e      	ldr	r6, [r3, #0]
 800827e:	f016 0604 	ands.w	r6, r6, #4
 8008282:	d014      	beq.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8008284:	681b      	ldr	r3, [r3, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8008286:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800828a:	4e32      	ldr	r6, [pc, #200]	@ (8008354 <LL_RCC_GetPLL3ClockFreq+0xf4>)
 800828c:	40de      	lsrs	r6, r3
 800828e:	e00e      	b.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8008290:	4b2f      	ldr	r3, [pc, #188]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 8008292:	681e      	ldr	r6, [r3, #0]
 8008294:	f416 7680 	ands.w	r6, r6, #256	@ 0x100
 8008298:	d009      	beq.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
        pllinputfreq = CSI_VALUE;
 800829a:	4e2f      	ldr	r6, [pc, #188]	@ (8008358 <LL_RCC_GetPLL3ClockFreq+0xf8>)
 800829c:	e007      	b.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800829e:	4b2c      	ldr	r3, [pc, #176]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 80082a0:	681e      	ldr	r6, [r3, #0]
 80082a2:	f416 3600 	ands.w	r6, r6, #131072	@ 0x20000
 80082a6:	d002      	beq.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
        pllinputfreq = HSE_VALUE;
 80082a8:	4e2c      	ldr	r6, [pc, #176]	@ (800835c <LL_RCC_GetPLL3ClockFreq+0xfc>)
 80082aa:	e000      	b.n	80082ae <LL_RCC_GetPLL3ClockFreq+0x4e>
  switch (pllsource)
 80082ac:	2600      	movs	r6, #0
  PLL_Clocks->PLL_P_Frequency = 0U;
 80082ae:	2300      	movs	r3, #0
 80082b0:	6023      	str	r3, [r4, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 80082b2:	6063      	str	r3, [r4, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 80082b4:	60a3      	str	r3, [r4, #8]
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 80082b6:	4b26      	ldr	r3, [pc, #152]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 80082b8:	6a9f      	ldr	r7, [r3, #40]	@ 0x28
 80082ba:	f3c7 5705 	ubfx	r7, r7, #20, #6
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 80082be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80082c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082c4:	f102 0801 	add.w	r8, r2, #1
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 80082c8:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 80082ca:	f415 7580 	ands.w	r5, r5, #256	@ 0x100
 80082ce:	d002      	beq.n	80082d6 <LL_RCC_GetPLL3ClockFreq+0x76>
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 80082d0:	6c5d      	ldr	r5, [r3, #68]	@ 0x44
 80082d2:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  if ((m != 0U) && (pllinputfreq != 0U))
 80082d6:	2f00      	cmp	r7, #0
 80082d8:	bf18      	it	ne
 80082da:	2e00      	cmpne	r6, #0
 80082dc:	d035      	beq.n	800834a <LL_RCC_GetPLL3ClockFreq+0xea>
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 80082de:	4b1c      	ldr	r3, [pc, #112]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 80082e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80082e6:	d00c      	beq.n	8008302 <LL_RCC_GetPLL3ClockFreq+0xa2>
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 80082e8:	4b19      	ldr	r3, [pc, #100]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 80082ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ec:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80082f0:	3301      	adds	r3, #1
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 80082f2:	9300      	str	r3, [sp, #0]
 80082f4:	462b      	mov	r3, r5
 80082f6:	4642      	mov	r2, r8
 80082f8:	4639      	mov	r1, r7
 80082fa:	4630      	mov	r0, r6
 80082fc:	f7ff fe58 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008300:	6020      	str	r0, [r4, #0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 8008302:	4b13      	ldr	r3, [pc, #76]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 8008304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008306:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800830a:	d00c      	beq.n	8008326 <LL_RCC_GetPLL3ClockFreq+0xc6>
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 800830c:	4b10      	ldr	r3, [pc, #64]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 800830e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008310:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008314:	3301      	adds	r3, #1
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	462b      	mov	r3, r5
 800831a:	4642      	mov	r2, r8
 800831c:	4639      	mov	r1, r7
 800831e:	4630      	mov	r0, r6
 8008320:	f7ff fe46 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008324:	6060      	str	r0, [r4, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8008326:	4b0a      	ldr	r3, [pc, #40]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 8008328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800832a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 800832e:	d00c      	beq.n	800834a <LL_RCC_GetPLL3ClockFreq+0xea>
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8008330:	4b07      	ldr	r3, [pc, #28]	@ (8008350 <LL_RCC_GetPLL3ClockFreq+0xf0>)
 8008332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008334:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008338:	3301      	adds	r3, #1
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 800833a:	9300      	str	r3, [sp, #0]
 800833c:	462b      	mov	r3, r5
 800833e:	4642      	mov	r2, r8
 8008340:	4639      	mov	r1, r7
 8008342:	4630      	mov	r0, r6
 8008344:	f7ff fe34 	bl	8007fb0 <LL_RCC_CalcPLLClockFreq>
 8008348:	60a0      	str	r0, [r4, #8]
}
 800834a:	b002      	add	sp, #8
 800834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008350:	58024400 	.word	0x58024400
 8008354:	03d09000 	.word	0x03d09000
 8008358:	003d0900 	.word	0x003d0900
 800835c:	017d7840 	.word	0x017d7840

08008360 <LL_RCC_GetUSARTClockFreq>:
{
 8008360:	b500      	push	{lr}
 8008362:	b085      	sub	sp, #20
  return LL_RCC_GetClockSource(Periph);
 8008364:	f7ff fdec 	bl	8007f40 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8008368:	4b43      	ldr	r3, [pc, #268]	@ (8008478 <LL_RCC_GetUSARTClockFreq+0x118>)
 800836a:	4298      	cmp	r0, r3
 800836c:	d072      	beq.n	8008454 <LL_RCC_GetUSARTClockFreq+0xf4>
 800836e:	d831      	bhi.n	80083d4 <LL_RCC_GetUSARTClockFreq+0x74>
 8008370:	f5a3 3300 	sub.w	r3, r3, #131072	@ 0x20000
 8008374:	4298      	cmp	r0, r3
 8008376:	d05b      	beq.n	8008430 <LL_RCC_GetUSARTClockFreq+0xd0>
 8008378:	d914      	bls.n	80083a4 <LL_RCC_GetUSARTClockFreq+0x44>
 800837a:	4b40      	ldr	r3, [pc, #256]	@ (800847c <LL_RCC_GetUSARTClockFreq+0x11c>)
 800837c:	4298      	cmp	r0, r3
 800837e:	d007      	beq.n	8008390 <LL_RCC_GetUSARTClockFreq+0x30>
 8008380:	f503 437d 	add.w	r3, r3, #64768	@ 0xfd00
 8008384:	4298      	cmp	r0, r3
 8008386:	d065      	beq.n	8008454 <LL_RCC_GetUSARTClockFreq+0xf4>
 8008388:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 800838c:	4298      	cmp	r0, r3
 800838e:	d11f      	bne.n	80083d0 <LL_RCC_GetUSARTClockFreq+0x70>
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8008390:	4b3b      	ldr	r3, [pc, #236]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 8008392:	6818      	ldr	r0, [r3, #0]
 8008394:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8008398:	d059      	beq.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 800839a:	a801      	add	r0, sp, #4
 800839c:	f7ff fee2 	bl	8008164 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 80083a0:	9802      	ldr	r0, [sp, #8]
 80083a2:	e054      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80083a4:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80083a8:	4298      	cmp	r0, r3
 80083aa:	d10f      	bne.n	80083cc <LL_RCC_GetUSARTClockFreq+0x6c>
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 80083ac:	f7ff fea6 	bl	80080fc <RCC_GetSystemClockFreq>
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 80083b0:	4b33      	ldr	r3, [pc, #204]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 80083b2:	699b      	ldr	r3, [r3, #24]
 80083b4:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80083b8:	4a32      	ldr	r2, [pc, #200]	@ (8008484 <LL_RCC_GetUSARTClockFreq+0x124>)
 80083ba:	5cd3      	ldrb	r3, [r2, r3]
 80083bc:	f003 031f 	and.w	r3, r3, #31
 80083c0:	40d8      	lsrs	r0, r3
 80083c2:	f7ff fdcb 	bl	8007f5c <RCC_GetHCLKClockFreq>
 80083c6:	f7ff fdd7 	bl	8007f78 <RCC_GetPCLK1ClockFreq>
      break;
 80083ca:	e040      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80083cc:	2000      	movs	r0, #0
 80083ce:	e03e      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
 80083d0:	2000      	movs	r0, #0
 80083d2:	e03c      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
 80083d4:	4b2c      	ldr	r3, [pc, #176]	@ (8008488 <LL_RCC_GetUSARTClockFreq+0x128>)
 80083d6:	4298      	cmp	r0, r3
 80083d8:	d046      	beq.n	8008468 <LL_RCC_GetUSARTClockFreq+0x108>
 80083da:	d818      	bhi.n	800840e <LL_RCC_GetUSARTClockFreq+0xae>
 80083dc:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80083e0:	4298      	cmp	r0, r3
 80083e2:	d007      	beq.n	80083f4 <LL_RCC_GetUSARTClockFreq+0x94>
 80083e4:	f503 437d 	add.w	r3, r3, #64768	@ 0xfd00
 80083e8:	4298      	cmp	r0, r3
 80083ea:	d03d      	beq.n	8008468 <LL_RCC_GetUSARTClockFreq+0x108>
 80083ec:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80083f0:	4298      	cmp	r0, r3
 80083f2:	d10a      	bne.n	800840a <LL_RCC_GetUSARTClockFreq+0xaa>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80083f4:	4b22      	ldr	r3, [pc, #136]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 80083f6:	6818      	ldr	r0, [r3, #0]
 80083f8:	f010 0004 	ands.w	r0, r0, #4
 80083fc:	d027      	beq.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 80083fe:	681b      	ldr	r3, [r3, #0]
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8008400:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8008404:	4821      	ldr	r0, [pc, #132]	@ (800848c <LL_RCC_GetUSARTClockFreq+0x12c>)
 8008406:	40d8      	lsrs	r0, r3
 8008408:	e021      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800840a:	2000      	movs	r0, #0
 800840c:	e01f      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
 800840e:	4b20      	ldr	r3, [pc, #128]	@ (8008490 <LL_RCC_GetUSARTClockFreq+0x130>)
 8008410:	4298      	cmp	r0, r3
 8008412:	d003      	beq.n	800841c <LL_RCC_GetUSARTClockFreq+0xbc>
 8008414:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8008418:	4298      	cmp	r0, r3
 800841a:	d107      	bne.n	800842c <LL_RCC_GetUSARTClockFreq+0xcc>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800841c:	4b18      	ldr	r3, [pc, #96]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 800841e:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008420:	f010 0002 	ands.w	r0, r0, #2
 8008424:	d013      	beq.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
        usart_frequency = LSE_VALUE;
 8008426:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
  return usart_frequency;
 800842a:	e010      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800842c:	2000      	movs	r0, #0
 800842e:	e00e      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 8008430:	f7ff fe64 	bl	80080fc <RCC_GetSystemClockFreq>
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8008434:	4b12      	ldr	r3, [pc, #72]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800843c:	4a11      	ldr	r2, [pc, #68]	@ (8008484 <LL_RCC_GetUSARTClockFreq+0x124>)
 800843e:	5cd3      	ldrb	r3, [r2, r3]
 8008440:	f003 031f 	and.w	r3, r3, #31
 8008444:	40d8      	lsrs	r0, r3
 8008446:	f7ff fd89 	bl	8007f5c <RCC_GetHCLKClockFreq>
 800844a:	f7ff fda3 	bl	8007f94 <RCC_GetPCLK2ClockFreq>
}
 800844e:	b005      	add	sp, #20
 8008450:	f85d fb04 	ldr.w	pc, [sp], #4
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 8008454:	4b0a      	ldr	r3, [pc, #40]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 8008456:	6818      	ldr	r0, [r3, #0]
 8008458:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800845c:	d0f7      	beq.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 800845e:	a801      	add	r0, sp, #4
 8008460:	f7ff fefe 	bl	8008260 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8008464:	9802      	ldr	r0, [sp, #8]
 8008466:	e7f2      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 8008468:	4b05      	ldr	r3, [pc, #20]	@ (8008480 <LL_RCC_GetUSARTClockFreq+0x120>)
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8008470:	d0ed      	beq.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
        usart_frequency = CSI_VALUE;
 8008472:	4808      	ldr	r0, [pc, #32]	@ (8008494 <LL_RCC_GetUSARTClockFreq+0x134>)
 8008474:	e7eb      	b.n	800844e <LL_RCC_GetUSARTClockFreq+0xee>
 8008476:	bf00      	nop
 8008478:	07020308 	.word	0x07020308
 800847c:	07010308 	.word	0x07010308
 8008480:	58024400 	.word	0x58024400
 8008484:	0800e514 	.word	0x0800e514
 8008488:	07040308 	.word	0x07040308
 800848c:	03d09000 	.word	0x03d09000
 8008490:	07050008 	.word	0x07050008
 8008494:	003d0900 	.word	0x003d0900

08008498 <LL_USART_SetBaudRate>:
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8008498:	2a0b      	cmp	r2, #11
 800849a:	d828      	bhi.n	80084ee <LL_USART_SetBaudRate+0x56>
{
 800849c:	b410      	push	{r4}
  else if (BaudRate == 0U)
 800849e:	9c01      	ldr	r4, [sp, #4]
 80084a0:	b17c      	cbz	r4, 80084c2 <LL_USART_SetBaudRate+0x2a>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80084a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084a6:	d00f      	beq.n	80084c8 <LL_USART_SetBaudRate+0x30>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80084a8:	b2d2      	uxtb	r2, r2
 80084aa:	4b11      	ldr	r3, [pc, #68]	@ (80084f0 <LL_USART_SetBaudRate+0x58>)
 80084ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b0:	fbb1 f1f3 	udiv	r1, r1, r3
 80084b4:	9b01      	ldr	r3, [sp, #4]
 80084b6:	eb01 0153 	add.w	r1, r1, r3, lsr #1
 80084ba:	fbb1 f1f3 	udiv	r1, r1, r3
 80084be:	b289      	uxth	r1, r1
 80084c0:	60c1      	str	r1, [r0, #12]
}
 80084c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084c6:	4770      	bx	lr
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80084c8:	b2d2      	uxtb	r2, r2
 80084ca:	4b09      	ldr	r3, [pc, #36]	@ (80084f0 <LL_USART_SetBaudRate+0x58>)
 80084cc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80084d0:	fbb1 f2f2 	udiv	r2, r1, r2
 80084d4:	0863      	lsrs	r3, r4, #1
 80084d6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80084da:	fbb3 f3f4 	udiv	r3, r3, r4
    brrtemp = usartdiv & 0xFFF0U;
 80084de:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 80084e2:	401a      	ands	r2, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80084e4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80084e8:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 80084ea:	60c3      	str	r3, [r0, #12]
 80084ec:	e7e9      	b.n	80084c2 <LL_USART_SetBaudRate+0x2a>
 80084ee:	4770      	bx	lr
 80084f0:	0800e524 	.word	0x0800e524

080084f4 <LL_USART_Init>:
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80084f4:	6803      	ldr	r3, [r0, #0]
 80084f6:	f013 0f01 	tst.w	r3, #1
 80084fa:	d16b      	bne.n	80085d4 <LL_USART_Init+0xe0>
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80084fc:	b530      	push	{r4, r5, lr}
 80084fe:	b083      	sub	sp, #12
 8008500:	4604      	mov	r4, r0
 8008502:	460d      	mov	r5, r1
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8008504:	6803      	ldr	r3, [r0, #0]
 8008506:	4a34      	ldr	r2, [pc, #208]	@ (80085d8 <LL_USART_Init+0xe4>)
 8008508:	401a      	ands	r2, r3
 800850a:	688b      	ldr	r3, [r1, #8]
 800850c:	6909      	ldr	r1, [r1, #16]
 800850e:	430b      	orrs	r3, r1
 8008510:	6969      	ldr	r1, [r5, #20]
 8008512:	430b      	orrs	r3, r1
 8008514:	69e9      	ldr	r1, [r5, #28]
 8008516:	430b      	orrs	r3, r1
 8008518:	431a      	orrs	r2, r3
 800851a:	6002      	str	r2, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800851c:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800851e:	6842      	ldr	r2, [r0, #4]
 8008520:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8008524:	4313      	orrs	r3, r2
 8008526:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8008528:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800852a:	6882      	ldr	r2, [r0, #8]
 800852c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8008530:	4313      	orrs	r3, r2
 8008532:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8008534:	4b29      	ldr	r3, [pc, #164]	@ (80085dc <LL_USART_Init+0xe8>)
 8008536:	4298      	cmp	r0, r3
 8008538:	d016      	beq.n	8008568 <LL_USART_Init+0x74>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
    }
    else if (USARTx == USART2)
 800853a:	4b29      	ldr	r3, [pc, #164]	@ (80085e0 <LL_USART_Init+0xec>)
 800853c:	4298      	cmp	r0, r3
 800853e:	d01b      	beq.n	8008578 <LL_USART_Init+0x84>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == USART3)
 8008540:	4b28      	ldr	r3, [pc, #160]	@ (80085e4 <LL_USART_Init+0xf0>)
 8008542:	4298      	cmp	r0, r3
 8008544:	d01c      	beq.n	8008580 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART4)
 8008546:	4b28      	ldr	r3, [pc, #160]	@ (80085e8 <LL_USART_Init+0xf4>)
 8008548:	4298      	cmp	r0, r3
 800854a:	d01d      	beq.n	8008588 <LL_USART_Init+0x94>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART5)
 800854c:	4b27      	ldr	r3, [pc, #156]	@ (80085ec <LL_USART_Init+0xf8>)
 800854e:	4298      	cmp	r0, r3
 8008550:	d01e      	beq.n	8008590 <LL_USART_Init+0x9c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == USART6)
 8008552:	4b27      	ldr	r3, [pc, #156]	@ (80085f0 <LL_USART_Init+0xfc>)
 8008554:	4298      	cmp	r0, r3
 8008556:	d01f      	beq.n	8008598 <LL_USART_Init+0xa4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
    }
    else if (USARTx == UART7)
 8008558:	4b26      	ldr	r3, [pc, #152]	@ (80085f4 <LL_USART_Init+0x100>)
 800855a:	4298      	cmp	r0, r3
 800855c:	d020      	beq.n	80085a0 <LL_USART_Init+0xac>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART8)
 800855e:	4b26      	ldr	r3, [pc, #152]	@ (80085f8 <LL_USART_Init+0x104>)
 8008560:	4298      	cmp	r0, r3
 8008562:	d021      	beq.n	80085a8 <LL_USART_Init+0xb4>
  ErrorStatus status = ERROR;
 8008564:	2001      	movs	r0, #1
 8008566:	e02d      	b.n	80085c4 <LL_USART_Init+0xd0>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8008568:	4824      	ldr	r0, [pc, #144]	@ (80085fc <LL_USART_Init+0x108>)
 800856a:	f7ff fef9 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800856e:	b340      	cbz	r0, 80085c2 <LL_USART_Init+0xce>
        && (USART_InitStruct->BaudRate != 0U))
 8008570:	686b      	ldr	r3, [r5, #4]
 8008572:	b9eb      	cbnz	r3, 80085b0 <LL_USART_Init+0xbc>
  ErrorStatus status = ERROR;
 8008574:	2001      	movs	r0, #1
 8008576:	e025      	b.n	80085c4 <LL_USART_Init+0xd0>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8008578:	4821      	ldr	r0, [pc, #132]	@ (8008600 <LL_USART_Init+0x10c>)
 800857a:	f7ff fef1 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 800857e:	e7f6      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8008580:	481f      	ldr	r0, [pc, #124]	@ (8008600 <LL_USART_Init+0x10c>)
 8008582:	f7ff feed 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 8008586:	e7f2      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8008588:	481d      	ldr	r0, [pc, #116]	@ (8008600 <LL_USART_Init+0x10c>)
 800858a:	f7ff fee9 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 800858e:	e7ee      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8008590:	481b      	ldr	r0, [pc, #108]	@ (8008600 <LL_USART_Init+0x10c>)
 8008592:	f7ff fee5 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 8008596:	e7ea      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 8008598:	4818      	ldr	r0, [pc, #96]	@ (80085fc <LL_USART_Init+0x108>)
 800859a:	f7ff fee1 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 800859e:	e7e6      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80085a0:	4817      	ldr	r0, [pc, #92]	@ (8008600 <LL_USART_Init+0x10c>)
 80085a2:	f7ff fedd 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 80085a6:	e7e2      	b.n	800856e <LL_USART_Init+0x7a>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 80085a8:	4815      	ldr	r0, [pc, #84]	@ (8008600 <LL_USART_Init+0x10c>)
 80085aa:	f7ff fed9 	bl	8008360 <LL_RCC_GetUSARTClockFreq>
 80085ae:	e7de      	b.n	800856e <LL_USART_Init+0x7a>
    {
      status = SUCCESS;
      LL_USART_SetBaudRate(USARTx,
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	69eb      	ldr	r3, [r5, #28]
 80085b4:	682a      	ldr	r2, [r5, #0]
 80085b6:	4601      	mov	r1, r0
 80085b8:	4620      	mov	r0, r4
 80085ba:	f7ff ff6d 	bl	8008498 <LL_USART_SetBaudRate>
      status = SUCCESS;
 80085be:	2000      	movs	r0, #0
 80085c0:	e000      	b.n	80085c4 <LL_USART_Init+0xd0>
  ErrorStatus status = ERROR;
 80085c2:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80085c4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80085c6:	f022 020f 	bic.w	r2, r2, #15
 80085ca:	882b      	ldrh	r3, [r5, #0]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 80085d0:	b003      	add	sp, #12
 80085d2:	bd30      	pop	{r4, r5, pc}
  ErrorStatus status = ERROR;
 80085d4:	2001      	movs	r0, #1
}
 80085d6:	4770      	bx	lr
 80085d8:	efff69f3 	.word	0xefff69f3
 80085dc:	40011000 	.word	0x40011000
 80085e0:	40004400 	.word	0x40004400
 80085e4:	40004800 	.word	0x40004800
 80085e8:	40004c00 	.word	0x40004c00
 80085ec:	40005000 	.word	0x40005000
 80085f0:	40011400 	.word	0x40011400
 80085f4:	40007800 	.word	0x40007800
 80085f8:	40007c00 	.word	0x40007c00
 80085fc:	07000308 	.word	0x07000308
 8008600:	07000008 	.word	0x07000008

08008604 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008604:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8008606:	2300      	movs	r3, #0
 8008608:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800860a:	9b01      	ldr	r3, [sp, #4]
 800860c:	3301      	adds	r3, #1
 800860e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8008610:	9b01      	ldr	r3, [sp, #4]
 8008612:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008616:	d815      	bhi.n	8008644 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008618:	6903      	ldr	r3, [r0, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	daf5      	bge.n	800860a <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 800861e:	2300      	movs	r3, #0
 8008620:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008622:	6903      	ldr	r3, [r0, #16]
 8008624:	f043 0301 	orr.w	r3, r3, #1
 8008628:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 800862a:	9b01      	ldr	r3, [sp, #4]
 800862c:	3301      	adds	r3, #1
 800862e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8008630:	9b01      	ldr	r3, [sp, #4]
 8008632:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008636:	d808      	bhi.n	800864a <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008638:	6903      	ldr	r3, [r0, #16]
 800863a:	f013 0f01 	tst.w	r3, #1
 800863e:	d1f4      	bne.n	800862a <USB_CoreReset+0x26>

  return HAL_OK;
 8008640:	2000      	movs	r0, #0
 8008642:	e000      	b.n	8008646 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 8008644:	2003      	movs	r0, #3
}
 8008646:	b002      	add	sp, #8
 8008648:	4770      	bx	lr
      return HAL_TIMEOUT;
 800864a:	2003      	movs	r0, #3
 800864c:	e7fb      	b.n	8008646 <USB_CoreReset+0x42>
	...

08008650 <USB_CoreInit>:
{
 8008650:	b084      	sub	sp, #16
 8008652:	b510      	push	{r4, lr}
 8008654:	4604      	mov	r4, r0
 8008656:	a803      	add	r0, sp, #12
 8008658:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800865c:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8008660:	2b01      	cmp	r3, #1
 8008662:	d11f      	bne.n	80086a4 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008664:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800866a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800866c:	68e2      	ldr	r2, [r4, #12]
 800866e:	4b1f      	ldr	r3, [pc, #124]	@ (80086ec <USB_CoreInit+0x9c>)
 8008670:	4013      	ands	r3, r2
 8008672:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008674:	68e3      	ldr	r3, [r4, #12]
 8008676:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800867a:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800867c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008680:	2b01      	cmp	r3, #1
 8008682:	d00a      	beq.n	800869a <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 8008684:	4620      	mov	r0, r4
 8008686:	f7ff ffbd 	bl	8008604 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 800868a:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800868e:	2b01      	cmp	r3, #1
 8008690:	d01c      	beq.n	80086cc <USB_CoreInit+0x7c>
}
 8008692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008696:	b004      	add	sp, #16
 8008698:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800869a:	68e3      	ldr	r3, [r4, #12]
 800869c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086a0:	60e3      	str	r3, [r4, #12]
 80086a2:	e7ef      	b.n	8008684 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80086a4:	68e3      	ldr	r3, [r4, #12]
 80086a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086aa:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 80086ac:	4620      	mov	r0, r4
 80086ae:	f7ff ffa9 	bl	8008604 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 80086b2:	f89d 3015 	ldrb.w	r3, [sp, #21]
 80086b6:	b923      	cbnz	r3, 80086c2 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086b8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086be:	63a3      	str	r3, [r4, #56]	@ 0x38
 80086c0:	e7e3      	b.n	800868a <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80086c2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80086c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086c8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80086ca:	e7de      	b.n	800868a <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80086cc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80086d2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80086d4:	4b06      	ldr	r3, [pc, #24]	@ (80086f0 <USB_CoreInit+0xa0>)
 80086d6:	4313      	orrs	r3, r2
 80086d8:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80086da:	68a3      	ldr	r3, [r4, #8]
 80086dc:	f043 0306 	orr.w	r3, r3, #6
 80086e0:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80086e2:	68a3      	ldr	r3, [r4, #8]
 80086e4:	f043 0320 	orr.w	r3, r3, #32
 80086e8:	60a3      	str	r3, [r4, #8]
 80086ea:	e7d2      	b.n	8008692 <USB_CoreInit+0x42>
 80086ec:	ffbdffbf 	.word	0xffbdffbf
 80086f0:	03ee0000 	.word	0x03ee0000

080086f4 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 80086f4:	2a02      	cmp	r2, #2
 80086f6:	d00a      	beq.n	800870e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 80086f8:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80086fa:	68c3      	ldr	r3, [r0, #12]
 80086fc:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8008700:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008702:	68c3      	ldr	r3, [r0, #12]
 8008704:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8008708:	60c3      	str	r3, [r0, #12]
}
 800870a:	2000      	movs	r0, #0
 800870c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800870e:	4b20      	ldr	r3, [pc, #128]	@ (8008790 <USB_SetTurnaroundTime+0x9c>)
 8008710:	440b      	add	r3, r1
 8008712:	4a20      	ldr	r2, [pc, #128]	@ (8008794 <USB_SetTurnaroundTime+0xa0>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d929      	bls.n	800876c <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008718:	4b1f      	ldr	r3, [pc, #124]	@ (8008798 <USB_SetTurnaroundTime+0xa4>)
 800871a:	440b      	add	r3, r1
 800871c:	4a1f      	ldr	r2, [pc, #124]	@ (800879c <USB_SetTurnaroundTime+0xa8>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d926      	bls.n	8008770 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008722:	4b1f      	ldr	r3, [pc, #124]	@ (80087a0 <USB_SetTurnaroundTime+0xac>)
 8008724:	440b      	add	r3, r1
 8008726:	4a1f      	ldr	r2, [pc, #124]	@ (80087a4 <USB_SetTurnaroundTime+0xb0>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d923      	bls.n	8008774 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800872c:	4b1e      	ldr	r3, [pc, #120]	@ (80087a8 <USB_SetTurnaroundTime+0xb4>)
 800872e:	440b      	add	r3, r1
 8008730:	4a1e      	ldr	r2, [pc, #120]	@ (80087ac <USB_SetTurnaroundTime+0xb8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d320      	bcc.n	8008778 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008736:	4b1e      	ldr	r3, [pc, #120]	@ (80087b0 <USB_SetTurnaroundTime+0xbc>)
 8008738:	440b      	add	r3, r1
 800873a:	4a1e      	ldr	r2, [pc, #120]	@ (80087b4 <USB_SetTurnaroundTime+0xc0>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d91d      	bls.n	800877c <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008740:	4b1d      	ldr	r3, [pc, #116]	@ (80087b8 <USB_SetTurnaroundTime+0xc4>)
 8008742:	440b      	add	r3, r1
 8008744:	4a1d      	ldr	r2, [pc, #116]	@ (80087bc <USB_SetTurnaroundTime+0xc8>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d31a      	bcc.n	8008780 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800874a:	4b1d      	ldr	r3, [pc, #116]	@ (80087c0 <USB_SetTurnaroundTime+0xcc>)
 800874c:	440b      	add	r3, r1
 800874e:	4a1d      	ldr	r2, [pc, #116]	@ (80087c4 <USB_SetTurnaroundTime+0xd0>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d317      	bcc.n	8008784 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008754:	4b1c      	ldr	r3, [pc, #112]	@ (80087c8 <USB_SetTurnaroundTime+0xd4>)
 8008756:	440b      	add	r3, r1
 8008758:	4a1c      	ldr	r2, [pc, #112]	@ (80087cc <USB_SetTurnaroundTime+0xd8>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d314      	bcc.n	8008788 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800875e:	4b1c      	ldr	r3, [pc, #112]	@ (80087d0 <USB_SetTurnaroundTime+0xdc>)
 8008760:	440b      	add	r3, r1
 8008762:	4a1c      	ldr	r2, [pc, #112]	@ (80087d4 <USB_SetTurnaroundTime+0xe0>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d211      	bcs.n	800878c <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 8008768:	2207      	movs	r2, #7
 800876a:	e7c6      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 800876c:	220f      	movs	r2, #15
 800876e:	e7c4      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8008770:	220e      	movs	r2, #14
 8008772:	e7c2      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8008774:	220d      	movs	r2, #13
 8008776:	e7c0      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8008778:	220c      	movs	r2, #12
 800877a:	e7be      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 800877c:	220b      	movs	r2, #11
 800877e:	e7bc      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8008780:	220a      	movs	r2, #10
 8008782:	e7ba      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8008784:	2209      	movs	r2, #9
 8008786:	e7b8      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8008788:	2208      	movs	r2, #8
 800878a:	e7b6      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 800878c:	2206      	movs	r2, #6
 800878e:	e7b4      	b.n	80086fa <USB_SetTurnaroundTime+0x6>
 8008790:	ff275340 	.word	0xff275340
 8008794:	000c34ff 	.word	0x000c34ff
 8008798:	ff1b1e40 	.word	0xff1b1e40
 800879c:	000f423f 	.word	0x000f423f
 80087a0:	ff0bdc00 	.word	0xff0bdc00
 80087a4:	00124f7f 	.word	0x00124f7f
 80087a8:	fef98c80 	.word	0xfef98c80
 80087ac:	0013d620 	.word	0x0013d620
 80087b0:	fee5b660 	.word	0xfee5b660
 80087b4:	0016e35f 	.word	0x0016e35f
 80087b8:	feced300 	.word	0xfeced300
 80087bc:	001b7740 	.word	0x001b7740
 80087c0:	feb35bc0 	.word	0xfeb35bc0
 80087c4:	002191c0 	.word	0x002191c0
 80087c8:	fe91ca00 	.word	0xfe91ca00
 80087cc:	00387520 	.word	0x00387520
 80087d0:	fe5954e0 	.word	0xfe5954e0
 80087d4:	00419ce0 	.word	0x00419ce0

080087d8 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80087d8:	6883      	ldr	r3, [r0, #8]
 80087da:	f043 0301 	orr.w	r3, r3, #1
 80087de:	6083      	str	r3, [r0, #8]
}
 80087e0:	2000      	movs	r0, #0
 80087e2:	4770      	bx	lr

080087e4 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087e4:	6883      	ldr	r3, [r0, #8]
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	6083      	str	r3, [r0, #8]
}
 80087ec:	2000      	movs	r0, #0
 80087ee:	4770      	bx	lr

080087f0 <USB_FlushTxFifo>:
{
 80087f0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80087f2:	2300      	movs	r3, #0
 80087f4:	9301      	str	r3, [sp, #4]
    count++;
 80087f6:	9b01      	ldr	r3, [sp, #4]
 80087f8:	3301      	adds	r3, #1
 80087fa:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80087fc:	9b01      	ldr	r3, [sp, #4]
 80087fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008802:	d815      	bhi.n	8008830 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008804:	6903      	ldr	r3, [r0, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	daf5      	bge.n	80087f6 <USB_FlushTxFifo+0x6>
  count = 0U;
 800880a:	2300      	movs	r3, #0
 800880c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800880e:	0189      	lsls	r1, r1, #6
 8008810:	f041 0120 	orr.w	r1, r1, #32
 8008814:	6101      	str	r1, [r0, #16]
    count++;
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	3301      	adds	r3, #1
 800881a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800881c:	9b01      	ldr	r3, [sp, #4]
 800881e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008822:	d808      	bhi.n	8008836 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008824:	6903      	ldr	r3, [r0, #16]
 8008826:	f013 0f20 	tst.w	r3, #32
 800882a:	d1f4      	bne.n	8008816 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 800882c:	2000      	movs	r0, #0
 800882e:	e000      	b.n	8008832 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8008830:	2003      	movs	r0, #3
}
 8008832:	b002      	add	sp, #8
 8008834:	4770      	bx	lr
      return HAL_TIMEOUT;
 8008836:	2003      	movs	r0, #3
 8008838:	e7fb      	b.n	8008832 <USB_FlushTxFifo+0x42>

0800883a <USB_FlushRxFifo>:
{
 800883a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800883c:	2300      	movs	r3, #0
 800883e:	9301      	str	r3, [sp, #4]
    count++;
 8008840:	9b01      	ldr	r3, [sp, #4]
 8008842:	3301      	adds	r3, #1
 8008844:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8008846:	9b01      	ldr	r3, [sp, #4]
 8008848:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800884c:	d813      	bhi.n	8008876 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800884e:	6903      	ldr	r3, [r0, #16]
 8008850:	2b00      	cmp	r3, #0
 8008852:	daf5      	bge.n	8008840 <USB_FlushRxFifo+0x6>
  count = 0U;
 8008854:	2300      	movs	r3, #0
 8008856:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008858:	2310      	movs	r3, #16
 800885a:	6103      	str	r3, [r0, #16]
    count++;
 800885c:	9b01      	ldr	r3, [sp, #4]
 800885e:	3301      	adds	r3, #1
 8008860:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8008862:	9b01      	ldr	r3, [sp, #4]
 8008864:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008868:	d808      	bhi.n	800887c <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800886a:	6903      	ldr	r3, [r0, #16]
 800886c:	f013 0f10 	tst.w	r3, #16
 8008870:	d1f4      	bne.n	800885c <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8008872:	2000      	movs	r0, #0
 8008874:	e000      	b.n	8008878 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8008876:	2003      	movs	r0, #3
}
 8008878:	b002      	add	sp, #8
 800887a:	4770      	bx	lr
      return HAL_TIMEOUT;
 800887c:	2003      	movs	r0, #3
 800887e:	e7fb      	b.n	8008878 <USB_FlushRxFifo+0x3e>

08008880 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8008880:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008884:	4319      	orrs	r1, r3
 8008886:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 800888a:	2000      	movs	r0, #0
 800888c:	4770      	bx	lr
	...

08008890 <USB_DevInit>:
{
 8008890:	b084      	sub	sp, #16
 8008892:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008894:	4604      	mov	r4, r0
 8008896:	a807      	add	r0, sp, #28
 8008898:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 800889c:	2300      	movs	r3, #0
 800889e:	e006      	b.n	80088ae <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 80088a0:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80088a4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80088a8:	2100      	movs	r1, #0
 80088aa:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 80088ac:	3301      	adds	r3, #1
 80088ae:	2b0e      	cmp	r3, #14
 80088b0:	d9f6      	bls.n	80088a0 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 80088b2:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 80088b6:	bb06      	cbnz	r6, 80088fa <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088b8:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 80088bc:	f043 0302 	orr.w	r3, r3, #2
 80088c0:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80088c4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80088c6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80088ca:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80088cc:	6823      	ldr	r3, [r4, #0]
 80088ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d2:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80088d4:	6823      	ldr	r3, [r4, #0]
 80088d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088da:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 80088dc:	2300      	movs	r3, #0
 80088de:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088e2:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d111      	bne.n	800890e <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 80088ea:	f89d 301f 	ldrb.w	r3, [sp, #31]
 80088ee:	b94b      	cbnz	r3, 8008904 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80088f0:	2100      	movs	r1, #0
 80088f2:	4620      	mov	r0, r4
 80088f4:	f7ff ffc4 	bl	8008880 <USB_SetDevSpeed>
 80088f8:	e00d      	b.n	8008916 <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80088fa:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80088fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008900:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008902:	e7eb      	b.n	80088dc <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008904:	2101      	movs	r1, #1
 8008906:	4620      	mov	r0, r4
 8008908:	f7ff ffba 	bl	8008880 <USB_SetDevSpeed>
 800890c:	e003      	b.n	8008916 <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800890e:	2103      	movs	r1, #3
 8008910:	4620      	mov	r0, r4
 8008912:	f7ff ffb5 	bl	8008880 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008916:	2110      	movs	r1, #16
 8008918:	4620      	mov	r0, r4
 800891a:	f7ff ff69 	bl	80087f0 <USB_FlushTxFifo>
 800891e:	4605      	mov	r5, r0
 8008920:	b100      	cbz	r0, 8008924 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8008922:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008924:	4620      	mov	r0, r4
 8008926:	f7ff ff88 	bl	800883a <USB_FlushRxFifo>
 800892a:	b100      	cbz	r0, 800892e <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 800892c:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800892e:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8008932:	2300      	movs	r3, #0
 8008934:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008938:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800893c:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008940:	e00a      	b.n	8008958 <USB_DevInit+0xc8>
      if (i == 0U)
 8008942:	b9cb      	cbnz	r3, 8008978 <USB_DevInit+0xe8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008944:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8008948:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800894c:	2200      	movs	r2, #0
 800894e:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008950:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8008954:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008956:	3301      	adds	r3, #1
 8008958:	f89d 101c 	ldrb.w	r1, [sp, #28]
 800895c:	4299      	cmp	r1, r3
 800895e:	d910      	bls.n	8008982 <USB_DevInit+0xf2>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008960:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8008964:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8008968:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 800896c:	2800      	cmp	r0, #0
 800896e:	dbe8      	blt.n	8008942 <USB_DevInit+0xb2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8008970:	2000      	movs	r0, #0
 8008972:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8008976:	e7e9      	b.n	800894c <USB_DevInit+0xbc>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008978:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800897c:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8008980:	e7e4      	b.n	800894c <USB_DevInit+0xbc>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008982:	2300      	movs	r3, #0
 8008984:	e00a      	b.n	800899c <USB_DevInit+0x10c>
      if (i == 0U)
 8008986:	b1bb      	cbz	r3, 80089b8 <USB_DevInit+0x128>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008988:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 800898c:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008990:	2200      	movs	r2, #0
 8008992:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008994:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8008998:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800899a:	3301      	adds	r3, #1
 800899c:	4299      	cmp	r1, r3
 800899e:	d910      	bls.n	80089c2 <USB_DevInit+0x132>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089a0:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80089a4:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 80089a8:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 80089ac:	2f00      	cmp	r7, #0
 80089ae:	dbea      	blt.n	8008986 <USB_DevInit+0xf6>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80089b0:	2700      	movs	r7, #0
 80089b2:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 80089b6:	e7eb      	b.n	8008990 <USB_DevInit+0x100>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80089b8:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 80089bc:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 80089c0:	e7e6      	b.n	8008990 <USB_DevInit+0x100>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80089c2:	f8dc 3010 	ldr.w	r3, [ip, #16]
 80089c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80089ca:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 80089ce:	2300      	movs	r3, #0
 80089d0:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 80089d2:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 80089d6:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 80089d8:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80089dc:	b91b      	cbnz	r3, 80089e6 <USB_DevInit+0x156>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80089de:	69a3      	ldr	r3, [r4, #24]
 80089e0:	f043 0310 	orr.w	r3, r3, #16
 80089e4:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80089e6:	69a2      	ldr	r2, [r4, #24]
 80089e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008a14 <USB_DevInit+0x184>)
 80089ea:	4313      	orrs	r3, r2
 80089ec:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 80089ee:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 80089f2:	b11b      	cbz	r3, 80089fc <USB_DevInit+0x16c>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80089f4:	69a3      	ldr	r3, [r4, #24]
 80089f6:	f043 0308 	orr.w	r3, r3, #8
 80089fa:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 80089fc:	2e01      	cmp	r6, #1
 80089fe:	d004      	beq.n	8008a0a <USB_DevInit+0x17a>
}
 8008a00:	4628      	mov	r0, r5
 8008a02:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008a06:	b004      	add	sp, #16
 8008a08:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008a0a:	69a2      	ldr	r2, [r4, #24]
 8008a0c:	4b02      	ldr	r3, [pc, #8]	@ (8008a18 <USB_DevInit+0x188>)
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	61a3      	str	r3, [r4, #24]
 8008a12:	e7f5      	b.n	8008a00 <USB_DevInit+0x170>
 8008a14:	803c3800 	.word	0x803c3800
 8008a18:	40000004 	.word	0x40000004

08008a1c <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008a1c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008a20:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d004      	beq.n	8008a32 <USB_GetDevSpeed+0x16>
 8008a28:	2b06      	cmp	r3, #6
 8008a2a:	d004      	beq.n	8008a36 <USB_GetDevSpeed+0x1a>
 8008a2c:	b92b      	cbnz	r3, 8008a3a <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008a2e:	2000      	movs	r0, #0
 8008a30:	4770      	bx	lr
 8008a32:	2002      	movs	r0, #2
 8008a34:	4770      	bx	lr
 8008a36:	2002      	movs	r0, #2
 8008a38:	4770      	bx	lr
 8008a3a:	200f      	movs	r0, #15
}
 8008a3c:	4770      	bx	lr
	...

08008a40 <USB_ActivateEndpoint>:
{
 8008a40:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8008a42:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8008a46:	784b      	ldrb	r3, [r1, #1]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d021      	beq.n	8008a90 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008a4c:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8008a50:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8008a54:	f00c 040f 	and.w	r4, ip, #15
 8008a58:	2201      	movs	r2, #1
 8008a5a:	40a2      	lsls	r2, r4
 8008a5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a60:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008a64:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8008a68:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008a6c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8008a70:	d10c      	bne.n	8008a8c <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008a72:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8008a76:	688b      	ldr	r3, [r1, #8]
 8008a78:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008a7c:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008a7e:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8008a82:	431a      	orrs	r2, r3
 8008a84:	4b13      	ldr	r3, [pc, #76]	@ (8008ad4 <USB_ActivateEndpoint+0x94>)
 8008a86:	4313      	orrs	r3, r2
 8008a88:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8008a8c:	2000      	movs	r0, #0
 8008a8e:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008a90:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8008a94:	f00c 0e0f 	and.w	lr, ip, #15
 8008a98:	fa03 f30e 	lsl.w	r3, r3, lr
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	4313      	orrs	r3, r2
 8008aa0:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008aa4:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8008aa8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008aac:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8008ab0:	d1ec      	bne.n	8008a8c <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ab2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8008ab6:	688b      	ldr	r3, [r1, #8]
 8008ab8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008abc:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008abe:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008ac2:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	4b02      	ldr	r3, [pc, #8]	@ (8008ad4 <USB_ActivateEndpoint+0x94>)
 8008aca:	4313      	orrs	r3, r2
 8008acc:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008ad0:	e7dc      	b.n	8008a8c <USB_ActivateEndpoint+0x4c>
 8008ad2:	bf00      	nop
 8008ad4:	10008000 	.word	0x10008000

08008ad8 <USB_DeactivateEndpoint>:
{
 8008ad8:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8008ada:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008adc:	784a      	ldrb	r2, [r1, #1]
 8008ade:	2a01      	cmp	r2, #1
 8008ae0:	d026      	beq.n	8008b30 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ae2:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8008ae6:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008aea:	2a00      	cmp	r2, #0
 8008aec:	db52      	blt.n	8008b94 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008aee:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8008af2:	780a      	ldrb	r2, [r1, #0]
 8008af4:	f002 020f 	and.w	r2, r2, #15
 8008af8:	f04f 0c01 	mov.w	ip, #1
 8008afc:	fa0c f202 	lsl.w	r2, ip, r2
 8008b00:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8008b04:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008b08:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8008b0c:	7809      	ldrb	r1, [r1, #0]
 8008b0e:	f001 010f 	and.w	r1, r1, #15
 8008b12:	fa0c fc01 	lsl.w	ip, ip, r1
 8008b16:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8008b1a:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008b1e:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8008b22:	4a23      	ldr	r2, [pc, #140]	@ (8008bb0 <USB_DeactivateEndpoint+0xd8>)
 8008b24:	400a      	ands	r2, r1
 8008b26:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	bc30      	pop	{r4, r5}
 8008b2e:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008b30:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8008b34:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008b38:	2a00      	cmp	r2, #0
 8008b3a:	db1e      	blt.n	8008b7a <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008b3c:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8008b40:	780a      	ldrb	r2, [r1, #0]
 8008b42:	f002 020f 	and.w	r2, r2, #15
 8008b46:	2401      	movs	r4, #1
 8008b48:	fa04 f202 	lsl.w	r2, r4, r2
 8008b4c:	b292      	uxth	r2, r2
 8008b4e:	ea25 0202 	bic.w	r2, r5, r2
 8008b52:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008b56:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8008b5a:	7809      	ldrb	r1, [r1, #0]
 8008b5c:	f001 010f 	and.w	r1, r1, #15
 8008b60:	408c      	lsls	r4, r1
 8008b62:	b2a4      	uxth	r4, r4
 8008b64:	ea22 0204 	bic.w	r2, r2, r4
 8008b68:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008b6c:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8008b70:	4a10      	ldr	r2, [pc, #64]	@ (8008bb4 <USB_DeactivateEndpoint+0xdc>)
 8008b72:	400a      	ands	r2, r1
 8008b74:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8008b78:	e7d7      	b.n	8008b2a <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008b7a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008b7e:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008b82:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008b86:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008b8a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008b8e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8008b92:	e7d3      	b.n	8008b3c <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008b94:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008b98:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008b9c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008ba0:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008ba4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008ba8:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8008bac:	e79f      	b.n	8008aee <USB_DeactivateEndpoint+0x16>
 8008bae:	bf00      	nop
 8008bb0:	eff37800 	.word	0xeff37800
 8008bb4:	ec337800 	.word	0xec337800

08008bb8 <USB_EPStopXfer>:
{
 8008bb8:	b410      	push	{r4}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8008bc2:	7848      	ldrb	r0, [r1, #1]
 8008bc4:	2801      	cmp	r0, #1
 8008bc6:	d00b      	beq.n	8008be0 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008bc8:	780b      	ldrb	r3, [r1, #0]
 8008bca:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008bce:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	db2d      	blt.n	8008c32 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8008bd6:	2000      	movs	r0, #0
}
 8008bd8:	b003      	add	sp, #12
 8008bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bde:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008be0:	780b      	ldrb	r3, [r1, #0]
 8008be2:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008be6:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8008bea:	2c00      	cmp	r4, #0
 8008bec:	db01      	blt.n	8008bf2 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8008bee:	2000      	movs	r0, #0
 8008bf0:	e7f2      	b.n	8008bd8 <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008bf2:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8008bf6:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8008bfa:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008bfe:	780b      	ldrb	r3, [r1, #0]
 8008c00:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008c04:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8008c08:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8008c0c:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8008c10:	9b01      	ldr	r3, [sp, #4]
 8008c12:	3301      	adds	r3, #1
 8008c14:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8008c16:	9c01      	ldr	r4, [sp, #4]
 8008c18:	f242 7310 	movw	r3, #10000	@ 0x2710
 8008c1c:	429c      	cmp	r4, r3
 8008c1e:	d8db      	bhi.n	8008bd8 <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008c20:	780b      	ldrb	r3, [r1, #0]
 8008c22:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008c26:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	dbf0      	blt.n	8008c10 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8008c2e:	2000      	movs	r0, #0
 8008c30:	e7d2      	b.n	8008bd8 <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008c32:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8008c36:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 8008c3a:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008c3e:	780b      	ldrb	r3, [r1, #0]
 8008c40:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008c44:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8008c48:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8008c4c:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8008c50:	9b01      	ldr	r3, [sp, #4]
 8008c52:	3301      	adds	r3, #1
 8008c54:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8008c56:	9801      	ldr	r0, [sp, #4]
 8008c58:	f242 7310 	movw	r3, #10000	@ 0x2710
 8008c5c:	4298      	cmp	r0, r3
 8008c5e:	d808      	bhi.n	8008c72 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008c60:	780b      	ldrb	r3, [r1, #0]
 8008c62:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8008c66:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	dbf0      	blt.n	8008c50 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8008c6e:	2000      	movs	r0, #0
 8008c70:	e7b2      	b.n	8008bd8 <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8008c72:	2001      	movs	r0, #1
 8008c74:	e7b0      	b.n	8008bd8 <USB_EPStopXfer+0x20>

08008c76 <USB_WritePacket>:
{
 8008c76:	b510      	push	{r4, lr}
 8008c78:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8008c7c:	b984      	cbnz	r4, 8008ca0 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8008c7e:	3303      	adds	r3, #3
 8008c80:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8008c84:	f04f 0c00 	mov.w	ip, #0
 8008c88:	e008      	b.n	8008c9c <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008c8a:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8008c8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c92:	f851 4b04 	ldr.w	r4, [r1], #4
 8008c96:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8008c98:	f10c 0c01 	add.w	ip, ip, #1
 8008c9c:	45f4      	cmp	ip, lr
 8008c9e:	d3f4      	bcc.n	8008c8a <USB_WritePacket+0x14>
}
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	bd10      	pop	{r4, pc}

08008ca4 <USB_EPStartXfer>:
{
 8008ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ca6:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8008ca8:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8008caa:	784b      	ldrb	r3, [r1, #1]
 8008cac:	2b01      	cmp	r3, #1
 8008cae:	d02d      	beq.n	8008d0c <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008cb0:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8008cb4:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8008cb8:	691d      	ldr	r5, [r3, #16]
 8008cba:	f36f 0512 	bfc	r5, #0, #19
 8008cbe:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008cc0:	691d      	ldr	r5, [r3, #16]
 8008cc2:	f36f 45dc 	bfc	r5, #19, #10
 8008cc6:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8008cc8:	2c00      	cmp	r4, #0
 8008cca:	f040 80ce 	bne.w	8008e6a <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8008cce:	690c      	ldr	r4, [r1, #16]
 8008cd0:	b10c      	cbz	r4, 8008cd6 <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8008cd2:	688c      	ldr	r4, [r1, #8]
 8008cd4:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8008cd6:	688c      	ldr	r4, [r1, #8]
 8008cd8:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008cda:	691d      	ldr	r5, [r3, #16]
 8008cdc:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8008ce0:	432c      	orrs	r4, r5
 8008ce2:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ce4:	691c      	ldr	r4, [r3, #16]
 8008ce6:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8008cea:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8008cec:	2a01      	cmp	r2, #1
 8008cee:	f000 80df 	beq.w	8008eb0 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8008cf2:	790b      	ldrb	r3, [r1, #4]
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	f000 80e1 	beq.w	8008ebc <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008cfa:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008cfe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008d02:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8008d06:	2000      	movs	r0, #0
 8008d08:	b003      	add	sp, #12
 8008d0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8008d0c:	690b      	ldr	r3, [r1, #16]
 8008d0e:	bb73      	cbnz	r3, 8008d6e <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008d10:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8008d14:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8008d18:	f36f 45dc 	bfc	r5, #19, #10
 8008d1c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008d20:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8008d24:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8008d28:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008d2c:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8008d30:	f36f 0512 	bfc	r5, #0, #19
 8008d34:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 8008d38:	2a01      	cmp	r2, #1
 8008d3a:	d054      	beq.n	8008de6 <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008d3c:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8008d40:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008d44:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008d48:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8008d4c:	790b      	ldrb	r3, [r1, #4]
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d072      	beq.n	8008e38 <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8008d52:	690b      	ldr	r3, [r1, #16]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d0d6      	beq.n	8008d06 <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008d58:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8008d5c:	7809      	ldrb	r1, [r1, #0]
 8008d5e:	f001 010f 	and.w	r1, r1, #15
 8008d62:	2201      	movs	r2, #1
 8008d64:	408a      	lsls	r2, r1
 8008d66:	4313      	orrs	r3, r2
 8008d68:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8008d6c:	e7cb      	b.n	8008d06 <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008d6e:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8008d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d76:	691d      	ldr	r5, [r3, #16]
 8008d78:	f36f 0512 	bfc	r5, #0, #19
 8008d7c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008d7e:	691d      	ldr	r5, [r3, #16]
 8008d80:	f36f 45dc 	bfc	r5, #19, #10
 8008d84:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8008d86:	b984      	cbnz	r4, 8008daa <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8008d88:	690e      	ldr	r6, [r1, #16]
 8008d8a:	688d      	ldr	r5, [r1, #8]
 8008d8c:	42ae      	cmp	r6, r5
 8008d8e:	d900      	bls.n	8008d92 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8008d90:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008d92:	691d      	ldr	r5, [r3, #16]
 8008d94:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8008d98:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008d9a:	691d      	ldr	r5, [r3, #16]
 8008d9c:	690e      	ldr	r6, [r1, #16]
 8008d9e:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8008da2:	ea45 050c 	orr.w	r5, r5, ip
 8008da6:	611d      	str	r5, [r3, #16]
 8008da8:	e7c6      	b.n	8008d38 <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008daa:	690d      	ldr	r5, [r1, #16]
 8008dac:	688e      	ldr	r6, [r1, #8]
 8008dae:	4435      	add	r5, r6
 8008db0:	3d01      	subs	r5, #1
 8008db2:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8008db6:	691e      	ldr	r6, [r3, #16]
 8008db8:	fa1f fc85 	uxth.w	ip, r5
 8008dbc:	4f49      	ldr	r7, [pc, #292]	@ (8008ee4 <USB_EPStartXfer+0x240>)
 8008dbe:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8008dc2:	4335      	orrs	r5, r6
 8008dc4:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 8008dc6:	790d      	ldrb	r5, [r1, #4]
 8008dc8:	2d01      	cmp	r5, #1
 8008dca:	d1e6      	bne.n	8008d9a <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008dcc:	691d      	ldr	r5, [r3, #16]
 8008dce:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8008dd2:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8008dd4:	691d      	ldr	r5, [r3, #16]
 8008dd6:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 8008dda:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8008dde:	ea45 050c 	orr.w	r5, r5, ip
 8008de2:	611d      	str	r5, [r3, #16]
 8008de4:	e7d9      	b.n	8008d9a <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 8008de6:	69cb      	ldr	r3, [r1, #28]
 8008de8:	b11b      	cbz	r3, 8008df2 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008dea:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008dee:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8008df2:	790b      	ldrb	r3, [r1, #4]
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d008      	beq.n	8008e0a <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008df8:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8008dfc:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008e00:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008e04:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8008e08:	e77d      	b.n	8008d06 <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008e0a:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008e0e:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008e12:	d108      	bne.n	8008e26 <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008e14:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008e18:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8008e1c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e20:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8008e24:	e7e8      	b.n	8008df8 <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008e26:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8008e2a:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8008e2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e32:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8008e36:	e7df      	b.n	8008df8 <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008e38:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008e3c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008e40:	d10c      	bne.n	8008e5c <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008e42:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008e46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e4a:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008e4e:	9200      	str	r2, [sp, #0]
 8008e50:	8a0b      	ldrh	r3, [r1, #16]
 8008e52:	780a      	ldrb	r2, [r1, #0]
 8008e54:	68c9      	ldr	r1, [r1, #12]
 8008e56:	f7ff ff0e 	bl	8008c76 <USB_WritePacket>
 8008e5a:	e754      	b.n	8008d06 <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008e5c:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8008e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e64:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 8008e68:	e7f1      	b.n	8008e4e <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 8008e6a:	690c      	ldr	r4, [r1, #16]
 8008e6c:	b954      	cbnz	r4, 8008e84 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008e6e:	691c      	ldr	r4, [r3, #16]
 8008e70:	688d      	ldr	r5, [r1, #8]
 8008e72:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8008e76:	432c      	orrs	r4, r5
 8008e78:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e7a:	691c      	ldr	r4, [r3, #16]
 8008e7c:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8008e80:	611c      	str	r4, [r3, #16]
 8008e82:	e733      	b.n	8008cec <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008e84:	688d      	ldr	r5, [r1, #8]
 8008e86:	442c      	add	r4, r5
 8008e88:	3c01      	subs	r4, #1
 8008e8a:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008e8e:	b2a4      	uxth	r4, r4
 8008e90:	fb04 f505 	mul.w	r5, r4, r5
 8008e94:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008e96:	691d      	ldr	r5, [r3, #16]
 8008e98:	4e12      	ldr	r6, [pc, #72]	@ (8008ee4 <USB_EPStartXfer+0x240>)
 8008e9a:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8008e9e:	432c      	orrs	r4, r5
 8008ea0:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008ea2:	691c      	ldr	r4, [r3, #16]
 8008ea4:	6a0d      	ldr	r5, [r1, #32]
 8008ea6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8008eaa:	432c      	orrs	r4, r5
 8008eac:	611c      	str	r4, [r3, #16]
 8008eae:	e71d      	b.n	8008cec <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8008eb0:	68ca      	ldr	r2, [r1, #12]
 8008eb2:	2a00      	cmp	r2, #0
 8008eb4:	f43f af1d 	beq.w	8008cf2 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008eb8:	615a      	str	r2, [r3, #20]
 8008eba:	e71a      	b.n	8008cf2 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008ebc:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8008ec0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8008ec4:	d106      	bne.n	8008ed4 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008ec6:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008eca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008ece:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8008ed2:	e712      	b.n	8008cfa <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008ed4:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8008ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008edc:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8008ee0:	e70b      	b.n	8008cfa <USB_EPStartXfer+0x56>
 8008ee2:	bf00      	nop
 8008ee4:	1ff80000 	.word	0x1ff80000

08008ee8 <USB_ReadPacket>:
{
 8008ee8:	b510      	push	{r4, lr}
 8008eea:	4684      	mov	ip, r0
 8008eec:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8008eee:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8008ef2:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	e005      	b.n	8008f06 <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008efa:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8008efe:	6809      	ldr	r1, [r1, #0]
 8008f00:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8008f04:	3301      	adds	r3, #1
 8008f06:	4573      	cmp	r3, lr
 8008f08:	d3f7      	bcc.n	8008efa <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8008f0a:	b17a      	cbz	r2, 8008f2c <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008f0c:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8008f10:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8008f14:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008f16:	b2cb      	uxtb	r3, r1
 8008f18:	00db      	lsls	r3, r3, #3
 8008f1a:	fa24 f303 	lsr.w	r3, r4, r3
 8008f1e:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8008f22:	3101      	adds	r1, #1
      remaining_bytes--;
 8008f24:	3a01      	subs	r2, #1
 8008f26:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8008f28:	2a00      	cmp	r2, #0
 8008f2a:	d1f4      	bne.n	8008f16 <USB_ReadPacket+0x2e>
}
 8008f2c:	bd10      	pop	{r4, pc}

08008f2e <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8008f2e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008f30:	784a      	ldrb	r2, [r1, #1]
 8008f32:	2a01      	cmp	r2, #1
 8008f34:	d014      	beq.n	8008f60 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f36:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008f3a:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8008f3e:	2a00      	cmp	r2, #0
 8008f40:	db06      	blt.n	8008f50 <USB_EPSetStall+0x22>
 8008f42:	b12b      	cbz	r3, 8008f50 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008f44:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008f48:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f4c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008f50:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008f54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f58:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008f60:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008f64:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8008f68:	2a00      	cmp	r2, #0
 8008f6a:	db06      	blt.n	8008f7a <USB_EPSetStall+0x4c>
 8008f6c:	b12b      	cbz	r3, 8008f7a <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008f6e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008f72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f76:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008f7a:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008f7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f82:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008f86:	e7e9      	b.n	8008f5c <USB_EPSetStall+0x2e>

08008f88 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8008f88:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8008f8a:	784a      	ldrb	r2, [r1, #1]
 8008f8c:	2a01      	cmp	r2, #1
 8008f8e:	d00e      	beq.n	8008fae <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008f90:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008f94:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008f98:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008f9c:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008fa0:	790b      	ldrb	r3, [r1, #4]
 8008fa2:	3b02      	subs	r3, #2
 8008fa4:	b2db      	uxtb	r3, r3
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d915      	bls.n	8008fd6 <USB_EPClearStall+0x4e>
}
 8008faa:	2000      	movs	r0, #0
 8008fac:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008fae:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8008fb2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008fb6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008fba:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008fbe:	790b      	ldrb	r3, [r1, #4]
 8008fc0:	3b02      	subs	r3, #2
 8008fc2:	b2db      	uxtb	r3, r3
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d8f0      	bhi.n	8008faa <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008fc8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8008fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fd0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8008fd4:	e7e9      	b.n	8008faa <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008fd6:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8008fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008fde:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8008fe2:	e7e2      	b.n	8008faa <USB_EPClearStall+0x22>

08008fe4 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008fe4:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008fe8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008fec:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008ff0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8008ff4:	0109      	lsls	r1, r1, #4
 8008ff6:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8008ffa:	430b      	orrs	r3, r1
 8008ffc:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8009000:	2000      	movs	r0, #0
 8009002:	4770      	bx	lr

08009004 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009004:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8009008:	f023 0303 	bic.w	r3, r3, #3
 800900c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009010:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8009014:	f023 0302 	bic.w	r3, r3, #2
 8009018:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800901c:	2000      	movs	r0, #0
 800901e:	4770      	bx	lr

08009020 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009020:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8009024:	f023 0303 	bic.w	r3, r3, #3
 8009028:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800902c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8009030:	f043 0302 	orr.w	r3, r3, #2
 8009034:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8009038:	2000      	movs	r0, #0
 800903a:	4770      	bx	lr

0800903c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800903c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800903e:	6980      	ldr	r0, [r0, #24]
}
 8009040:	4010      	ands	r0, r2
 8009042:	4770      	bx	lr

08009044 <USB_ReadChInterrupts>:
  tmpreg = USBx_HC(chnum)->HCINT;
 8009044:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8009048:	f500 63a0 	add.w	r3, r0, #1280	@ 0x500
 800904c:	f8d0 0508 	ldr.w	r0, [r0, #1288]	@ 0x508
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009050:	68db      	ldr	r3, [r3, #12]
}
 8009052:	4018      	ands	r0, r3
 8009054:	4770      	bx	lr

08009056 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009056:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800905a:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800905e:	69c0      	ldr	r0, [r0, #28]
 8009060:	4018      	ands	r0, r3
}
 8009062:	0c00      	lsrs	r0, r0, #16
 8009064:	4770      	bx	lr

08009066 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8009066:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 800906a:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800906e:	69c0      	ldr	r0, [r0, #28]
 8009070:	4018      	ands	r0, r3
}
 8009072:	b280      	uxth	r0, r0
 8009074:	4770      	bx	lr

08009076 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009076:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800907a:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800907e:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8009082:	6940      	ldr	r0, [r0, #20]
}
 8009084:	4010      	ands	r0, r2
 8009086:	4770      	bx	lr

08009088 <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8009088:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 800908c:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009090:	f001 0c0f 	and.w	ip, r1, #15
 8009094:	fa23 f30c 	lsr.w	r3, r3, ip
 8009098:	01db      	lsls	r3, r3, #7
 800909a:	b2db      	uxtb	r3, r3
 800909c:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800909e:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 80090a2:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 80090a6:	6880      	ldr	r0, [r0, #8]
}
 80090a8:	4018      	ands	r0, r3
 80090aa:	4770      	bx	lr

080090ac <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 80090ac:	6940      	ldr	r0, [r0, #20]
}
 80090ae:	f000 0001 	and.w	r0, r0, #1
 80090b2:	4770      	bx	lr

080090b4 <USB_SetCurrentMode>:
{
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80090b8:	68c3      	ldr	r3, [r0, #12]
 80090ba:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80090be:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 80090c0:	2901      	cmp	r1, #1
 80090c2:	d013      	beq.n	80090ec <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 80090c4:	bb19      	cbnz	r1, 800910e <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80090c6:	68c3      	ldr	r3, [r0, #12]
 80090c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090cc:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80090ce:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80090d0:	200a      	movs	r0, #10
 80090d2:	f7f9 fb1b 	bl	800270c <HAL_Delay>
      ms += 10U;
 80090d6:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80090d8:	4628      	mov	r0, r5
 80090da:	f7ff ffe7 	bl	80090ac <USB_GetMode>
 80090de:	b108      	cbz	r0, 80090e4 <USB_SetCurrentMode+0x30>
 80090e0:	2cc7      	cmp	r4, #199	@ 0xc7
 80090e2:	d9f5      	bls.n	80090d0 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80090e4:	2cc8      	cmp	r4, #200	@ 0xc8
 80090e6:	d014      	beq.n	8009112 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 80090e8:	2000      	movs	r0, #0
}
 80090ea:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80090ec:	68c3      	ldr	r3, [r0, #12]
 80090ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80090f2:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 80090f4:	2400      	movs	r4, #0
      HAL_Delay(10U);
 80090f6:	200a      	movs	r0, #10
 80090f8:	f7f9 fb08 	bl	800270c <HAL_Delay>
      ms += 10U;
 80090fc:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80090fe:	4628      	mov	r0, r5
 8009100:	f7ff ffd4 	bl	80090ac <USB_GetMode>
 8009104:	2801      	cmp	r0, #1
 8009106:	d0ed      	beq.n	80090e4 <USB_SetCurrentMode+0x30>
 8009108:	2cc7      	cmp	r4, #199	@ 0xc7
 800910a:	d9f4      	bls.n	80090f6 <USB_SetCurrentMode+0x42>
 800910c:	e7ea      	b.n	80090e4 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 800910e:	2001      	movs	r0, #1
 8009110:	e7eb      	b.n	80090ea <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8009112:	2001      	movs	r0, #1
 8009114:	e7e9      	b.n	80090ea <USB_SetCurrentMode+0x36>

08009116 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009116:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800911a:	f36f 030a 	bfc	r3, #0, #11
 800911e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009122:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8009126:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800912a:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 800912e:	2000      	movs	r0, #0
 8009130:	4770      	bx	lr
	...

08009134 <USB_EP0_OutStart>:
{
 8009134:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009136:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009138:	4b15      	ldr	r3, [pc, #84]	@ (8009190 <USB_EP0_OutStart+0x5c>)
 800913a:	429c      	cmp	r4, r3
 800913c:	d903      	bls.n	8009146 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800913e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8009142:	2b00      	cmp	r3, #0
 8009144:	db16      	blt.n	8009174 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009146:	2400      	movs	r4, #0
 8009148:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800914c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8009150:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8009154:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009158:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 800915c:	f044 0418 	orr.w	r4, r4, #24
 8009160:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009164:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8009168:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 800916c:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8009170:	2901      	cmp	r1, #1
 8009172:	d003      	beq.n	800917c <USB_EP0_OutStart+0x48>
}
 8009174:	2000      	movs	r0, #0
 8009176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800917a:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800917c:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009180:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8009184:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009188:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 800918c:	e7f2      	b.n	8009174 <USB_EP0_OutStart+0x40>
 800918e:	bf00      	nop
 8009190:	4f54300a 	.word	0x4f54300a

08009194 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009194:	b084      	sub	sp, #16
 8009196:	b538      	push	{r3, r4, r5, lr}
 8009198:	4604      	mov	r4, r0
 800919a:	a805      	add	r0, sp, #20
 800919c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80091a0:	2300      	movs	r3, #0
 80091a2:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80091a6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80091a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80091ac:	63a3      	str	r3, [r4, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80091ae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80091b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80091b4:	63a3      	str	r3, [r4, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80091b6:	68e3      	ldr	r3, [r4, #12]
 80091b8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80091bc:	d111      	bne.n	80091e2 <USB_HostInit+0x4e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80091be:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80091c2:	2b01      	cmp	r3, #1
 80091c4:	d006      	beq.n	80091d4 <USB_HostInit+0x40>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80091c6:	f8d4 3400 	ldr.w	r3, [r4, #1024]	@ 0x400
 80091ca:	f023 0304 	bic.w	r3, r3, #4
 80091ce:	f8c4 3400 	str.w	r3, [r4, #1024]	@ 0x400
 80091d2:	e00c      	b.n	80091ee <USB_HostInit+0x5a>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80091d4:	f8d4 3400 	ldr.w	r3, [r4, #1024]	@ 0x400
 80091d8:	f043 0304 	orr.w	r3, r3, #4
 80091dc:	f8c4 3400 	str.w	r3, [r4, #1024]	@ 0x400
 80091e0:	e005      	b.n	80091ee <USB_HostInit+0x5a>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80091e2:	f8d4 3400 	ldr.w	r3, [r4, #1024]	@ 0x400
 80091e6:	f023 0304 	bic.w	r3, r3, #4
 80091ea:	f8c4 3400 	str.w	r3, [r4, #1024]	@ 0x400
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80091ee:	2110      	movs	r1, #16
 80091f0:	4620      	mov	r0, r4
 80091f2:	f7ff fafd 	bl	80087f0 <USB_FlushTxFifo>
 80091f6:	4605      	mov	r5, r0
 80091f8:	b100      	cbz	r0, 80091fc <USB_HostInit+0x68>
  {
    ret = HAL_ERROR;
 80091fa:	2501      	movs	r5, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80091fc:	4620      	mov	r0, r4
 80091fe:	f7ff fb1c 	bl	800883a <USB_FlushRxFifo>
 8009202:	b100      	cbz	r0, 8009206 <USB_HostInit+0x72>
  {
    ret = HAL_ERROR;
 8009204:	2501      	movs	r5, #1
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009206:	2200      	movs	r2, #0
 8009208:	e009      	b.n	800921e <USB_HostInit+0x8a>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800920a:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 800920e:	f04f 31ff 	mov.w	r1, #4294967295
 8009212:	f8c3 1508 	str.w	r1, [r3, #1288]	@ 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 8009216:	2100      	movs	r1, #0
 8009218:	f8c3 150c 	str.w	r1, [r3, #1292]	@ 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 800921c:	3201      	adds	r2, #1
 800921e:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8009222:	4293      	cmp	r3, r2
 8009224:	d8f1      	bhi.n	800920a <USB_HostInit+0x76>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009226:	2300      	movs	r3, #0
 8009228:	61a3      	str	r3, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800922a:	f04f 33ff 	mov.w	r3, #4294967295
 800922e:	6163      	str	r3, [r4, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8009230:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009234:	6263      	str	r3, [r4, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009236:	f103 7380 	add.w	r3, r3, #16777216	@ 0x1000000
 800923a:	62a3      	str	r3, [r4, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800923c:	4b09      	ldr	r3, [pc, #36]	@ (8009264 <USB_HostInit+0xd0>)
 800923e:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009242:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009246:	b91b      	cbnz	r3, 8009250 <USB_HostInit+0xbc>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009248:	69a3      	ldr	r3, [r4, #24]
 800924a:	f043 0310 	orr.w	r3, r3, #16
 800924e:	61a3      	str	r3, [r4, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009250:	69a2      	ldr	r2, [r4, #24]
 8009252:	4b05      	ldr	r3, [pc, #20]	@ (8009268 <USB_HostInit+0xd4>)
 8009254:	4313      	orrs	r3, r2
 8009256:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
}
 8009258:	4628      	mov	r0, r5
 800925a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800925e:	b004      	add	sp, #16
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	00e00300 	.word	0x00e00300
 8009268:	a3200008 	.word	0xa3200008

0800926c <USB_InitFSLSPClkSel>:
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800926c:	f500 6c80 	add.w	ip, r0, #1024	@ 0x400
 8009270:	f8d0 3400 	ldr.w	r3, [r0, #1024]	@ 0x400
 8009274:	f023 0303 	bic.w	r3, r3, #3
 8009278:	f8c0 3400 	str.w	r3, [r0, #1024]	@ 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800927c:	f8d0 3400 	ldr.w	r3, [r0, #1024]	@ 0x400
 8009280:	f001 0203 	and.w	r2, r1, #3
 8009284:	4313      	orrs	r3, r2
 8009286:	f8c0 3400 	str.w	r3, [r0, #1024]	@ 0x400

  if (freq == HCFG_48_MHZ)
 800928a:	2901      	cmp	r1, #1
 800928c:	d007      	beq.n	800929e <USB_InitFSLSPClkSel+0x32>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
  }
  else if (freq == HCFG_6_MHZ)
 800928e:	2902      	cmp	r1, #2
 8009290:	d10b      	bne.n	80092aa <USB_InitFSLSPClkSel+0x3e>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009292:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009296:	f8cc 3004 	str.w	r3, [ip, #4]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800929a:	2000      	movs	r0, #0
 800929c:	4770      	bx	lr
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800929e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80092a2:	f8cc 3004 	str.w	r3, [ip, #4]
  return HAL_OK;
 80092a6:	2000      	movs	r0, #0
 80092a8:	4770      	bx	lr
    return HAL_ERROR;
 80092aa:	2001      	movs	r0, #1
}
 80092ac:	4770      	bx	lr

080092ae <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80092ae:	b530      	push	{r4, r5, lr}
 80092b0:	b083      	sub	sp, #12
 80092b2:	4604      	mov	r4, r0
  uint32_t USBx_BASE = (uint32_t)USBx;

  __IO uint32_t hprt0 = 0U;
 80092b4:	2500      	movs	r5, #0
 80092b6:	9501      	str	r5, [sp, #4]

  hprt0 = USBx_HPRT0;
 80092b8:	f8d0 3440 	ldr.w	r3, [r0, #1088]	@ 0x440
 80092bc:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80092be:	9b01      	ldr	r3, [sp, #4]
 80092c0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80092c4:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80092c6:	9b01      	ldr	r3, [sp, #4]
 80092c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092cc:	f8c0 3440 	str.w	r3, [r0, #1088]	@ 0x440
  HAL_Delay(100U);                                 /* See Note #1 */
 80092d0:	2064      	movs	r0, #100	@ 0x64
 80092d2:	f7f9 fa1b 	bl	800270c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80092d6:	9b01      	ldr	r3, [sp, #4]
 80092d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092dc:	f8c4 3440 	str.w	r3, [r4, #1088]	@ 0x440
  HAL_Delay(10U);
 80092e0:	200a      	movs	r0, #10
 80092e2:	f7f9 fa13 	bl	800270c <HAL_Delay>

  return HAL_OK;
}
 80092e6:	4628      	mov	r0, r5
 80092e8:	b003      	add	sp, #12
 80092ea:	bd30      	pop	{r4, r5, pc}

080092ec <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80092ec:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 80092f2:	f8d0 3440 	ldr.w	r3, [r0, #1088]	@ 0x440
 80092f6:	9301      	str	r3, [sp, #4]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80092f8:	9b01      	ldr	r3, [sp, #4]
 80092fa:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80092fe:	9301      	str	r3, [sp, #4]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009300:	9b01      	ldr	r3, [sp, #4]
 8009302:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8009306:	d101      	bne.n	800930c <USB_DriveVbus+0x20>
 8009308:	2901      	cmp	r1, #1
 800930a:	d00c      	beq.n	8009326 <USB_DriveVbus+0x3a>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8009312:	d005      	beq.n	8009320 <USB_DriveVbus+0x34>
 8009314:	b921      	cbnz	r1, 8009320 <USB_DriveVbus+0x34>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009316:	9b01      	ldr	r3, [sp, #4]
 8009318:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800931c:	f8c0 3440 	str.w	r3, [r0, #1088]	@ 0x440
  }
  return HAL_OK;
}
 8009320:	2000      	movs	r0, #0
 8009322:	b002      	add	sp, #8
 8009324:	4770      	bx	lr
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800932c:	f8c0 3440 	str.w	r3, [r0, #1088]	@ 0x440
 8009330:	e7ec      	b.n	800930c <USB_DriveVbus+0x20>

08009332 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8009332:	b082      	sub	sp, #8
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8009334:	2300      	movs	r3, #0
 8009336:	9301      	str	r3, [sp, #4]

  hprt0 = USBx_HPRT0;
 8009338:	f8d0 3440 	ldr.w	r3, [r0, #1088]	@ 0x440
 800933c:	9301      	str	r3, [sp, #4]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800933e:	9801      	ldr	r0, [sp, #4]
}
 8009340:	f3c0 4041 	ubfx	r0, r0, #17, #2
 8009344:	b002      	add	sp, #8
 8009346:	4770      	bx	lr

08009348 <USB_GetCurrentFrame>:
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8009348:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800934c:	6880      	ldr	r0, [r0, #8]
}
 800934e:	b280      	uxth	r0, r0
 8009350:	4770      	bx	lr

08009352 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8009352:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009356:	4691      	mov	r9, r2
 8009358:	461c      	mov	r4, r3
 800935a:	f89d 5024 	ldrb.w	r5, [sp, #36]	@ 0x24
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800935e:	eb00 1641 	add.w	r6, r0, r1, lsl #5
 8009362:	f506 63a0 	add.w	r3, r6, #1280	@ 0x500
 8009366:	f04f 32ff 	mov.w	r2, #4294967295
 800936a:	609a      	str	r2, [r3, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800936c:	2d03      	cmp	r5, #3
 800936e:	d87d      	bhi.n	800946c <USB_HC_Init+0x11a>
 8009370:	e8df f005 	tbb	[pc, r5]
 8009374:	60026e02 	.word	0x60026e02
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009378:	f240 429d 	movw	r2, #1181	@ 0x49d
 800937c:	60da      	str	r2, [r3, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800937e:	f019 0f80 	tst.w	r9, #128	@ 0x80
 8009382:	d151      	bne.n	8009428 <USB_HC_Init+0xd6>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
      }
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009384:	68da      	ldr	r2, [r3, #12]
 8009386:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800938a:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800938c:	2700      	movs	r7, #0
      ret = HAL_ERROR;
      break;
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800938e:	2200      	movs	r2, #0
 8009390:	605a      	str	r2, [r3, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009392:	68da      	ldr	r2, [r3, #12]
 8009394:	f042 0202 	orr.w	r2, r2, #2
 8009398:	60da      	str	r2, [r3, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800939a:	f8d0 3418 	ldr.w	r3, [r0, #1048]	@ 0x418
 800939e:	f001 010f 	and.w	r1, r1, #15
 80093a2:	2201      	movs	r2, #1
 80093a4:	408a      	lsls	r2, r1
 80093a6:	4313      	orrs	r3, r2
 80093a8:	f8c0 3418 	str.w	r3, [r0, #1048]	@ 0x418

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80093ac:	6983      	ldr	r3, [r0, #24]
 80093ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80093b2:	6183      	str	r3, [r0, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80093b4:	f019 0f80 	tst.w	r9, #128	@ 0x80
 80093b8:	d15a      	bne.n	8009470 <USB_HC_Init+0x11e>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
  }
  else
  {
    HCcharEpDir = 0U;
 80093ba:	f04f 0800 	mov.w	r8, #0
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80093be:	f7ff ffb8 	bl	8009332 <USB_GetHostSpeed>

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80093c2:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80093c6:	2b02      	cmp	r3, #2
 80093c8:	bf14      	ite	ne
 80093ca:	2300      	movne	r3, #0
 80093cc:	2301      	moveq	r3, #1
 80093ce:	2802      	cmp	r0, #2
 80093d0:	bf08      	it	eq
 80093d2:	2300      	moveq	r3, #0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d04e      	beq.n	8009476 <USB_HC_Init+0x124>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80093d8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
  else
  {
    HCcharLowSpeed = 0U;
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80093dc:	05a3      	lsls	r3, r4, #22
 80093de:	f003 53fe 	and.w	r3, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80093e2:	ea4f 29c9 	mov.w	r9, r9, lsl #11
 80093e6:	f409 49f0 	and.w	r9, r9, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80093ea:	ea43 0309 	orr.w	r3, r3, r9
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80093ee:	04a9      	lsls	r1, r5, #18
 80093f0:	f401 2140 	and.w	r1, r1, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80093f4:	430b      	orrs	r3, r1
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80093f6:	f8bd 1028 	ldrh.w	r1, [sp, #40]	@ 0x28
 80093fa:	f3c1 010a 	ubfx	r1, r1, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80093fe:	430b      	orrs	r3, r1
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009400:	ea43 0308 	orr.w	r3, r3, r8
 8009404:	4313      	orrs	r3, r2
 8009406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800940a:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800940e:	2d01      	cmp	r5, #1
 8009410:	bf18      	it	ne
 8009412:	2d03      	cmpne	r5, #3
 8009414:	d105      	bne.n	8009422 <USB_HC_Init+0xd0>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009416:	f8d6 3500 	ldr.w	r3, [r6, #1280]	@ 0x500
 800941a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800941e:	f8c6 3500 	str.w	r3, [r6, #1280]	@ 0x500
  }

  return ret;
}
 8009422:	4638      	mov	r0, r7
 8009424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009428:	68da      	ldr	r2, [r3, #12]
 800942a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800942e:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009430:	2700      	movs	r7, #0
 8009432:	e7ac      	b.n	800938e <USB_HC_Init+0x3c>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009434:	f240 629d 	movw	r2, #1693	@ 0x69d
 8009438:	60da      	str	r2, [r3, #12]
      if ((epnum & 0x80U) == 0x80U)
 800943a:	f019 0f80 	tst.w	r9, #128	@ 0x80
 800943e:	d101      	bne.n	8009444 <USB_HC_Init+0xf2>
  HAL_StatusTypeDef ret = HAL_OK;
 8009440:	2700      	movs	r7, #0
 8009442:	e7a4      	b.n	800938e <USB_HC_Init+0x3c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009444:	68da      	ldr	r2, [r3, #12]
 8009446:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800944a:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800944c:	2700      	movs	r7, #0
 800944e:	e79e      	b.n	800938e <USB_HC_Init+0x3c>
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009450:	f240 2225 	movw	r2, #549	@ 0x225
 8009454:	60da      	str	r2, [r3, #12]
      if ((epnum & 0x80U) == 0x80U)
 8009456:	f019 0f80 	tst.w	r9, #128	@ 0x80
 800945a:	d101      	bne.n	8009460 <USB_HC_Init+0x10e>
  HAL_StatusTypeDef ret = HAL_OK;
 800945c:	2700      	movs	r7, #0
 800945e:	e796      	b.n	800938e <USB_HC_Init+0x3c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8009460:	68da      	ldr	r2, [r3, #12]
 8009462:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009466:	60da      	str	r2, [r3, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009468:	2700      	movs	r7, #0
 800946a:	e790      	b.n	800938e <USB_HC_Init+0x3c>
  switch (ep_type)
 800946c:	2701      	movs	r7, #1
 800946e:	e78e      	b.n	800938e <USB_HC_Init+0x3c>
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009470:	f44f 4800 	mov.w	r8, #32768	@ 0x8000
 8009474:	e7a3      	b.n	80093be <USB_HC_Init+0x6c>
    HCcharLowSpeed = 0U;
 8009476:	2200      	movs	r2, #0
 8009478:	e7b0      	b.n	80093dc <USB_HC_Init+0x8a>

0800947a <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800947a:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800947e:	6940      	ldr	r0, [r0, #20]
}
 8009480:	b280      	uxth	r0, r0
 8009482:	4770      	bx	lr

08009484 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8009484:	b470      	push	{r4, r5, r6}
 8009486:	b083      	sub	sp, #12
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  __IO uint32_t count = 0U;
 8009488:	2300      	movs	r3, #0
 800948a:	9301      	str	r3, [sp, #4]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800948c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8009490:	f501 62a0 	add.w	r2, r1, #1280	@ 0x500
 8009494:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009498:	f3c3 4381 	ubfx	r3, r3, #18, #2
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800949c:	f8d1 5500 	ldr.w	r5, [r1, #1280]	@ 0x500
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80094a0:	6854      	ldr	r4, [r2, #4]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80094a2:	6886      	ldr	r6, [r0, #8]
 80094a4:	f016 0f20 	tst.w	r6, #32
 80094a8:	d007      	beq.n	80094ba <USB_HC_Halt+0x36>
 80094aa:	0fed      	lsrs	r5, r5, #31
 80094ac:	0fe4      	lsrs	r4, r4, #31
 80094ae:	b924      	cbnz	r4, 80094ba <USB_HC_Halt+0x36>
 80094b0:	b3cd      	cbz	r5, 8009526 <USB_HC_Halt+0xa2>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80094b2:	2b03      	cmp	r3, #3
 80094b4:	bf18      	it	ne
 80094b6:	2b01      	cmpne	r3, #1
 80094b8:	d035      	beq.n	8009526 <USB_HC_Halt+0xa2>
  {
    return HAL_OK;
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80094ba:	2b02      	cmp	r3, #2
 80094bc:	bf18      	it	ne
 80094be:	2b00      	cmpne	r3, #0
 80094c0:	d135      	bne.n	800952e <USB_HC_Halt+0xaa>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80094c2:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 80094c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094ca:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80094ce:	6883      	ldr	r3, [r0, #8]
 80094d0:	f013 0f20 	tst.w	r3, #32
 80094d4:	d121      	bne.n	800951a <USB_HC_Halt+0x96>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80094d6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80094d8:	f413 0f7f 	tst.w	r3, #16711680	@ 0xff0000
 80094dc:	d116      	bne.n	800950c <USB_HC_Halt+0x88>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80094de:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 80094e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094e6:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80094ea:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 80094ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80094f2:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
        do
        {
          count++;
 80094f6:	9b01      	ldr	r3, [sp, #4]
 80094f8:	3301      	adds	r3, #1
 80094fa:	9301      	str	r3, [sp, #4]

          if (count > 1000U)
 80094fc:	9b01      	ldr	r3, [sp, #4]
 80094fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009502:	d810      	bhi.n	8009526 <USB_HC_Halt+0xa2>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009504:	6813      	ldr	r3, [r2, #0]
 8009506:	2b00      	cmp	r3, #0
 8009508:	dbf5      	blt.n	80094f6 <USB_HC_Halt+0x72>
 800950a:	e00c      	b.n	8009526 <USB_HC_Halt+0xa2>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800950c:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009510:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009514:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
 8009518:	e005      	b.n	8009526 <USB_HC_Halt+0xa2>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800951a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 800951e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009522:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 8009526:	2000      	movs	r0, #0
 8009528:	b003      	add	sp, #12
 800952a:	bc70      	pop	{r4, r5, r6}
 800952c:	4770      	bx	lr
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800952e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009532:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009536:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800953a:	f8d0 3410 	ldr.w	r3, [r0, #1040]	@ 0x410
 800953e:	f413 0f7f 	tst.w	r3, #16711680	@ 0xff0000
 8009542:	d116      	bne.n	8009572 <USB_HC_Halt+0xee>
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009544:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009548:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800954c:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009550:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009554:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009558:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
        count++;
 800955c:	9b01      	ldr	r3, [sp, #4]
 800955e:	3301      	adds	r3, #1
 8009560:	9301      	str	r3, [sp, #4]
        if (count > 1000U)
 8009562:	9b01      	ldr	r3, [sp, #4]
 8009564:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009568:	d8dd      	bhi.n	8009526 <USB_HC_Halt+0xa2>
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800956a:	6813      	ldr	r3, [r2, #0]
 800956c:	2b00      	cmp	r3, #0
 800956e:	dbf5      	blt.n	800955c <USB_HC_Halt+0xd8>
 8009570:	e7d9      	b.n	8009526 <USB_HC_Halt+0xa2>
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009572:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
 8009576:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800957a:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
 800957e:	e7d2      	b.n	8009526 <USB_HC_Halt+0xa2>

08009580 <USB_DoPing>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t chnum = (uint32_t)ch_num;
  uint32_t num_packets = 1U;
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009580:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8009584:	4a06      	ldr	r2, [pc, #24]	@ (80095a0 <USB_DoPing+0x20>)
 8009586:	f8c0 2510 	str.w	r2, [r0, #1296]	@ 0x510
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800958a:	f8d0 3500 	ldr.w	r3, [r0, #1280]	@ 0x500
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800958e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009592:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009596:	f8c0 3500 	str.w	r3, [r0, #1280]	@ 0x500

  return HAL_OK;
}
 800959a:	2000      	movs	r0, #0
 800959c:	4770      	bx	lr
 800959e:	bf00      	nop
 80095a0:	80080000 	.word	0x80080000

080095a4 <USB_HC_StartXfer>:
{
 80095a4:	b570      	push	{r4, r5, r6, lr}
 80095a6:	b084      	sub	sp, #16
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80095a8:	784b      	ldrb	r3, [r1, #1]
  if (dma == 1U)
 80095aa:	2a01      	cmp	r2, #1
 80095ac:	d01a      	beq.n	80095e4 <USB_HC_StartXfer+0x40>
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80095ae:	888c      	ldrh	r4, [r1, #4]
 80095b0:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 80095b4:	d024      	beq.n	8009600 <USB_HC_StartXfer+0x5c>
  if (hc->do_ssplit == 1U)
 80095b6:	798c      	ldrb	r4, [r1, #6]
 80095b8:	2c01      	cmp	r4, #1
 80095ba:	d027      	beq.n	800960c <USB_HC_StartXfer+0x68>
    if (hc->xfer_len > 0U)
 80095bc:	6a0d      	ldr	r5, [r1, #32]
 80095be:	2d00      	cmp	r5, #0
 80095c0:	d058      	beq.n	8009674 <USB_HC_StartXfer+0xd0>
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80095c2:	f8b1 c014 	ldrh.w	ip, [r1, #20]
 80095c6:	eb05 040c 	add.w	r4, r5, ip
 80095ca:	3c01      	subs	r4, #1
 80095cc:	fbb4 f4fc 	udiv	r4, r4, ip
 80095d0:	b2a4      	uxth	r4, r4
      if (num_packets > max_hc_pkt_count)
 80095d2:	f5b4 7f80 	cmp.w	r4, #256	@ 0x100
 80095d6:	d94e      	bls.n	8009676 <USB_HC_StartXfer+0xd2>
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80095d8:	ea4f 240c 	mov.w	r4, ip, lsl #8
 80095dc:	61cc      	str	r4, [r1, #28]
        num_packets = max_hc_pkt_count;
 80095de:	f44f 7480 	mov.w	r4, #256	@ 0x100
 80095e2:	e048      	b.n	8009676 <USB_HC_StartXfer+0xd2>
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 80095e4:	7c8c      	ldrb	r4, [r1, #18]
 80095e6:	2c02      	cmp	r4, #2
 80095e8:	bf18      	it	ne
 80095ea:	2c00      	cmpne	r4, #0
 80095ec:	d1e3      	bne.n	80095b6 <USB_HC_StartXfer+0x12>
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80095ee:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80095f2:	f8d4 550c 	ldr.w	r5, [r4, #1292]	@ 0x50c
 80095f6:	f025 0570 	bic.w	r5, r5, #112	@ 0x70
 80095fa:	f8c4 550c 	str.w	r5, [r4, #1292]	@ 0x50c
 80095fe:	e7da      	b.n	80095b6 <USB_HC_StartXfer+0x12>
      (void)USB_DoPing(USBx, hc->ch_num);
 8009600:	4619      	mov	r1, r3
 8009602:	f7ff ffbd 	bl	8009580 <USB_DoPing>
}
 8009606:	2000      	movs	r0, #0
 8009608:	b004      	add	sp, #16
 800960a:	bd70      	pop	{r4, r5, r6, pc}
    if (hc->ep_is_in != 0U)
 800960c:	78cc      	ldrb	r4, [r1, #3]
 800960e:	b11c      	cbz	r4, 8009618 <USB_HC_StartXfer+0x74>
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009610:	8a8c      	ldrh	r4, [r1, #20]
 8009612:	61cc      	str	r4, [r1, #28]
    num_packets = 1U;
 8009614:	2401      	movs	r4, #1
 8009616:	e035      	b.n	8009684 <USB_HC_StartXfer+0xe0>
      if (hc->ep_type == EP_TYPE_ISOC)
 8009618:	7c8c      	ldrb	r4, [r1, #18]
 800961a:	2c01      	cmp	r4, #1
 800961c:	d005      	beq.n	800962a <USB_HC_StartXfer+0x86>
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800961e:	2a01      	cmp	r2, #1
 8009620:	d021      	beq.n	8009666 <USB_HC_StartXfer+0xc2>
          hc->XferSize = hc->xfer_len;
 8009622:	6a0c      	ldr	r4, [r1, #32]
 8009624:	61cc      	str	r4, [r1, #28]
    num_packets = 1U;
 8009626:	2401      	movs	r4, #1
 8009628:	e02c      	b.n	8009684 <USB_HC_StartXfer+0xe0>
        if (hc->xfer_len > ISO_SPLT_MPS)
 800962a:	6a0c      	ldr	r4, [r1, #32]
 800962c:	2cbc      	cmp	r4, #188	@ 0xbc
 800962e:	d90d      	bls.n	800964c <USB_HC_StartXfer+0xa8>
          hc->XferSize = hc->max_packet;
 8009630:	8a8c      	ldrh	r4, [r1, #20]
 8009632:	61cc      	str	r4, [r1, #28]
          hc->xfer_len = hc->XferSize;
 8009634:	620c      	str	r4, [r1, #32]
          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009636:	68cc      	ldr	r4, [r1, #12]
 8009638:	3c01      	subs	r4, #1
 800963a:	2c01      	cmp	r4, #1
 800963c:	d902      	bls.n	8009644 <USB_HC_StartXfer+0xa0>
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800963e:	2401      	movs	r4, #1
 8009640:	60cc      	str	r4, [r1, #12]
 8009642:	e01f      	b.n	8009684 <USB_HC_StartXfer+0xe0>
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009644:	2402      	movs	r4, #2
 8009646:	60cc      	str	r4, [r1, #12]
    num_packets = 1U;
 8009648:	2401      	movs	r4, #1
 800964a:	e01b      	b.n	8009684 <USB_HC_StartXfer+0xe0>
          hc->XferSize = hc->xfer_len;
 800964c:	61cc      	str	r4, [r1, #28]
          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800964e:	68cc      	ldr	r4, [r1, #12]
 8009650:	3c01      	subs	r4, #1
 8009652:	2c01      	cmp	r4, #1
 8009654:	d903      	bls.n	800965e <USB_HC_StartXfer+0xba>
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009656:	2404      	movs	r4, #4
 8009658:	60cc      	str	r4, [r1, #12]
    num_packets = 1U;
 800965a:	2401      	movs	r4, #1
 800965c:	e012      	b.n	8009684 <USB_HC_StartXfer+0xe0>
            hc->iso_splt_xactPos = HCSPLT_END;
 800965e:	2403      	movs	r4, #3
 8009660:	60cc      	str	r4, [r1, #12]
    num_packets = 1U;
 8009662:	2401      	movs	r4, #1
 8009664:	e00e      	b.n	8009684 <USB_HC_StartXfer+0xe0>
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009666:	6a0d      	ldr	r5, [r1, #32]
 8009668:	8a8c      	ldrh	r4, [r1, #20]
 800966a:	42a5      	cmp	r5, r4
 800966c:	d9d9      	bls.n	8009622 <USB_HC_StartXfer+0x7e>
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800966e:	61cc      	str	r4, [r1, #28]
    num_packets = 1U;
 8009670:	2401      	movs	r4, #1
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009672:	e007      	b.n	8009684 <USB_HC_StartXfer+0xe0>
      num_packets = 1U;
 8009674:	2401      	movs	r4, #1
    if (hc->ep_is_in != 0U)
 8009676:	78ce      	ldrb	r6, [r1, #3]
 8009678:	2e00      	cmp	r6, #0
 800967a:	d062      	beq.n	8009742 <USB_HC_StartXfer+0x19e>
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800967c:	8a8d      	ldrh	r5, [r1, #20]
 800967e:	fb04 f505 	mul.w	r5, r4, r5
 8009682:	61cd      	str	r5, [r1, #28]
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009684:	69cd      	ldr	r5, [r1, #28]
 8009686:	f3c5 0c12 	ubfx	ip, r5, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800968a:	4d6f      	ldr	r5, [pc, #444]	@ (8009848 <USB_HC_StartXfer+0x2a4>)
 800968c:	ea05 44c4 	and.w	r4, r5, r4, lsl #19
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009690:	ea4c 0c04 	orr.w	ip, ip, r4
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009694:	7d8c      	ldrb	r4, [r1, #22]
 8009696:	0764      	lsls	r4, r4, #29
 8009698:	f004 44c0 	and.w	r4, r4, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800969c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80096a0:	f503 6ea0 	add.w	lr, r3, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80096a4:	ea4c 0404 	orr.w	r4, ip, r4
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80096a8:	f8ce 4010 	str.w	r4, [lr, #16]
  if (dma != 0U)
 80096ac:	b112      	cbz	r2, 80096b4 <USB_HC_StartXfer+0x110>
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80096ae:	698c      	ldr	r4, [r1, #24]
 80096b0:	f8ce 4014 	str.w	r4, [lr, #20]
  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80096b4:	f500 6580 	add.w	r5, r0, #1024	@ 0x400
 80096b8:	68ac      	ldr	r4, [r5, #8]
 80096ba:	f014 0f01 	tst.w	r4, #1
 80096be:	bf0c      	ite	eq
 80096c0:	f04f 0c01 	moveq.w	ip, #1
 80096c4:	f04f 0c00 	movne.w	ip, #0
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80096c8:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 80096cc:	f024 5400 	bic.w	r4, r4, #536870912	@ 0x20000000
 80096d0:	f8c3 4500 	str.w	r4, [r3, #1280]	@ 0x500
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80096d4:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 80096d8:	ea44 744c 	orr.w	r4, r4, ip, lsl #29
 80096dc:	f8c3 4500 	str.w	r4, [r3, #1280]	@ 0x500
  if (hc->do_ssplit == 1U)
 80096e0:	798c      	ldrb	r4, [r1, #6]
 80096e2:	2c01      	cmp	r4, #1
 80096e4:	d02f      	beq.n	8009746 <USB_HC_StartXfer+0x1a2>
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80096e6:	2400      	movs	r4, #0
 80096e8:	f8ce 4004 	str.w	r4, [lr, #4]
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80096ec:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 80096f0:	9403      	str	r4, [sp, #12]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80096f2:	9c03      	ldr	r4, [sp, #12]
 80096f4:	f024 4480 	bic.w	r4, r4, #1073741824	@ 0x40000000
 80096f8:	9403      	str	r4, [sp, #12]
  if (hc->ep_is_in != 0U)
 80096fa:	78cc      	ldrb	r4, [r1, #3]
 80096fc:	2c00      	cmp	r4, #0
 80096fe:	d07f      	beq.n	8009800 <USB_HC_StartXfer+0x25c>
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009700:	9c03      	ldr	r4, [sp, #12]
 8009702:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8009706:	9403      	str	r4, [sp, #12]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009708:	9c03      	ldr	r4, [sp, #12]
 800970a:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 800970e:	9403      	str	r4, [sp, #12]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009710:	9c03      	ldr	r4, [sp, #12]
 8009712:	f8c3 4500 	str.w	r4, [r3, #1280]	@ 0x500
  if (dma != 0U) /* dma mode */
 8009716:	2a00      	cmp	r2, #0
 8009718:	f47f af75 	bne.w	8009606 <USB_HC_StartXfer+0x62>
  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800971c:	78cb      	ldrb	r3, [r1, #3]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f47f af71 	bne.w	8009606 <USB_HC_StartXfer+0x62>
 8009724:	6a0b      	ldr	r3, [r1, #32]
 8009726:	2b00      	cmp	r3, #0
 8009728:	f43f af6d 	beq.w	8009606 <USB_HC_StartXfer+0x62>
 800972c:	79ca      	ldrb	r2, [r1, #7]
 800972e:	2a00      	cmp	r2, #0
 8009730:	f47f af69 	bne.w	8009606 <USB_HC_StartXfer+0x62>
    switch (hc->ep_type)
 8009734:	7c8a      	ldrb	r2, [r1, #18]
 8009736:	2a03      	cmp	r2, #3
 8009738:	d872      	bhi.n	8009820 <USB_HC_StartXfer+0x27c>
 800973a:	e8df f002 	tbb	[pc, r2]
 800973e:	7966      	.short	0x7966
 8009740:	7966      	.short	0x7966
      hc->XferSize = hc->xfer_len;
 8009742:	61cd      	str	r5, [r1, #28]
 8009744:	e79e      	b.n	8009684 <USB_HC_StartXfer+0xe0>
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009746:	7c4e      	ldrb	r6, [r1, #17]
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009748:	7c0c      	ldrb	r4, [r1, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800974a:	ea44 14c6 	orr.w	r4, r4, r6, lsl #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800974e:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009752:	f8ce 4004 	str.w	r4, [lr, #4]
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009756:	f8de 400c 	ldr.w	r4, [lr, #12]
 800975a:	f044 0460 	orr.w	r4, r4, #96	@ 0x60
 800975e:	f8ce 400c 	str.w	r4, [lr, #12]
    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009762:	79cc      	ldrb	r4, [r1, #7]
 8009764:	2c01      	cmp	r4, #1
 8009766:	d015      	beq.n	8009794 <USB_HC_StartXfer+0x1f0>
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009768:	7c8c      	ldrb	r4, [r1, #18]
 800976a:	2c03      	cmp	r4, #3
 800976c:	bf18      	it	ne
 800976e:	2c01      	cmpne	r4, #1
 8009770:	d102      	bne.n	8009778 <USB_HC_StartXfer+0x1d4>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009772:	79cc      	ldrb	r4, [r1, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009774:	2c01      	cmp	r4, #1
 8009776:	d01d      	beq.n	80097b4 <USB_HC_StartXfer+0x210>
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009778:	7c8c      	ldrb	r4, [r1, #18]
 800977a:	2c01      	cmp	r4, #1
 800977c:	d1b6      	bne.n	80096ec <USB_HC_StartXfer+0x148>
 800977e:	78cc      	ldrb	r4, [r1, #3]
 8009780:	2c00      	cmp	r4, #0
 8009782:	d1b3      	bne.n	80096ec <USB_HC_StartXfer+0x148>
      switch (hc->iso_splt_xactPos)
 8009784:	68cc      	ldr	r4, [r1, #12]
 8009786:	3c01      	subs	r4, #1
 8009788:	2c03      	cmp	r4, #3
 800978a:	d8af      	bhi.n	80096ec <USB_HC_StartXfer+0x148>
 800978c:	e8df f004 	tbb	[pc, r4]
 8009790:	312a231c 	.word	0x312a231c
    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009794:	78cc      	ldrb	r4, [r1, #3]
 8009796:	2c00      	cmp	r4, #0
 8009798:	d1e6      	bne.n	8009768 <USB_HC_StartXfer+0x1c4>
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800979a:	f8de 4004 	ldr.w	r4, [lr, #4]
 800979e:	f444 3480 	orr.w	r4, r4, #65536	@ 0x10000
 80097a2:	f8ce 4004 	str.w	r4, [lr, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80097a6:	f8de 400c 	ldr.w	r4, [lr, #12]
 80097aa:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 80097ae:	f8ce 400c 	str.w	r4, [lr, #12]
 80097b2:	e7d9      	b.n	8009768 <USB_HC_StartXfer+0x1c4>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80097b4:	78cc      	ldrb	r4, [r1, #3]
 80097b6:	2c01      	cmp	r4, #1
 80097b8:	d1de      	bne.n	8009778 <USB_HC_StartXfer+0x1d4>
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80097ba:	f8de 4004 	ldr.w	r4, [lr, #4]
 80097be:	f444 3480 	orr.w	r4, r4, #65536	@ 0x10000
 80097c2:	f8ce 4004 	str.w	r4, [lr, #4]
 80097c6:	e7d7      	b.n	8009778 <USB_HC_StartXfer+0x1d4>
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80097c8:	f8de 4004 	ldr.w	r4, [lr, #4]
 80097cc:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80097d0:	f8ce 4004 	str.w	r4, [lr, #4]
          break;
 80097d4:	e78a      	b.n	80096ec <USB_HC_StartXfer+0x148>
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80097d6:	f8de 4004 	ldr.w	r4, [lr, #4]
 80097da:	f044 040e 	orr.w	r4, r4, #14
 80097de:	f8ce 4004 	str.w	r4, [lr, #4]
          break;
 80097e2:	e783      	b.n	80096ec <USB_HC_StartXfer+0x148>
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80097e4:	f8de 4004 	ldr.w	r4, [lr, #4]
 80097e8:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 80097ec:	f8ce 4004 	str.w	r4, [lr, #4]
          break;
 80097f0:	e77c      	b.n	80096ec <USB_HC_StartXfer+0x148>
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80097f2:	f8de 4004 	ldr.w	r4, [lr, #4]
 80097f6:	f444 4440 	orr.w	r4, r4, #49152	@ 0xc000
 80097fa:	f8ce 4004 	str.w	r4, [lr, #4]
          break;
 80097fe:	e775      	b.n	80096ec <USB_HC_StartXfer+0x148>
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009800:	9c03      	ldr	r4, [sp, #12]
 8009802:	f424 4400 	bic.w	r4, r4, #32768	@ 0x8000
 8009806:	9403      	str	r4, [sp, #12]
 8009808:	e77e      	b.n	8009708 <USB_HC_StartXfer+0x164>
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800980a:	3303      	adds	r3, #3
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800980c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800980e:	b292      	uxth	r2, r2
 8009810:	f3c3 038f 	ubfx	r3, r3, #2, #16
 8009814:	4293      	cmp	r3, r2
 8009816:	d903      	bls.n	8009820 <USB_HC_StartXfer+0x27c>
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009818:	6983      	ldr	r3, [r0, #24]
 800981a:	f043 0320 	orr.w	r3, r3, #32
 800981e:	6183      	str	r3, [r0, #24]
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009820:	2300      	movs	r3, #0
 8009822:	9300      	str	r3, [sp, #0]
 8009824:	8c0b      	ldrh	r3, [r1, #32]
 8009826:	784a      	ldrb	r2, [r1, #1]
 8009828:	6989      	ldr	r1, [r1, #24]
 800982a:	f7ff fa24 	bl	8008c76 <USB_WritePacket>
 800982e:	e6ea      	b.n	8009606 <USB_HC_StartXfer+0x62>
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009830:	3303      	adds	r3, #3
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009832:	692a      	ldr	r2, [r5, #16]
 8009834:	b292      	uxth	r2, r2
 8009836:	f3c3 038f 	ubfx	r3, r3, #2, #16
 800983a:	429a      	cmp	r2, r3
 800983c:	d2f0      	bcs.n	8009820 <USB_HC_StartXfer+0x27c>
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800983e:	6983      	ldr	r3, [r0, #24]
 8009840:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009844:	6183      	str	r3, [r0, #24]
 8009846:	e7eb      	b.n	8009820 <USB_HC_StartXfer+0x27c>
 8009848:	1ff80000 	.word	0x1ff80000

0800984c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800984c:	b530      	push	{r4, r5, lr}
 800984e:	b083      	sub	sp, #12
 8009850:	4604      	mov	r4, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t count = 0U;
 8009852:	2300      	movs	r3, #0
 8009854:	9301      	str	r3, [sp, #4]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009856:	f7fe ffc5 	bl	80087e4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800985a:	2110      	movs	r1, #16
 800985c:	4620      	mov	r0, r4
 800985e:	f7fe ffc7 	bl	80087f0 <USB_FlushTxFifo>
 8009862:	4605      	mov	r5, r0
 8009864:	b100      	cbz	r0, 8009868 <USB_StopHost+0x1c>
  {
    ret = HAL_ERROR;
 8009866:	2501      	movs	r5, #1
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009868:	4620      	mov	r0, r4
 800986a:	f7fe ffe6 	bl	800883a <USB_FlushRxFifo>
 800986e:	b100      	cbz	r0, 8009872 <USB_StopHost+0x26>
  {
    ret = HAL_ERROR;
 8009870:	2501      	movs	r5, #1
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009872:	2200      	movs	r2, #0
 8009874:	e00a      	b.n	800988c <USB_StopHost+0x40>
  {
    value = USBx_HC(i)->HCCHAR;
 8009876:	eb04 1142 	add.w	r1, r4, r2, lsl #5
 800987a:	f8d1 3500 	ldr.w	r3, [r1, #1280]	@ 0x500
    value |=  USB_OTG_HCCHAR_CHDIS;
    value &= ~USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800987e:	f023 2380 	bic.w	r3, r3, #2147516416	@ 0x80008000
 8009882:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
    USBx_HC(i)->HCCHAR = value;
 8009886:	f8c1 3500 	str.w	r3, [r1, #1280]	@ 0x500
  for (i = 0U; i <= 15U; i++)
 800988a:	3201      	adds	r2, #1
 800988c:	2a0f      	cmp	r2, #15
 800988e:	d9f2      	bls.n	8009876 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009890:	2100      	movs	r1, #0
 8009892:	e000      	b.n	8009896 <USB_StopHost+0x4a>
 8009894:	3101      	adds	r1, #1
 8009896:	290f      	cmp	r1, #15
 8009898:	d816      	bhi.n	80098c8 <USB_StopHost+0x7c>
  {
    value = USBx_HC(i)->HCCHAR;
 800989a:	eb04 1041 	add.w	r0, r4, r1, lsl #5
 800989e:	f500 62a0 	add.w	r2, r0, #1280	@ 0x500
 80098a2:	f8d0 3500 	ldr.w	r3, [r0, #1280]	@ 0x500
    value |= USB_OTG_HCCHAR_CHDIS;
    value |= USB_OTG_HCCHAR_CHENA;
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80098a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80098aa:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
    USBx_HC(i)->HCCHAR = value;
 80098ae:	f8c0 3500 	str.w	r3, [r0, #1280]	@ 0x500

    do
    {
      count++;
 80098b2:	9b01      	ldr	r3, [sp, #4]
 80098b4:	3301      	adds	r3, #1
 80098b6:	9301      	str	r3, [sp, #4]

      if (count > 1000U)
 80098b8:	9b01      	ldr	r3, [sp, #4]
 80098ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098be:	d8e9      	bhi.n	8009894 <USB_StopHost+0x48>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80098c0:	6813      	ldr	r3, [r2, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	dbf5      	blt.n	80098b2 <USB_StopHost+0x66>
 80098c6:	e7e5      	b.n	8009894 <USB_StopHost+0x48>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80098c8:	f04f 33ff 	mov.w	r3, #4294967295
 80098cc:	f8c4 3414 	str.w	r3, [r4, #1044]	@ 0x414
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80098d0:	6163      	str	r3, [r4, #20]

  (void)USB_EnableGlobalInt(USBx);
 80098d2:	4620      	mov	r0, r4
 80098d4:	f7fe ff80 	bl	80087d8 <USB_EnableGlobalInt>

  return ret;
}
 80098d8:	4628      	mov	r0, r5
 80098da:	b003      	add	sp, #12
 80098dc:	bd30      	pop	{r4, r5, pc}

080098de <USBD_HID_DataIn>:
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = USBD_HID_IDLE;
 80098de:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80098e2:	33b0      	adds	r3, #176	@ 0xb0
 80098e4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80098e8:	2000      	movs	r0, #0
 80098ea:	7318      	strb	r0, [r3, #12]

  return (uint8_t)USBD_OK;
}
 80098ec:	4770      	bx	lr
	...

080098f0 <USBD_HID_GetDeviceQualifierDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 80098f0:	230a      	movs	r3, #10
 80098f2:	8003      	strh	r3, [r0, #0]

  return USBD_HID_DeviceQualifierDesc;
}
 80098f4:	4800      	ldr	r0, [pc, #0]	@ (80098f8 <USBD_HID_GetDeviceQualifierDesc+0x8>)
 80098f6:	4770      	bx	lr
 80098f8:	24000080 	.word	0x24000080

080098fc <USBD_HID_GetOtherSpeedCfgDesc>:
{
 80098fc:	b510      	push	{r4, lr}
 80098fe:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009900:	2181      	movs	r1, #129	@ 0x81
 8009902:	4805      	ldr	r0, [pc, #20]	@ (8009918 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8009904:	f000 fb30 	bl	8009f68 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009908:	b108      	cbz	r0, 800990e <USBD_HID_GetOtherSpeedCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800990a:	2201      	movs	r2, #1
 800990c:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800990e:	2322      	movs	r3, #34	@ 0x22
 8009910:	8023      	strh	r3, [r4, #0]
}
 8009912:	4801      	ldr	r0, [pc, #4]	@ (8009918 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
 8009914:	bd10      	pop	{r4, pc}
 8009916:	bf00      	nop
 8009918:	24000098 	.word	0x24000098

0800991c <USBD_HID_GetFSCfgDesc>:
{
 800991c:	b510      	push	{r4, lr}
 800991e:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009920:	2181      	movs	r1, #129	@ 0x81
 8009922:	4805      	ldr	r0, [pc, #20]	@ (8009938 <USBD_HID_GetFSCfgDesc+0x1c>)
 8009924:	f000 fb20 	bl	8009f68 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009928:	b108      	cbz	r0, 800992e <USBD_HID_GetFSCfgDesc+0x12>
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 800992a:	2201      	movs	r2, #1
 800992c:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800992e:	2322      	movs	r3, #34	@ 0x22
 8009930:	8023      	strh	r3, [r4, #0]
}
 8009932:	4801      	ldr	r0, [pc, #4]	@ (8009938 <USBD_HID_GetFSCfgDesc+0x1c>)
 8009934:	bd10      	pop	{r4, pc}
 8009936:	bf00      	nop
 8009938:	24000098 	.word	0x24000098

0800993c <USBD_HID_GetHSCfgDesc>:
{
 800993c:	b510      	push	{r4, lr}
 800993e:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009940:	2181      	movs	r1, #129	@ 0x81
 8009942:	4805      	ldr	r0, [pc, #20]	@ (8009958 <USBD_HID_GetHSCfgDesc+0x1c>)
 8009944:	f000 fb10 	bl	8009f68 <USBD_GetEpDesc>
  if (pEpDesc != NULL)
 8009948:	b108      	cbz	r0, 800994e <USBD_HID_GetHSCfgDesc+0x12>
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 800994a:	2207      	movs	r2, #7
 800994c:	7182      	strb	r2, [r0, #6]
  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 800994e:	2322      	movs	r3, #34	@ 0x22
 8009950:	8023      	strh	r3, [r4, #0]
}
 8009952:	4801      	ldr	r0, [pc, #4]	@ (8009958 <USBD_HID_GetHSCfgDesc+0x1c>)
 8009954:	bd10      	pop	{r4, pc}
 8009956:	bf00      	nop
 8009958:	24000098 	.word	0x24000098

0800995c <USBD_HID_Setup>:
{
 800995c:	b530      	push	{r4, r5, lr}
 800995e:	b083      	sub	sp, #12
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009960:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009964:	33b0      	adds	r3, #176	@ 0xb0
 8009966:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
  uint16_t status_info = 0U;
 800996a:	2200      	movs	r2, #0
 800996c:	f8ad 2006 	strh.w	r2, [sp, #6]
  if (hhid == NULL)
 8009970:	2b00      	cmp	r3, #0
 8009972:	f000 8082 	beq.w	8009a7a <USBD_HID_Setup+0x11e>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009976:	780c      	ldrb	r4, [r1, #0]
 8009978:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
 800997c:	d025      	beq.n	80099ca <USBD_HID_Setup+0x6e>
 800997e:	2c20      	cmp	r4, #32
 8009980:	d175      	bne.n	8009a6e <USBD_HID_Setup+0x112>
      switch (req->bRequest)
 8009982:	784a      	ldrb	r2, [r1, #1]
 8009984:	3a02      	subs	r2, #2
 8009986:	2a09      	cmp	r2, #9
 8009988:	d81b      	bhi.n	80099c2 <USBD_HID_Setup+0x66>
 800998a:	e8df f002 	tbb	[pc, r2]
 800998e:	0914      	.short	0x0914
 8009990:	1a1a1a1a 	.word	0x1a1a1a1a
 8009994:	050f1a1a 	.word	0x050f1a1a
          hhid->Protocol = (uint8_t)(req->wValue);
 8009998:	788a      	ldrb	r2, [r1, #2]
 800999a:	601a      	str	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800999c:	2400      	movs	r4, #0
          break;
 800999e:	e069      	b.n	8009a74 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 80099a0:	2201      	movs	r2, #1
 80099a2:	4619      	mov	r1, r3
 80099a4:	f000 fe97 	bl	800a6d6 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80099a8:	2400      	movs	r4, #0
          break;
 80099aa:	e063      	b.n	8009a74 <USBD_HID_Setup+0x118>
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 80099ac:	884a      	ldrh	r2, [r1, #2]
 80099ae:	0a12      	lsrs	r2, r2, #8
 80099b0:	605a      	str	r2, [r3, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80099b2:	2400      	movs	r4, #0
          break;
 80099b4:	e05e      	b.n	8009a74 <USBD_HID_Setup+0x118>
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 80099b6:	2201      	movs	r2, #1
 80099b8:	1d19      	adds	r1, r3, #4
 80099ba:	f000 fe8c 	bl	800a6d6 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80099be:	2400      	movs	r4, #0
          break;
 80099c0:	e058      	b.n	8009a74 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 80099c2:	f000 fb0e 	bl	8009fe2 <USBD_CtlError>
          ret = USBD_FAIL;
 80099c6:	2403      	movs	r4, #3
          break;
 80099c8:	e054      	b.n	8009a74 <USBD_HID_Setup+0x118>
      switch (req->bRequest)
 80099ca:	784d      	ldrb	r5, [r1, #1]
 80099cc:	2d0b      	cmp	r5, #11
 80099ce:	d84a      	bhi.n	8009a66 <USBD_HID_Setup+0x10a>
 80099d0:	e8df f005 	tbb	[pc, r5]
 80099d4:	49495006 	.word	0x49495006
 80099d8:	49164949 	.word	0x49164949
 80099dc:	3d2e4949 	.word	0x3d2e4949
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099e0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b03      	cmp	r3, #3
 80099e8:	d003      	beq.n	80099f2 <USBD_HID_Setup+0x96>
            USBD_CtlError(pdev, req);
 80099ea:	f000 fafa 	bl	8009fe2 <USBD_CtlError>
            ret = USBD_FAIL;
 80099ee:	2403      	movs	r4, #3
 80099f0:	e040      	b.n	8009a74 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80099f2:	2202      	movs	r2, #2
 80099f4:	f10d 0106 	add.w	r1, sp, #6
 80099f8:	f000 fe6d 	bl	800a6d6 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80099fc:	462c      	mov	r4, r5
 80099fe:	e039      	b.n	8009a74 <USBD_HID_Setup+0x118>
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009a00:	884b      	ldrh	r3, [r1, #2]
 8009a02:	0a1b      	lsrs	r3, r3, #8
 8009a04:	2b22      	cmp	r3, #34	@ 0x22
 8009a06:	d009      	beq.n	8009a1c <USBD_HID_Setup+0xc0>
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009a08:	2b21      	cmp	r3, #33	@ 0x21
 8009a0a:	d10d      	bne.n	8009a28 <USBD_HID_Setup+0xcc>
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009a0c:	88ca      	ldrh	r2, [r1, #6]
 8009a0e:	2a09      	cmp	r2, #9
 8009a10:	bf28      	it	cs
 8009a12:	2209      	movcs	r2, #9
            pbuf = USBD_HID_Desc;
 8009a14:	491a      	ldr	r1, [pc, #104]	@ (8009a80 <USBD_HID_Setup+0x124>)
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a16:	f000 fe5e 	bl	800a6d6 <USBD_CtlSendData>
          break;
 8009a1a:	e02b      	b.n	8009a74 <USBD_HID_Setup+0x118>
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8009a1c:	88ca      	ldrh	r2, [r1, #6]
 8009a1e:	2a4a      	cmp	r2, #74	@ 0x4a
 8009a20:	bf28      	it	cs
 8009a22:	224a      	movcs	r2, #74	@ 0x4a
            pbuf = HID_MOUSE_ReportDesc;
 8009a24:	4917      	ldr	r1, [pc, #92]	@ (8009a84 <USBD_HID_Setup+0x128>)
 8009a26:	e7f6      	b.n	8009a16 <USBD_HID_Setup+0xba>
            USBD_CtlError(pdev, req);
 8009a28:	f000 fadb 	bl	8009fe2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a2c:	2403      	movs	r4, #3
            break;
 8009a2e:	e021      	b.n	8009a74 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a30:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009a34:	b2d2      	uxtb	r2, r2
 8009a36:	2a03      	cmp	r2, #3
 8009a38:	d003      	beq.n	8009a42 <USBD_HID_Setup+0xe6>
            USBD_CtlError(pdev, req);
 8009a3a:	f000 fad2 	bl	8009fe2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a3e:	2403      	movs	r4, #3
 8009a40:	e018      	b.n	8009a74 <USBD_HID_Setup+0x118>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8009a42:	2201      	movs	r2, #1
 8009a44:	f103 0108 	add.w	r1, r3, #8
 8009a48:	f000 fe45 	bl	800a6d6 <USBD_CtlSendData>
 8009a4c:	e012      	b.n	8009a74 <USBD_HID_Setup+0x118>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009a4e:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8009a52:	b2d2      	uxtb	r2, r2
 8009a54:	2a03      	cmp	r2, #3
 8009a56:	d102      	bne.n	8009a5e <USBD_HID_Setup+0x102>
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009a58:	788a      	ldrb	r2, [r1, #2]
 8009a5a:	609a      	str	r2, [r3, #8]
 8009a5c:	e00a      	b.n	8009a74 <USBD_HID_Setup+0x118>
            USBD_CtlError(pdev, req);
 8009a5e:	f000 fac0 	bl	8009fe2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009a62:	2403      	movs	r4, #3
 8009a64:	e006      	b.n	8009a74 <USBD_HID_Setup+0x118>
          USBD_CtlError(pdev, req);
 8009a66:	f000 fabc 	bl	8009fe2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009a6a:	2403      	movs	r4, #3
          break;
 8009a6c:	e002      	b.n	8009a74 <USBD_HID_Setup+0x118>
      USBD_CtlError(pdev, req);
 8009a6e:	f000 fab8 	bl	8009fe2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009a72:	2403      	movs	r4, #3
}
 8009a74:	4620      	mov	r0, r4
 8009a76:	b003      	add	sp, #12
 8009a78:	bd30      	pop	{r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8009a7a:	2403      	movs	r4, #3
 8009a7c:	e7fa      	b.n	8009a74 <USBD_HID_Setup+0x118>
 8009a7e:	bf00      	nop
 8009a80:	2400008c 	.word	0x2400008c
 8009a84:	24000034 	.word	0x24000034

08009a88 <USBD_HID_DeInit>:
{
 8009a88:	b510      	push	{r4, lr}
 8009a8a:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009a8c:	2181      	movs	r1, #129	@ 0x81
 8009a8e:	f002 fd23 	bl	800c4d8 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009a92:	2300      	movs	r3, #0
 8009a94:	8723      	strh	r3, [r4, #56]	@ 0x38
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 8009a96:	8763      	strh	r3, [r4, #58]	@ 0x3a
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009a98:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009a9c:	33b0      	adds	r3, #176	@ 0xb0
 8009a9e:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 8009aa2:	b138      	cbz	r0, 8009ab4 <USBD_HID_DeInit+0x2c>
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009aa4:	f002 fcfa 	bl	800c49c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009aa8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009aac:	33b0      	adds	r3, #176	@ 0xb0
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	bd10      	pop	{r4, pc}

08009ab8 <USBD_HID_Init>:
{
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4604      	mov	r4, r0
  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009abc:	2010      	movs	r0, #16
 8009abe:	f002 fce9 	bl	800c494 <USBD_static_malloc>
  if (hhid == NULL)
 8009ac2:	b1b0      	cbz	r0, 8009af2 <USBD_HID_Init+0x3a>
 8009ac4:	4605      	mov	r5, r0
  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 8009ac6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009aca:	33b0      	adds	r3, #176	@ 0xb0
 8009acc:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009ad0:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ad4:	7c23      	ldrb	r3, [r4, #16]
 8009ad6:	b9a3      	cbnz	r3, 8009b02 <USBD_HID_Init+0x4a>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 8009ad8:	2307      	movs	r3, #7
 8009ada:	8763      	strh	r3, [r4, #58]	@ 0x3a
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8009adc:	2304      	movs	r3, #4
 8009ade:	2203      	movs	r2, #3
 8009ae0:	2181      	movs	r1, #129	@ 0x81
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	f002 fced 	bl	800c4c2 <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	8723      	strh	r3, [r4, #56]	@ 0x38
  hhid->state = USBD_HID_IDLE;
 8009aec:	2000      	movs	r0, #0
 8009aee:	7328      	strb	r0, [r5, #12]
}
 8009af0:	bd38      	pop	{r3, r4, r5, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009af2:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8009af6:	33b0      	adds	r3, #176	@ 0xb0
 8009af8:	2200      	movs	r2, #0
 8009afa:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009afe:	2002      	movs	r0, #2
 8009b00:	e7f6      	b.n	8009af0 <USBD_HID_Init+0x38>
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8009b02:	2301      	movs	r3, #1
 8009b04:	8763      	strh	r3, [r4, #58]	@ 0x3a
 8009b06:	e7e9      	b.n	8009adc <USBD_HID_Init+0x24>

08009b08 <USBD_HID_SendReport>:
{
 8009b08:	b510      	push	{r4, lr}
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b0a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009b0e:	f103 0cb0 	add.w	ip, r3, #176	@ 0xb0
 8009b12:	f850 302c 	ldr.w	r3, [r0, ip, lsl #2]
  if (hhid == NULL)
 8009b16:	b1bb      	cbz	r3, 8009b48 <USBD_HID_SendReport+0x40>
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b18:	f890 c29c 	ldrb.w	ip, [r0, #668]	@ 0x29c
 8009b1c:	fa5f fc8c 	uxtb.w	ip, ip
 8009b20:	f1bc 0f03 	cmp.w	ip, #3
 8009b24:	d002      	beq.n	8009b2c <USBD_HID_SendReport+0x24>
  return (uint8_t)USBD_OK;
 8009b26:	2400      	movs	r4, #0
}
 8009b28:	4620      	mov	r0, r4
 8009b2a:	bd10      	pop	{r4, pc}
    if (hhid->state == USBD_HID_IDLE)
 8009b2c:	7b1c      	ldrb	r4, [r3, #12]
 8009b2e:	b10c      	cbz	r4, 8009b34 <USBD_HID_SendReport+0x2c>
  return (uint8_t)USBD_OK;
 8009b30:	2400      	movs	r4, #0
 8009b32:	e7f9      	b.n	8009b28 <USBD_HID_SendReport+0x20>
      hhid->state = USBD_HID_BUSY;
 8009b34:	f04f 0c01 	mov.w	ip, #1
 8009b38:	f883 c00c 	strb.w	ip, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8009b3c:	4613      	mov	r3, r2
 8009b3e:	460a      	mov	r2, r1
 8009b40:	2181      	movs	r1, #129	@ 0x81
 8009b42:	f002 fce9 	bl	800c518 <USBD_LL_Transmit>
 8009b46:	e7ef      	b.n	8009b28 <USBD_HID_SendReport+0x20>
    return (uint8_t)USBD_FAIL;
 8009b48:	2403      	movs	r4, #3
 8009b4a:	e7ed      	b.n	8009b28 <USBD_HID_SendReport+0x20>

08009b4c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009b4c:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b4e:	b190      	cbz	r0, 8009b76 <USBD_Init+0x2a>
 8009b50:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009b52:	2000      	movs	r0, #0
 8009b54:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009b58:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009b5c:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b60:	b109      	cbz	r1, 8009b66 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8009b62:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b66:	2101      	movs	r1, #1
 8009b68:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009b6c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f002 fc44 	bl	800c3fc <USBD_LL_Init>

  return ret;
}
 8009b74:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 8009b76:	4805      	ldr	r0, [pc, #20]	@ (8009b8c <USBD_Init+0x40>)
 8009b78:	f002 ffea 	bl	800cb50 <iprintf>
 8009b7c:	4804      	ldr	r0, [pc, #16]	@ (8009b90 <USBD_Init+0x44>)
 8009b7e:	f002 ffe7 	bl	800cb50 <iprintf>
 8009b82:	200a      	movs	r0, #10
 8009b84:	f002 fff6 	bl	800cb74 <putchar>
    return USBD_FAIL;
 8009b88:	2003      	movs	r0, #3
 8009b8a:	e7f3      	b.n	8009b74 <USBD_Init+0x28>
 8009b8c:	0800d8bc 	.word	0x0800d8bc
 8009b90:	0800d8c4 	.word	0x0800d8c4

08009b94 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b94:	b510      	push	{r4, lr}
 8009b96:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8009b9e:	b1b9      	cbz	r1, 8009bd0 <USBD_RegisterClass+0x3c>
 8009ba0:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009ba2:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009ba6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009baa:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8009bac:	b142      	cbz	r2, 8009bc0 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009bae:	33ae      	adds	r3, #174	@ 0xae
 8009bb0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8009bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb6:	f10d 0006 	add.w	r0, sp, #6
 8009bba:	4798      	blx	r3
 8009bbc:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009bc0:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8009bca:	2000      	movs	r0, #0
}
 8009bcc:	b002      	add	sp, #8
 8009bce:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 8009bd0:	4805      	ldr	r0, [pc, #20]	@ (8009be8 <USBD_RegisterClass+0x54>)
 8009bd2:	f002 ffbd 	bl	800cb50 <iprintf>
 8009bd6:	4805      	ldr	r0, [pc, #20]	@ (8009bec <USBD_RegisterClass+0x58>)
 8009bd8:	f002 ffba 	bl	800cb50 <iprintf>
 8009bdc:	200a      	movs	r0, #10
 8009bde:	f002 ffc9 	bl	800cb74 <putchar>
    return USBD_FAIL;
 8009be2:	2003      	movs	r0, #3
 8009be4:	e7f2      	b.n	8009bcc <USBD_RegisterClass+0x38>
 8009be6:	bf00      	nop
 8009be8:	0800d8bc 	.word	0x0800d8bc
 8009bec:	0800d8dc 	.word	0x0800d8dc

08009bf0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009bf0:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009bf2:	f002 fc5e 	bl	800c4b2 <USBD_LL_Start>
}
 8009bf6:	bd08      	pop	{r3, pc}

08009bf8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bf8:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009bfa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009bfe:	b113      	cbz	r3, 8009c06 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009c04:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8009c06:	2000      	movs	r0, #0
 8009c08:	e7fc      	b.n	8009c04 <USBD_SetClassConfig+0xc>

08009c0a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c0a:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009c0c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	4798      	blx	r3
 8009c14:	b900      	cbnz	r0, 8009c18 <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009c16:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8009c18:	2003      	movs	r0, #3
 8009c1a:	e7fc      	b.n	8009c16 <USBD_ClrClassConfig+0xc>

08009c1c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c1c:	b538      	push	{r3, r4, r5, lr}
 8009c1e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c20:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8009c24:	4628      	mov	r0, r5
 8009c26:	f000 f9c8 	bl	8009fba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c30:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8009c34:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c38:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8009c3c:	f001 031f 	and.w	r3, r1, #31
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d007      	beq.n	8009c54 <USBD_LL_SetupStage+0x38>
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	d00a      	beq.n	8009c5e <USBD_LL_SetupStage+0x42>
 8009c48:	b973      	cbnz	r3, 8009c68 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f000 fb89 	bl	800a364 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009c54:	4629      	mov	r1, r5
 8009c56:	4620      	mov	r0, r4
 8009c58:	f000 fbbf 	bl	800a3da <USBD_StdItfReq>
      break;
 8009c5c:	e7f9      	b.n	8009c52 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009c5e:	4629      	mov	r1, r5
 8009c60:	4620      	mov	r0, r4
 8009c62:	f000 fbfc 	bl	800a45e <USBD_StdEPReq>
      break;
 8009c66:	e7f4      	b.n	8009c52 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009c68:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8009c6c:	4620      	mov	r0, r4
 8009c6e:	f002 fc3b 	bl	800c4e8 <USBD_LL_StallEP>
      break;
 8009c72:	e7ee      	b.n	8009c52 <USBD_LL_SetupStage+0x36>

08009c74 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009c84:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8009c86:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009c8a:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009c8e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009c92:	b1db      	cbz	r3, 8009ccc <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009c94:	685b      	ldr	r3, [r3, #4]
 8009c96:	b1db      	cbz	r3, 8009cd0 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009c98:	2100      	movs	r1, #0
 8009c9a:	4798      	blx	r3
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	b9c8      	cbnz	r0, 8009cd4 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ca0:	2340      	movs	r3, #64	@ 0x40
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	4611      	mov	r1, r2
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	f002 fc0b 	bl	800c4c2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009cac:	2601      	movs	r6, #1
 8009cae:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cb2:	2540      	movs	r5, #64	@ 0x40
 8009cb4:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009cb8:	462b      	mov	r3, r5
 8009cba:	2200      	movs	r2, #0
 8009cbc:	2180      	movs	r1, #128	@ 0x80
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f002 fbff 	bl	800c4c2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009cc4:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009cc6:	6225      	str	r5, [r4, #32]

  return ret;
}
 8009cc8:	4638      	mov	r0, r7
 8009cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8009ccc:	2700      	movs	r7, #0
 8009cce:	e7e7      	b.n	8009ca0 <USBD_LL_Reset+0x2c>
 8009cd0:	2700      	movs	r7, #0
 8009cd2:	e7e5      	b.n	8009ca0 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8009cd4:	2703      	movs	r7, #3
 8009cd6:	e7e3      	b.n	8009ca0 <USBD_LL_Reset+0x2c>

08009cd8 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8009cd8:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8009cda:	2000      	movs	r0, #0
 8009cdc:	4770      	bx	lr

08009cde <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009cde:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	2b04      	cmp	r3, #4
 8009ce6:	d004      	beq.n	8009cf2 <USBD_LL_Suspend+0x14>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009ce8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009cf2:	2304      	movs	r3, #4
 8009cf4:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8009cf8:	2000      	movs	r0, #0
 8009cfa:	4770      	bx	lr

08009cfc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009cfc:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b04      	cmp	r3, #4
 8009d04:	d001      	beq.n	8009d0a <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8009d06:	2000      	movs	r0, #0
 8009d08:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8009d0a:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8009d14:	e7f7      	b.n	8009d06 <USBD_LL_Resume+0xa>

08009d16 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009d16:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d18:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	2b03      	cmp	r3, #3
 8009d20:	d001      	beq.n	8009d26 <USBD_LL_SOF+0x10>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8009d22:	2000      	movs	r0, #0
 8009d24:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8009d26:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d0f9      	beq.n	8009d22 <USBD_LL_SOF+0xc>
      if (pdev->pClass[0]->SOF != NULL)
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d0f6      	beq.n	8009d22 <USBD_LL_SOF+0xc>
        (void)pdev->pClass[0]->SOF(pdev);
 8009d34:	4798      	blx	r3
 8009d36:	e7f4      	b.n	8009d22 <USBD_LL_SOF+0xc>

08009d38 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009d38:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8009d3a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009d3e:	33ae      	adds	r3, #174	@ 0xae
 8009d40:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8009d44:	b15a      	cbz	r2, 8009d5e <USBD_LL_IsoINIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d46:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009d4a:	b2db      	uxtb	r3, r3
 8009d4c:	2b03      	cmp	r3, #3
 8009d4e:	d001      	beq.n	8009d54 <USBD_LL_IsoINIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8009d50:	2000      	movs	r0, #0
}
 8009d52:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009d54:	6a13      	ldr	r3, [r2, #32]
 8009d56:	b123      	cbz	r3, 8009d62 <USBD_LL_IsoINIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009d58:	4798      	blx	r3
  return USBD_OK;
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	e7f9      	b.n	8009d52 <USBD_LL_IsoINIncomplete+0x1a>
    return USBD_FAIL;
 8009d5e:	2003      	movs	r0, #3
 8009d60:	e7f7      	b.n	8009d52 <USBD_LL_IsoINIncomplete+0x1a>
  return USBD_OK;
 8009d62:	2000      	movs	r0, #0
 8009d64:	e7f5      	b.n	8009d52 <USBD_LL_IsoINIncomplete+0x1a>

08009d66 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009d66:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8009d68:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8009d6c:	33ae      	adds	r3, #174	@ 0xae
 8009d6e:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8009d72:	b15a      	cbz	r2, 8009d8c <USBD_LL_IsoOUTIncomplete+0x26>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d74:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	2b03      	cmp	r3, #3
 8009d7c:	d001      	beq.n	8009d82 <USBD_LL_IsoOUTIncomplete+0x1c>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8009d7e:	2000      	movs	r0, #0
}
 8009d80:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009d82:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8009d84:	b123      	cbz	r3, 8009d90 <USBD_LL_IsoOUTIncomplete+0x2a>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009d86:	4798      	blx	r3
  return USBD_OK;
 8009d88:	2000      	movs	r0, #0
 8009d8a:	e7f9      	b.n	8009d80 <USBD_LL_IsoOUTIncomplete+0x1a>
    return USBD_FAIL;
 8009d8c:	2003      	movs	r0, #3
 8009d8e:	e7f7      	b.n	8009d80 <USBD_LL_IsoOUTIncomplete+0x1a>
  return USBD_OK;
 8009d90:	2000      	movs	r0, #0
 8009d92:	e7f5      	b.n	8009d80 <USBD_LL_IsoOUTIncomplete+0x1a>

08009d94 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8009d94:	2000      	movs	r0, #0
 8009d96:	4770      	bx	lr

08009d98 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d98:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009da0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8009da4:	b123      	cbz	r3, 8009db0 <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	7901      	ldrb	r1, [r0, #4]
 8009daa:	4798      	blx	r3
 8009dac:	b910      	cbnz	r0, 8009db4 <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8009dae:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 8009db0:	2000      	movs	r0, #0
 8009db2:	e7fc      	b.n	8009dae <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 8009db4:	2003      	movs	r0, #3
 8009db6:	e7fa      	b.n	8009dae <USBD_LL_DevDisconnected+0x16>

08009db8 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009db8:	2000      	movs	r0, #0
 8009dba:	4770      	bx	lr

08009dbc <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8009dbc:	2000      	movs	r0, #0
 8009dbe:	4770      	bx	lr

08009dc0 <USBD_LL_DataOutStage>:
{
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4604      	mov	r4, r0
  if (epnum == 0U)
 8009dc4:	460d      	mov	r5, r1
 8009dc6:	2900      	cmp	r1, #0
 8009dc8:	d142      	bne.n	8009e50 <USBD_LL_DataOutStage+0x90>
 8009dca:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009dcc:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8009dd0:	2a03      	cmp	r2, #3
 8009dd2:	d001      	beq.n	8009dd8 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 8009dd4:	4608      	mov	r0, r1
}
 8009dd6:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009dd8:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8009ddc:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 8009de0:	4291      	cmp	r1, r2
 8009de2:	d809      	bhi.n	8009df8 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 8009de4:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8009de8:	f003 031f 	and.w	r3, r3, #31
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d00e      	beq.n	8009e0e <USBD_LL_DataOutStage+0x4e>
 8009df0:	2b02      	cmp	r3, #2
 8009df2:	d01b      	beq.n	8009e2c <USBD_LL_DataOutStage+0x6c>
 8009df4:	4628      	mov	r0, r5
 8009df6:	e00f      	b.n	8009e18 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8009df8:	1a89      	subs	r1, r1, r2
 8009dfa:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009dfe:	428a      	cmp	r2, r1
 8009e00:	bf28      	it	cs
 8009e02:	460a      	movcs	r2, r1
 8009e04:	4619      	mov	r1, r3
 8009e06:	f000 fc7b 	bl	800a700 <USBD_CtlContinueRx>
  return USBD_OK;
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	e7e3      	b.n	8009dd6 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009e0e:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8009e12:	f7ff ffd1 	bl	8009db8 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009e16:	b920      	cbnz	r0, 8009e22 <USBD_LL_DataOutStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e18:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009e1c:	b2db      	uxtb	r3, r3
 8009e1e:	2b03      	cmp	r3, #3
 8009e20:	d009      	beq.n	8009e36 <USBD_LL_DataOutStage+0x76>
        (void)USBD_CtlSendStatus(pdev);
 8009e22:	4620      	mov	r0, r4
 8009e24:	f000 fc74 	bl	800a710 <USBD_CtlSendStatus>
  return USBD_OK;
 8009e28:	4628      	mov	r0, r5
 8009e2a:	e7d4      	b.n	8009dd6 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009e2c:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 8009e30:	f7ff ffc4 	bl	8009dbc <USBD_CoreFindEP>
            break;
 8009e34:	e7ef      	b.n	8009e16 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009e36:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009e3a:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009e3e:	691a      	ldr	r2, [r3, #16]
 8009e40:	2a00      	cmp	r2, #0
 8009e42:	d0ee      	beq.n	8009e22 <USBD_LL_DataOutStage+0x62>
              pdev->classId = idx;
 8009e44:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009e48:	691b      	ldr	r3, [r3, #16]
 8009e4a:	4620      	mov	r0, r4
 8009e4c:	4798      	blx	r3
 8009e4e:	e7e8      	b.n	8009e22 <USBD_LL_DataOutStage+0x62>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009e50:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8009e54:	f7ff ffb2 	bl	8009dbc <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009e58:	b990      	cbnz	r0, 8009e80 <USBD_LL_DataOutStage+0xc0>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e5a:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009e5e:	b2db      	uxtb	r3, r3
 8009e60:	2b03      	cmp	r3, #3
 8009e62:	d1b8      	bne.n	8009dd6 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 8009e64:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009e68:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009e6c:	699a      	ldr	r2, [r3, #24]
 8009e6e:	2a00      	cmp	r2, #0
 8009e70:	d0b1      	beq.n	8009dd6 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 8009e72:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009e76:	699b      	ldr	r3, [r3, #24]
 8009e78:	4629      	mov	r1, r5
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	4798      	blx	r3
      if (ret != USBD_OK)
 8009e7e:	e7aa      	b.n	8009dd6 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8009e80:	2000      	movs	r0, #0
 8009e82:	e7a8      	b.n	8009dd6 <USBD_LL_DataOutStage+0x16>

08009e84 <USBD_LL_DataInStage>:
{
 8009e84:	b538      	push	{r3, r4, r5, lr}
 8009e86:	4604      	mov	r4, r0
  if (epnum == 0U)
 8009e88:	460d      	mov	r5, r1
 8009e8a:	2900      	cmp	r1, #0
 8009e8c:	d14b      	bne.n	8009f26 <USBD_LL_DataInStage+0xa2>
 8009e8e:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e90:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 8009e94:	2a02      	cmp	r2, #2
 8009e96:	d007      	beq.n	8009ea8 <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 8009e98:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8009e9c:	b118      	cbz	r0, 8009ea6 <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 8009ea4:	4628      	mov	r0, r5
}
 8009ea6:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009ea8:	69c2      	ldr	r2, [r0, #28]
 8009eaa:	6a01      	ldr	r1, [r0, #32]
 8009eac:	428a      	cmp	r2, r1
 8009eae:	d80e      	bhi.n	8009ece <USBD_LL_DataInStage+0x4a>
        if ((pep->maxpacket == pep->rem_length) &&
 8009eb0:	428a      	cmp	r2, r1
 8009eb2:	d018      	beq.n	8009ee6 <USBD_LL_DataInStage+0x62>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009eb4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	2b03      	cmp	r3, #3
 8009ebc:	d027      	beq.n	8009f0e <USBD_LL_DataInStage+0x8a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ebe:	2180      	movs	r1, #128	@ 0x80
 8009ec0:	4620      	mov	r0, r4
 8009ec2:	f002 fb11 	bl	800c4e8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	f000 fc2d 	bl	800a726 <USBD_CtlReceiveStatus>
 8009ecc:	e7e4      	b.n	8009e98 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009ece:	1a52      	subs	r2, r2, r1
 8009ed0:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	f000 fc0c 	bl	800a6f0 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ed8:	2300      	movs	r3, #0
 8009eda:	461a      	mov	r2, r3
 8009edc:	4619      	mov	r1, r3
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f002 fb22 	bl	800c528 <USBD_LL_PrepareReceive>
 8009ee4:	e7d8      	b.n	8009e98 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8009ee6:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8009ee8:	4299      	cmp	r1, r3
 8009eea:	d8e3      	bhi.n	8009eb4 <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8009eec:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d2df      	bcs.n	8009eb4 <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	f000 fbfa 	bl	800a6f0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009efc:	2100      	movs	r1, #0
 8009efe:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f02:	460b      	mov	r3, r1
 8009f04:	460a      	mov	r2, r1
 8009f06:	4620      	mov	r0, r4
 8009f08:	f002 fb0e 	bl	800c528 <USBD_LL_PrepareReceive>
 8009f0c:	e7c4      	b.n	8009e98 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009f0e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8009f12:	68da      	ldr	r2, [r3, #12]
 8009f14:	2a00      	cmp	r2, #0
 8009f16:	d0d2      	beq.n	8009ebe <USBD_LL_DataInStage+0x3a>
              pdev->classId = 0U;
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009f1e:	68db      	ldr	r3, [r3, #12]
 8009f20:	4620      	mov	r0, r4
 8009f22:	4798      	blx	r3
 8009f24:	e7cb      	b.n	8009ebe <USBD_LL_DataInStage+0x3a>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009f26:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 8009f2a:	f7ff ff47 	bl	8009dbc <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f2e:	b990      	cbnz	r0, 8009f56 <USBD_LL_DataInStage+0xd2>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f30:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d1b5      	bne.n	8009ea6 <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 8009f3a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8009f3e:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8009f42:	695a      	ldr	r2, [r3, #20]
 8009f44:	2a00      	cmp	r2, #0
 8009f46:	d0ae      	beq.n	8009ea6 <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 8009f48:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009f4c:	695b      	ldr	r3, [r3, #20]
 8009f4e:	4629      	mov	r1, r5
 8009f50:	4620      	mov	r0, r4
 8009f52:	4798      	blx	r3
          if (ret != USBD_OK)
 8009f54:	e7a7      	b.n	8009ea6 <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 8009f56:	2000      	movs	r0, #0
 8009f58:	e7a5      	b.n	8009ea6 <USBD_LL_DataInStage+0x22>

08009f5a <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 8009f5a:	880b      	ldrh	r3, [r1, #0]
 8009f5c:	7802      	ldrb	r2, [r0, #0]
 8009f5e:	4413      	add	r3, r2
 8009f60:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009f62:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 8009f64:	4418      	add	r0, r3
 8009f66:	4770      	bx	lr

08009f68 <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 8009f68:	8842      	ldrh	r2, [r0, #2]
 8009f6a:	7803      	ldrb	r3, [r0, #0]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d918      	bls.n	8009fa2 <USBD_GetEpDesc+0x3a>
{
 8009f70:	b530      	push	{r4, r5, lr}
 8009f72:	b083      	sub	sp, #12
 8009f74:	4604      	mov	r4, r0
 8009f76:	460d      	mov	r5, r1
    ptr = desc->bLength;
 8009f78:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 8009f7c:	8863      	ldrh	r3, [r4, #2]
 8009f7e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d20a      	bcs.n	8009f9c <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009f86:	f10d 0106 	add.w	r1, sp, #6
 8009f8a:	f7ff ffe6 	bl	8009f5a <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009f8e:	7843      	ldrb	r3, [r0, #1]
 8009f90:	2b05      	cmp	r3, #5
 8009f92:	d1f3      	bne.n	8009f7c <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8009f94:	7883      	ldrb	r3, [r0, #2]
 8009f96:	42ab      	cmp	r3, r5
 8009f98:	d1f0      	bne.n	8009f7c <USBD_GetEpDesc+0x14>
 8009f9a:	e000      	b.n	8009f9e <USBD_GetEpDesc+0x36>
 8009f9c:	2000      	movs	r0, #0
}
 8009f9e:	b003      	add	sp, #12
 8009fa0:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009fa2:	2000      	movs	r0, #0
}
 8009fa4:	4770      	bx	lr

08009fa6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009fa6:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8009fa8:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8009faa:	e002      	b.n	8009fb2 <USBD_GetLen+0xc>
  {
    len++;
 8009fac:	3001      	adds	r0, #1
 8009fae:	b2c0      	uxtb	r0, r0
    pbuff++;
 8009fb0:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8009fb2:	781a      	ldrb	r2, [r3, #0]
 8009fb4:	2a00      	cmp	r2, #0
 8009fb6:	d1f9      	bne.n	8009fac <USBD_GetLen+0x6>
  }

  return len;
}
 8009fb8:	4770      	bx	lr

08009fba <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8009fba:	780b      	ldrb	r3, [r1, #0]
 8009fbc:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8009fbe:	784b      	ldrb	r3, [r1, #1]
 8009fc0:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8009fc2:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8009fc4:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009fc6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8009fca:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8009fcc:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8009fce:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009fd0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8009fd4:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8009fd6:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8009fd8:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009fda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8009fde:	80c3      	strh	r3, [r0, #6]
}
 8009fe0:	4770      	bx	lr

08009fe2 <USBD_CtlError>:
{
 8009fe2:	b510      	push	{r4, lr}
 8009fe4:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fe6:	2180      	movs	r1, #128	@ 0x80
 8009fe8:	f002 fa7e 	bl	800c4e8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009fec:	2100      	movs	r1, #0
 8009fee:	4620      	mov	r0, r4
 8009ff0:	f002 fa7a 	bl	800c4e8 <USBD_LL_StallEP>
}
 8009ff4:	bd10      	pop	{r4, pc}

08009ff6 <USBD_GetDescriptor>:
{
 8009ff6:	b530      	push	{r4, r5, lr}
 8009ff8:	b083      	sub	sp, #12
 8009ffa:	4604      	mov	r4, r0
 8009ffc:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8009ffe:	2300      	movs	r3, #0
 800a000:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800a004:	884a      	ldrh	r2, [r1, #2]
 800a006:	0a13      	lsrs	r3, r2, #8
 800a008:	3b01      	subs	r3, #1
 800a00a:	2b06      	cmp	r3, #6
 800a00c:	f200 80ab 	bhi.w	800a166 <USBD_GetDescriptor+0x170>
 800a010:	e8df f003 	tbb	[pc, r3]
 800a014:	a9331f04 	.word	0xa9331f04
 800a018:	8da9      	.short	0x8da9
 800a01a:	9a          	.byte	0x9a
 800a01b:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a01c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f10d 0106 	add.w	r1, sp, #6
 800a026:	7c00      	ldrb	r0, [r0, #16]
 800a028:	4798      	blx	r3
  if (req->wLength != 0U)
 800a02a:	88ea      	ldrh	r2, [r5, #6]
 800a02c:	2a00      	cmp	r2, #0
 800a02e:	f000 80a3 	beq.w	800a178 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 800a032:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a036:	2b00      	cmp	r3, #0
 800a038:	f000 8099 	beq.w	800a16e <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 800a03c:	429a      	cmp	r2, r3
 800a03e:	bf28      	it	cs
 800a040:	461a      	movcs	r2, r3
 800a042:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a046:	4601      	mov	r1, r0
 800a048:	4620      	mov	r0, r4
 800a04a:	f000 fb44 	bl	800a6d6 <USBD_CtlSendData>
}
 800a04e:	b003      	add	sp, #12
 800a050:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a052:	7c03      	ldrb	r3, [r0, #16]
 800a054:	b943      	cbnz	r3, 800a068 <USBD_GetDescriptor+0x72>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a056:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a05a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a05c:	f10d 0006 	add.w	r0, sp, #6
 800a060:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a062:	2302      	movs	r3, #2
 800a064:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a066:	e7e0      	b.n	800a02a <USBD_GetDescriptor+0x34>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a068:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a06c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a06e:	f10d 0006 	add.w	r0, sp, #6
 800a072:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a074:	2302      	movs	r3, #2
 800a076:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a078:	e7d7      	b.n	800a02a <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 800a07a:	b2d2      	uxtb	r2, r2
 800a07c:	2a05      	cmp	r2, #5
 800a07e:	d852      	bhi.n	800a126 <USBD_GetDescriptor+0x130>
 800a080:	e8df f002 	tbb	[pc, r2]
 800a084:	2a1d1003 	.word	0x2a1d1003
 800a088:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a08a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	b123      	cbz	r3, 800a09c <USBD_GetDescriptor+0xa6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a092:	f10d 0106 	add.w	r1, sp, #6
 800a096:	7c00      	ldrb	r0, [r0, #16]
 800a098:	4798      	blx	r3
  if (err != 0U)
 800a09a:	e7c6      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a09c:	4629      	mov	r1, r5
 800a09e:	f7ff ffa0 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a0a2:	e7d4      	b.n	800a04e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a0a4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	b123      	cbz	r3, 800a0b6 <USBD_GetDescriptor+0xc0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a0ac:	f10d 0106 	add.w	r1, sp, #6
 800a0b0:	7c00      	ldrb	r0, [r0, #16]
 800a0b2:	4798      	blx	r3
  if (err != 0U)
 800a0b4:	e7b9      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a0b6:	4629      	mov	r1, r5
 800a0b8:	f7ff ff93 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a0bc:	e7c7      	b.n	800a04e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a0be:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	b123      	cbz	r3, 800a0d0 <USBD_GetDescriptor+0xda>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a0c6:	f10d 0106 	add.w	r1, sp, #6
 800a0ca:	7c00      	ldrb	r0, [r0, #16]
 800a0cc:	4798      	blx	r3
  if (err != 0U)
 800a0ce:	e7ac      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a0d0:	4629      	mov	r1, r5
 800a0d2:	f7ff ff86 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a0d6:	e7ba      	b.n	800a04e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a0d8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a0dc:	691b      	ldr	r3, [r3, #16]
 800a0de:	b123      	cbz	r3, 800a0ea <USBD_GetDescriptor+0xf4>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a0e0:	f10d 0106 	add.w	r1, sp, #6
 800a0e4:	7c00      	ldrb	r0, [r0, #16]
 800a0e6:	4798      	blx	r3
  if (err != 0U)
 800a0e8:	e79f      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a0ea:	4629      	mov	r1, r5
 800a0ec:	f7ff ff79 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a0f0:	e7ad      	b.n	800a04e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a0f2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a0f6:	695b      	ldr	r3, [r3, #20]
 800a0f8:	b123      	cbz	r3, 800a104 <USBD_GetDescriptor+0x10e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a0fa:	f10d 0106 	add.w	r1, sp, #6
 800a0fe:	7c00      	ldrb	r0, [r0, #16]
 800a100:	4798      	blx	r3
  if (err != 0U)
 800a102:	e792      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a104:	4629      	mov	r1, r5
 800a106:	f7ff ff6c 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a10a:	e7a0      	b.n	800a04e <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a10c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	b123      	cbz	r3, 800a11e <USBD_GetDescriptor+0x128>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a114:	f10d 0106 	add.w	r1, sp, #6
 800a118:	7c00      	ldrb	r0, [r0, #16]
 800a11a:	4798      	blx	r3
  if (err != 0U)
 800a11c:	e785      	b.n	800a02a <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800a11e:	4629      	mov	r1, r5
 800a120:	f7ff ff5f 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a124:	e793      	b.n	800a04e <USBD_GetDescriptor+0x58>
          USBD_CtlError(pdev, req);
 800a126:	4629      	mov	r1, r5
 800a128:	f7ff ff5b 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a12c:	e78f      	b.n	800a04e <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a12e:	7c03      	ldrb	r3, [r0, #16]
 800a130:	b933      	cbnz	r3, 800a140 <USBD_GetDescriptor+0x14a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a132:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a138:	f10d 0006 	add.w	r0, sp, #6
 800a13c:	4798      	blx	r3
  if (err != 0U)
 800a13e:	e774      	b.n	800a02a <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800a140:	4629      	mov	r1, r5
 800a142:	f7ff ff4e 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a146:	e782      	b.n	800a04e <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a148:	7c03      	ldrb	r3, [r0, #16]
 800a14a:	b943      	cbnz	r3, 800a15e <USBD_GetDescriptor+0x168>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a14c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800a150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a152:	f10d 0006 	add.w	r0, sp, #6
 800a156:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a158:	2307      	movs	r3, #7
 800a15a:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a15c:	e765      	b.n	800a02a <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800a15e:	4629      	mov	r1, r5
 800a160:	f7ff ff3f 	bl	8009fe2 <USBD_CtlError>
  if (err != 0U)
 800a164:	e773      	b.n	800a04e <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 800a166:	4629      	mov	r1, r5
 800a168:	f7ff ff3b 	bl	8009fe2 <USBD_CtlError>
    return;
 800a16c:	e76f      	b.n	800a04e <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 800a16e:	4629      	mov	r1, r5
 800a170:	4620      	mov	r0, r4
 800a172:	f7ff ff36 	bl	8009fe2 <USBD_CtlError>
 800a176:	e76a      	b.n	800a04e <USBD_GetDescriptor+0x58>
    (void)USBD_CtlSendStatus(pdev);
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 fac9 	bl	800a710 <USBD_CtlSendStatus>
 800a17e:	e766      	b.n	800a04e <USBD_GetDescriptor+0x58>

0800a180 <USBD_SetAddress>:
{
 800a180:	b538      	push	{r3, r4, r5, lr}
 800a182:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a184:	888b      	ldrh	r3, [r1, #4]
 800a186:	b9fb      	cbnz	r3, 800a1c8 <USBD_SetAddress+0x48>
 800a188:	88cb      	ldrh	r3, [r1, #6]
 800a18a:	b9eb      	cbnz	r3, 800a1c8 <USBD_SetAddress+0x48>
 800a18c:	884b      	ldrh	r3, [r1, #2]
 800a18e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a190:	d81a      	bhi.n	800a1c8 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a192:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a196:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	2b03      	cmp	r3, #3
 800a19e:	d00c      	beq.n	800a1ba <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800a1a0:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	f002 f9af 	bl	800c508 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a1aa:	4620      	mov	r0, r4
 800a1ac:	f000 fab0 	bl	800a710 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800a1b0:	b135      	cbz	r5, 800a1c0 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1b2:	2302      	movs	r3, #2
 800a1b4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800a1b8:	e009      	b.n	800a1ce <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800a1ba:	f7ff ff12 	bl	8009fe2 <USBD_CtlError>
 800a1be:	e006      	b.n	800a1ce <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800a1c6:	e002      	b.n	800a1ce <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f7ff ff0a 	bl	8009fe2 <USBD_CtlError>
}
 800a1ce:	bd38      	pop	{r3, r4, r5, pc}

0800a1d0 <USBD_SetConfig>:
{
 800a1d0:	b570      	push	{r4, r5, r6, lr}
 800a1d2:	4604      	mov	r4, r0
 800a1d4:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800a1d6:	788d      	ldrb	r5, [r1, #2]
 800a1d8:	4b2f      	ldr	r3, [pc, #188]	@ (800a298 <USBD_SetConfig+0xc8>)
 800a1da:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a1dc:	2d01      	cmp	r5, #1
 800a1de:	d810      	bhi.n	800a202 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800a1e0:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	2b02      	cmp	r3, #2
 800a1e8:	d00f      	beq.n	800a20a <USBD_SetConfig+0x3a>
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d026      	beq.n	800a23c <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 800a1ee:	f7ff fef8 	bl	8009fe2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1f2:	4b29      	ldr	r3, [pc, #164]	@ (800a298 <USBD_SetConfig+0xc8>)
 800a1f4:	7819      	ldrb	r1, [r3, #0]
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f7ff fd07 	bl	8009c0a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a1fc:	2503      	movs	r5, #3
}
 800a1fe:	4628      	mov	r0, r5
 800a200:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800a202:	f7ff feee 	bl	8009fe2 <USBD_CtlError>
    return USBD_FAIL;
 800a206:	2503      	movs	r5, #3
 800a208:	e7f9      	b.n	800a1fe <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800a20a:	b1a5      	cbz	r5, 800a236 <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 800a20c:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a20e:	4629      	mov	r1, r5
 800a210:	f7ff fcf2 	bl	8009bf8 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a214:	4605      	mov	r5, r0
 800a216:	b138      	cbz	r0, 800a228 <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 800a218:	4631      	mov	r1, r6
 800a21a:	4620      	mov	r0, r4
 800a21c:	f7ff fee1 	bl	8009fe2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a220:	2302      	movs	r3, #2
 800a222:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800a226:	e7ea      	b.n	800a1fe <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a228:	4620      	mov	r0, r4
 800a22a:	f000 fa71 	bl	800a710 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a22e:	2303      	movs	r3, #3
 800a230:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800a234:	e7e3      	b.n	800a1fe <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a236:	f000 fa6b 	bl	800a710 <USBD_CtlSendStatus>
 800a23a:	e7e0      	b.n	800a1fe <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800a23c:	b1cd      	cbz	r5, 800a272 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 800a23e:	6841      	ldr	r1, [r0, #4]
 800a240:	428d      	cmp	r5, r1
 800a242:	d025      	beq.n	800a290 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a244:	b2c9      	uxtb	r1, r1
 800a246:	f7ff fce0 	bl	8009c0a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a24a:	4b13      	ldr	r3, [pc, #76]	@ (800a298 <USBD_SetConfig+0xc8>)
 800a24c:	7819      	ldrb	r1, [r3, #0]
 800a24e:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a250:	4620      	mov	r0, r4
 800a252:	f7ff fcd1 	bl	8009bf8 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a256:	4605      	mov	r5, r0
 800a258:	b1b0      	cbz	r0, 800a288 <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 800a25a:	4631      	mov	r1, r6
 800a25c:	4620      	mov	r0, r4
 800a25e:	f7ff fec0 	bl	8009fe2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a262:	7921      	ldrb	r1, [r4, #4]
 800a264:	4620      	mov	r0, r4
 800a266:	f7ff fcd0 	bl	8009c0a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a26a:	2302      	movs	r3, #2
 800a26c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800a270:	e7c5      	b.n	800a1fe <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a272:	2302      	movs	r3, #2
 800a274:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a278:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a27a:	4629      	mov	r1, r5
 800a27c:	f7ff fcc5 	bl	8009c0a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a280:	4620      	mov	r0, r4
 800a282:	f000 fa45 	bl	800a710 <USBD_CtlSendStatus>
 800a286:	e7ba      	b.n	800a1fe <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a288:	4620      	mov	r0, r4
 800a28a:	f000 fa41 	bl	800a710 <USBD_CtlSendStatus>
 800a28e:	e7b6      	b.n	800a1fe <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a290:	f000 fa3e 	bl	800a710 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a294:	2500      	movs	r5, #0
 800a296:	e7b2      	b.n	800a1fe <USBD_SetConfig+0x2e>
 800a298:	24000820 	.word	0x24000820

0800a29c <USBD_GetConfig>:
{
 800a29c:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800a29e:	88cb      	ldrh	r3, [r1, #6]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d10b      	bne.n	800a2bc <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800a2a4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a2a8:	b2db      	uxtb	r3, r3
 800a2aa:	2b02      	cmp	r3, #2
 800a2ac:	d909      	bls.n	800a2c2 <USBD_GetConfig+0x26>
 800a2ae:	2b03      	cmp	r3, #3
 800a2b0:	d111      	bne.n	800a2d6 <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	1d01      	adds	r1, r0, #4
 800a2b6:	f000 fa0e 	bl	800a6d6 <USBD_CtlSendData>
        break;
 800a2ba:	e001      	b.n	800a2c0 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800a2bc:	f7ff fe91 	bl	8009fe2 <USBD_CtlError>
}
 800a2c0:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800a2c2:	b25b      	sxtb	r3, r3
 800a2c4:	b13b      	cbz	r3, 800a2d6 <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800a2c6:	4601      	mov	r1, r0
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f000 fa01 	bl	800a6d6 <USBD_CtlSendData>
        break;
 800a2d4:	e7f4      	b.n	800a2c0 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800a2d6:	f7ff fe84 	bl	8009fe2 <USBD_CtlError>
}
 800a2da:	e7f1      	b.n	800a2c0 <USBD_GetConfig+0x24>

0800a2dc <USBD_GetStatus>:
{
 800a2dc:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a2de:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a2e2:	3b01      	subs	r3, #1
 800a2e4:	2b02      	cmp	r3, #2
 800a2e6:	d812      	bhi.n	800a30e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800a2e8:	88cb      	ldrh	r3, [r1, #6]
 800a2ea:	2b02      	cmp	r3, #2
 800a2ec:	d10c      	bne.n	800a308 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800a2f2:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800a2f6:	b10b      	cbz	r3, 800a2fc <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a2f8:	2303      	movs	r3, #3
 800a2fa:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a2fc:	2202      	movs	r2, #2
 800a2fe:	f100 010c 	add.w	r1, r0, #12
 800a302:	f000 f9e8 	bl	800a6d6 <USBD_CtlSendData>
}
 800a306:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800a308:	f7ff fe6b 	bl	8009fe2 <USBD_CtlError>
        break;
 800a30c:	e7fb      	b.n	800a306 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800a30e:	f7ff fe68 	bl	8009fe2 <USBD_CtlError>
}
 800a312:	e7f8      	b.n	800a306 <USBD_GetStatus+0x2a>

0800a314 <USBD_SetFeature>:
{
 800a314:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a316:	884b      	ldrh	r3, [r1, #2]
 800a318:	2b01      	cmp	r3, #1
 800a31a:	d004      	beq.n	800a326 <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a31c:	2b02      	cmp	r3, #2
 800a31e:	d007      	beq.n	800a330 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 800a320:	f7ff fe5f 	bl	8009fe2 <USBD_CtlError>
}
 800a324:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800a326:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a32a:	f000 f9f1 	bl	800a710 <USBD_CtlSendStatus>
 800a32e:	e7f9      	b.n	800a324 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a330:	888b      	ldrh	r3, [r1, #4]
 800a332:	0a1b      	lsrs	r3, r3, #8
 800a334:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a338:	f000 f9ea 	bl	800a710 <USBD_CtlSendStatus>
 800a33c:	e7f2      	b.n	800a324 <USBD_SetFeature+0x10>

0800a33e <USBD_ClrFeature>:
{
 800a33e:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a340:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a344:	3b01      	subs	r3, #1
 800a346:	2b02      	cmp	r3, #2
 800a348:	d809      	bhi.n	800a35e <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a34a:	884b      	ldrh	r3, [r1, #2]
 800a34c:	2b01      	cmp	r3, #1
 800a34e:	d000      	beq.n	800a352 <USBD_ClrFeature+0x14>
}
 800a350:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800a352:	2300      	movs	r3, #0
 800a354:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a358:	f000 f9da 	bl	800a710 <USBD_CtlSendStatus>
 800a35c:	e7f8      	b.n	800a350 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800a35e:	f7ff fe40 	bl	8009fe2 <USBD_CtlError>
}
 800a362:	e7f5      	b.n	800a350 <USBD_ClrFeature+0x12>

0800a364 <USBD_StdDevReq>:
{
 800a364:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a366:	780c      	ldrb	r4, [r1, #0]
 800a368:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800a36c:	2c20      	cmp	r4, #32
 800a36e:	d006      	beq.n	800a37e <USBD_StdDevReq+0x1a>
 800a370:	2c40      	cmp	r4, #64	@ 0x40
 800a372:	d004      	beq.n	800a37e <USBD_StdDevReq+0x1a>
 800a374:	b16c      	cbz	r4, 800a392 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800a376:	f7ff fe34 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a37a:	2400      	movs	r4, #0
      break;
 800a37c:	e007      	b.n	800a38e <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a37e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800a382:	33ae      	adds	r3, #174	@ 0xae
 800a384:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	4798      	blx	r3
 800a38c:	4604      	mov	r4, r0
}
 800a38e:	4620      	mov	r0, r4
 800a390:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800a392:	784d      	ldrb	r5, [r1, #1]
 800a394:	2d09      	cmp	r5, #9
 800a396:	d81d      	bhi.n	800a3d4 <USBD_StdDevReq+0x70>
 800a398:	e8df f005 	tbb	[pc, r5]
 800a39c:	161c1912 	.word	0x161c1912
 800a3a0:	1c05081c 	.word	0x1c05081c
 800a3a4:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800a3a6:	f7ff fe26 	bl	8009ff6 <USBD_GetDescriptor>
          break;
 800a3aa:	e7f0      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 800a3ac:	f7ff fee8 	bl	800a180 <USBD_SetAddress>
          break;
 800a3b0:	e7ed      	b.n	800a38e <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 800a3b2:	f7ff ff0d 	bl	800a1d0 <USBD_SetConfig>
 800a3b6:	4604      	mov	r4, r0
          break;
 800a3b8:	e7e9      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800a3ba:	f7ff ff6f 	bl	800a29c <USBD_GetConfig>
          break;
 800a3be:	e7e6      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 800a3c0:	f7ff ff8c 	bl	800a2dc <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3c4:	462c      	mov	r4, r5
          break;
 800a3c6:	e7e2      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 800a3c8:	f7ff ffa4 	bl	800a314 <USBD_SetFeature>
          break;
 800a3cc:	e7df      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 800a3ce:	f7ff ffb6 	bl	800a33e <USBD_ClrFeature>
          break;
 800a3d2:	e7dc      	b.n	800a38e <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800a3d4:	f7ff fe05 	bl	8009fe2 <USBD_CtlError>
          break;
 800a3d8:	e7d9      	b.n	800a38e <USBD_StdDevReq+0x2a>

0800a3da <USBD_StdItfReq>:
{
 800a3da:	b570      	push	{r4, r5, r6, lr}
 800a3dc:	4605      	mov	r5, r0
 800a3de:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a3e0:	780b      	ldrb	r3, [r1, #0]
 800a3e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a3e6:	2b20      	cmp	r3, #32
 800a3e8:	d007      	beq.n	800a3fa <USBD_StdItfReq+0x20>
 800a3ea:	2b40      	cmp	r3, #64	@ 0x40
 800a3ec:	d005      	beq.n	800a3fa <USBD_StdItfReq+0x20>
 800a3ee:	b123      	cbz	r3, 800a3fa <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800a3f0:	f7ff fdf7 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3f4:	2600      	movs	r6, #0
}
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800a3fa:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 800a3fe:	3b01      	subs	r3, #1
 800a400:	2b02      	cmp	r3, #2
 800a402:	d826      	bhi.n	800a452 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a404:	7921      	ldrb	r1, [r4, #4]
 800a406:	2901      	cmp	r1, #1
 800a408:	d905      	bls.n	800a416 <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 800a40a:	4621      	mov	r1, r4
 800a40c:	4628      	mov	r0, r5
 800a40e:	f7ff fde8 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a412:	2600      	movs	r6, #0
 800a414:	e7ef      	b.n	800a3f6 <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a416:	4628      	mov	r0, r5
 800a418:	f7ff fcce 	bl	8009db8 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a41c:	b968      	cbnz	r0, 800a43a <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 800a41e:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800a422:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a426:	6891      	ldr	r1, [r2, #8]
 800a428:	b189      	cbz	r1, 800a44e <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 800a42a:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a42e:	6893      	ldr	r3, [r2, #8]
 800a430:	4621      	mov	r1, r4
 800a432:	4628      	mov	r0, r5
 800a434:	4798      	blx	r3
 800a436:	4606      	mov	r6, r0
 800a438:	e000      	b.n	800a43c <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 800a43a:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a43c:	88e3      	ldrh	r3, [r4, #6]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1d9      	bne.n	800a3f6 <USBD_StdItfReq+0x1c>
 800a442:	2e00      	cmp	r6, #0
 800a444:	d1d7      	bne.n	800a3f6 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800a446:	4628      	mov	r0, r5
 800a448:	f000 f962 	bl	800a710 <USBD_CtlSendStatus>
 800a44c:	e7d3      	b.n	800a3f6 <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 800a44e:	2603      	movs	r6, #3
 800a450:	e7f4      	b.n	800a43c <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 800a452:	4621      	mov	r1, r4
 800a454:	4628      	mov	r0, r5
 800a456:	f7ff fdc4 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a45a:	2600      	movs	r6, #0
          break;
 800a45c:	e7cb      	b.n	800a3f6 <USBD_StdItfReq+0x1c>

0800a45e <USBD_StdEPReq>:
{
 800a45e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a462:	4606      	mov	r6, r0
 800a464:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800a466:	888b      	ldrh	r3, [r1, #4]
 800a468:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a46a:	780c      	ldrb	r4, [r1, #0]
 800a46c:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 800a470:	2c20      	cmp	r4, #32
 800a472:	d008      	beq.n	800a486 <USBD_StdEPReq+0x28>
 800a474:	2c40      	cmp	r4, #64	@ 0x40
 800a476:	d006      	beq.n	800a486 <USBD_StdEPReq+0x28>
 800a478:	b1dc      	cbz	r4, 800a4b2 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 800a47a:	f7ff fdb2 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a47e:	2400      	movs	r4, #0
}
 800a480:	4620      	mov	r0, r4
 800a482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a486:	4639      	mov	r1, r7
 800a488:	4630      	mov	r0, r6
 800a48a:	f7ff fc97 	bl	8009dbc <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a48e:	4604      	mov	r4, r0
 800a490:	2800      	cmp	r0, #0
 800a492:	f040 80f9 	bne.w	800a688 <USBD_StdEPReq+0x22a>
        pdev->classId = idx;
 800a496:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 800a49a:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 800a49e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d0eb      	beq.n	800a480 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a4a8:	4629      	mov	r1, r5
 800a4aa:	4630      	mov	r0, r6
 800a4ac:	4798      	blx	r3
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	e7e6      	b.n	800a480 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 800a4b2:	f891 8001 	ldrb.w	r8, [r1, #1]
 800a4b6:	f1b8 0f01 	cmp.w	r8, #1
 800a4ba:	d031      	beq.n	800a520 <USBD_StdEPReq+0xc2>
 800a4bc:	f1b8 0f03 	cmp.w	r8, #3
 800a4c0:	d005      	beq.n	800a4ce <USBD_StdEPReq+0x70>
 800a4c2:	f1b8 0f00 	cmp.w	r8, #0
 800a4c6:	d066      	beq.n	800a596 <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 800a4c8:	f7ff fd8b 	bl	8009fe2 <USBD_CtlError>
          break;
 800a4cc:	e7d8      	b.n	800a480 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 800a4ce:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b02      	cmp	r3, #2
 800a4d6:	d004      	beq.n	800a4e2 <USBD_StdEPReq+0x84>
 800a4d8:	2b03      	cmp	r3, #3
 800a4da:	d011      	beq.n	800a500 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 800a4dc:	f7ff fd81 	bl	8009fe2 <USBD_CtlError>
              break;
 800a4e0:	e7ce      	b.n	800a480 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a4e2:	2f00      	cmp	r7, #0
 800a4e4:	bf18      	it	ne
 800a4e6:	2f80      	cmpne	r7, #128	@ 0x80
 800a4e8:	d007      	beq.n	800a4fa <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a4ea:	4639      	mov	r1, r7
 800a4ec:	f001 fffc 	bl	800c4e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a4f0:	2180      	movs	r1, #128	@ 0x80
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	f001 fff8 	bl	800c4e8 <USBD_LL_StallEP>
 800a4f8:	e7c2      	b.n	800a480 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a4fa:	f7ff fd72 	bl	8009fe2 <USBD_CtlError>
 800a4fe:	e7bf      	b.n	800a480 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a500:	884b      	ldrh	r3, [r1, #2]
 800a502:	b92b      	cbnz	r3, 800a510 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a504:	2f00      	cmp	r7, #0
 800a506:	bf18      	it	ne
 800a508:	2f80      	cmpne	r7, #128	@ 0x80
 800a50a:	d001      	beq.n	800a510 <USBD_StdEPReq+0xb2>
 800a50c:	88cb      	ldrh	r3, [r1, #6]
 800a50e:	b11b      	cbz	r3, 800a518 <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 800a510:	4630      	mov	r0, r6
 800a512:	f000 f8fd 	bl	800a710 <USBD_CtlSendStatus>
              break;
 800a516:	e7b3      	b.n	800a480 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a518:	4639      	mov	r1, r7
 800a51a:	f001 ffe5 	bl	800c4e8 <USBD_LL_StallEP>
 800a51e:	e7f7      	b.n	800a510 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 800a520:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b02      	cmp	r3, #2
 800a528:	d004      	beq.n	800a534 <USBD_StdEPReq+0xd6>
 800a52a:	2b03      	cmp	r3, #3
 800a52c:	d011      	beq.n	800a552 <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 800a52e:	f7ff fd58 	bl	8009fe2 <USBD_CtlError>
              break;
 800a532:	e7a5      	b.n	800a480 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a534:	2f00      	cmp	r7, #0
 800a536:	bf18      	it	ne
 800a538:	2f80      	cmpne	r7, #128	@ 0x80
 800a53a:	d007      	beq.n	800a54c <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a53c:	4639      	mov	r1, r7
 800a53e:	f001 ffd3 	bl	800c4e8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a542:	2180      	movs	r1, #128	@ 0x80
 800a544:	4630      	mov	r0, r6
 800a546:	f001 ffcf 	bl	800c4e8 <USBD_LL_StallEP>
 800a54a:	e799      	b.n	800a480 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a54c:	f7ff fd49 	bl	8009fe2 <USBD_CtlError>
 800a550:	e796      	b.n	800a480 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a552:	884b      	ldrh	r3, [r1, #2]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d193      	bne.n	800a480 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 800a558:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 800a55c:	d117      	bne.n	800a58e <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 800a55e:	4630      	mov	r0, r6
 800a560:	f000 f8d6 	bl	800a710 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a564:	4639      	mov	r1, r7
 800a566:	4630      	mov	r0, r6
 800a568:	f7ff fc28 	bl	8009dbc <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a56c:	2800      	cmp	r0, #0
 800a56e:	d187      	bne.n	800a480 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 800a570:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 800a574:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800a578:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800a57c:	6892      	ldr	r2, [r2, #8]
 800a57e:	2a00      	cmp	r2, #0
 800a580:	f000 8084 	beq.w	800a68c <USBD_StdEPReq+0x22e>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a584:	4629      	mov	r1, r5
 800a586:	4630      	mov	r0, r6
 800a588:	4790      	blx	r2
 800a58a:	4604      	mov	r4, r0
 800a58c:	e778      	b.n	800a480 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a58e:	4639      	mov	r1, r7
 800a590:	f001 ffb2 	bl	800c4f8 <USBD_LL_ClearStallEP>
 800a594:	e7e3      	b.n	800a55e <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800a596:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800a59a:	b2d2      	uxtb	r2, r2
 800a59c:	2a02      	cmp	r2, #2
 800a59e:	d005      	beq.n	800a5ac <USBD_StdEPReq+0x14e>
 800a5a0:	2a03      	cmp	r2, #3
 800a5a2:	d028      	beq.n	800a5f6 <USBD_StdEPReq+0x198>
              USBD_CtlError(pdev, req);
 800a5a4:	f7ff fd1d 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a5a8:	4644      	mov	r4, r8
              break;
 800a5aa:	e769      	b.n	800a480 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5ac:	2f00      	cmp	r7, #0
 800a5ae:	bf18      	it	ne
 800a5b0:	2f80      	cmpne	r7, #128	@ 0x80
 800a5b2:	d113      	bne.n	800a5dc <USBD_StdEPReq+0x17e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5b8:	d114      	bne.n	800a5e4 <USBD_StdEPReq+0x186>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a5ba:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5be:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800a5c2:	00b9      	lsls	r1, r7, #2
 800a5c4:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800a5c8:	4401      	add	r1, r0
 800a5ca:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 f87f 	bl	800a6d6 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a5d8:	4644      	mov	r4, r8
              break;
 800a5da:	e751      	b.n	800a480 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800a5dc:	f7ff fd01 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a5e0:	4644      	mov	r4, r8
                break;
 800a5e2:	e74d      	b.n	800a480 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a5e4:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800a5e8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800a5ec:	00b9      	lsls	r1, r7, #2
 800a5ee:	3110      	adds	r1, #16
 800a5f0:	4401      	add	r1, r0
 800a5f2:	3104      	adds	r1, #4
 800a5f4:	e7ea      	b.n	800a5cc <USBD_StdEPReq+0x16e>
              if ((ep_addr & 0x80U) == 0x80U)
 800a5f6:	b25b      	sxtb	r3, r3
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	db20      	blt.n	800a63e <USBD_StdEPReq+0x1e0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a5fc:	f007 020f 	and.w	r2, r7, #15
 800a600:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a604:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a608:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 800a60c:	b322      	cbz	r2, 800a658 <USBD_StdEPReq+0x1fa>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a60e:	2b00      	cmp	r3, #0
 800a610:	db26      	blt.n	800a660 <USBD_StdEPReq+0x202>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a612:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a616:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a61a:	009c      	lsls	r4, r3, #2
 800a61c:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 800a620:	4434      	add	r4, r6
 800a622:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a624:	2f80      	cmp	r7, #128	@ 0x80
 800a626:	bf18      	it	ne
 800a628:	2f00      	cmpne	r7, #0
 800a62a:	d122      	bne.n	800a672 <USBD_StdEPReq+0x214>
                pep->status = 0x0000U;
 800a62c:	2300      	movs	r3, #0
 800a62e:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a630:	2202      	movs	r2, #2
 800a632:	4621      	mov	r1, r4
 800a634:	4630      	mov	r0, r6
 800a636:	f000 f84e 	bl	800a6d6 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a63a:	4644      	mov	r4, r8
              break;
 800a63c:	e720      	b.n	800a480 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a63e:	f007 020f 	and.w	r2, r7, #15
 800a642:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a646:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a64a:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800a64c:	2a00      	cmp	r2, #0
 800a64e:	d1de      	bne.n	800a60e <USBD_StdEPReq+0x1b0>
                  USBD_CtlError(pdev, req);
 800a650:	f7ff fcc7 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a654:	4644      	mov	r4, r8
                  break;
 800a656:	e713      	b.n	800a480 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 800a658:	f7ff fcc3 	bl	8009fe2 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a65c:	4644      	mov	r4, r8
                  break;
 800a65e:	e70f      	b.n	800a480 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a660:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 800a664:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a668:	009c      	lsls	r4, r3, #2
 800a66a:	3410      	adds	r4, #16
 800a66c:	4434      	add	r4, r6
 800a66e:	3404      	adds	r4, #4
 800a670:	e7d8      	b.n	800a624 <USBD_StdEPReq+0x1c6>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a672:	4639      	mov	r1, r7
 800a674:	4630      	mov	r0, r6
 800a676:	f001 fef7 	bl	800c468 <USBD_LL_IsStallEP>
 800a67a:	b110      	cbz	r0, 800a682 <USBD_StdEPReq+0x224>
                pep->status = 0x0001U;
 800a67c:	2301      	movs	r3, #1
 800a67e:	6023      	str	r3, [r4, #0]
 800a680:	e7d6      	b.n	800a630 <USBD_StdEPReq+0x1d2>
                pep->status = 0x0000U;
 800a682:	2300      	movs	r3, #0
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	e7d3      	b.n	800a630 <USBD_StdEPReq+0x1d2>
  USBD_StatusTypeDef ret = USBD_OK;
 800a688:	2400      	movs	r4, #0
 800a68a:	e6f9      	b.n	800a480 <USBD_StdEPReq+0x22>
 800a68c:	4604      	mov	r4, r0
 800a68e:	e6f7      	b.n	800a480 <USBD_StdEPReq+0x22>

0800a690 <USBD_GetString>:
  if (desc == NULL)
 800a690:	b300      	cbz	r0, 800a6d4 <USBD_GetString+0x44>
{
 800a692:	b570      	push	{r4, r5, r6, lr}
 800a694:	460d      	mov	r5, r1
 800a696:	4616      	mov	r6, r2
 800a698:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a69a:	f7ff fc84 	bl	8009fa6 <USBD_GetLen>
 800a69e:	3001      	adds	r0, #1
 800a6a0:	0043      	lsls	r3, r0, #1
 800a6a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a6a6:	d806      	bhi.n	800a6b6 <USBD_GetString+0x26>
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800a6ac:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	706b      	strb	r3, [r5, #1]
  idx++;
 800a6b2:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800a6b4:	e00a      	b.n	800a6cc <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a6b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6ba:	e7f6      	b.n	800a6aa <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 800a6bc:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800a6be:	3401      	adds	r4, #1
    idx++;
 800a6c0:	1c5a      	adds	r2, r3, #1
 800a6c2:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800a6c4:	2100      	movs	r1, #0
 800a6c6:	54a9      	strb	r1, [r5, r2]
    idx++;
 800a6c8:	3302      	adds	r3, #2
 800a6ca:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800a6cc:	7822      	ldrb	r2, [r4, #0]
 800a6ce:	2a00      	cmp	r2, #0
 800a6d0:	d1f4      	bne.n	800a6bc <USBD_GetString+0x2c>
}
 800a6d2:	bd70      	pop	{r4, r5, r6, pc}
 800a6d4:	4770      	bx	lr

0800a6d6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a6d6:	b508      	push	{r3, lr}
 800a6d8:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a6da:	2202      	movs	r2, #2
 800a6dc:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a6e0:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a6e2:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a6e4:	460a      	mov	r2, r1
 800a6e6:	2100      	movs	r1, #0
 800a6e8:	f001 ff16 	bl	800c518 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a6ec:	2000      	movs	r0, #0
 800a6ee:	bd08      	pop	{r3, pc}

0800a6f0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a6f0:	b508      	push	{r3, lr}
 800a6f2:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a6f4:	460a      	mov	r2, r1
 800a6f6:	2100      	movs	r1, #0
 800a6f8:	f001 ff0e 	bl	800c518 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	bd08      	pop	{r3, pc}

0800a700 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a700:	b508      	push	{r3, lr}
 800a702:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a704:	460a      	mov	r2, r1
 800a706:	2100      	movs	r1, #0
 800a708:	f001 ff0e 	bl	800c528 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a70c:	2000      	movs	r0, #0
 800a70e:	bd08      	pop	{r3, pc}

0800a710 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a710:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a712:	2204      	movs	r2, #4
 800a714:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a718:	2300      	movs	r3, #0
 800a71a:	461a      	mov	r2, r3
 800a71c:	4619      	mov	r1, r3
 800a71e:	f001 fefb 	bl	800c518 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a722:	2000      	movs	r0, #0
 800a724:	bd08      	pop	{r3, pc}

0800a726 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a726:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a728:	2205      	movs	r2, #5
 800a72a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a72e:	2300      	movs	r3, #0
 800a730:	461a      	mov	r2, r3
 800a732:	4619      	mov	r1, r3
 800a734:	f001 fef8 	bl	800c528 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a738:	2000      	movs	r0, #0
 800a73a:	bd08      	pop	{r3, pc}

0800a73c <USBH_HID_SOFProcess>:
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HID_SOFProcess(USBH_HandleTypeDef *phost)
{
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800a73c:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800a740:	69db      	ldr	r3, [r3, #28]

  if (HID_Handle->state == USBH_HID_POLL)
 800a742:	789a      	ldrb	r2, [r3, #2]
 800a744:	2a06      	cmp	r2, #6
 800a746:	d001      	beq.n	800a74c <USBH_HID_SOFProcess+0x10>
      USBH_OS_PutMessage(phost, USBH_URB_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
    }
  }
  return USBH_OK;
}
 800a748:	2000      	movs	r0, #0
 800a74a:	4770      	bx	lr
    if ((phost->Timer - HID_Handle->timer) >= HID_Handle->poll)
 800a74c:	f8d0 2438 	ldr.w	r2, [r0, #1080]	@ 0x438
 800a750:	6a19      	ldr	r1, [r3, #32]
 800a752:	1a52      	subs	r2, r2, r1
 800a754:	8b99      	ldrh	r1, [r3, #28]
 800a756:	428a      	cmp	r2, r1
 800a758:	d3f6      	bcc.n	800a748 <USBH_HID_SOFProcess+0xc>
      HID_Handle->state = USBH_HID_GET_DATA;
 800a75a:	2204      	movs	r2, #4
 800a75c:	709a      	strb	r2, [r3, #2]
 800a75e:	e7f3      	b.n	800a748 <USBH_HID_SOFProcess+0xc>

0800a760 <USBH_HID_ParseHIDDesc>:
  * @param  desc: HID Descriptor
  * @param  buf: Buffer where the source descriptor is available
  * @retval None
  */
static void USBH_HID_ParseHIDDesc(HID_DescTypeDef *desc, uint8_t *buf)
{
 800a760:	b530      	push	{r4, r5, lr}
 800a762:	b083      	sub	sp, #12
  USBH_DescHeader_t *pdesc = (USBH_DescHeader_t *)buf;
  uint16_t CfgDescLen;
  uint16_t ptr;

  CfgDescLen = LE16(buf + 2U);
 800a764:	788c      	ldrb	r4, [r1, #2]
 800a766:	78cb      	ldrb	r3, [r1, #3]
 800a768:	ea44 2403 	orr.w	r4, r4, r3, lsl #8

  if (CfgDescLen > USB_CONFIGURATION_DESC_SIZE)
 800a76c:	2c09      	cmp	r4, #9
 800a76e:	d923      	bls.n	800a7b8 <USBH_HID_ParseHIDDesc+0x58>
 800a770:	4605      	mov	r5, r0
 800a772:	4608      	mov	r0, r1
  {
    ptr = USB_LEN_CFG_DESC;
 800a774:	2309      	movs	r3, #9
 800a776:	f8ad 3006 	strh.w	r3, [sp, #6]

    while (ptr < CfgDescLen)
 800a77a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a77e:	42a3      	cmp	r3, r4
 800a780:	d21a      	bcs.n	800a7b8 <USBH_HID_ParseHIDDesc+0x58>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a782:	f10d 0106 	add.w	r1, sp, #6
 800a786:	f001 fa57 	bl	800bc38 <USBH_GetNextDesc>

      if (pdesc->bDescriptorType == USB_DESC_TYPE_HID)
 800a78a:	7843      	ldrb	r3, [r0, #1]
 800a78c:	2b21      	cmp	r3, #33	@ 0x21
 800a78e:	d1f4      	bne.n	800a77a <USBH_HID_ParseHIDDesc+0x1a>
      {
        desc->bLength = *(uint8_t *)((uint8_t *)pdesc + 0U);
 800a790:	7803      	ldrb	r3, [r0, #0]
 800a792:	702b      	strb	r3, [r5, #0]
        desc->bDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 1U);
 800a794:	7843      	ldrb	r3, [r0, #1]
 800a796:	706b      	strb	r3, [r5, #1]
        desc->bcdHID = LE16((uint8_t *)pdesc + 2U);
 800a798:	7883      	ldrb	r3, [r0, #2]
 800a79a:	78c2      	ldrb	r2, [r0, #3]
 800a79c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a7a0:	806b      	strh	r3, [r5, #2]
        desc->bCountryCode = *(uint8_t *)((uint8_t *)pdesc + 4U);
 800a7a2:	7903      	ldrb	r3, [r0, #4]
 800a7a4:	712b      	strb	r3, [r5, #4]
        desc->bNumDescriptors = *(uint8_t *)((uint8_t *)pdesc + 5U);
 800a7a6:	7943      	ldrb	r3, [r0, #5]
 800a7a8:	716b      	strb	r3, [r5, #5]
        desc->bReportDescriptorType = *(uint8_t *)((uint8_t *)pdesc + 6U);
 800a7aa:	7983      	ldrb	r3, [r0, #6]
 800a7ac:	71ab      	strb	r3, [r5, #6]
        desc->wItemLength = LE16((uint8_t *)pdesc + 7U);
 800a7ae:	79c3      	ldrb	r3, [r0, #7]
 800a7b0:	7a02      	ldrb	r2, [r0, #8]
 800a7b2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a7b6:	812b      	strh	r3, [r5, #8]
        break;
      }
    }
  }
}
 800a7b8:	b003      	add	sp, #12
 800a7ba:	bd30      	pop	{r4, r5, pc}

0800a7bc <USBH_HID_InterfaceDeInit>:
{
 800a7bc:	b538      	push	{r3, r4, r5, lr}
 800a7be:	4604      	mov	r4, r0
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800a7c0:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800a7c4:	69dd      	ldr	r5, [r3, #28]
  if (HID_Handle->InPipe != 0x00U)
 800a7c6:	7869      	ldrb	r1, [r5, #1]
 800a7c8:	b969      	cbnz	r1, 800a7e6 <USBH_HID_InterfaceDeInit+0x2a>
  if (HID_Handle->OutPipe != 0x00U)
 800a7ca:	7829      	ldrb	r1, [r5, #0]
 800a7cc:	b9a1      	cbnz	r1, 800a7f8 <USBH_HID_InterfaceDeInit+0x3c>
  if ((phost->pActiveClass->pData) != NULL)
 800a7ce:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800a7d2:	69d8      	ldr	r0, [r3, #28]
 800a7d4:	b128      	cbz	r0, 800a7e2 <USBH_HID_InterfaceDeInit+0x26>
    USBH_free(phost->pActiveClass->pData);
 800a7d6:	f002 f843 	bl	800c860 <free>
    phost->pActiveClass->pData = 0U;
 800a7da:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800a7de:	2200      	movs	r2, #0
 800a7e0:	61da      	str	r2, [r3, #28]
}
 800a7e2:	2000      	movs	r0, #0
 800a7e4:	bd38      	pop	{r3, r4, r5, pc}
    (void)USBH_ClosePipe(phost, HID_Handle->InPipe);
 800a7e6:	f001 fc5f 	bl	800c0a8 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->InPipe);
 800a7ea:	7869      	ldrb	r1, [r5, #1]
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f001 fc72 	bl	800c0d6 <USBH_FreePipe>
    HID_Handle->InPipe = 0U;     /* Reset the pipe as Free */
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	706b      	strb	r3, [r5, #1]
 800a7f6:	e7e8      	b.n	800a7ca <USBH_HID_InterfaceDeInit+0xe>
    (void)USBH_ClosePipe(phost, HID_Handle->OutPipe);
 800a7f8:	4620      	mov	r0, r4
 800a7fa:	f001 fc55 	bl	800c0a8 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, HID_Handle->OutPipe);
 800a7fe:	7829      	ldrb	r1, [r5, #0]
 800a800:	4620      	mov	r0, r4
 800a802:	f001 fc68 	bl	800c0d6 <USBH_FreePipe>
    HID_Handle->OutPipe = 0U;     /* Reset the pipe as Free */
 800a806:	2300      	movs	r3, #0
 800a808:	702b      	strb	r3, [r5, #0]
 800a80a:	e7e0      	b.n	800a7ce <USBH_HID_InterfaceDeInit+0x12>

0800a80c <USBH_HID_InterfaceInit>:
{
 800a80c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a810:	b085      	sub	sp, #20
 800a812:	4604      	mov	r4, r0
  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, HID_BOOT_CODE, 0xFFU);
 800a814:	f8d0 13f0 	ldr.w	r1, [r0, #1008]	@ 0x3f0
 800a818:	23ff      	movs	r3, #255	@ 0xff
 800a81a:	2201      	movs	r2, #1
 800a81c:	7909      	ldrb	r1, [r1, #4]
 800a81e:	f000 fdb7 	bl	800b390 <USBH_FindInterface>
  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a822:	2803      	cmp	r0, #3
 800a824:	d84a      	bhi.n	800a8bc <USBH_HID_InterfaceInit+0xb0>
 800a826:	4607      	mov	r7, r0
  status = USBH_SelectInterface(phost, interface);
 800a828:	4601      	mov	r1, r0
 800a82a:	4620      	mov	r0, r4
 800a82c:	f000 fd6c 	bl	800b308 <USBH_SelectInterface>
  if (status != USBH_OK)
 800a830:	4680      	mov	r8, r0
 800a832:	2800      	cmp	r0, #0
 800a834:	f040 80c1 	bne.w	800a9ba <USBH_HID_InterfaceInit+0x1ae>
  phost->pActiveClass->pData = (HID_HandleTypeDef *)USBH_malloc(sizeof(HID_HandleTypeDef));
 800a838:	f8d4 53f0 	ldr.w	r5, [r4, #1008]	@ 0x3f0
 800a83c:	2034      	movs	r0, #52	@ 0x34
 800a83e:	f002 f807 	bl	800c850 <malloc>
 800a842:	61e8      	str	r0, [r5, #28]
  HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800a844:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800a848:	69de      	ldr	r6, [r3, #28]
  if (HID_Handle == NULL)
 800a84a:	2e00      	cmp	r6, #0
 800a84c:	d045      	beq.n	800a8da <USBH_HID_InterfaceInit+0xce>
  (void)USBH_memset(HID_Handle, 0, sizeof(HID_HandleTypeDef));
 800a84e:	2234      	movs	r2, #52	@ 0x34
 800a850:	2100      	movs	r1, #0
 800a852:	4630      	mov	r0, r6
 800a854:	f002 facc 	bl	800cdf0 <memset>
  HID_Handle->state = USBH_HID_ERROR;
 800a858:	2307      	movs	r3, #7
 800a85a:	70b3      	strb	r3, [r6, #2]
  if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol == HID_KEYBRD_BOOT_CODE)
 800a85c:	232a      	movs	r3, #42	@ 0x2a
 800a85e:	fb03 4307 	mla	r3, r3, r7, r4
 800a862:	f893 3349 	ldrb.w	r3, [r3, #841]	@ 0x349
 800a866:	2b01      	cmp	r3, #1
 800a868:	d043      	beq.n	800a8f2 <USBH_HID_InterfaceInit+0xe6>
  else if (phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol  == HID_MOUSE_BOOT_CODE)
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d14a      	bne.n	800a904 <USBH_HID_InterfaceInit+0xf8>
    USBH_UsrLog("Mouse device found!");
 800a86e:	4856      	ldr	r0, [pc, #344]	@ (800a9c8 <USBH_HID_InterfaceInit+0x1bc>)
 800a870:	f002 f96e 	bl	800cb50 <iprintf>
 800a874:	200a      	movs	r0, #10
 800a876:	f002 f97d 	bl	800cb74 <putchar>
    HID_Handle->Init = USBH_HID_MouseInit;
 800a87a:	4b54      	ldr	r3, [pc, #336]	@ (800a9cc <USBH_HID_InterfaceInit+0x1c0>)
 800a87c:	6333      	str	r3, [r6, #48]	@ 0x30
  HID_Handle->state     = USBH_HID_INIT;
 800a87e:	2300      	movs	r3, #0
 800a880:	70b3      	strb	r3, [r6, #2]
  HID_Handle->ctl_state = USBH_HID_REQ_INIT;
 800a882:	7173      	strb	r3, [r6, #5]
  HID_Handle->ep_addr   = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a884:	232a      	movs	r3, #42	@ 0x2a
 800a886:	fb03 4307 	mla	r3, r3, r7, r4
 800a88a:	f893 234e 	ldrb.w	r2, [r3, #846]	@ 0x34e
 800a88e:	76b2      	strb	r2, [r6, #26]
  HID_Handle->length    = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a890:	f8b3 2350 	ldrh.w	r2, [r3, #848]	@ 0x350
 800a894:	8332      	strh	r2, [r6, #24]
  HID_Handle->poll      = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bInterval;
 800a896:	f893 3352 	ldrb.w	r3, [r3, #850]	@ 0x352
 800a89a:	83b3      	strh	r3, [r6, #28]
  if (HID_Handle->poll < HID_MIN_POLL)
 800a89c:	2b09      	cmp	r3, #9
 800a89e:	d801      	bhi.n	800a8a4 <USBH_HID_InterfaceInit+0x98>
    HID_Handle->poll = HID_MIN_POLL;
 800a8a0:	230a      	movs	r3, #10
 800a8a2:	83b3      	strh	r3, [r6, #28]
  max_ep = ((phost->device.CfgDesc.Itf_Desc[interface].bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS) ?
 800a8a4:	232a      	movs	r3, #42	@ 0x2a
 800a8a6:	fb03 4307 	mla	r3, r3, r7, r4
 800a8aa:	f893 9346 	ldrb.w	r9, [r3, #838]	@ 0x346
 800a8ae:	f1b9 0f04 	cmp.w	r9, #4
 800a8b2:	bf28      	it	cs
 800a8b4:	f04f 0904 	movcs.w	r9, #4
  for (num = 0U; num < max_ep; num++)
 800a8b8:	4645      	mov	r5, r8
 800a8ba:	e04e      	b.n	800a95a <USBH_HID_InterfaceInit+0x14e>
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
 800a8bc:	4844      	ldr	r0, [pc, #272]	@ (800a9d0 <USBH_HID_InterfaceInit+0x1c4>)
 800a8be:	f002 f947 	bl	800cb50 <iprintf>
 800a8c2:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800a8c6:	6819      	ldr	r1, [r3, #0]
 800a8c8:	4842      	ldr	r0, [pc, #264]	@ (800a9d4 <USBH_HID_InterfaceInit+0x1c8>)
 800a8ca:	f002 f941 	bl	800cb50 <iprintf>
 800a8ce:	200a      	movs	r0, #10
 800a8d0:	f002 f950 	bl	800cb74 <putchar>
    return USBH_FAIL;
 800a8d4:	f04f 0802 	mov.w	r8, #2
 800a8d8:	e071      	b.n	800a9be <USBH_HID_InterfaceInit+0x1b2>
    USBH_DbgLog("Cannot allocate memory for HID Handle");
 800a8da:	483d      	ldr	r0, [pc, #244]	@ (800a9d0 <USBH_HID_InterfaceInit+0x1c4>)
 800a8dc:	f002 f938 	bl	800cb50 <iprintf>
 800a8e0:	483d      	ldr	r0, [pc, #244]	@ (800a9d8 <USBH_HID_InterfaceInit+0x1cc>)
 800a8e2:	f002 f935 	bl	800cb50 <iprintf>
 800a8e6:	200a      	movs	r0, #10
 800a8e8:	f002 f944 	bl	800cb74 <putchar>
    return USBH_FAIL;
 800a8ec:	f04f 0802 	mov.w	r8, #2
 800a8f0:	e065      	b.n	800a9be <USBH_HID_InterfaceInit+0x1b2>
    USBH_UsrLog("KeyBoard device found!");
 800a8f2:	483a      	ldr	r0, [pc, #232]	@ (800a9dc <USBH_HID_InterfaceInit+0x1d0>)
 800a8f4:	f002 f92c 	bl	800cb50 <iprintf>
 800a8f8:	200a      	movs	r0, #10
 800a8fa:	f002 f93b 	bl	800cb74 <putchar>
    HID_Handle->Init = USBH_HID_KeybdInit;
 800a8fe:	4b38      	ldr	r3, [pc, #224]	@ (800a9e0 <USBH_HID_InterfaceInit+0x1d4>)
 800a900:	6333      	str	r3, [r6, #48]	@ 0x30
 800a902:	e7bc      	b.n	800a87e <USBH_HID_InterfaceInit+0x72>
    USBH_UsrLog("Protocol not supported.");
 800a904:	4837      	ldr	r0, [pc, #220]	@ (800a9e4 <USBH_HID_InterfaceInit+0x1d8>)
 800a906:	f002 f923 	bl	800cb50 <iprintf>
 800a90a:	200a      	movs	r0, #10
 800a90c:	f002 f932 	bl	800cb74 <putchar>
    return USBH_FAIL;
 800a910:	f04f 0802 	mov.w	r8, #2
 800a914:	e053      	b.n	800a9be <USBH_HID_InterfaceInit+0x1b2>
      HID_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 800a916:	7131      	strb	r1, [r6, #4]
      HID_Handle->InPipe = USBH_AllocPipe(phost, HID_Handle->InEp);
 800a918:	4620      	mov	r0, r4
 800a91a:	f001 fbca 	bl	800c0b2 <USBH_AllocPipe>
 800a91e:	4601      	mov	r1, r0
 800a920:	7070      	strb	r0, [r6, #1]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 800a922:	1c6a      	adds	r2, r5, #1
 800a924:	232a      	movs	r3, #42	@ 0x2a
 800a926:	fb07 f303 	mul.w	r3, r7, r3
 800a92a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a92e:	4423      	add	r3, r4
 800a930:	f8b3 3348 	ldrh.w	r3, [r3, #840]	@ 0x348
      (void)USBH_OpenPipe(phost, HID_Handle->InPipe, HID_Handle->InEp, phost->device.address,
 800a934:	7932      	ldrb	r2, [r6, #4]
 800a936:	9302      	str	r3, [sp, #8]
 800a938:	2303      	movs	r3, #3
 800a93a:	9301      	str	r3, [sp, #4]
 800a93c:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800a946:	4620      	mov	r0, r4
 800a948:	f001 fb9e 	bl	800c088 <USBH_OpenPipe>
      (void)USBH_LL_SetToggle(phost, HID_Handle->InPipe, 0U);
 800a94c:	2200      	movs	r2, #0
 800a94e:	7871      	ldrb	r1, [r6, #1]
 800a950:	4620      	mov	r0, r4
 800a952:	f001 ff0f 	bl	800c774 <USBH_LL_SetToggle>
  for (num = 0U; num < max_ep; num++)
 800a956:	3501      	adds	r5, #1
 800a958:	b2ed      	uxtb	r5, r5
 800a95a:	454d      	cmp	r5, r9
 800a95c:	d22f      	bcs.n	800a9be <USBH_HID_InterfaceInit+0x1b2>
    if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress & 0x80U) != 0U)
 800a95e:	1c6a      	adds	r2, r5, #1
 800a960:	232a      	movs	r3, #42	@ 0x2a
 800a962:	fb07 f303 	mul.w	r3, r7, r3
 800a966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a96a:	4423      	add	r3, r4
 800a96c:	f893 1346 	ldrb.w	r1, [r3, #838]	@ 0x346
 800a970:	f993 3346 	ldrsb.w	r3, [r3, #838]	@ 0x346
 800a974:	2b00      	cmp	r3, #0
 800a976:	dbce      	blt.n	800a916 <USBH_HID_InterfaceInit+0x10a>
      HID_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].bEndpointAddress);
 800a978:	70f1      	strb	r1, [r6, #3]
      HID_Handle->OutPipe = USBH_AllocPipe(phost, HID_Handle->OutEp);
 800a97a:	4620      	mov	r0, r4
 800a97c:	f001 fb99 	bl	800c0b2 <USBH_AllocPipe>
 800a980:	4601      	mov	r1, r0
 800a982:	7030      	strb	r0, [r6, #0]
      ep_mps = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[num].wMaxPacketSize;
 800a984:	1c6a      	adds	r2, r5, #1
 800a986:	232a      	movs	r3, #42	@ 0x2a
 800a988:	fb07 f303 	mul.w	r3, r7, r3
 800a98c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a990:	4423      	add	r3, r4
 800a992:	f8b3 3348 	ldrh.w	r3, [r3, #840]	@ 0x348
      (void)USBH_OpenPipe(phost, HID_Handle->OutPipe, HID_Handle->OutEp, phost->device.address,
 800a996:	78f2      	ldrb	r2, [r6, #3]
 800a998:	9302      	str	r3, [sp, #8]
 800a99a:	2303      	movs	r3, #3
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800a9a2:	9300      	str	r3, [sp, #0]
 800a9a4:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	f001 fb6d 	bl	800c088 <USBH_OpenPipe>
      (void)USBH_LL_SetToggle(phost, HID_Handle->OutPipe, 0U);
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	7831      	ldrb	r1, [r6, #0]
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	f001 fede 	bl	800c774 <USBH_LL_SetToggle>
 800a9b8:	e7cd      	b.n	800a956 <USBH_HID_InterfaceInit+0x14a>
    return USBH_FAIL;
 800a9ba:	f04f 0802 	mov.w	r8, #2
}
 800a9be:	4640      	mov	r0, r8
 800a9c0:	b005      	add	sp, #20
 800a9c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9c6:	bf00      	nop
 800a9c8:	0800d968 	.word	0x0800d968
 800a9cc:	0800ad6d 	.word	0x0800ad6d
 800a9d0:	0800d8f4 	.word	0x0800d8f4
 800a9d4:	0800d900 	.word	0x0800d900
 800a9d8:	0800d928 	.word	0x0800d928
 800a9dc:	0800d950 	.word	0x0800d950
 800a9e0:	0800ad11 	.word	0x0800ad11
 800a9e4:	0800d97c 	.word	0x0800d97c

0800a9e8 <USBH_HID_GetHIDReportDescriptor>:
{
 800a9e8:	b500      	push	{lr}
 800a9ea:	b083      	sub	sp, #12
  if (length > sizeof(phost->device.Data))
 800a9ec:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a9f0:	d80a      	bhi.n	800aa08 <USBH_HID_GetHIDReportDescriptor+0x20>
  status = USBH_GetDescriptor(phost,
 800a9f2:	9100      	str	r1, [sp, #0]
 800a9f4:	f500 738e 	add.w	r3, r0, #284	@ 0x11c
 800a9f8:	f44f 5208 	mov.w	r2, #8704	@ 0x2200
 800a9fc:	2101      	movs	r1, #1
 800a9fe:	f001 fa04 	bl	800be0a <USBH_GetDescriptor>
}
 800aa02:	b003      	add	sp, #12
 800aa04:	f85d fb04 	ldr.w	pc, [sp], #4
    USBH_ErrLog("Control error: Get HID Report Descriptor failed, data buffer size issue");
 800aa08:	4805      	ldr	r0, [pc, #20]	@ (800aa20 <USBH_HID_GetHIDReportDescriptor+0x38>)
 800aa0a:	f002 f8a1 	bl	800cb50 <iprintf>
 800aa0e:	4805      	ldr	r0, [pc, #20]	@ (800aa24 <USBH_HID_GetHIDReportDescriptor+0x3c>)
 800aa10:	f002 f89e 	bl	800cb50 <iprintf>
 800aa14:	200a      	movs	r0, #10
 800aa16:	f002 f8ad 	bl	800cb74 <putchar>
    return USBH_NOT_SUPPORTED;
 800aa1a:	2003      	movs	r0, #3
 800aa1c:	e7f1      	b.n	800aa02 <USBH_HID_GetHIDReportDescriptor+0x1a>
 800aa1e:	bf00      	nop
 800aa20:	0800d8bc 	.word	0x0800d8bc
 800aa24:	0800d994 	.word	0x0800d994

0800aa28 <USBH_HID_SetIdle>:
{
 800aa28:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE | \
 800aa2a:	f04f 0c21 	mov.w	ip, #33	@ 0x21
 800aa2e:	f880 c010 	strb.w	ip, [r0, #16]
  phost->Control.setup.b.bRequest = USB_HID_SET_IDLE;
 800aa32:	f04f 0c0a 	mov.w	ip, #10
 800aa36:	f880 c011 	strb.w	ip, [r0, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)duration << 8U) | (uint32_t)reportId);
 800aa3a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800aa3e:	8242      	strh	r2, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aa40:	2100      	movs	r1, #0
 800aa42:	8281      	strh	r1, [r0, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800aa44:	82c1      	strh	r1, [r0, #22]
  return USBH_CtlReq(phost, NULL, 0U);
 800aa46:	460a      	mov	r2, r1
 800aa48:	f001 f9be 	bl	800bdc8 <USBH_CtlReq>
}
 800aa4c:	bd08      	pop	{r3, pc}

0800aa4e <USBH_HID_GetReport>:
{
 800aa4e:	b510      	push	{r4, lr}
 800aa50:	f89d 4008 	ldrb.w	r4, [sp, #8]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_RECIPIENT_INTERFACE | \
 800aa54:	f04f 0ea1 	mov.w	lr, #161	@ 0xa1
 800aa58:	f880 e010 	strb.w	lr, [r0, #16]
  phost->Control.setup.b.bRequest = USB_HID_GET_REPORT;
 800aa5c:	f04f 0e01 	mov.w	lr, #1
 800aa60:	f880 e011 	strb.w	lr, [r0, #17]
  phost->Control.setup.b.wValue.w = (uint16_t)(((uint32_t)reportType << 8U) | (uint32_t)reportId);
 800aa64:	ea42 2e01 	orr.w	lr, r2, r1, lsl #8
 800aa68:	f8a0 e012 	strh.w	lr, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	8282      	strh	r2, [r0, #20]
  phost->Control.setup.b.wLength.w = reportLen;
 800aa70:	82c4      	strh	r4, [r0, #22]
  return USBH_CtlReq(phost, reportBuff, (uint16_t)reportLen);
 800aa72:	4622      	mov	r2, r4
 800aa74:	4619      	mov	r1, r3
 800aa76:	f001 f9a7 	bl	800bdc8 <USBH_CtlReq>
}
 800aa7a:	bd10      	pop	{r4, pc}

0800aa7c <USBH_HID_SetProtocol>:
{
 800aa7c:	b508      	push	{r3, lr}
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_INTERFACE
 800aa7e:	2321      	movs	r3, #33	@ 0x21
 800aa80:	7403      	strb	r3, [r0, #16]
  phost->Control.setup.b.bRequest = USB_HID_SET_PROTOCOL;
 800aa82:	230b      	movs	r3, #11
 800aa84:	7443      	strb	r3, [r0, #17]
  if (protocol != 0U)
 800aa86:	b141      	cbz	r1, 800aa9a <USBH_HID_SetProtocol+0x1e>
    phost->Control.setup.b.wValue.w = 0U;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	8243      	strh	r3, [r0, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	8281      	strh	r1, [r0, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800aa90:	82c1      	strh	r1, [r0, #22]
  return USBH_CtlReq(phost, NULL, 0U);
 800aa92:	460a      	mov	r2, r1
 800aa94:	f001 f998 	bl	800bdc8 <USBH_CtlReq>
}
 800aa98:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.wValue.w = 1U;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	8243      	strh	r3, [r0, #18]
 800aa9e:	e7f5      	b.n	800aa8c <USBH_HID_SetProtocol+0x10>

0800aaa0 <USBH_HID_ClassRequest>:
{
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	4605      	mov	r5, r0
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800aaa4:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800aaa8:	69de      	ldr	r6, [r3, #28]
  switch (HID_Handle->ctl_state)
 800aaaa:	7974      	ldrb	r4, [r6, #5]
 800aaac:	2c05      	cmp	r4, #5
 800aaae:	d852      	bhi.n	800ab56 <USBH_HID_ClassRequest+0xb6>
 800aab0:	e8df f004 	tbb	[pc, r4]
 800aab4:	030e5103 	.word	0x030e5103
 800aab8:	3524      	.short	0x3524
      USBH_HID_ParseHIDDesc(&HID_Handle->HID_Desc, phost->device.CfgDesc_Raw);
 800aaba:	f100 011c 	add.w	r1, r0, #28
 800aabe:	f106 0026 	add.w	r0, r6, #38	@ 0x26
 800aac2:	f7ff fe4d 	bl	800a760 <USBH_HID_ParseHIDDesc>
      HID_Handle->ctl_state = USBH_HID_REQ_GET_REPORT_DESC;
 800aac6:	2302      	movs	r3, #2
 800aac8:	7173      	strb	r3, [r6, #5]
  USBH_StatusTypeDef status         = USBH_BUSY;
 800aaca:	2401      	movs	r4, #1
}
 800aacc:	4620      	mov	r0, r4
 800aace:	bd70      	pop	{r4, r5, r6, pc}
      classReqStatus = USBH_HID_GetHIDReportDescriptor(phost, HID_Handle->HID_Desc.wItemLength);
 800aad0:	8df1      	ldrh	r1, [r6, #46]	@ 0x2e
 800aad2:	f7ff ff89 	bl	800a9e8 <USBH_HID_GetHIDReportDescriptor>
      if (classReqStatus == USBH_OK)
 800aad6:	b918      	cbnz	r0, 800aae0 <USBH_HID_ClassRequest+0x40>
        HID_Handle->ctl_state = USBH_HID_REQ_SET_IDLE;
 800aad8:	2304      	movs	r3, #4
 800aada:	7173      	strb	r3, [r6, #5]
  USBH_StatusTypeDef status         = USBH_BUSY;
 800aadc:	2401      	movs	r4, #1
 800aade:	e7f5      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 800aae0:	2803      	cmp	r0, #3
 800aae2:	d001      	beq.n	800aae8 <USBH_HID_ClassRequest+0x48>
  USBH_StatusTypeDef status         = USBH_BUSY;
 800aae4:	2401      	movs	r4, #1
 800aae6:	e7f1      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
        USBH_ErrLog("Control error: HID: Device Get Report Descriptor request failed");
 800aae8:	481c      	ldr	r0, [pc, #112]	@ (800ab5c <USBH_HID_ClassRequest+0xbc>)
 800aaea:	f002 f831 	bl	800cb50 <iprintf>
 800aaee:	481c      	ldr	r0, [pc, #112]	@ (800ab60 <USBH_HID_ClassRequest+0xc0>)
 800aaf0:	f002 f82e 	bl	800cb50 <iprintf>
 800aaf4:	200a      	movs	r0, #10
 800aaf6:	f002 f83d 	bl	800cb74 <putchar>
        status = USBH_FAIL;
 800aafa:	e7e7      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
      classReqStatus = USBH_HID_SetIdle(phost, 0U, 0U);
 800aafc:	2200      	movs	r2, #0
 800aafe:	4611      	mov	r1, r2
 800ab00:	f7ff ff92 	bl	800aa28 <USBH_HID_SetIdle>
      if (classReqStatus == USBH_OK)
 800ab04:	b918      	cbnz	r0, 800ab0e <USBH_HID_ClassRequest+0x6e>
        HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 800ab06:	2305      	movs	r3, #5
 800ab08:	7173      	strb	r3, [r6, #5]
  USBH_StatusTypeDef status         = USBH_BUSY;
 800ab0a:	2401      	movs	r4, #1
 800ab0c:	e7de      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
        if (classReqStatus == USBH_NOT_SUPPORTED)
 800ab0e:	2803      	cmp	r0, #3
 800ab10:	d001      	beq.n	800ab16 <USBH_HID_ClassRequest+0x76>
  USBH_StatusTypeDef status         = USBH_BUSY;
 800ab12:	2401      	movs	r4, #1
 800ab14:	e7da      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
          HID_Handle->ctl_state = USBH_HID_REQ_SET_PROTOCOL;
 800ab16:	2305      	movs	r3, #5
 800ab18:	7173      	strb	r3, [r6, #5]
  USBH_StatusTypeDef status         = USBH_BUSY;
 800ab1a:	2401      	movs	r4, #1
 800ab1c:	e7d6      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
      classReqStatus = USBH_HID_SetProtocol(phost, 0U);
 800ab1e:	2100      	movs	r1, #0
 800ab20:	f7ff ffac 	bl	800aa7c <USBH_HID_SetProtocol>
      if (classReqStatus == USBH_OK)
 800ab24:	4604      	mov	r4, r0
 800ab26:	b938      	cbnz	r0, 800ab38 <USBH_HID_ClassRequest+0x98>
        HID_Handle->ctl_state = USBH_HID_REQ_IDLE;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	7173      	strb	r3, [r6, #5]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800ab2c:	f8d5 3448 	ldr.w	r3, [r5, #1096]	@ 0x448
 800ab30:	2102      	movs	r1, #2
 800ab32:	4628      	mov	r0, r5
 800ab34:	4798      	blx	r3
        status = USBH_OK;
 800ab36:	e7c9      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
      else if (classReqStatus == USBH_NOT_SUPPORTED)
 800ab38:	2803      	cmp	r0, #3
 800ab3a:	d001      	beq.n	800ab40 <USBH_HID_ClassRequest+0xa0>
  USBH_StatusTypeDef status         = USBH_BUSY;
 800ab3c:	2401      	movs	r4, #1
 800ab3e:	e7c5      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
        USBH_ErrLog("Control error: HID: Device Set protocol request failed");
 800ab40:	4806      	ldr	r0, [pc, #24]	@ (800ab5c <USBH_HID_ClassRequest+0xbc>)
 800ab42:	f002 f805 	bl	800cb50 <iprintf>
 800ab46:	4807      	ldr	r0, [pc, #28]	@ (800ab64 <USBH_HID_ClassRequest+0xc4>)
 800ab48:	f002 f802 	bl	800cb50 <iprintf>
 800ab4c:	200a      	movs	r0, #10
 800ab4e:	f002 f811 	bl	800cb74 <putchar>
        status = USBH_FAIL;
 800ab52:	2402      	movs	r4, #2
 800ab54:	e7ba      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
  switch (HID_Handle->ctl_state)
 800ab56:	2401      	movs	r4, #1
 800ab58:	e7b8      	b.n	800aacc <USBH_HID_ClassRequest+0x2c>
 800ab5a:	bf00      	nop
 800ab5c:	0800d8bc 	.word	0x0800d8bc
 800ab60:	0800d9dc 	.word	0x0800d9dc
 800ab64:	0800da1c 	.word	0x0800da1c

0800ab68 <USBH_HID_FifoInit>:
  * @param  size: Fifo Size
  * @retval none
  */
void USBH_HID_FifoInit(FIFO_TypeDef *f, uint8_t *buf, uint16_t size)
{
  f->head = 0U;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	8083      	strh	r3, [r0, #4]
  f->tail = 0U;
 800ab6c:	80c3      	strh	r3, [r0, #6]
  f->lock = 0U;
 800ab6e:	7283      	strb	r3, [r0, #10]
  f->size = size;
 800ab70:	8102      	strh	r2, [r0, #8]
  f->buf = buf;
 800ab72:	6001      	str	r1, [r0, #0]
}
 800ab74:	4770      	bx	lr

0800ab76 <USBH_HID_FifoWrite>:
  * @param  buf: read buffer
  * @param  nbytes: number of item to write
  * @retval number of written items
  */
uint16_t USBH_HID_FifoWrite(FIFO_TypeDef *f, void *buf, uint16_t  nbytes)
{
 800ab76:	4603      	mov	r3, r0
  uint16_t i;
  uint8_t *p;

  p = (uint8_t *) buf;

  if (f->lock == 0U)
 800ab78:	7a80      	ldrb	r0, [r0, #10]
 800ab7a:	bb78      	cbnz	r0, 800abdc <USBH_HID_FifoWrite+0x66>
  {
    f->lock = 1U;
 800ab7c:	2001      	movs	r0, #1
 800ab7e:	7298      	strb	r0, [r3, #10]

    for (i = 0U; i < nbytes; i++)
 800ab80:	2000      	movs	r0, #0
 800ab82:	4290      	cmp	r0, r2
 800ab84:	d22a      	bcs.n	800abdc <USBH_HID_FifoWrite+0x66>
{
 800ab86:	b530      	push	{r4, r5, lr}
 800ab88:	e007      	b.n	800ab9a <USBH_HID_FifoWrite+0x24>
    {
      if (((f->head + 1U) == f->tail) ||
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 800ab8a:	b984      	cbnz	r4, 800abae <USBH_HID_FifoWrite+0x38>
      {
        f->lock = 0U;
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	729a      	strb	r2, [r3, #10]
        return i;
 800ab90:	e023      	b.n	800abda <USBH_HID_FifoWrite+0x64>
    for (i = 0U; i < nbytes; i++)
 800ab92:	3001      	adds	r0, #1
 800ab94:	b280      	uxth	r0, r0
 800ab96:	4290      	cmp	r0, r2
 800ab98:	d21c      	bcs.n	800abd4 <USBH_HID_FifoWrite+0x5e>
      if (((f->head + 1U) == f->tail) ||
 800ab9a:	f8b3 e004 	ldrh.w	lr, [r3, #4]
 800ab9e:	f10e 0c01 	add.w	ip, lr, #1
 800aba2:	88dc      	ldrh	r4, [r3, #6]
 800aba4:	45a4      	cmp	ip, r4
 800aba6:	d0f1      	beq.n	800ab8c <USBH_HID_FifoWrite+0x16>
          (((f->head + 1U) == f->size) && (f->tail == 0U)))
 800aba8:	891d      	ldrh	r5, [r3, #8]
      if (((f->head + 1U) == f->tail) ||
 800abaa:	45ac      	cmp	ip, r5
 800abac:	d0ed      	beq.n	800ab8a <USBH_HID_FifoWrite+0x14>
      }
      else
      {
        f->buf[f->head] = *p++;
 800abae:	681c      	ldr	r4, [r3, #0]
 800abb0:	f811 5b01 	ldrb.w	r5, [r1], #1
 800abb4:	f804 500e 	strb.w	r5, [r4, lr]
        f->head++;
 800abb8:	f8b3 c004 	ldrh.w	ip, [r3, #4]
 800abbc:	f10c 0c01 	add.w	ip, ip, #1
 800abc0:	fa1f fc8c 	uxth.w	ip, ip
 800abc4:	f8a3 c004 	strh.w	ip, [r3, #4]

        if (f->head == f->size)
 800abc8:	891c      	ldrh	r4, [r3, #8]
 800abca:	45a4      	cmp	ip, r4
 800abcc:	d1e1      	bne.n	800ab92 <USBH_HID_FifoWrite+0x1c>
        {
          f->head = 0U;
 800abce:	2400      	movs	r4, #0
 800abd0:	809c      	strh	r4, [r3, #4]
 800abd2:	e7de      	b.n	800ab92 <USBH_HID_FifoWrite+0x1c>
        }
      }
    }
  }

  f->lock = 0U;
 800abd4:	2100      	movs	r1, #0
 800abd6:	7299      	strb	r1, [r3, #10]

  return nbytes;
 800abd8:	4610      	mov	r0, r2
}
 800abda:	bd30      	pop	{r4, r5, pc}
  f->lock = 0U;
 800abdc:	2100      	movs	r1, #0
 800abde:	7299      	strb	r1, [r3, #10]
  return nbytes;
 800abe0:	4610      	mov	r0, r2
}
 800abe2:	4770      	bx	lr

0800abe4 <USBH_HID_EventCallback>:
  */
__weak void USBH_HID_EventCallback(USBH_HandleTypeDef *phost)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800abe4:	4770      	bx	lr
	...

0800abe8 <USBH_HID_Process>:
{
 800abe8:	b570      	push	{r4, r5, r6, lr}
 800abea:	b082      	sub	sp, #8
 800abec:	4604      	mov	r4, r0
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800abee:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800abf2:	69de      	ldr	r6, [r3, #28]
  switch (HID_Handle->state)
 800abf4:	78b3      	ldrb	r3, [r6, #2]
 800abf6:	2b06      	cmp	r3, #6
 800abf8:	d87d      	bhi.n	800acf6 <USBH_HID_Process+0x10e>
 800abfa:	e8df f003 	tbb	[pc, r3]
 800abfe:	1804      	.short	0x1804
 800ac00:	343d7c7c 	.word	0x343d7c7c
 800ac04:	4d          	.byte	0x4d
 800ac05:	00          	.byte	0x00
      status = HID_Handle->Init(phost);
 800ac06:	6b33      	ldr	r3, [r6, #48]	@ 0x30
 800ac08:	4798      	blx	r3
      if (status == USBH_OK)
 800ac0a:	4605      	mov	r5, r0
 800ac0c:	b910      	cbnz	r0, 800ac14 <USBH_HID_Process+0x2c>
        HID_Handle->state = USBH_HID_IDLE;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	70b3      	strb	r3, [r6, #2]
 800ac12:	e03e      	b.n	800ac92 <USBH_HID_Process+0xaa>
        USBH_ErrLog("HID Class Init failed");
 800ac14:	483c      	ldr	r0, [pc, #240]	@ (800ad08 <USBH_HID_Process+0x120>)
 800ac16:	f001 ff9b 	bl	800cb50 <iprintf>
 800ac1a:	483c      	ldr	r0, [pc, #240]	@ (800ad0c <USBH_HID_Process+0x124>)
 800ac1c:	f001 ff98 	bl	800cb50 <iprintf>
 800ac20:	200a      	movs	r0, #10
 800ac22:	f001 ffa7 	bl	800cb74 <putchar>
        HID_Handle->state = USBH_HID_ERROR;
 800ac26:	2307      	movs	r3, #7
 800ac28:	70b3      	strb	r3, [r6, #2]
        status = USBH_FAIL;
 800ac2a:	2502      	movs	r5, #2
 800ac2c:	e031      	b.n	800ac92 <USBH_HID_Process+0xaa>
      status = USBH_HID_GetReport(phost, 0x01U, 0U, HID_Handle->pData, (uint8_t)HID_Handle->length);
 800ac2e:	6973      	ldr	r3, [r6, #20]
 800ac30:	7e32      	ldrb	r2, [r6, #24]
 800ac32:	9200      	str	r2, [sp, #0]
 800ac34:	2200      	movs	r2, #0
 800ac36:	2101      	movs	r1, #1
 800ac38:	f7ff ff09 	bl	800aa4e <USBH_HID_GetReport>
      if (status == USBH_OK)
 800ac3c:	4605      	mov	r5, r0
 800ac3e:	b910      	cbnz	r0, 800ac46 <USBH_HID_Process+0x5e>
        HID_Handle->state = USBH_HID_SYNC;
 800ac40:	2305      	movs	r3, #5
 800ac42:	70b3      	strb	r3, [r6, #2]
 800ac44:	e025      	b.n	800ac92 <USBH_HID_Process+0xaa>
      else if (status == USBH_BUSY)
 800ac46:	2801      	cmp	r0, #1
 800ac48:	d005      	beq.n	800ac56 <USBH_HID_Process+0x6e>
      else if (status == USBH_NOT_SUPPORTED)
 800ac4a:	2803      	cmp	r0, #3
 800ac4c:	d007      	beq.n	800ac5e <USBH_HID_Process+0x76>
        HID_Handle->state = USBH_HID_ERROR;
 800ac4e:	2307      	movs	r3, #7
 800ac50:	70b3      	strb	r3, [r6, #2]
        status = USBH_FAIL;
 800ac52:	2502      	movs	r5, #2
 800ac54:	e01d      	b.n	800ac92 <USBH_HID_Process+0xaa>
        HID_Handle->state = USBH_HID_IDLE;
 800ac56:	2301      	movs	r3, #1
 800ac58:	70b3      	strb	r3, [r6, #2]
        status = USBH_OK;
 800ac5a:	2500      	movs	r5, #0
 800ac5c:	e019      	b.n	800ac92 <USBH_HID_Process+0xaa>
        HID_Handle->state = USBH_HID_SYNC;
 800ac5e:	2305      	movs	r3, #5
 800ac60:	70b3      	strb	r3, [r6, #2]
        status = USBH_OK;
 800ac62:	2500      	movs	r5, #0
 800ac64:	e015      	b.n	800ac92 <USBH_HID_Process+0xaa>
      if ((phost->Timer & 1U) != 0U)
 800ac66:	f8d0 3438 	ldr.w	r3, [r0, #1080]	@ 0x438
 800ac6a:	f013 0f01 	tst.w	r3, #1
 800ac6e:	d044      	beq.n	800acfa <USBH_HID_Process+0x112>
        HID_Handle->state = USBH_HID_GET_DATA;
 800ac70:	2304      	movs	r3, #4
 800ac72:	70b3      	strb	r3, [r6, #2]
  USBH_StatusTypeDef status = USBH_OK;
 800ac74:	2500      	movs	r5, #0
 800ac76:	e00c      	b.n	800ac92 <USBH_HID_Process+0xaa>
      (void)USBH_InterruptReceiveData(phost, HID_Handle->pData,
 800ac78:	7873      	ldrb	r3, [r6, #1]
 800ac7a:	7e32      	ldrb	r2, [r6, #24]
 800ac7c:	6971      	ldr	r1, [r6, #20]
 800ac7e:	f001 f9e1 	bl	800c044 <USBH_InterruptReceiveData>
      HID_Handle->state = USBH_HID_POLL;
 800ac82:	2306      	movs	r3, #6
 800ac84:	70b3      	strb	r3, [r6, #2]
      HID_Handle->timer = phost->Timer;
 800ac86:	f8d4 3438 	ldr.w	r3, [r4, #1080]	@ 0x438
 800ac8a:	6233      	str	r3, [r6, #32]
      HID_Handle->DataReady = 0U;
 800ac8c:	2500      	movs	r5, #0
 800ac8e:	f886 5024 	strb.w	r5, [r6, #36]	@ 0x24
}
 800ac92:	4628      	mov	r0, r5
 800ac94:	b002      	add	sp, #8
 800ac96:	bd70      	pop	{r4, r5, r6, pc}
      if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_DONE)
 800ac98:	7871      	ldrb	r1, [r6, #1]
 800ac9a:	f001 fd5f 	bl	800c75c <USBH_LL_GetURBState>
 800ac9e:	2801      	cmp	r0, #1
 800aca0:	d007      	beq.n	800acb2 <USBH_HID_Process+0xca>
        if (USBH_LL_GetURBState(phost, HID_Handle->InPipe) == USBH_URB_STALL)
 800aca2:	7871      	ldrb	r1, [r6, #1]
 800aca4:	4620      	mov	r0, r4
 800aca6:	f001 fd59 	bl	800c75c <USBH_LL_GetURBState>
 800acaa:	2805      	cmp	r0, #5
 800acac:	d01a      	beq.n	800ace4 <USBH_HID_Process+0xfc>
  USBH_StatusTypeDef status = USBH_OK;
 800acae:	2500      	movs	r5, #0
 800acb0:	e7ef      	b.n	800ac92 <USBH_HID_Process+0xaa>
        XferSize = USBH_LL_GetLastXferSize(phost, HID_Handle->InPipe);
 800acb2:	7871      	ldrb	r1, [r6, #1]
 800acb4:	4620      	mov	r0, r4
 800acb6:	f001 fd4b 	bl	800c750 <USBH_LL_GetLastXferSize>
        if ((HID_Handle->DataReady == 0U) && (XferSize != 0U) && (HID_Handle->fifo.buf != NULL))
 800acba:	f896 5024 	ldrb.w	r5, [r6, #36]	@ 0x24
 800acbe:	b9f5      	cbnz	r5, 800acfe <USBH_HID_Process+0x116>
 800acc0:	2800      	cmp	r0, #0
 800acc2:	d0e6      	beq.n	800ac92 <USBH_HID_Process+0xaa>
 800acc4:	68b3      	ldr	r3, [r6, #8]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d0e3      	beq.n	800ac92 <USBH_HID_Process+0xaa>
          (void)USBH_HID_FifoWrite(&HID_Handle->fifo, HID_Handle->pData, HID_Handle->length);
 800acca:	8b32      	ldrh	r2, [r6, #24]
 800accc:	6971      	ldr	r1, [r6, #20]
 800acce:	f106 0008 	add.w	r0, r6, #8
 800acd2:	f7ff ff50 	bl	800ab76 <USBH_HID_FifoWrite>
          HID_Handle->DataReady = 1U;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f886 3024 	strb.w	r3, [r6, #36]	@ 0x24
          USBH_HID_EventCallback(phost);
 800acdc:	4620      	mov	r0, r4
 800acde:	f7ff ff81 	bl	800abe4 <USBH_HID_EventCallback>
 800ace2:	e7d6      	b.n	800ac92 <USBH_HID_Process+0xaa>
          if (USBH_ClrFeature(phost, HID_Handle->ep_addr) == USBH_OK)
 800ace4:	7eb1      	ldrb	r1, [r6, #26]
 800ace6:	4620      	mov	r0, r4
 800ace8:	f001 f963 	bl	800bfb2 <USBH_ClrFeature>
 800acec:	4605      	mov	r5, r0
 800acee:	b940      	cbnz	r0, 800ad02 <USBH_HID_Process+0x11a>
            HID_Handle->state = USBH_HID_GET_DATA;
 800acf0:	2304      	movs	r3, #4
 800acf2:	70b3      	strb	r3, [r6, #2]
 800acf4:	e7cd      	b.n	800ac92 <USBH_HID_Process+0xaa>
  switch (HID_Handle->state)
 800acf6:	2500      	movs	r5, #0
 800acf8:	e7cb      	b.n	800ac92 <USBH_HID_Process+0xaa>
  USBH_StatusTypeDef status = USBH_OK;
 800acfa:	2500      	movs	r5, #0
 800acfc:	e7c9      	b.n	800ac92 <USBH_HID_Process+0xaa>
 800acfe:	2500      	movs	r5, #0
 800ad00:	e7c7      	b.n	800ac92 <USBH_HID_Process+0xaa>
 800ad02:	2500      	movs	r5, #0
 800ad04:	e7c5      	b.n	800ac92 <USBH_HID_Process+0xaa>
 800ad06:	bf00      	nop
 800ad08:	0800d8bc 	.word	0x0800d8bc
 800ad0c:	0800da54 	.word	0x0800da54

0800ad10 <USBH_HID_KeybdInit>:
  *         The function init the HID keyboard.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_KeybdInit(USBH_HandleTypeDef *phost)
{
 800ad10:	b538      	push	{r3, r4, r5, lr}
  uint32_t x;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800ad12:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800ad16:	69dd      	ldr	r5, [r3, #28]

  keybd_info.lctrl = 0U;
 800ad18:	4a11      	ldr	r2, [pc, #68]	@ (800ad60 <USBH_HID_KeybdInit+0x50>)
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	7053      	strb	r3, [r2, #1]
  keybd_info.lshift = 0U;
 800ad1e:	7093      	strb	r3, [r2, #2]
  keybd_info.lalt = 0U;
 800ad20:	70d3      	strb	r3, [r2, #3]
  keybd_info.lgui = 0U;
 800ad22:	7113      	strb	r3, [r2, #4]
  keybd_info.rctrl = 0U;
 800ad24:	7153      	strb	r3, [r2, #5]
  keybd_info.rshift = 0U;
 800ad26:	7193      	strb	r3, [r2, #6]
  keybd_info.ralt = 0U;
 800ad28:	71d3      	strb	r3, [r2, #7]
  keybd_info.rgui = 0U;
 800ad2a:	7213      	strb	r3, [r2, #8]

  for (x = 0U; x < sizeof(keybd_report_data); x++)
 800ad2c:	e005      	b.n	800ad3a <USBH_HID_KeybdInit+0x2a>
  {
    keybd_report_data[x] = 0U;
 800ad2e:	2200      	movs	r2, #0
 800ad30:	4c0c      	ldr	r4, [pc, #48]	@ (800ad64 <USBH_HID_KeybdInit+0x54>)
 800ad32:	54e2      	strb	r2, [r4, r3]
    keybd_rx_report_buf[x] = 0U;
 800ad34:	4c0c      	ldr	r4, [pc, #48]	@ (800ad68 <USBH_HID_KeybdInit+0x58>)
 800ad36:	54e2      	strb	r2, [r4, r3]
  for (x = 0U; x < sizeof(keybd_report_data); x++)
 800ad38:	3301      	adds	r3, #1
 800ad3a:	2b07      	cmp	r3, #7
 800ad3c:	d9f7      	bls.n	800ad2e <USBH_HID_KeybdInit+0x1e>
  }

  if (HID_Handle->length > (sizeof(keybd_report_data)))
 800ad3e:	8b2b      	ldrh	r3, [r5, #24]
 800ad40:	2b08      	cmp	r3, #8
 800ad42:	d901      	bls.n	800ad48 <USBH_HID_KeybdInit+0x38>
  {
    HID_Handle->length = (uint16_t)(sizeof(keybd_report_data));
 800ad44:	2308      	movs	r3, #8
 800ad46:	832b      	strh	r3, [r5, #24]
  }

  HID_Handle->pData = keybd_rx_report_buf;
 800ad48:	4b07      	ldr	r3, [pc, #28]	@ (800ad68 <USBH_HID_KeybdInit+0x58>)
 800ad4a:	616b      	str	r3, [r5, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(keybd_report_data)));
 800ad4c:	2250      	movs	r2, #80	@ 0x50
 800ad4e:	f500 718e 	add.w	r1, r0, #284	@ 0x11c
 800ad52:	f105 0008 	add.w	r0, r5, #8
 800ad56:	f7ff ff07 	bl	800ab68 <USBH_HID_FifoInit>
  }

  return USBH_OK;
}
 800ad5a:	2000      	movs	r0, #0
 800ad5c:	bd38      	pop	{r3, r4, r5, pc}
 800ad5e:	bf00      	nop
 800ad60:	24000834 	.word	0x24000834
 800ad64:	24000824 	.word	0x24000824
 800ad68:	2400082c 	.word	0x2400082c

0800ad6c <USBH_HID_MouseInit>:
  *         The function init the HID mouse.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_HID_MouseInit(USBH_HandleTypeDef *phost)
{
 800ad6c:	b538      	push	{r3, r4, r5, lr}
  uint32_t i;
  HID_HandleTypeDef *HID_Handle = (HID_HandleTypeDef *) phost->pActiveClass->pData;
 800ad6e:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800ad72:	69dd      	ldr	r5, [r3, #28]

  mouse_info.x = 0U;
 800ad74:	4a0f      	ldr	r2, [pc, #60]	@ (800adb4 <USBH_HID_MouseInit+0x48>)
 800ad76:	2300      	movs	r3, #0
 800ad78:	7013      	strb	r3, [r2, #0]
  mouse_info.y = 0U;
 800ad7a:	7053      	strb	r3, [r2, #1]
  mouse_info.buttons[0] = 0U;
 800ad7c:	7093      	strb	r3, [r2, #2]
  mouse_info.buttons[1] = 0U;
 800ad7e:	70d3      	strb	r3, [r2, #3]
  mouse_info.buttons[2] = 0U;
 800ad80:	7113      	strb	r3, [r2, #4]

  for (i = 0U; i < sizeof(mouse_report_data); i++)
 800ad82:	e005      	b.n	800ad90 <USBH_HID_MouseInit+0x24>
  {
    mouse_report_data[i] = 0U;
 800ad84:	2200      	movs	r2, #0
 800ad86:	4c0c      	ldr	r4, [pc, #48]	@ (800adb8 <USBH_HID_MouseInit+0x4c>)
 800ad88:	54e2      	strb	r2, [r4, r3]
    mouse_rx_report_buf[i] = 0U;
 800ad8a:	4c0c      	ldr	r4, [pc, #48]	@ (800adbc <USBH_HID_MouseInit+0x50>)
 800ad8c:	54e2      	strb	r2, [r4, r3]
  for (i = 0U; i < sizeof(mouse_report_data); i++)
 800ad8e:	3301      	adds	r3, #1
 800ad90:	2b07      	cmp	r3, #7
 800ad92:	d9f7      	bls.n	800ad84 <USBH_HID_MouseInit+0x18>
  }

  if (HID_Handle->length > sizeof(mouse_report_data))
 800ad94:	8b2b      	ldrh	r3, [r5, #24]
 800ad96:	2b08      	cmp	r3, #8
 800ad98:	d901      	bls.n	800ad9e <USBH_HID_MouseInit+0x32>
  {
    HID_Handle->length = (uint16_t)sizeof(mouse_report_data);
 800ad9a:	2308      	movs	r3, #8
 800ad9c:	832b      	strh	r3, [r5, #24]
  }
  HID_Handle->pData = mouse_rx_report_buf;
 800ad9e:	4b07      	ldr	r3, [pc, #28]	@ (800adbc <USBH_HID_MouseInit+0x50>)
 800ada0:	616b      	str	r3, [r5, #20]
  {
    return USBH_FAIL;
  }
  else
  {
    USBH_HID_FifoInit(&HID_Handle->fifo, phost->device.Data, (uint16_t)(HID_QUEUE_SIZE * sizeof(mouse_report_data)));
 800ada2:	2250      	movs	r2, #80	@ 0x50
 800ada4:	f500 718e 	add.w	r1, r0, #284	@ 0x11c
 800ada8:	f105 0008 	add.w	r0, r5, #8
 800adac:	f7ff fedc 	bl	800ab68 <USBH_HID_FifoInit>
  }

  return USBH_OK;
}
 800adb0:	2000      	movs	r0, #0
 800adb2:	bd38      	pop	{r3, r4, r5, pc}
 800adb4:	24000854 	.word	0x24000854
 800adb8:	2400084c 	.word	0x2400084c
 800adbc:	24000844 	.word	0x24000844

0800adc0 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800adc0:	b508      	push	{r3, lr}
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800adc2:	7803      	ldrb	r3, [r0, #0]
 800adc4:	b2db      	uxtb	r3, r3
 800adc6:	2b0b      	cmp	r3, #11
 800adc8:	d000      	beq.n	800adcc <USBH_HandleSof+0xc>
  {
    phost->pActiveClass->SOFProcess(phost);
  }
}
 800adca:	bd08      	pop	{r3, pc}
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800adcc:	f8d0 33f0 	ldr.w	r3, [r0, #1008]	@ 0x3f0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d0fa      	beq.n	800adca <USBH_HandleSof+0xa>
    phost->pActiveClass->SOFProcess(phost);
 800add4:	699b      	ldr	r3, [r3, #24]
 800add6:	4798      	blx	r3
}
 800add8:	e7f7      	b.n	800adca <USBH_HandleSof+0xa>

0800adda <DeInitStateMachine>:
{
 800adda:	b538      	push	{r3, r4, r5, lr}
 800addc:	4604      	mov	r4, r0
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800adde:	2300      	movs	r3, #0
 800ade0:	e005      	b.n	800adee <DeInitStateMachine+0x14>
    phost->Pipes[i] = 0U;
 800ade2:	f103 02fe 	add.w	r2, r3, #254	@ 0xfe
 800ade6:	2100      	movs	r1, #0
 800ade8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800adec:	3301      	adds	r3, #1
 800adee:	2b0f      	cmp	r3, #15
 800adf0:	d9f7      	bls.n	800ade2 <DeInitStateMachine+0x8>
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800adf2:	2300      	movs	r3, #0
 800adf4:	e004      	b.n	800ae00 <DeInitStateMachine+0x26>
    phost->device.Data[i] = 0U;
 800adf6:	18e2      	adds	r2, r4, r3
 800adf8:	2100      	movs	r1, #0
 800adfa:	f882 111c 	strb.w	r1, [r2, #284]	@ 0x11c
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800adfe:	3301      	adds	r3, #1
 800ae00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae04:	d3f7      	bcc.n	800adf6 <DeInitStateMachine+0x1c>
  phost->gState = HOST_IDLE;
 800ae06:	2500      	movs	r5, #0
 800ae08:	7025      	strb	r5, [r4, #0]
  phost->EnumState = ENUM_IDLE;
 800ae0a:	7065      	strb	r5, [r4, #1]
  phost->RequestState = CMD_SEND;
 800ae0c:	2301      	movs	r3, #1
 800ae0e:	70a3      	strb	r3, [r4, #2]
  phost->Timer = 0U;
 800ae10:	f8c4 5438 	str.w	r5, [r4, #1080]	@ 0x438
  phost->Control.state = CTRL_SETUP;
 800ae14:	7623      	strb	r3, [r4, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ae16:	2240      	movs	r2, #64	@ 0x40
 800ae18:	71a2      	strb	r2, [r4, #6]
  phost->Control.errorcount = 0U;
 800ae1a:	7665      	strb	r5, [r4, #25]
  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ae1c:	f884 531c 	strb.w	r5, [r4, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ae20:	f884 331d 	strb.w	r3, [r4, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800ae24:	f884 531f 	strb.w	r5, [r4, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800ae28:	f884 531e 	strb.w	r5, [r4, #798]	@ 0x31e
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800ae2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ae30:	4629      	mov	r1, r5
 800ae32:	f104 001c 	add.w	r0, r4, #28
 800ae36:	f001 ffdb 	bl	800cdf0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800ae3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae3e:	4629      	mov	r1, r5
 800ae40:	f504 708e 	add.w	r0, r4, #284	@ 0x11c
 800ae44:	f001 ffd4 	bl	800cdf0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800ae48:	f8c4 5326 	str.w	r5, [r4, #806]	@ 0x326
 800ae4c:	f8c4 532a 	str.w	r5, [r4, #810]	@ 0x32a
 800ae50:	f8c4 532e 	str.w	r5, [r4, #814]	@ 0x32e
 800ae54:	f8c4 5332 	str.w	r5, [r4, #818]	@ 0x332
 800ae58:	f8a4 5336 	strh.w	r5, [r4, #822]	@ 0x336
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800ae5c:	22b2      	movs	r2, #178	@ 0xb2
 800ae5e:	4629      	mov	r1, r5
 800ae60:	f504 704e 	add.w	r0, r4, #824	@ 0x338
 800ae64:	f001 ffc4 	bl	800cdf0 <memset>
}
 800ae68:	4628      	mov	r0, r5
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}

0800ae6c <USBH_HandleEnum>:
{
 800ae6c:	b570      	push	{r4, r5, r6, lr}
 800ae6e:	b084      	sub	sp, #16
 800ae70:	4604      	mov	r4, r0
  switch (phost->EnumState)
 800ae72:	7845      	ldrb	r5, [r0, #1]
 800ae74:	2d07      	cmp	r5, #7
 800ae76:	f200 81e8 	bhi.w	800b24a <USBH_HandleEnum+0x3de>
 800ae7a:	e8df f015 	tbh	[pc, r5, lsl #1]
 800ae7e:	0008      	.short	0x0008
 800ae80:	00990057 	.word	0x00990057
 800ae84:	011500e1 	.word	0x011500e1
 800ae88:	0177014a 	.word	0x0177014a
 800ae8c:	01bf      	.short	0x01bf
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800ae8e:	2108      	movs	r1, #8
 800ae90:	f000 ffdc 	bl	800be4c <USBH_Get_DevDesc>
      if (ReqStatus == USBH_OK)
 800ae94:	b118      	cbz	r0, 800ae9e <USBH_HandleEnum+0x32>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ae96:	2803      	cmp	r0, #3
 800ae98:	d021      	beq.n	800aede <USBH_HandleEnum+0x72>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800ae9a:	2501      	movs	r5, #1
 800ae9c:	e04c      	b.n	800af38 <USBH_HandleEnum+0xcc>
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800ae9e:	f894 332d 	ldrb.w	r3, [r4, #813]	@ 0x32d
 800aea2:	71a3      	strb	r3, [r4, #6]
        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800aea4:	2501      	movs	r5, #1
 800aea6:	7065      	strb	r5, [r4, #1]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800aea8:	9302      	str	r3, [sp, #8]
 800aeaa:	2600      	movs	r6, #0
 800aeac:	9601      	str	r6, [sp, #4]
 800aeae:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800aeb2:	9300      	str	r3, [sp, #0]
 800aeb4:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800aeb8:	2280      	movs	r2, #128	@ 0x80
 800aeba:	7921      	ldrb	r1, [r4, #4]
 800aebc:	4620      	mov	r0, r4
 800aebe:	f001 f8e3 	bl	800c088 <USBH_OpenPipe>
                            (uint16_t)phost->Control.pipe_size);
 800aec2:	79a3      	ldrb	r3, [r4, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800aec4:	9302      	str	r3, [sp, #8]
 800aec6:	9601      	str	r6, [sp, #4]
 800aec8:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800aecc:	9300      	str	r3, [sp, #0]
 800aece:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800aed2:	4632      	mov	r2, r6
 800aed4:	7961      	ldrb	r1, [r4, #5]
 800aed6:	4620      	mov	r0, r4
 800aed8:	f001 f8d6 	bl	800c088 <USBH_OpenPipe>
 800aedc:	e02c      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_ErrLog("Control error: Get Device Descriptor request failed");
 800aede:	48ba      	ldr	r0, [pc, #744]	@ (800b1c8 <USBH_HandleEnum+0x35c>)
 800aee0:	f001 fe36 	bl	800cb50 <iprintf>
 800aee4:	48b9      	ldr	r0, [pc, #740]	@ (800b1cc <USBH_HandleEnum+0x360>)
 800aee6:	f001 fe33 	bl	800cb50 <iprintf>
 800aeea:	200a      	movs	r0, #10
 800aeec:	f001 fe42 	bl	800cb74 <putchar>
        phost->device.EnumCnt++;
 800aef0:	f894 331e 	ldrb.w	r3, [r4, #798]	@ 0x31e
 800aef4:	3301      	adds	r3, #1
 800aef6:	b2db      	uxtb	r3, r3
 800aef8:	f884 331e 	strb.w	r3, [r4, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800aefc:	2b03      	cmp	r3, #3
 800aefe:	d909      	bls.n	800af14 <USBH_HandleEnum+0xa8>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800af00:	48b3      	ldr	r0, [pc, #716]	@ (800b1d0 <USBH_HandleEnum+0x364>)
 800af02:	f001 fe25 	bl	800cb50 <iprintf>
 800af06:	200a      	movs	r0, #10
 800af08:	f001 fe34 	bl	800cb74 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800af0c:	230d      	movs	r3, #13
 800af0e:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800af10:	2501      	movs	r5, #1
 800af12:	e011      	b.n	800af38 <USBH_HandleEnum+0xcc>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800af14:	7961      	ldrb	r1, [r4, #5]
 800af16:	4620      	mov	r0, r4
 800af18:	f001 f8dd 	bl	800c0d6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800af1c:	7921      	ldrb	r1, [r4, #4]
 800af1e:	4620      	mov	r0, r4
 800af20:	f001 f8d9 	bl	800c0d6 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800af24:	2300      	movs	r3, #0
 800af26:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800af28:	2501      	movs	r5, #1
 800af2a:	e005      	b.n	800af38 <USBH_HandleEnum+0xcc>
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800af2c:	2112      	movs	r1, #18
 800af2e:	f000 ff8d 	bl	800be4c <USBH_Get_DevDesc>
      if (ReqStatus == USBH_OK)
 800af32:	b120      	cbz	r0, 800af3e <USBH_HandleEnum+0xd2>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800af34:	2803      	cmp	r0, #3
 800af36:	d015      	beq.n	800af64 <USBH_HandleEnum+0xf8>
}
 800af38:	4628      	mov	r0, r5
 800af3a:	b004      	add	sp, #16
 800af3c:	bd70      	pop	{r4, r5, r6, pc}
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
 800af3e:	f8b4 1330 	ldrh.w	r1, [r4, #816]	@ 0x330
 800af42:	48a4      	ldr	r0, [pc, #656]	@ (800b1d4 <USBH_HandleEnum+0x368>)
 800af44:	f001 fe04 	bl	800cb50 <iprintf>
 800af48:	200a      	movs	r0, #10
 800af4a:	f001 fe13 	bl	800cb74 <putchar>
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);
 800af4e:	f8b4 132e 	ldrh.w	r1, [r4, #814]	@ 0x32e
 800af52:	48a1      	ldr	r0, [pc, #644]	@ (800b1d8 <USBH_HandleEnum+0x36c>)
 800af54:	f001 fdfc 	bl	800cb50 <iprintf>
 800af58:	200a      	movs	r0, #10
 800af5a:	f001 fe0b 	bl	800cb74 <putchar>
        phost->EnumState = ENUM_SET_ADDR;
 800af5e:	2302      	movs	r3, #2
 800af60:	7063      	strb	r3, [r4, #1]
 800af62:	e7e9      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_ErrLog("Control error: Get Full Device Descriptor request failed");
 800af64:	4898      	ldr	r0, [pc, #608]	@ (800b1c8 <USBH_HandleEnum+0x35c>)
 800af66:	f001 fdf3 	bl	800cb50 <iprintf>
 800af6a:	489c      	ldr	r0, [pc, #624]	@ (800b1dc <USBH_HandleEnum+0x370>)
 800af6c:	f001 fdf0 	bl	800cb50 <iprintf>
 800af70:	200a      	movs	r0, #10
 800af72:	f001 fdff 	bl	800cb74 <putchar>
        phost->device.EnumCnt++;
 800af76:	f894 331e 	ldrb.w	r3, [r4, #798]	@ 0x31e
 800af7a:	3301      	adds	r3, #1
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	f884 331e 	strb.w	r3, [r4, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800af82:	2b03      	cmp	r3, #3
 800af84:	d908      	bls.n	800af98 <USBH_HandleEnum+0x12c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800af86:	4892      	ldr	r0, [pc, #584]	@ (800b1d0 <USBH_HandleEnum+0x364>)
 800af88:	f001 fde2 	bl	800cb50 <iprintf>
 800af8c:	200a      	movs	r0, #10
 800af8e:	f001 fdf1 	bl	800cb74 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800af92:	230d      	movs	r3, #13
 800af94:	7023      	strb	r3, [r4, #0]
 800af96:	e7cf      	b.n	800af38 <USBH_HandleEnum+0xcc>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800af98:	7961      	ldrb	r1, [r4, #5]
 800af9a:	4620      	mov	r0, r4
 800af9c:	f001 f89b 	bl	800c0d6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800afa0:	7921      	ldrb	r1, [r4, #4]
 800afa2:	4620      	mov	r0, r4
 800afa4:	f001 f897 	bl	800c0d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800afa8:	2300      	movs	r3, #0
 800afaa:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 800afac:	7023      	strb	r3, [r4, #0]
 800afae:	e7c3      	b.n	800af38 <USBH_HandleEnum+0xcc>
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800afb0:	2101      	movs	r1, #1
 800afb2:	f000 ffcb 	bl	800bf4c <USBH_SetAddress>
      if (ReqStatus == USBH_OK)
 800afb6:	b118      	cbz	r0, 800afc0 <USBH_HandleEnum+0x154>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800afb8:	2803      	cmp	r0, #3
 800afba:	d02c      	beq.n	800b016 <USBH_HandleEnum+0x1aa>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800afbc:	2501      	movs	r5, #1
 800afbe:	e7bb      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_Delay(2U);
 800afc0:	2002      	movs	r0, #2
 800afc2:	f001 fbee 	bl	800c7a2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800afc6:	2501      	movs	r5, #1
 800afc8:	f884 531c 	strb.w	r5, [r4, #796]	@ 0x31c
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
 800afcc:	4629      	mov	r1, r5
 800afce:	4884      	ldr	r0, [pc, #528]	@ (800b1e0 <USBH_HandleEnum+0x374>)
 800afd0:	f001 fdbe 	bl	800cb50 <iprintf>
 800afd4:	200a      	movs	r0, #10
 800afd6:	f001 fdcd 	bl	800cb74 <putchar>
        phost->EnumState = ENUM_GET_CFG_DESC;
 800afda:	2303      	movs	r3, #3
 800afdc:	7063      	strb	r3, [r4, #1]
                            (uint16_t)phost->Control.pipe_size);
 800afde:	79a3      	ldrb	r3, [r4, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800afe0:	9302      	str	r3, [sp, #8]
 800afe2:	2600      	movs	r6, #0
 800afe4:	9601      	str	r6, [sp, #4]
 800afe6:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800afea:	9300      	str	r3, [sp, #0]
 800afec:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800aff0:	2280      	movs	r2, #128	@ 0x80
 800aff2:	7921      	ldrb	r1, [r4, #4]
 800aff4:	4620      	mov	r0, r4
 800aff6:	f001 f847 	bl	800c088 <USBH_OpenPipe>
                            (uint16_t)phost->Control.pipe_size);
 800affa:	79a3      	ldrb	r3, [r4, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800affc:	9302      	str	r3, [sp, #8]
 800affe:	9601      	str	r6, [sp, #4]
 800b000:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800b004:	9300      	str	r3, [sp, #0]
 800b006:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800b00a:	4632      	mov	r2, r6
 800b00c:	7961      	ldrb	r1, [r4, #5]
 800b00e:	4620      	mov	r0, r4
 800b010:	f001 f83a 	bl	800c088 <USBH_OpenPipe>
 800b014:	e790      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_ErrLog("Control error: Device Set Address request failed");
 800b016:	486c      	ldr	r0, [pc, #432]	@ (800b1c8 <USBH_HandleEnum+0x35c>)
 800b018:	f001 fd9a 	bl	800cb50 <iprintf>
 800b01c:	4871      	ldr	r0, [pc, #452]	@ (800b1e4 <USBH_HandleEnum+0x378>)
 800b01e:	f001 fd97 	bl	800cb50 <iprintf>
 800b022:	200a      	movs	r0, #10
 800b024:	f001 fda6 	bl	800cb74 <putchar>
        USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800b028:	4869      	ldr	r0, [pc, #420]	@ (800b1d0 <USBH_HandleEnum+0x364>)
 800b02a:	f001 fd91 	bl	800cb50 <iprintf>
 800b02e:	200a      	movs	r0, #10
 800b030:	f001 fda0 	bl	800cb74 <putchar>
        phost->gState = HOST_ABORT_STATE;
 800b034:	230d      	movs	r3, #13
 800b036:	7023      	strb	r3, [r4, #0]
        phost->EnumState = ENUM_IDLE;
 800b038:	2300      	movs	r3, #0
 800b03a:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b03c:	2501      	movs	r5, #1
 800b03e:	e77b      	b.n	800af38 <USBH_HandleEnum+0xcc>
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b040:	2109      	movs	r1, #9
 800b042:	f000 ff2b 	bl	800be9c <USBH_Get_CfgDesc>
      if (ReqStatus == USBH_OK)
 800b046:	b918      	cbnz	r0, 800b050 <USBH_HandleEnum+0x1e4>
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b048:	2304      	movs	r3, #4
 800b04a:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b04c:	2501      	movs	r5, #1
 800b04e:	e773      	b.n	800af38 <USBH_HandleEnum+0xcc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b050:	2803      	cmp	r0, #3
 800b052:	d001      	beq.n	800b058 <USBH_HandleEnum+0x1ec>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b054:	2501      	movs	r5, #1
 800b056:	e76f      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800b058:	485b      	ldr	r0, [pc, #364]	@ (800b1c8 <USBH_HandleEnum+0x35c>)
 800b05a:	f001 fd79 	bl	800cb50 <iprintf>
 800b05e:	4862      	ldr	r0, [pc, #392]	@ (800b1e8 <USBH_HandleEnum+0x37c>)
 800b060:	f001 fd76 	bl	800cb50 <iprintf>
 800b064:	200a      	movs	r0, #10
 800b066:	f001 fd85 	bl	800cb74 <putchar>
        phost->device.EnumCnt++;
 800b06a:	f894 331e 	ldrb.w	r3, [r4, #798]	@ 0x31e
 800b06e:	3301      	adds	r3, #1
 800b070:	b2db      	uxtb	r3, r3
 800b072:	f884 331e 	strb.w	r3, [r4, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b076:	2b03      	cmp	r3, #3
 800b078:	d909      	bls.n	800b08e <USBH_HandleEnum+0x222>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800b07a:	4855      	ldr	r0, [pc, #340]	@ (800b1d0 <USBH_HandleEnum+0x364>)
 800b07c:	f001 fd68 	bl	800cb50 <iprintf>
 800b080:	200a      	movs	r0, #10
 800b082:	f001 fd77 	bl	800cb74 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800b086:	230d      	movs	r3, #13
 800b088:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b08a:	2501      	movs	r5, #1
 800b08c:	e754      	b.n	800af38 <USBH_HandleEnum+0xcc>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b08e:	7961      	ldrb	r1, [r4, #5]
 800b090:	4620      	mov	r0, r4
 800b092:	f001 f820 	bl	800c0d6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b096:	7921      	ldrb	r1, [r4, #4]
 800b098:	4620      	mov	r0, r4
 800b09a:	f001 f81c 	bl	800c0d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 800b0a2:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b0a4:	2501      	movs	r5, #1
 800b0a6:	e747      	b.n	800af38 <USBH_HandleEnum+0xcc>
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b0a8:	f8b0 133a 	ldrh.w	r1, [r0, #826]	@ 0x33a
 800b0ac:	f000 fef6 	bl	800be9c <USBH_Get_CfgDesc>
      if (ReqStatus == USBH_OK)
 800b0b0:	b918      	cbnz	r0, 800b0ba <USBH_HandleEnum+0x24e>
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b0b2:	2305      	movs	r3, #5
 800b0b4:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b0b6:	2501      	movs	r5, #1
 800b0b8:	e73e      	b.n	800af38 <USBH_HandleEnum+0xcc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b0ba:	2803      	cmp	r0, #3
 800b0bc:	d001      	beq.n	800b0c2 <USBH_HandleEnum+0x256>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b0be:	2501      	movs	r5, #1
 800b0c0:	e73a      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_ErrLog("Control error: Get Device configuration descriptor request failed");
 800b0c2:	4841      	ldr	r0, [pc, #260]	@ (800b1c8 <USBH_HandleEnum+0x35c>)
 800b0c4:	f001 fd44 	bl	800cb50 <iprintf>
 800b0c8:	4847      	ldr	r0, [pc, #284]	@ (800b1e8 <USBH_HandleEnum+0x37c>)
 800b0ca:	f001 fd41 	bl	800cb50 <iprintf>
 800b0ce:	200a      	movs	r0, #10
 800b0d0:	f001 fd50 	bl	800cb74 <putchar>
        phost->device.EnumCnt++;
 800b0d4:	f894 331e 	ldrb.w	r3, [r4, #798]	@ 0x31e
 800b0d8:	3301      	adds	r3, #1
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	f884 331e 	strb.w	r3, [r4, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b0e0:	2b03      	cmp	r3, #3
 800b0e2:	d909      	bls.n	800b0f8 <USBH_HandleEnum+0x28c>
          USBH_UsrLog("Control error, Device not Responding Please unplug the Device.");
 800b0e4:	483a      	ldr	r0, [pc, #232]	@ (800b1d0 <USBH_HandleEnum+0x364>)
 800b0e6:	f001 fd33 	bl	800cb50 <iprintf>
 800b0ea:	200a      	movs	r0, #10
 800b0ec:	f001 fd42 	bl	800cb74 <putchar>
          phost->gState = HOST_ABORT_STATE;
 800b0f0:	230d      	movs	r3, #13
 800b0f2:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b0f4:	2501      	movs	r5, #1
 800b0f6:	e71f      	b.n	800af38 <USBH_HandleEnum+0xcc>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b0f8:	7961      	ldrb	r1, [r4, #5]
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f000 ffeb 	bl	800c0d6 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b100:	7921      	ldrb	r1, [r4, #4]
 800b102:	4620      	mov	r0, r4
 800b104:	f000 ffe7 	bl	800c0d6 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b108:	2300      	movs	r3, #0
 800b10a:	7063      	strb	r3, [r4, #1]
          phost->gState = HOST_IDLE;
 800b10c:	7023      	strb	r3, [r4, #0]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b10e:	2501      	movs	r5, #1
 800b110:	e712      	b.n	800af38 <USBH_HandleEnum+0xcc>
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b112:	f890 1334 	ldrb.w	r1, [r0, #820]	@ 0x334
 800b116:	b1f9      	cbz	r1, 800b158 <USBH_HandleEnum+0x2ec>
                                        phost->device.Data, 0xFFU);
 800b118:	f500 758e 	add.w	r5, r0, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b11c:	23ff      	movs	r3, #255	@ 0xff
 800b11e:	462a      	mov	r2, r5
 800b120:	f000 fee4 	bl	800beec <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 800b124:	b118      	cbz	r0, 800b12e <USBH_HandleEnum+0x2c2>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b126:	2803      	cmp	r0, #3
 800b128:	d00c      	beq.n	800b144 <USBH_HandleEnum+0x2d8>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b12a:	2501      	movs	r5, #1
 800b12c:	e704      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
 800b12e:	4629      	mov	r1, r5
 800b130:	482e      	ldr	r0, [pc, #184]	@ (800b1ec <USBH_HandleEnum+0x380>)
 800b132:	f001 fd0d 	bl	800cb50 <iprintf>
 800b136:	200a      	movs	r0, #10
 800b138:	f001 fd1c 	bl	800cb74 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b13c:	2306      	movs	r3, #6
 800b13e:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b140:	2501      	movs	r5, #1
 800b142:	e6f9      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Manufacturer : N/A");
 800b144:	482a      	ldr	r0, [pc, #168]	@ (800b1f0 <USBH_HandleEnum+0x384>)
 800b146:	f001 fd03 	bl	800cb50 <iprintf>
 800b14a:	200a      	movs	r0, #10
 800b14c:	f001 fd12 	bl	800cb74 <putchar>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b150:	2306      	movs	r3, #6
 800b152:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b154:	2501      	movs	r5, #1
 800b156:	e6ef      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_UsrLog("Manufacturer : N/A");
 800b158:	4825      	ldr	r0, [pc, #148]	@ (800b1f0 <USBH_HandleEnum+0x384>)
 800b15a:	f001 fcf9 	bl	800cb50 <iprintf>
 800b15e:	200a      	movs	r0, #10
 800b160:	f001 fd08 	bl	800cb74 <putchar>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b164:	2306      	movs	r3, #6
 800b166:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b168:	2501      	movs	r5, #1
 800b16a:	e6e5      	b.n	800af38 <USBH_HandleEnum+0xcc>
      if (phost->device.DevDesc.iProduct != 0U)
 800b16c:	f890 1335 	ldrb.w	r1, [r0, #821]	@ 0x335
 800b170:	b1f9      	cbz	r1, 800b1b2 <USBH_HandleEnum+0x346>
                                        phost->device.Data, 0xFFU);
 800b172:	f500 758e 	add.w	r5, r0, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b176:	23ff      	movs	r3, #255	@ 0xff
 800b178:	462a      	mov	r2, r5
 800b17a:	f000 feb7 	bl	800beec <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 800b17e:	b118      	cbz	r0, 800b188 <USBH_HandleEnum+0x31c>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b180:	2803      	cmp	r0, #3
 800b182:	d00c      	beq.n	800b19e <USBH_HandleEnum+0x332>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b184:	2501      	movs	r5, #1
 800b186:	e6d7      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
 800b188:	4629      	mov	r1, r5
 800b18a:	481a      	ldr	r0, [pc, #104]	@ (800b1f4 <USBH_HandleEnum+0x388>)
 800b18c:	f001 fce0 	bl	800cb50 <iprintf>
 800b190:	200a      	movs	r0, #10
 800b192:	f001 fcef 	bl	800cb74 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b196:	2307      	movs	r3, #7
 800b198:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b19a:	2501      	movs	r5, #1
 800b19c:	e6cc      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Product : N/A");
 800b19e:	4816      	ldr	r0, [pc, #88]	@ (800b1f8 <USBH_HandleEnum+0x38c>)
 800b1a0:	f001 fcd6 	bl	800cb50 <iprintf>
 800b1a4:	200a      	movs	r0, #10
 800b1a6:	f001 fce5 	bl	800cb74 <putchar>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b1aa:	2307      	movs	r3, #7
 800b1ac:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b1ae:	2501      	movs	r5, #1
 800b1b0:	e6c2      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_UsrLog("Product : N/A");
 800b1b2:	4811      	ldr	r0, [pc, #68]	@ (800b1f8 <USBH_HandleEnum+0x38c>)
 800b1b4:	f001 fccc 	bl	800cb50 <iprintf>
 800b1b8:	200a      	movs	r0, #10
 800b1ba:	f001 fcdb 	bl	800cb74 <putchar>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b1be:	2307      	movs	r3, #7
 800b1c0:	7063      	strb	r3, [r4, #1]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b1c2:	2501      	movs	r5, #1
 800b1c4:	e6b8      	b.n	800af38 <USBH_HandleEnum+0xcc>
 800b1c6:	bf00      	nop
 800b1c8:	0800d8bc 	.word	0x0800d8bc
 800b1cc:	0800da70 	.word	0x0800da70
 800b1d0:	0800daa4 	.word	0x0800daa4
 800b1d4:	0800dae4 	.word	0x0800dae4
 800b1d8:	0800daf0 	.word	0x0800daf0
 800b1dc:	0800dafc 	.word	0x0800dafc
 800b1e0:	0800db38 	.word	0x0800db38
 800b1e4:	0800db50 	.word	0x0800db50
 800b1e8:	0800db84 	.word	0x0800db84
 800b1ec:	0800dbc8 	.word	0x0800dbc8
 800b1f0:	0800dbdc 	.word	0x0800dbdc
 800b1f4:	0800dbf0 	.word	0x0800dbf0
 800b1f8:	0800dc00 	.word	0x0800dc00
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b1fc:	f890 5336 	ldrb.w	r5, [r0, #822]	@ 0x336
 800b200:	b1e5      	cbz	r5, 800b23c <USBH_HandleEnum+0x3d0>
                                        phost->device.Data, 0xFFU);
 800b202:	f500 768e 	add.w	r6, r0, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b206:	23ff      	movs	r3, #255	@ 0xff
 800b208:	4632      	mov	r2, r6
 800b20a:	4629      	mov	r1, r5
 800b20c:	f000 fe6e 	bl	800beec <USBH_Get_StringDesc>
        if (ReqStatus == USBH_OK)
 800b210:	4605      	mov	r5, r0
 800b212:	b118      	cbz	r0, 800b21c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b214:	2803      	cmp	r0, #3
 800b216:	d009      	beq.n	800b22c <USBH_HandleEnum+0x3c0>
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b218:	2501      	movs	r5, #1
 800b21a:	e68d      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
 800b21c:	4631      	mov	r1, r6
 800b21e:	480c      	ldr	r0, [pc, #48]	@ (800b250 <USBH_HandleEnum+0x3e4>)
 800b220:	f001 fc96 	bl	800cb50 <iprintf>
 800b224:	200a      	movs	r0, #10
 800b226:	f001 fca5 	bl	800cb74 <putchar>
          Status = USBH_OK;
 800b22a:	e685      	b.n	800af38 <USBH_HandleEnum+0xcc>
          USBH_UsrLog("Serial Number : N/A");
 800b22c:	4809      	ldr	r0, [pc, #36]	@ (800b254 <USBH_HandleEnum+0x3e8>)
 800b22e:	f001 fc8f 	bl	800cb50 <iprintf>
 800b232:	200a      	movs	r0, #10
 800b234:	f001 fc9e 	bl	800cb74 <putchar>
          Status = USBH_OK;
 800b238:	2500      	movs	r5, #0
 800b23a:	e67d      	b.n	800af38 <USBH_HandleEnum+0xcc>
        USBH_UsrLog("Serial Number : N/A");
 800b23c:	4805      	ldr	r0, [pc, #20]	@ (800b254 <USBH_HandleEnum+0x3e8>)
 800b23e:	f001 fc87 	bl	800cb50 <iprintf>
 800b242:	200a      	movs	r0, #10
 800b244:	f001 fc96 	bl	800cb74 <putchar>
        Status = USBH_OK;
 800b248:	e676      	b.n	800af38 <USBH_HandleEnum+0xcc>
  switch (phost->EnumState)
 800b24a:	2501      	movs	r5, #1
 800b24c:	e674      	b.n	800af38 <USBH_HandleEnum+0xcc>
 800b24e:	bf00      	nop
 800b250:	0800dc10 	.word	0x0800dc10
 800b254:	0800dc24 	.word	0x0800dc24

0800b258 <USBH_Init>:
{
 800b258:	b570      	push	{r4, r5, r6, lr}
  if (phost == NULL)
 800b25a:	b1d0      	cbz	r0, 800b292 <USBH_Init+0x3a>
 800b25c:	460e      	mov	r6, r1
 800b25e:	4604      	mov	r4, r0
  phost->id = id;
 800b260:	f880 2440 	strb.w	r2, [r0, #1088]	@ 0x440
  phost->pActiveClass = NULL;
 800b264:	2500      	movs	r5, #0
 800b266:	f8c0 53f0 	str.w	r5, [r0, #1008]	@ 0x3f0
  phost->ClassNumber = 0U;
 800b26a:	f8c0 53f4 	str.w	r5, [r0, #1012]	@ 0x3f4
  (void)DeInitStateMachine(phost);
 800b26e:	f7ff fdb4 	bl	800adda <DeInitStateMachine>
  phost->device.PortEnabled = 0U;
 800b272:	f884 5323 	strb.w	r5, [r4, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800b276:	f884 5320 	strb.w	r5, [r4, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b27a:	f884 5321 	strb.w	r5, [r4, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b27e:	f884 5322 	strb.w	r5, [r4, #802]	@ 0x322
  if (pUsrFunc != NULL)
 800b282:	b10e      	cbz	r6, 800b288 <USBH_Init+0x30>
    phost->pUser = pUsrFunc;
 800b284:	f8c4 6448 	str.w	r6, [r4, #1096]	@ 0x448
  (void)USBH_LL_Init(phost);
 800b288:	4620      	mov	r0, r4
 800b28a:	f001 fa25 	bl	800c6d8 <USBH_LL_Init>
  return USBH_OK;
 800b28e:	2000      	movs	r0, #0
}
 800b290:	bd70      	pop	{r4, r5, r6, pc}
    USBH_ErrLog("Invalid Host handle");
 800b292:	4805      	ldr	r0, [pc, #20]	@ (800b2a8 <USBH_Init+0x50>)
 800b294:	f001 fc5c 	bl	800cb50 <iprintf>
 800b298:	4804      	ldr	r0, [pc, #16]	@ (800b2ac <USBH_Init+0x54>)
 800b29a:	f001 fc59 	bl	800cb50 <iprintf>
 800b29e:	200a      	movs	r0, #10
 800b2a0:	f001 fc68 	bl	800cb74 <putchar>
    return USBH_FAIL;
 800b2a4:	2002      	movs	r0, #2
 800b2a6:	e7f3      	b.n	800b290 <USBH_Init+0x38>
 800b2a8:	0800d8bc 	.word	0x0800d8bc
 800b2ac:	0800dc38 	.word	0x0800dc38

0800b2b0 <USBH_RegisterClass>:
{
 800b2b0:	b508      	push	{r3, lr}
  if (pclass != NULL)
 800b2b2:	b1b9      	cbz	r1, 800b2e4 <USBH_RegisterClass+0x34>
 800b2b4:	460a      	mov	r2, r1
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b2b6:	f8d0 33f4 	ldr.w	r3, [r0, #1012]	@ 0x3f4
 800b2ba:	b943      	cbnz	r3, 800b2ce <USBH_RegisterClass+0x1e>
      phost->pClass[phost->ClassNumber++] = pclass;
 800b2bc:	1c59      	adds	r1, r3, #1
 800b2be:	f8c0 13f4 	str.w	r1, [r0, #1012]	@ 0x3f4
 800b2c2:	33fa      	adds	r3, #250	@ 0xfa
 800b2c4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800b2c8:	6042      	str	r2, [r0, #4]
      status = USBH_OK;
 800b2ca:	2000      	movs	r0, #0
}
 800b2cc:	bd08      	pop	{r3, pc}
      USBH_ErrLog("Max Class Number reached");
 800b2ce:	480b      	ldr	r0, [pc, #44]	@ (800b2fc <USBH_RegisterClass+0x4c>)
 800b2d0:	f001 fc3e 	bl	800cb50 <iprintf>
 800b2d4:	480a      	ldr	r0, [pc, #40]	@ (800b300 <USBH_RegisterClass+0x50>)
 800b2d6:	f001 fc3b 	bl	800cb50 <iprintf>
 800b2da:	200a      	movs	r0, #10
 800b2dc:	f001 fc4a 	bl	800cb74 <putchar>
      status = USBH_FAIL;
 800b2e0:	2002      	movs	r0, #2
 800b2e2:	e7f3      	b.n	800b2cc <USBH_RegisterClass+0x1c>
    USBH_ErrLog("Invalid Class handle");
 800b2e4:	4805      	ldr	r0, [pc, #20]	@ (800b2fc <USBH_RegisterClass+0x4c>)
 800b2e6:	f001 fc33 	bl	800cb50 <iprintf>
 800b2ea:	4806      	ldr	r0, [pc, #24]	@ (800b304 <USBH_RegisterClass+0x54>)
 800b2ec:	f001 fc30 	bl	800cb50 <iprintf>
 800b2f0:	200a      	movs	r0, #10
 800b2f2:	f001 fc3f 	bl	800cb74 <putchar>
    status = USBH_FAIL;
 800b2f6:	2002      	movs	r0, #2
 800b2f8:	e7e8      	b.n	800b2cc <USBH_RegisterClass+0x1c>
 800b2fa:	bf00      	nop
 800b2fc:	0800d8bc 	.word	0x0800d8bc
 800b300:	0800dc4c 	.word	0x0800dc4c
 800b304:	0800d8dc 	.word	0x0800d8dc

0800b308 <USBH_SelectInterface>:
{
 800b308:	b538      	push	{r3, r4, r5, lr}
  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b30a:	f890 333c 	ldrb.w	r3, [r0, #828]	@ 0x33c
 800b30e:	428b      	cmp	r3, r1
 800b310:	d926      	bls.n	800b360 <USBH_SelectInterface+0x58>
 800b312:	4604      	mov	r4, r0
 800b314:	460d      	mov	r5, r1
    phost->device.current_interface = interface;
 800b316:	f880 1324 	strb.w	r1, [r0, #804]	@ 0x324
    USBH_UsrLog("Switching to Interface (#%d)", interface);
 800b31a:	4817      	ldr	r0, [pc, #92]	@ (800b378 <USBH_SelectInterface+0x70>)
 800b31c:	f001 fc18 	bl	800cb50 <iprintf>
 800b320:	200a      	movs	r0, #10
 800b322:	f001 fc27 	bl	800cb74 <putchar>
    USBH_UsrLog("Class    : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceClass);
 800b326:	232a      	movs	r3, #42	@ 0x2a
 800b328:	fb03 4405 	mla	r4, r3, r5, r4
 800b32c:	f894 1347 	ldrb.w	r1, [r4, #839]	@ 0x347
 800b330:	4812      	ldr	r0, [pc, #72]	@ (800b37c <USBH_SelectInterface+0x74>)
 800b332:	f001 fc0d 	bl	800cb50 <iprintf>
 800b336:	200a      	movs	r0, #10
 800b338:	f001 fc1c 	bl	800cb74 <putchar>
    USBH_UsrLog("SubClass : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceSubClass);
 800b33c:	f894 1348 	ldrb.w	r1, [r4, #840]	@ 0x348
 800b340:	480f      	ldr	r0, [pc, #60]	@ (800b380 <USBH_SelectInterface+0x78>)
 800b342:	f001 fc05 	bl	800cb50 <iprintf>
 800b346:	200a      	movs	r0, #10
 800b348:	f001 fc14 	bl	800cb74 <putchar>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
 800b34c:	f894 1349 	ldrb.w	r1, [r4, #841]	@ 0x349
 800b350:	480c      	ldr	r0, [pc, #48]	@ (800b384 <USBH_SelectInterface+0x7c>)
 800b352:	f001 fbfd 	bl	800cb50 <iprintf>
 800b356:	200a      	movs	r0, #10
 800b358:	f001 fc0c 	bl	800cb74 <putchar>
  USBH_StatusTypeDef status = USBH_OK;
 800b35c:	2000      	movs	r0, #0
}
 800b35e:	bd38      	pop	{r3, r4, r5, pc}
    USBH_ErrLog("Cannot Select This Interface.");
 800b360:	4809      	ldr	r0, [pc, #36]	@ (800b388 <USBH_SelectInterface+0x80>)
 800b362:	f001 fbf5 	bl	800cb50 <iprintf>
 800b366:	4809      	ldr	r0, [pc, #36]	@ (800b38c <USBH_SelectInterface+0x84>)
 800b368:	f001 fbf2 	bl	800cb50 <iprintf>
 800b36c:	200a      	movs	r0, #10
 800b36e:	f001 fc01 	bl	800cb74 <putchar>
    status = USBH_FAIL;
 800b372:	2002      	movs	r0, #2
 800b374:	e7f3      	b.n	800b35e <USBH_SelectInterface+0x56>
 800b376:	bf00      	nop
 800b378:	0800dc68 	.word	0x0800dc68
 800b37c:	0800dc88 	.word	0x0800dc88
 800b380:	0800dc98 	.word	0x0800dc98
 800b384:	0800dca8 	.word	0x0800dca8
 800b388:	0800d8bc 	.word	0x0800d8bc
 800b38c:	0800dcb8 	.word	0x0800dcb8

0800b390 <USBH_FindInterface>:
{
 800b390:	b510      	push	{r4, lr}
 800b392:	4604      	mov	r4, r0
  uint8_t if_ix = 0U;
 800b394:	2000      	movs	r0, #0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b396:	e00b      	b.n	800b3b0 <USBH_FindInterface+0x20>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b398:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800b39c:	fb0c 4e0e 	mla	lr, ip, lr, r4
 800b3a0:	f89e c349 	ldrb.w	ip, [lr, #841]	@ 0x349
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b3a4:	459c      	cmp	ip, r3
 800b3a6:	d01c      	beq.n	800b3e2 <USBH_FindInterface+0x52>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b3a8:	2bff      	cmp	r3, #255	@ 0xff
 800b3aa:	d01a      	beq.n	800b3e2 <USBH_FindInterface+0x52>
    if_ix++;
 800b3ac:	3001      	adds	r0, #1
 800b3ae:	b2c0      	uxtb	r0, r0
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b3b0:	2803      	cmp	r0, #3
 800b3b2:	d815      	bhi.n	800b3e0 <USBH_FindInterface+0x50>
    pif = &pcfg->Itf_Desc[if_ix];
 800b3b4:	4686      	mov	lr, r0
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b3b6:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800b3ba:	fb0c 4c00 	mla	ip, ip, r0, r4
 800b3be:	f89c c347 	ldrb.w	ip, [ip, #839]	@ 0x347
 800b3c2:	458c      	cmp	ip, r1
 800b3c4:	d001      	beq.n	800b3ca <USBH_FindInterface+0x3a>
 800b3c6:	29ff      	cmp	r1, #255	@ 0xff
 800b3c8:	d1f0      	bne.n	800b3ac <USBH_FindInterface+0x1c>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b3ca:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 800b3ce:	fb0c 4c0e 	mla	ip, ip, lr, r4
 800b3d2:	f89c c348 	ldrb.w	ip, [ip, #840]	@ 0x348
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b3d6:	4594      	cmp	ip, r2
 800b3d8:	d0de      	beq.n	800b398 <USBH_FindInterface+0x8>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b3da:	2aff      	cmp	r2, #255	@ 0xff
 800b3dc:	d1e6      	bne.n	800b3ac <USBH_FindInterface+0x1c>
 800b3de:	e7db      	b.n	800b398 <USBH_FindInterface+0x8>
  return 0xFFU;
 800b3e0:	20ff      	movs	r0, #255	@ 0xff
}
 800b3e2:	bd10      	pop	{r4, pc}

0800b3e4 <USBH_Start>:
{
 800b3e4:	b510      	push	{r4, lr}
 800b3e6:	4604      	mov	r4, r0
  (void)USBH_LL_Start(phost);
 800b3e8:	f001 f9e9 	bl	800c7be <USBH_LL_Start>
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b3ec:	2101      	movs	r1, #1
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	f001 f9ba 	bl	800c768 <USBH_LL_DriverVBUS>
}
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	bd10      	pop	{r4, pc}

0800b3f8 <USBH_Process>:
{
 800b3f8:	b530      	push	{r4, r5, lr}
 800b3fa:	b087      	sub	sp, #28
 800b3fc:	4604      	mov	r4, r0
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b3fe:	2302      	movs	r3, #2
 800b400:	f88d 3017 	strb.w	r3, [sp, #23]
  if (phost->device.is_disconnected == 1U)
 800b404:	f890 3321 	ldrb.w	r3, [r0, #801]	@ 0x321
 800b408:	b2db      	uxtb	r3, r3
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d012      	beq.n	800b434 <USBH_Process+0x3c>
  switch (phost->gState)
 800b40e:	7823      	ldrb	r3, [r4, #0]
 800b410:	b2db      	uxtb	r3, r3
 800b412:	2b0b      	cmp	r3, #11
 800b414:	f200 808f 	bhi.w	800b536 <USBH_Process+0x13e>
 800b418:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b41c:	0027000f 	.word	0x0027000f
 800b420:	01940058 	.word	0x01940058
 800b424:	0090008d 	.word	0x0090008d
 800b428:	00b20140 	.word	0x00b20140
 800b42c:	00cc00bc 	.word	0x00cc00bc
 800b430:	016c00f4 	.word	0x016c00f4
    phost->gState = HOST_DEV_DISCONNECTED;
 800b434:	2303      	movs	r3, #3
 800b436:	7003      	strb	r3, [r0, #0]
 800b438:	e7e9      	b.n	800b40e <USBH_Process+0x16>
      if ((phost->device.is_connected) != 0U)
 800b43a:	f894 3320 	ldrb.w	r3, [r4, #800]	@ 0x320
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d079      	beq.n	800b536 <USBH_Process+0x13e>
        USBH_UsrLog("USB Device Connected");
 800b442:	48b1      	ldr	r0, [pc, #708]	@ (800b708 <USBH_Process+0x310>)
 800b444:	f001 fb84 	bl	800cb50 <iprintf>
 800b448:	200a      	movs	r0, #10
 800b44a:	f001 fb93 	bl	800cb74 <putchar>
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b44e:	2301      	movs	r3, #1
 800b450:	7023      	strb	r3, [r4, #0]
        USBH_Delay(200U);
 800b452:	20c8      	movs	r0, #200	@ 0xc8
 800b454:	f001 f9a5 	bl	800c7a2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b458:	4620      	mov	r0, r4
 800b45a:	f001 f9c0 	bl	800c7de <USBH_LL_ResetPort>
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b45e:	2300      	movs	r3, #0
 800b460:	f884 331c 	strb.w	r3, [r4, #796]	@ 0x31c
        phost->Timeout = 0U;
 800b464:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
 800b468:	e065      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->device.PortEnabled == 1U)
 800b46a:	f894 3323 	ldrb.w	r3, [r4, #803]	@ 0x323
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	2b01      	cmp	r3, #1
 800b472:	d00f      	beq.n	800b494 <USBH_Process+0x9c>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b474:	f8d4 343c 	ldr.w	r3, [r4, #1084]	@ 0x43c
 800b478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b47c:	d91f      	bls.n	800b4be <USBH_Process+0xc6>
          phost->device.RstCnt++;
 800b47e:	f894 331f 	ldrb.w	r3, [r4, #799]	@ 0x31f
 800b482:	3301      	adds	r3, #1
 800b484:	b2db      	uxtb	r3, r3
 800b486:	f884 331f 	strb.w	r3, [r4, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800b48a:	2b03      	cmp	r3, #3
 800b48c:	d80e      	bhi.n	800b4ac <USBH_Process+0xb4>
            phost->gState = HOST_IDLE;
 800b48e:	2300      	movs	r3, #0
 800b490:	7023      	strb	r3, [r4, #0]
 800b492:	e050      	b.n	800b536 <USBH_Process+0x13e>
        USBH_UsrLog("USB Device Reset Completed");
 800b494:	489d      	ldr	r0, [pc, #628]	@ (800b70c <USBH_Process+0x314>)
 800b496:	f001 fb5b 	bl	800cb50 <iprintf>
 800b49a:	200a      	movs	r0, #10
 800b49c:	f001 fb6a 	bl	800cb74 <putchar>
        phost->device.RstCnt = 0U;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	f884 331f 	strb.w	r3, [r4, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b4a6:	2302      	movs	r3, #2
 800b4a8:	7023      	strb	r3, [r4, #0]
 800b4aa:	e044      	b.n	800b536 <USBH_Process+0x13e>
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
 800b4ac:	4898      	ldr	r0, [pc, #608]	@ (800b710 <USBH_Process+0x318>)
 800b4ae:	f001 fb4f 	bl	800cb50 <iprintf>
 800b4b2:	200a      	movs	r0, #10
 800b4b4:	f001 fb5e 	bl	800cb74 <putchar>
            phost->gState = HOST_ABORT_STATE;
 800b4b8:	230d      	movs	r3, #13
 800b4ba:	7023      	strb	r3, [r4, #0]
 800b4bc:	e03b      	b.n	800b536 <USBH_Process+0x13e>
          phost->Timeout += 10U;
 800b4be:	330a      	adds	r3, #10
 800b4c0:	f8c4 343c 	str.w	r3, [r4, #1084]	@ 0x43c
          USBH_Delay(10U);
 800b4c4:	200a      	movs	r0, #10
 800b4c6:	f001 f96c 	bl	800c7a2 <USBH_Delay>
 800b4ca:	e034      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->pUser != NULL)
 800b4cc:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 800b4d0:	b113      	cbz	r3, 800b4d8 <USBH_Process+0xe0>
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b4d2:	2104      	movs	r1, #4
 800b4d4:	4620      	mov	r0, r4
 800b4d6:	4798      	blx	r3
      USBH_Delay(100U);
 800b4d8:	2064      	movs	r0, #100	@ 0x64
 800b4da:	f001 f962 	bl	800c7a2 <USBH_Delay>
      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f001 f926 	bl	800c730 <USBH_LL_GetSpeed>
 800b4e4:	f884 031d 	strb.w	r0, [r4, #797]	@ 0x31d
      phost->gState = HOST_ENUMERATION;
 800b4e8:	2305      	movs	r3, #5
 800b4ea:	7023      	strb	r3, [r4, #0]
      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b4ec:	2100      	movs	r1, #0
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	f000 fddf 	bl	800c0b2 <USBH_AllocPipe>
 800b4f4:	7160      	strb	r0, [r4, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b4f6:	2180      	movs	r1, #128	@ 0x80
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	f000 fdda 	bl	800c0b2 <USBH_AllocPipe>
 800b4fe:	4601      	mov	r1, r0
 800b500:	7120      	strb	r0, [r4, #4]
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b502:	79a3      	ldrb	r3, [r4, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b504:	9302      	str	r3, [sp, #8]
 800b506:	2500      	movs	r5, #0
 800b508:	9501      	str	r5, [sp, #4]
 800b50a:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800b514:	2280      	movs	r2, #128	@ 0x80
 800b516:	4620      	mov	r0, r4
 800b518:	f000 fdb6 	bl	800c088 <USBH_OpenPipe>
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b51c:	79a3      	ldrb	r3, [r4, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b51e:	9302      	str	r3, [sp, #8]
 800b520:	9501      	str	r5, [sp, #4]
 800b522:	f894 331d 	ldrb.w	r3, [r4, #797]	@ 0x31d
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	f894 331c 	ldrb.w	r3, [r4, #796]	@ 0x31c
 800b52c:	462a      	mov	r2, r5
 800b52e:	7961      	ldrb	r1, [r4, #5]
 800b530:	4620      	mov	r0, r4
 800b532:	f000 fda9 	bl	800c088 <USBH_OpenPipe>
}
 800b536:	2000      	movs	r0, #0
 800b538:	b007      	add	sp, #28
 800b53a:	bd30      	pop	{r4, r5, pc}
      status = USBH_HandleEnum(phost);
 800b53c:	4620      	mov	r0, r4
 800b53e:	f7ff fc95 	bl	800ae6c <USBH_HandleEnum>
 800b542:	f88d 0017 	strb.w	r0, [sp, #23]
      if (status == USBH_OK)
 800b546:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d1f3      	bne.n	800b536 <USBH_Process+0x13e>
        USBH_UsrLog("Enumeration done.");
 800b54e:	4871      	ldr	r0, [pc, #452]	@ (800b714 <USBH_Process+0x31c>)
 800b550:	f001 fafe 	bl	800cb50 <iprintf>
 800b554:	200a      	movs	r0, #10
 800b556:	f001 fb0d 	bl	800cb74 <putchar>
        phost->device.current_interface = 0U;
 800b55a:	2300      	movs	r3, #0
 800b55c:	f884 3324 	strb.w	r3, [r4, #804]	@ 0x324
        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b560:	f894 3337 	ldrb.w	r3, [r4, #823]	@ 0x337
 800b564:	2b01      	cmp	r3, #1
 800b566:	d002      	beq.n	800b56e <USBH_Process+0x176>
          phost->gState = HOST_INPUT;
 800b568:	2307      	movs	r3, #7
 800b56a:	7023      	strb	r3, [r4, #0]
 800b56c:	e7e3      	b.n	800b536 <USBH_Process+0x13e>
          USBH_UsrLog("This device has only 1 configuration.");
 800b56e:	486a      	ldr	r0, [pc, #424]	@ (800b718 <USBH_Process+0x320>)
 800b570:	f001 faee 	bl	800cb50 <iprintf>
 800b574:	200a      	movs	r0, #10
 800b576:	f001 fafd 	bl	800cb74 <putchar>
          phost->gState = HOST_SET_CONFIGURATION;
 800b57a:	2308      	movs	r3, #8
 800b57c:	7023      	strb	r3, [r4, #0]
 800b57e:	e7da      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->pUser != NULL)
 800b580:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 800b584:	2b00      	cmp	r3, #0
 800b586:	d0d6      	beq.n	800b536 <USBH_Process+0x13e>
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b588:	2101      	movs	r1, #1
 800b58a:	4620      	mov	r0, r4
 800b58c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b58e:	2308      	movs	r3, #8
 800b590:	7023      	strb	r3, [r4, #0]
 800b592:	e7d0      	b.n	800b536 <USBH_Process+0x13e>
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b594:	f894 133d 	ldrb.w	r1, [r4, #829]	@ 0x33d
 800b598:	4620      	mov	r0, r4
 800b59a:	f000 fce8 	bl	800bf6e <USBH_SetCfg>
 800b59e:	2800      	cmp	r0, #0
 800b5a0:	d1c9      	bne.n	800b536 <USBH_Process+0x13e>
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b5a2:	2309      	movs	r3, #9
 800b5a4:	7023      	strb	r3, [r4, #0]
        USBH_UsrLog("Default configuration set.");
 800b5a6:	485d      	ldr	r0, [pc, #372]	@ (800b71c <USBH_Process+0x324>)
 800b5a8:	f001 fad2 	bl	800cb50 <iprintf>
 800b5ac:	200a      	movs	r0, #10
 800b5ae:	f001 fae1 	bl	800cb74 <putchar>
 800b5b2:	e7c0      	b.n	800b536 <USBH_Process+0x13e>
      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b5b4:	f894 333f 	ldrb.w	r3, [r4, #831]	@ 0x33f
 800b5b8:	f013 0f20 	tst.w	r3, #32
 800b5bc:	d102      	bne.n	800b5c4 <USBH_Process+0x1cc>
        phost->gState = HOST_CHECK_CLASS;
 800b5be:	230a      	movs	r3, #10
 800b5c0:	7023      	strb	r3, [r4, #0]
 800b5c2:	e7b8      	b.n	800b536 <USBH_Process+0x13e>
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b5c4:	2101      	movs	r1, #1
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 fce2 	bl	800bf90 <USBH_SetFeature>
 800b5cc:	f88d 0017 	strb.w	r0, [sp, #23]
        if (status == USBH_OK)
 800b5d0:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b5d4:	b16b      	cbz	r3, 800b5f2 <USBH_Process+0x1fa>
        else if (status == USBH_NOT_SUPPORTED)
 800b5d6:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	2b03      	cmp	r3, #3
 800b5de:	d1aa      	bne.n	800b536 <USBH_Process+0x13e>
          USBH_UsrLog("Remote wakeup not supported by the device");
 800b5e0:	484f      	ldr	r0, [pc, #316]	@ (800b720 <USBH_Process+0x328>)
 800b5e2:	f001 fab5 	bl	800cb50 <iprintf>
 800b5e6:	200a      	movs	r0, #10
 800b5e8:	f001 fac4 	bl	800cb74 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800b5ec:	230a      	movs	r3, #10
 800b5ee:	7023      	strb	r3, [r4, #0]
 800b5f0:	e7a1      	b.n	800b536 <USBH_Process+0x13e>
          USBH_UsrLog("Device remote wakeup enabled");
 800b5f2:	484c      	ldr	r0, [pc, #304]	@ (800b724 <USBH_Process+0x32c>)
 800b5f4:	f001 faac 	bl	800cb50 <iprintf>
 800b5f8:	200a      	movs	r0, #10
 800b5fa:	f001 fabb 	bl	800cb74 <putchar>
          phost->gState = HOST_CHECK_CLASS;
 800b5fe:	230a      	movs	r3, #10
 800b600:	7023      	strb	r3, [r4, #0]
 800b602:	e798      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->ClassNumber == 0U)
 800b604:	f8d4 33f4 	ldr.w	r3, [r4, #1012]	@ 0x3f4
 800b608:	b1e3      	cbz	r3, 800b644 <USBH_Process+0x24c>
        phost->pActiveClass = NULL;
 800b60a:	2300      	movs	r3, #0
 800b60c:	f8c4 33f0 	str.w	r3, [r4, #1008]	@ 0x3f0
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b610:	b1fb      	cbz	r3, 800b652 <USBH_Process+0x25a>
        if (phost->pActiveClass != NULL)
 800b612:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b616:	2b00      	cmp	r3, #0
 800b618:	d037      	beq.n	800b68a <USBH_Process+0x292>
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b61a:	689b      	ldr	r3, [r3, #8]
 800b61c:	4620      	mov	r0, r4
 800b61e:	4798      	blx	r3
 800b620:	bb38      	cbnz	r0, 800b672 <USBH_Process+0x27a>
            phost->gState = HOST_CLASS_REQUEST;
 800b622:	2306      	movs	r3, #6
 800b624:	7023      	strb	r3, [r4, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);
 800b626:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b62a:	6819      	ldr	r1, [r3, #0]
 800b62c:	483e      	ldr	r0, [pc, #248]	@ (800b728 <USBH_Process+0x330>)
 800b62e:	f001 fa8f 	bl	800cb50 <iprintf>
 800b632:	200a      	movs	r0, #10
 800b634:	f001 fa9e 	bl	800cb74 <putchar>
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b638:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 800b63c:	2103      	movs	r1, #3
 800b63e:	4620      	mov	r0, r4
 800b640:	4798      	blx	r3
 800b642:	e778      	b.n	800b536 <USBH_Process+0x13e>
        USBH_UsrLog("No Class has been registered.");
 800b644:	4839      	ldr	r0, [pc, #228]	@ (800b72c <USBH_Process+0x334>)
 800b646:	f001 fa83 	bl	800cb50 <iprintf>
 800b64a:	200a      	movs	r0, #10
 800b64c:	f001 fa92 	bl	800cb74 <putchar>
 800b650:	e771      	b.n	800b536 <USBH_Process+0x13e>
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b652:	f103 02fa 	add.w	r2, r3, #250	@ 0xfa
 800b656:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b65a:	6852      	ldr	r2, [r2, #4]
 800b65c:	7910      	ldrb	r0, [r2, #4]
 800b65e:	f894 1347 	ldrb.w	r1, [r4, #839]	@ 0x347
 800b662:	4288      	cmp	r0, r1
 800b664:	d002      	beq.n	800b66c <USBH_Process+0x274>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b666:	3301      	adds	r3, #1
 800b668:	b2db      	uxtb	r3, r3
 800b66a:	e7d1      	b.n	800b610 <USBH_Process+0x218>
            phost->pActiveClass = phost->pClass[idx];
 800b66c:	f8c4 23f0 	str.w	r2, [r4, #1008]	@ 0x3f0
            break;
 800b670:	e7cf      	b.n	800b612 <USBH_Process+0x21a>
            phost->gState = HOST_ABORT_STATE;
 800b672:	230d      	movs	r3, #13
 800b674:	7023      	strb	r3, [r4, #0]
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
 800b676:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b67a:	6819      	ldr	r1, [r3, #0]
 800b67c:	482c      	ldr	r0, [pc, #176]	@ (800b730 <USBH_Process+0x338>)
 800b67e:	f001 fa67 	bl	800cb50 <iprintf>
 800b682:	200a      	movs	r0, #10
 800b684:	f001 fa76 	bl	800cb74 <putchar>
 800b688:	e755      	b.n	800b536 <USBH_Process+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b68a:	230d      	movs	r3, #13
 800b68c:	7023      	strb	r3, [r4, #0]
          USBH_UsrLog("No registered class for this device.");
 800b68e:	4829      	ldr	r0, [pc, #164]	@ (800b734 <USBH_Process+0x33c>)
 800b690:	f001 fa5e 	bl	800cb50 <iprintf>
 800b694:	200a      	movs	r0, #10
 800b696:	f001 fa6d 	bl	800cb74 <putchar>
 800b69a:	e74c      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->pActiveClass != NULL)
 800b69c:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b6a0:	b1e3      	cbz	r3, 800b6dc <USBH_Process+0x2e4>
        status = phost->pActiveClass->Requests(phost);
 800b6a2:	691b      	ldr	r3, [r3, #16]
 800b6a4:	4620      	mov	r0, r4
 800b6a6:	4798      	blx	r3
 800b6a8:	f88d 0017 	strb.w	r0, [sp, #23]
        if (status == USBH_OK)
 800b6ac:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b6b0:	b913      	cbnz	r3, 800b6b8 <USBH_Process+0x2c0>
          phost->gState = HOST_CLASS;
 800b6b2:	230b      	movs	r3, #11
 800b6b4:	7023      	strb	r3, [r4, #0]
 800b6b6:	e73e      	b.n	800b536 <USBH_Process+0x13e>
        else if (status == USBH_FAIL)
 800b6b8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	2b02      	cmp	r3, #2
 800b6c0:	f47f af39 	bne.w	800b536 <USBH_Process+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b6c4:	230d      	movs	r3, #13
 800b6c6:	7023      	strb	r3, [r4, #0]
          USBH_ErrLog("Device not responding Please Unplug.");
 800b6c8:	481b      	ldr	r0, [pc, #108]	@ (800b738 <USBH_Process+0x340>)
 800b6ca:	f001 fa41 	bl	800cb50 <iprintf>
 800b6ce:	481b      	ldr	r0, [pc, #108]	@ (800b73c <USBH_Process+0x344>)
 800b6d0:	f001 fa3e 	bl	800cb50 <iprintf>
 800b6d4:	200a      	movs	r0, #10
 800b6d6:	f001 fa4d 	bl	800cb74 <putchar>
 800b6da:	e72c      	b.n	800b536 <USBH_Process+0x13e>
        phost->gState = HOST_ABORT_STATE;
 800b6dc:	230d      	movs	r3, #13
 800b6de:	7023      	strb	r3, [r4, #0]
        USBH_ErrLog("Invalid Class Driver.");
 800b6e0:	4815      	ldr	r0, [pc, #84]	@ (800b738 <USBH_Process+0x340>)
 800b6e2:	f001 fa35 	bl	800cb50 <iprintf>
 800b6e6:	4816      	ldr	r0, [pc, #88]	@ (800b740 <USBH_Process+0x348>)
 800b6e8:	f001 fa32 	bl	800cb50 <iprintf>
 800b6ec:	200a      	movs	r0, #10
 800b6ee:	f001 fa41 	bl	800cb74 <putchar>
 800b6f2:	e720      	b.n	800b536 <USBH_Process+0x13e>
      if (phost->pActiveClass != NULL)
 800b6f4:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	f43f af1c 	beq.w	800b536 <USBH_Process+0x13e>
        phost->pActiveClass->BgndProcess(phost);
 800b6fe:	695b      	ldr	r3, [r3, #20]
 800b700:	4620      	mov	r0, r4
 800b702:	4798      	blx	r3
 800b704:	e717      	b.n	800b536 <USBH_Process+0x13e>
 800b706:	bf00      	nop
 800b708:	0800dcd8 	.word	0x0800dcd8
 800b70c:	0800dcf0 	.word	0x0800dcf0
 800b710:	0800dd0c 	.word	0x0800dd0c
 800b714:	0800dd38 	.word	0x0800dd38
 800b718:	0800dd4c 	.word	0x0800dd4c
 800b71c:	0800dd74 	.word	0x0800dd74
 800b720:	0800ddb0 	.word	0x0800ddb0
 800b724:	0800dd90 	.word	0x0800dd90
 800b728:	0800ddfc 	.word	0x0800ddfc
 800b72c:	0800dddc 	.word	0x0800dddc
 800b730:	0800de10 	.word	0x0800de10
 800b734:	0800de30 	.word	0x0800de30
 800b738:	0800d8bc 	.word	0x0800d8bc
 800b73c:	0800de58 	.word	0x0800de58
 800b740:	0800de80 	.word	0x0800de80
      phost->device.is_disconnected = 0U;
 800b744:	2300      	movs	r3, #0
 800b746:	f884 3321 	strb.w	r3, [r4, #801]	@ 0x321
      (void)DeInitStateMachine(phost);
 800b74a:	4620      	mov	r0, r4
 800b74c:	f7ff fb45 	bl	800adda <DeInitStateMachine>
      if (phost->pActiveClass != NULL)
 800b750:	f8d4 33f0 	ldr.w	r3, [r4, #1008]	@ 0x3f0
 800b754:	b12b      	cbz	r3, 800b762 <USBH_Process+0x36a>
        phost->pActiveClass->DeInit(phost);
 800b756:	68db      	ldr	r3, [r3, #12]
 800b758:	4620      	mov	r0, r4
 800b75a:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b75c:	2300      	movs	r3, #0
 800b75e:	f8c4 33f0 	str.w	r3, [r4, #1008]	@ 0x3f0
      if (phost->pUser != NULL)
 800b762:	f8d4 3448 	ldr.w	r3, [r4, #1096]	@ 0x448
 800b766:	b113      	cbz	r3, 800b76e <USBH_Process+0x376>
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b768:	2105      	movs	r1, #5
 800b76a:	4620      	mov	r0, r4
 800b76c:	4798      	blx	r3
      USBH_UsrLog("USB Device disconnected");
 800b76e:	480b      	ldr	r0, [pc, #44]	@ (800b79c <USBH_Process+0x3a4>)
 800b770:	f001 f9ee 	bl	800cb50 <iprintf>
 800b774:	200a      	movs	r0, #10
 800b776:	f001 f9fd 	bl	800cb74 <putchar>
      if (phost->device.is_ReEnumerated == 1U)
 800b77a:	f894 3322 	ldrb.w	r3, [r4, #802]	@ 0x322
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	2b01      	cmp	r3, #1
 800b782:	d003      	beq.n	800b78c <USBH_Process+0x394>
        (void)USBH_LL_Start(phost);
 800b784:	4620      	mov	r0, r4
 800b786:	f001 f81a 	bl	800c7be <USBH_LL_Start>
 800b78a:	e6d4      	b.n	800b536 <USBH_Process+0x13e>
        phost->device.is_ReEnumerated = 0U;
 800b78c:	2300      	movs	r3, #0
 800b78e:	f884 3322 	strb.w	r3, [r4, #802]	@ 0x322
        (void)USBH_Start(phost);
 800b792:	4620      	mov	r0, r4
 800b794:	f7ff fe26 	bl	800b3e4 <USBH_Start>
 800b798:	e6cd      	b.n	800b536 <USBH_Process+0x13e>
 800b79a:	bf00      	nop
 800b79c:	0800de98 	.word	0x0800de98

0800b7a0 <USBH_LL_SetTimer>:
  phost->Timer = time;
 800b7a0:	f8c0 1438 	str.w	r1, [r0, #1080]	@ 0x438
}
 800b7a4:	4770      	bx	lr

0800b7a6 <USBH_LL_IncTimer>:
{
 800b7a6:	b508      	push	{r3, lr}
  phost->Timer++;
 800b7a8:	f8d0 2438 	ldr.w	r2, [r0, #1080]	@ 0x438
 800b7ac:	3201      	adds	r2, #1
 800b7ae:	f8c0 2438 	str.w	r2, [r0, #1080]	@ 0x438
  USBH_HandleSof(phost);
 800b7b2:	f7ff fb05 	bl	800adc0 <USBH_HandleSof>
}
 800b7b6:	bd08      	pop	{r3, pc}

0800b7b8 <USBH_LL_PortEnabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 1U;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	f880 3323 	strb.w	r3, [r0, #803]	@ 0x323
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
}
 800b7be:	4770      	bx	lr

0800b7c0 <USBH_LL_PortDisabled>:
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
  phost->device.PortEnabled = 0U;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	f880 3323 	strb.w	r3, [r0, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	f880 3321 	strb.w	r3, [r0, #801]	@ 0x321

  return;
}
 800b7cc:	4770      	bx	lr

0800b7ce <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b7ce:	4603      	mov	r3, r0
  phost->device.is_connected = 1U;
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	f880 2320 	strb.w	r2, [r0, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b7d6:	2000      	movs	r0, #0
 800b7d8:	f883 0321 	strb.w	r0, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b7dc:	f883 0322 	strb.w	r0, [r3, #802]	@ 0x322
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
}
 800b7e0:	4770      	bx	lr

0800b7e2 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b7e2:	b538      	push	{r3, r4, r5, lr}
 800b7e4:	4604      	mov	r4, r0
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	f880 3321 	strb.w	r3, [r0, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b7ec:	2500      	movs	r5, #0
 800b7ee:	f880 5320 	strb.w	r5, [r0, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b7f2:	f880 5323 	strb.w	r5, [r0, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b7f6:	f000 ffea 	bl	800c7ce <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b7fa:	7921      	ldrb	r1, [r4, #4]
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	f000 fc6a 	bl	800c0d6 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b802:	7961      	ldrb	r1, [r4, #5]
 800b804:	4620      	mov	r0, r4
 800b806:	f000 fc66 	bl	800c0d6 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
}
 800b80a:	4628      	mov	r0, r5
 800b80c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b810 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b810:	4603      	mov	r3, r0
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
  USBH_StatusTypeDef status = USBH_OK;

  if (buf == NULL)
 800b812:	468c      	mov	ip, r1
 800b814:	2900      	cmp	r1, #0
 800b816:	d070      	beq.n	800b8fa <USBH_ParseDevDesc+0xea>
  {
    return USBH_FAIL;
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800b818:	7809      	ldrb	r1, [r1, #0]
 800b81a:	f880 1326 	strb.w	r1, [r0, #806]	@ 0x326
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800b81e:	f89c 1001 	ldrb.w	r1, [ip, #1]
 800b822:	f880 1327 	strb.w	r1, [r0, #807]	@ 0x327
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800b826:	f89c 1002 	ldrb.w	r1, [ip, #2]
 800b82a:	f89c 0003 	ldrb.w	r0, [ip, #3]
 800b82e:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 800b832:	f8a3 1328 	strh.w	r1, [r3, #808]	@ 0x328
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800b836:	f89c 1004 	ldrb.w	r1, [ip, #4]
 800b83a:	f883 132a 	strb.w	r1, [r3, #810]	@ 0x32a
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800b83e:	f89c 1005 	ldrb.w	r1, [ip, #5]
 800b842:	f883 132b 	strb.w	r1, [r3, #811]	@ 0x32b
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800b846:	f89c 1006 	ldrb.w	r1, [ip, #6]
 800b84a:	f883 132c 	strb.w	r1, [r3, #812]	@ 0x32c
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800b84e:	f89c 1007 	ldrb.w	r1, [ip, #7]
 800b852:	f883 132d 	strb.w	r1, [r3, #813]	@ 0x32d

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b856:	f893 031d 	ldrb.w	r0, [r3, #797]	@ 0x31d
 800b85a:	2801      	cmp	r0, #1
 800b85c:	d92d      	bls.n	800b8ba <USBH_ParseDevDesc+0xaa>
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
        break;
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b85e:	2802      	cmp	r0, #2
 800b860:	d040      	beq.n	800b8e4 <USBH_ParseDevDesc+0xd4>
      dev_desc->bMaxPacketSize = 8U;
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b862:	2003      	movs	r0, #3
  }

  if (length > 8U)
 800b864:	2a08      	cmp	r2, #8
 800b866:	d949      	bls.n	800b8fc <USBH_ParseDevDesc+0xec>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800b868:	f89c 2008 	ldrb.w	r2, [ip, #8]
 800b86c:	f89c 1009 	ldrb.w	r1, [ip, #9]
 800b870:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b874:	f8a3 232e 	strh.w	r2, [r3, #814]	@ 0x32e
    dev_desc->idProduct          = LE16(buf + 10U);
 800b878:	f89c 200a 	ldrb.w	r2, [ip, #10]
 800b87c:	f89c 100b 	ldrb.w	r1, [ip, #11]
 800b880:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b884:	f8a3 2330 	strh.w	r2, [r3, #816]	@ 0x330
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800b888:	f89c 200c 	ldrb.w	r2, [ip, #12]
 800b88c:	f89c 100d 	ldrb.w	r1, [ip, #13]
 800b890:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800b894:	f8a3 2332 	strh.w	r2, [r3, #818]	@ 0x332
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800b898:	f89c 200e 	ldrb.w	r2, [ip, #14]
 800b89c:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800b8a0:	f89c 200f 	ldrb.w	r2, [ip, #15]
 800b8a4:	f883 2335 	strb.w	r2, [r3, #821]	@ 0x335
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800b8a8:	f89c 2010 	ldrb.w	r2, [ip, #16]
 800b8ac:	f883 2336 	strb.w	r2, [r3, #822]	@ 0x336
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800b8b0:	f89c 2011 	ldrb.w	r2, [ip, #17]
 800b8b4:	f883 2337 	strb.w	r2, [r3, #823]	@ 0x337
 800b8b8:	4770      	bx	lr
    switch (dev_desc->bMaxPacketSize)
 800b8ba:	2920      	cmp	r1, #32
 800b8bc:	d80b      	bhi.n	800b8d6 <USBH_ParseDevDesc+0xc6>
 800b8be:	2908      	cmp	r1, #8
 800b8c0:	d30b      	bcc.n	800b8da <USBH_ParseDevDesc+0xca>
 800b8c2:	3908      	subs	r1, #8
 800b8c4:	b2c9      	uxtb	r1, r1
 800b8c6:	480e      	ldr	r0, [pc, #56]	@ (800b900 <USBH_ParseDevDesc+0xf0>)
 800b8c8:	fa20 f101 	lsr.w	r1, r0, r1
 800b8cc:	f011 0f01 	tst.w	r1, #1
 800b8d0:	d003      	beq.n	800b8da <USBH_ParseDevDesc+0xca>
 800b8d2:	2000      	movs	r0, #0
 800b8d4:	e7c6      	b.n	800b864 <USBH_ParseDevDesc+0x54>
 800b8d6:	2940      	cmp	r1, #64	@ 0x40
 800b8d8:	d00b      	beq.n	800b8f2 <USBH_ParseDevDesc+0xe2>
        dev_desc->bMaxPacketSize = 8U;
 800b8da:	2108      	movs	r1, #8
 800b8dc:	f883 132d 	strb.w	r1, [r3, #813]	@ 0x32d
  USBH_StatusTypeDef status = USBH_OK;
 800b8e0:	2000      	movs	r0, #0
        break;
 800b8e2:	e7bf      	b.n	800b864 <USBH_ParseDevDesc+0x54>
    if (dev_desc->bMaxPacketSize != 8U)
 800b8e4:	2908      	cmp	r1, #8
 800b8e6:	d006      	beq.n	800b8f6 <USBH_ParseDevDesc+0xe6>
      dev_desc->bMaxPacketSize = 8U;
 800b8e8:	2108      	movs	r1, #8
 800b8ea:	f883 132d 	strb.w	r1, [r3, #813]	@ 0x32d
  USBH_StatusTypeDef status = USBH_OK;
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	e7b8      	b.n	800b864 <USBH_ParseDevDesc+0x54>
    switch (dev_desc->bMaxPacketSize)
 800b8f2:	2000      	movs	r0, #0
 800b8f4:	e7b6      	b.n	800b864 <USBH_ParseDevDesc+0x54>
  USBH_StatusTypeDef status = USBH_OK;
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	e7b4      	b.n	800b864 <USBH_ParseDevDesc+0x54>
    return USBH_FAIL;
 800b8fa:	2002      	movs	r0, #2
  }

  return status;
}
 800b8fc:	4770      	bx	lr
 800b8fe:	bf00      	nop
 800b900:	01000101 	.word	0x01000101

0800b904 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800b904:	780b      	ldrb	r3, [r1, #0]
 800b906:	7003      	strb	r3, [r0, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800b908:	784b      	ldrb	r3, [r1, #1]
 800b90a:	7043      	strb	r3, [r0, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800b90c:	788b      	ldrb	r3, [r1, #2]
 800b90e:	7083      	strb	r3, [r0, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800b910:	78cb      	ldrb	r3, [r1, #3]
 800b912:	70c3      	strb	r3, [r0, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800b914:	790b      	ldrb	r3, [r1, #4]
 800b916:	7103      	strb	r3, [r0, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800b918:	794b      	ldrb	r3, [r1, #5]
 800b91a:	7143      	strb	r3, [r0, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800b91c:	798b      	ldrb	r3, [r1, #6]
 800b91e:	7183      	strb	r3, [r0, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800b920:	79cb      	ldrb	r3, [r1, #7]
 800b922:	71c3      	strb	r3, [r0, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800b924:	7a0b      	ldrb	r3, [r1, #8]
 800b926:	7203      	strb	r3, [r0, #8]
}
 800b928:	4770      	bx	lr

0800b92a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800b92a:	b510      	push	{r4, lr}
 800b92c:	4686      	mov	lr, r0
  USBH_StatusTypeDef status = USBH_OK;

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800b92e:	7813      	ldrb	r3, [r2, #0]
 800b930:	700b      	strb	r3, [r1, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800b932:	7853      	ldrb	r3, [r2, #1]
 800b934:	704b      	strb	r3, [r1, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800b936:	7893      	ldrb	r3, [r2, #2]
 800b938:	708b      	strb	r3, [r1, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800b93a:	f892 c003 	ldrb.w	ip, [r2, #3]
 800b93e:	f881 c003 	strb.w	ip, [r1, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800b942:	7913      	ldrb	r3, [r2, #4]
 800b944:	7950      	ldrb	r0, [r2, #5]
 800b946:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800b94a:	808b      	strh	r3, [r1, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800b94c:	7994      	ldrb	r4, [r2, #6]
 800b94e:	718c      	strb	r4, [r1, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b950:	1e5a      	subs	r2, r3, #1
 800b952:	b292      	uxth	r2, r2
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b954:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 800b958:	d20c      	bcs.n	800b974 <USBH_ParseEPDesc+0x4a>
  USBH_StatusTypeDef status = USBH_OK;
 800b95a:	2000      	movs	r0, #0
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
  {
    status = USBH_NOT_SUPPORTED;
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b95c:	f89e 231d 	ldrb.w	r2, [lr, #797]	@ 0x31d
 800b960:	b9ca      	cbnz	r2, 800b996 <USBH_ParseEPDesc+0x6c>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800b962:	f00c 0c03 	and.w	ip, ip, #3
 800b966:	f1bc 0f03 	cmp.w	ip, #3
 800b96a:	d846      	bhi.n	800b9fa <USBH_ParseEPDesc+0xd0>
 800b96c:	e8df f00c 	tbb	[pc, ip]
 800b970:	0d040d09 	.word	0x0d040d09
    status = USBH_NOT_SUPPORTED;
 800b974:	2003      	movs	r0, #3
 800b976:	e7f1      	b.n	800b95c <USBH_ParseEPDesc+0x32>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800b978:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b97c:	d910      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
      {
        status = USBH_NOT_SUPPORTED;
 800b97e:	2003      	movs	r0, #3
 800b980:	e00e      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b982:	2b40      	cmp	r3, #64	@ 0x40
 800b984:	d90c      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
      {
        status = USBH_NOT_SUPPORTED;
 800b986:	2003      	movs	r0, #3
 800b988:	e00a      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b98a:	3c01      	subs	r4, #1
 800b98c:	b2e4      	uxtb	r4, r4
 800b98e:	2c0f      	cmp	r4, #15
 800b990:	d906      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
      {
        status = USBH_NOT_SUPPORTED;
 800b992:	2003      	movs	r0, #3
 800b994:	e004      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
    else
    {
      status = USBH_NOT_SUPPORTED;
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b996:	2a01      	cmp	r2, #1
 800b998:	d003      	beq.n	800b9a2 <USBH_ParseEPDesc+0x78>
    else
    {
      status = USBH_NOT_SUPPORTED;
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b99a:	2a02      	cmp	r2, #2
 800b99c:	d01c      	beq.n	800b9d8 <USBH_ParseEPDesc+0xae>
      status = USBH_NOT_SUPPORTED;
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b99e:	2003      	movs	r0, #3
  }

  return status;
}
 800b9a0:	bd10      	pop	{r4, pc}
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b9a2:	f00c 0c03 	and.w	ip, ip, #3
 800b9a6:	f1bc 0f03 	cmp.w	ip, #3
 800b9aa:	d828      	bhi.n	800b9fe <USBH_ParseEPDesc+0xd4>
 800b9ac:	e8df f00c 	tbb	[pc, ip]
 800b9b0:	0e020602 	.word	0x0e020602
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b9b4:	2b40      	cmp	r3, #64	@ 0x40
 800b9b6:	d9f3      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800b9b8:	2003      	movs	r0, #3
 800b9ba:	e7f1      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
      if ((ep_descriptor->bInterval == 0U) ||
 800b9bc:	3c01      	subs	r4, #1
 800b9be:	b2e4      	uxtb	r4, r4
 800b9c0:	2c0f      	cmp	r4, #15
 800b9c2:	d81e      	bhi.n	800ba02 <USBH_ParseEPDesc+0xd8>
          (ep_descriptor->bInterval > 0x10U) ||
 800b9c4:	2b40      	cmp	r3, #64	@ 0x40
 800b9c6:	d9eb      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800b9c8:	2003      	movs	r0, #3
 800b9ca:	e7e9      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b9cc:	b1dc      	cbz	r4, 800ba06 <USBH_ParseEPDesc+0xdc>
 800b9ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b9d2:	d3e5      	bcc.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800b9d4:	4660      	mov	r0, ip
 800b9d6:	e7e3      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b9d8:	f01c 0c03 	ands.w	ip, ip, #3
 800b9dc:	d103      	bne.n	800b9e6 <USBH_ParseEPDesc+0xbc>
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b9de:	2b08      	cmp	r3, #8
 800b9e0:	d0de      	beq.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800b9e2:	2003      	movs	r0, #3
 800b9e4:	e7dc      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b9e6:	f1bc 0f03 	cmp.w	ip, #3
 800b9ea:	d001      	beq.n	800b9f0 <USBH_ParseEPDesc+0xc6>
      status = USBH_NOT_SUPPORTED;
 800b9ec:	2003      	movs	r0, #3
 800b9ee:	e7d7      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b9f0:	b15c      	cbz	r4, 800ba0a <USBH_ParseEPDesc+0xe0>
 800b9f2:	2b08      	cmp	r3, #8
 800b9f4:	d9d4      	bls.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800b9f6:	4660      	mov	r0, ip
 800b9f8:	e7d2      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b9fa:	2003      	movs	r0, #3
 800b9fc:	e7d0      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b9fe:	2003      	movs	r0, #3
 800ba00:	e7ce      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800ba02:	2003      	movs	r0, #3
 800ba04:	e7cc      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800ba06:	4660      	mov	r0, ip
 800ba08:	e7ca      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>
        status = USBH_NOT_SUPPORTED;
 800ba0a:	4660      	mov	r0, ip
 800ba0c:	e7c8      	b.n	800b9a0 <USBH_ParseEPDesc+0x76>

0800ba0e <USBH_ParseStringDesc>:
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800ba0e:	7843      	ldrb	r3, [r0, #1]
 800ba10:	2b03      	cmp	r3, #3
 800ba12:	d000      	beq.n	800ba16 <USBH_ParseStringDesc+0x8>
      *pdest =  psrc[idx];
      pdest++;
    }
    *pdest = 0U; /* mark end of string */
  }
}
 800ba14:	4770      	bx	lr
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800ba16:	7803      	ldrb	r3, [r0, #0]
 800ba18:	3b02      	subs	r3, #2
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	bf28      	it	cs
 800ba1e:	461a      	movcs	r2, r3
 800ba20:	b292      	uxth	r2, r2
    for (idx = 0U; idx < strlength; idx += 2U)
 800ba22:	2300      	movs	r3, #0
 800ba24:	e007      	b.n	800ba36 <USBH_ParseStringDesc+0x28>
      *pdest =  psrc[idx];
 800ba26:	eb00 0c03 	add.w	ip, r0, r3
 800ba2a:	f89c c002 	ldrb.w	ip, [ip, #2]
 800ba2e:	f801 cb01 	strb.w	ip, [r1], #1
    for (idx = 0U; idx < strlength; idx += 2U)
 800ba32:	3302      	adds	r3, #2
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d3f5      	bcc.n	800ba26 <USBH_ParseStringDesc+0x18>
    *pdest = 0U; /* mark end of string */
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	700b      	strb	r3, [r1, #0]
}
 800ba3e:	e7e9      	b.n	800ba14 <USBH_ParseStringDesc+0x6>

0800ba40 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ba40:	b530      	push	{r4, r5, lr}
 800ba42:	b083      	sub	sp, #12
 800ba44:	4604      	mov	r4, r0
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;

  switch (phost->Control.state)
 800ba46:	7e05      	ldrb	r5, [r0, #24]
 800ba48:	1e6b      	subs	r3, r5, #1
 800ba4a:	2b0a      	cmp	r3, #10
 800ba4c:	f200 80e6 	bhi.w	800bc1c <USBH_HandleControl+0x1dc>
 800ba50:	e8df f003 	tbb	[pc, r3]
 800ba54:	40341006 	.word	0x40341006
 800ba58:	897d6154 	.word	0x897d6154
 800ba5c:	a99c      	.short	0xa99c
 800ba5e:	c0          	.byte	0xc0
 800ba5f:	00          	.byte	0x00
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ba60:	7942      	ldrb	r2, [r0, #5]
 800ba62:	f100 0110 	add.w	r1, r0, #16
 800ba66:	f000 fab6 	bl	800bfd6 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ba6a:	2302      	movs	r3, #2
 800ba6c:	7623      	strb	r3, [r4, #24]
    default:
      break;
  }

  return status;
}
 800ba6e:	4628      	mov	r0, r5
 800ba70:	b003      	add	sp, #12
 800ba72:	bd30      	pop	{r4, r5, pc}
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ba74:	7941      	ldrb	r1, [r0, #5]
 800ba76:	f000 fe71 	bl	800c75c <USBH_LL_GetURBState>
 800ba7a:	4605      	mov	r5, r0
      if (URB_Status == USBH_URB_DONE)
 800ba7c:	2801      	cmp	r0, #1
 800ba7e:	d008      	beq.n	800ba92 <USBH_HandleControl+0x52>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ba80:	2802      	cmp	r0, #2
 800ba82:	bf18      	it	ne
 800ba84:	2804      	cmpne	r0, #4
 800ba86:	f040 80cb 	bne.w	800bc20 <USBH_HandleControl+0x1e0>
          phost->Control.state = CTRL_ERROR;
 800ba8a:	230b      	movs	r3, #11
 800ba8c:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800ba8e:	2501      	movs	r5, #1
 800ba90:	e7ed      	b.n	800ba6e <USBH_HandleControl+0x2e>
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ba92:	7c23      	ldrb	r3, [r4, #16]
        if (phost->Control.setup.b.wLength.w != 0U)
 800ba94:	8ae2      	ldrh	r2, [r4, #22]
 800ba96:	b142      	cbz	r2, 800baaa <USBH_HandleControl+0x6a>
          if (direction == USB_D2H)
 800ba98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ba9c:	d102      	bne.n	800baa4 <USBH_HandleControl+0x64>
            phost->Control.state = CTRL_DATA_OUT;
 800ba9e:	2305      	movs	r3, #5
 800baa0:	7623      	strb	r3, [r4, #24]
 800baa2:	e7e4      	b.n	800ba6e <USBH_HandleControl+0x2e>
            phost->Control.state = CTRL_DATA_IN;
 800baa4:	2303      	movs	r3, #3
 800baa6:	7623      	strb	r3, [r4, #24]
 800baa8:	e7e1      	b.n	800ba6e <USBH_HandleControl+0x2e>
          if (direction == USB_D2H)
 800baaa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800baae:	d102      	bne.n	800bab6 <USBH_HandleControl+0x76>
            phost->Control.state = CTRL_STATUS_IN;
 800bab0:	2307      	movs	r3, #7
 800bab2:	7623      	strb	r3, [r4, #24]
 800bab4:	e7db      	b.n	800ba6e <USBH_HandleControl+0x2e>
            phost->Control.state = CTRL_STATUS_OUT;
 800bab6:	2309      	movs	r3, #9
 800bab8:	7623      	strb	r3, [r4, #24]
 800baba:	e7d8      	b.n	800ba6e <USBH_HandleControl+0x2e>
      phost->Control.timer = (uint16_t)phost->Timer;
 800babc:	f8d0 3438 	ldr.w	r3, [r0, #1080]	@ 0x438
 800bac0:	81c3      	strh	r3, [r0, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800bac2:	7903      	ldrb	r3, [r0, #4]
 800bac4:	8982      	ldrh	r2, [r0, #12]
 800bac6:	6881      	ldr	r1, [r0, #8]
 800bac8:	f000 faac 	bl	800c024 <USBH_CtlReceiveData>
      phost->Control.state = CTRL_DATA_IN_WAIT;
 800bacc:	2304      	movs	r3, #4
 800bace:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bad0:	2501      	movs	r5, #1
      break;
 800bad2:	e7cc      	b.n	800ba6e <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bad4:	7901      	ldrb	r1, [r0, #4]
 800bad6:	f000 fe41 	bl	800c75c <USBH_LL_GetURBState>
 800bada:	4605      	mov	r5, r0
      if (URB_Status == USBH_URB_DONE)
 800badc:	2801      	cmp	r0, #1
 800bade:	d006      	beq.n	800baee <USBH_HandleControl+0xae>
      else if (URB_Status == USBH_URB_STALL)
 800bae0:	2805      	cmp	r0, #5
 800bae2:	f000 809f 	beq.w	800bc24 <USBH_HandleControl+0x1e4>
        if (URB_Status == USBH_URB_ERROR)
 800bae6:	2804      	cmp	r0, #4
 800bae8:	d004      	beq.n	800baf4 <USBH_HandleControl+0xb4>
  USBH_StatusTypeDef status = USBH_BUSY;
 800baea:	2501      	movs	r5, #1
 800baec:	e7bf      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STATUS_OUT;
 800baee:	2309      	movs	r3, #9
 800baf0:	7623      	strb	r3, [r4, #24]
 800baf2:	e7bc      	b.n	800ba6e <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 800baf4:	230b      	movs	r3, #11
 800baf6:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800baf8:	2501      	movs	r5, #1
 800bafa:	e7b8      	b.n	800ba6e <USBH_HandleControl+0x2e>
      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800bafc:	2501      	movs	r5, #1
 800bafe:	9500      	str	r5, [sp, #0]
 800bb00:	7943      	ldrb	r3, [r0, #5]
 800bb02:	8982      	ldrh	r2, [r0, #12]
 800bb04:	6881      	ldr	r1, [r0, #8]
 800bb06:	f000 fa77 	bl	800bff8 <USBH_CtlSendData>
      phost->Control.timer = (uint16_t)phost->Timer;
 800bb0a:	f8d4 3438 	ldr.w	r3, [r4, #1080]	@ 0x438
 800bb0e:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bb10:	2306      	movs	r3, #6
 800bb12:	7623      	strb	r3, [r4, #24]
      break;
 800bb14:	e7ab      	b.n	800ba6e <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bb16:	7941      	ldrb	r1, [r0, #5]
 800bb18:	f000 fe20 	bl	800c75c <USBH_LL_GetURBState>
 800bb1c:	4605      	mov	r5, r0
      if (URB_Status == USBH_URB_DONE)
 800bb1e:	1e43      	subs	r3, r0, #1
 800bb20:	2b04      	cmp	r3, #4
 800bb22:	f200 8081 	bhi.w	800bc28 <USBH_HandleControl+0x1e8>
 800bb26:	e8df f003 	tbb	[pc, r3]
 800bb2a:	0a03      	.short	0x0a03
 800bb2c:	0e7f      	.short	0x0e7f
 800bb2e:	06          	.byte	0x06
 800bb2f:	00          	.byte	0x00
        phost->Control.state = CTRL_STATUS_IN;
 800bb30:	2307      	movs	r3, #7
 800bb32:	7623      	strb	r3, [r4, #24]
 800bb34:	e79b      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STALLED;
 800bb36:	230c      	movs	r3, #12
 800bb38:	7623      	strb	r3, [r4, #24]
        status = USBH_NOT_SUPPORTED;
 800bb3a:	2503      	movs	r5, #3
 800bb3c:	e797      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_DATA_OUT;
 800bb3e:	2305      	movs	r3, #5
 800bb40:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bb42:	2501      	movs	r5, #1
 800bb44:	e793      	b.n	800ba6e <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 800bb46:	230b      	movs	r3, #11
 800bb48:	7623      	strb	r3, [r4, #24]
          status = USBH_FAIL;
 800bb4a:	2502      	movs	r5, #2
 800bb4c:	e78f      	b.n	800ba6e <USBH_HandleControl+0x2e>
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800bb4e:	7903      	ldrb	r3, [r0, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	4611      	mov	r1, r2
 800bb54:	f000 fa66 	bl	800c024 <USBH_CtlReceiveData>
      phost->Control.timer = (uint16_t)phost->Timer;
 800bb58:	f8d4 3438 	ldr.w	r3, [r4, #1080]	@ 0x438
 800bb5c:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bb5e:	2308      	movs	r3, #8
 800bb60:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bb62:	2501      	movs	r5, #1
      break;
 800bb64:	e783      	b.n	800ba6e <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800bb66:	7901      	ldrb	r1, [r0, #4]
 800bb68:	f000 fdf8 	bl	800c75c <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 800bb6c:	2801      	cmp	r0, #1
 800bb6e:	d005      	beq.n	800bb7c <USBH_HandleControl+0x13c>
      else if (URB_Status == USBH_URB_ERROR)
 800bb70:	2804      	cmp	r0, #4
 800bb72:	d007      	beq.n	800bb84 <USBH_HandleControl+0x144>
        if (URB_Status == USBH_URB_STALL)
 800bb74:	2805      	cmp	r0, #5
 800bb76:	d059      	beq.n	800bc2c <USBH_HandleControl+0x1ec>
  USBH_StatusTypeDef status = USBH_BUSY;
 800bb78:	2501      	movs	r5, #1
 800bb7a:	e778      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_COMPLETE;
 800bb7c:	230d      	movs	r3, #13
 800bb7e:	7623      	strb	r3, [r4, #24]
        status = USBH_OK;
 800bb80:	2500      	movs	r5, #0
 800bb82:	e774      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_ERROR;
 800bb84:	230b      	movs	r3, #11
 800bb86:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bb88:	2501      	movs	r5, #1
 800bb8a:	e770      	b.n	800ba6e <USBH_HandleControl+0x2e>
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800bb8c:	2501      	movs	r5, #1
 800bb8e:	9500      	str	r5, [sp, #0]
 800bb90:	7943      	ldrb	r3, [r0, #5]
 800bb92:	2200      	movs	r2, #0
 800bb94:	4611      	mov	r1, r2
 800bb96:	f000 fa2f 	bl	800bff8 <USBH_CtlSendData>
      phost->Control.timer = (uint16_t)phost->Timer;
 800bb9a:	f8d4 3438 	ldr.w	r3, [r4, #1080]	@ 0x438
 800bb9e:	81e3      	strh	r3, [r4, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800bba0:	230a      	movs	r3, #10
 800bba2:	7623      	strb	r3, [r4, #24]
      break;
 800bba4:	e763      	b.n	800ba6e <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bba6:	7941      	ldrb	r1, [r0, #5]
 800bba8:	f000 fdd8 	bl	800c75c <USBH_LL_GetURBState>
      if (URB_Status == USBH_URB_DONE)
 800bbac:	2801      	cmp	r0, #1
 800bbae:	d005      	beq.n	800bbbc <USBH_HandleControl+0x17c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800bbb0:	2802      	cmp	r0, #2
 800bbb2:	d007      	beq.n	800bbc4 <USBH_HandleControl+0x184>
        if (URB_Status == USBH_URB_ERROR)
 800bbb4:	2804      	cmp	r0, #4
 800bbb6:	d009      	beq.n	800bbcc <USBH_HandleControl+0x18c>
  USBH_StatusTypeDef status = USBH_BUSY;
 800bbb8:	2501      	movs	r5, #1
 800bbba:	e758      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_COMPLETE;
 800bbbc:	230d      	movs	r3, #13
 800bbbe:	7623      	strb	r3, [r4, #24]
        status = USBH_OK;
 800bbc0:	2500      	movs	r5, #0
 800bbc2:	e754      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->Control.state = CTRL_STATUS_OUT;
 800bbc4:	2309      	movs	r3, #9
 800bbc6:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bbc8:	2501      	movs	r5, #1
 800bbca:	e750      	b.n	800ba6e <USBH_HandleControl+0x2e>
          phost->Control.state = CTRL_ERROR;
 800bbcc:	230b      	movs	r3, #11
 800bbce:	7623      	strb	r3, [r4, #24]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bbd0:	2501      	movs	r5, #1
 800bbd2:	e74c      	b.n	800ba6e <USBH_HandleControl+0x2e>
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bbd4:	7e43      	ldrb	r3, [r0, #25]
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	7643      	strb	r3, [r0, #25]
 800bbdc:	2b02      	cmp	r3, #2
 800bbde:	d803      	bhi.n	800bbe8 <USBH_HandleControl+0x1a8>
        phost->Control.state = CTRL_SETUP;
 800bbe0:	2501      	movs	r5, #1
 800bbe2:	7605      	strb	r5, [r0, #24]
        phost->RequestState = CMD_SEND;
 800bbe4:	7085      	strb	r5, [r0, #2]
 800bbe6:	e742      	b.n	800ba6e <USBH_HandleControl+0x2e>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bbe8:	f8d0 3448 	ldr.w	r3, [r0, #1096]	@ 0x448
 800bbec:	2106      	movs	r1, #6
 800bbee:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800bbf0:	2500      	movs	r5, #0
 800bbf2:	7665      	strb	r5, [r4, #25]
        USBH_ErrLog("Control error: Device not responding");
 800bbf4:	480e      	ldr	r0, [pc, #56]	@ (800bc30 <USBH_HandleControl+0x1f0>)
 800bbf6:	f000 ffab 	bl	800cb50 <iprintf>
 800bbfa:	480e      	ldr	r0, [pc, #56]	@ (800bc34 <USBH_HandleControl+0x1f4>)
 800bbfc:	f000 ffa8 	bl	800cb50 <iprintf>
 800bc00:	200a      	movs	r0, #10
 800bc02:	f000 ffb7 	bl	800cb74 <putchar>
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc06:	7961      	ldrb	r1, [r4, #5]
 800bc08:	4620      	mov	r0, r4
 800bc0a:	f000 fa64 	bl	800c0d6 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc0e:	7921      	ldrb	r1, [r4, #4]
 800bc10:	4620      	mov	r0, r4
 800bc12:	f000 fa60 	bl	800c0d6 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800bc16:	7025      	strb	r5, [r4, #0]
        status = USBH_FAIL;
 800bc18:	2502      	movs	r5, #2
 800bc1a:	e728      	b.n	800ba6e <USBH_HandleControl+0x2e>
  switch (phost->Control.state)
 800bc1c:	2501      	movs	r5, #1
 800bc1e:	e726      	b.n	800ba6e <USBH_HandleControl+0x2e>
  USBH_StatusTypeDef status = USBH_BUSY;
 800bc20:	2501      	movs	r5, #1
 800bc22:	e724      	b.n	800ba6e <USBH_HandleControl+0x2e>
        status = USBH_NOT_SUPPORTED;
 800bc24:	2503      	movs	r5, #3
 800bc26:	e722      	b.n	800ba6e <USBH_HandleControl+0x2e>
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bc28:	2501      	movs	r5, #1
 800bc2a:	e720      	b.n	800ba6e <USBH_HandleControl+0x2e>
          status = USBH_NOT_SUPPORTED;
 800bc2c:	2503      	movs	r5, #3
 800bc2e:	e71e      	b.n	800ba6e <USBH_HandleControl+0x2e>
 800bc30:	0800d8bc 	.word	0x0800d8bc
 800bc34:	0800deb0 	.word	0x0800deb0

0800bc38 <USBH_GetNextDesc>:
  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800bc38:	880b      	ldrh	r3, [r1, #0]
 800bc3a:	7802      	ldrb	r2, [r0, #0]
 800bc3c:	4413      	add	r3, r2
 800bc3e:	800b      	strh	r3, [r1, #0]
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800bc40:	7803      	ldrb	r3, [r0, #0]
}
 800bc42:	4418      	add	r0, r3
 800bc44:	4770      	bx	lr

0800bc46 <USBH_ParseCfgDesc>:
{
 800bc46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc4a:	b083      	sub	sp, #12
  if (buf == NULL)
 800bc4c:	2900      	cmp	r1, #0
 800bc4e:	f000 80b2 	beq.w	800bdb6 <USBH_ParseCfgDesc+0x170>
 800bc52:	4605      	mov	r5, r0
 800bc54:	460c      	mov	r4, r1
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800bc56:	780b      	ldrb	r3, [r1, #0]
 800bc58:	2b09      	cmp	r3, #9
 800bc5a:	d001      	beq.n	800bc60 <USBH_ParseCfgDesc+0x1a>
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800bc5c:	2309      	movs	r3, #9
 800bc5e:	700b      	strb	r3, [r1, #0]
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800bc60:	7823      	ldrb	r3, [r4, #0]
 800bc62:	f885 3338 	strb.w	r3, [r5, #824]	@ 0x338
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800bc66:	7863      	ldrb	r3, [r4, #1]
 800bc68:	f885 3339 	strb.w	r3, [r5, #825]	@ 0x339
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800bc6c:	78a3      	ldrb	r3, [r4, #2]
 800bc6e:	78e1      	ldrb	r1, [r4, #3]
 800bc70:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bc74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc78:	bf28      	it	cs
 800bc7a:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800bc7e:	f8a5 333a 	strh.w	r3, [r5, #826]	@ 0x33a
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800bc82:	7923      	ldrb	r3, [r4, #4]
 800bc84:	f885 333c 	strb.w	r3, [r5, #828]	@ 0x33c
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800bc88:	7963      	ldrb	r3, [r4, #5]
 800bc8a:	f885 333d 	strb.w	r3, [r5, #829]	@ 0x33d
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800bc8e:	79a3      	ldrb	r3, [r4, #6]
 800bc90:	f885 333e 	strb.w	r3, [r5, #830]	@ 0x33e
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800bc94:	79e3      	ldrb	r3, [r4, #7]
 800bc96:	f885 333f 	strb.w	r3, [r5, #831]	@ 0x33f
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800bc9a:	7a23      	ldrb	r3, [r4, #8]
 800bc9c:	f885 3340 	strb.w	r3, [r5, #832]	@ 0x340
  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bca0:	2a09      	cmp	r2, #9
 800bca2:	f240 808a 	bls.w	800bdba <USBH_ParseCfgDesc+0x174>
    ptr = USB_LEN_CFG_DESC;
 800bca6:	2309      	movs	r3, #9
 800bca8:	f8ad 3006 	strh.w	r3, [sp, #6]
  uint8_t                      if_ix = 0U;
 800bcac:	2600      	movs	r6, #0
  USBH_StatusTypeDef           status = USBH_OK;
 800bcae:	4637      	mov	r7, r6
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bcb0:	2e03      	cmp	r6, #3
 800bcb2:	d877      	bhi.n	800bda4 <USBH_ParseCfgDesc+0x15e>
 800bcb4:	f8b5 233a 	ldrh.w	r2, [r5, #826]	@ 0x33a
 800bcb8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800bcbc:	429a      	cmp	r2, r3
 800bcbe:	d971      	bls.n	800bda4 <USBH_ParseCfgDesc+0x15e>
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bcc0:	f10d 0106 	add.w	r1, sp, #6
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f7ff ffb7 	bl	800bc38 <USBH_GetNextDesc>
 800bcca:	4604      	mov	r4, r0
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800bccc:	7843      	ldrb	r3, [r0, #1]
 800bcce:	2b04      	cmp	r3, #4
 800bcd0:	d1ee      	bne.n	800bcb0 <USBH_ParseCfgDesc+0x6a>
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800bcd2:	7803      	ldrb	r3, [r0, #0]
 800bcd4:	2b09      	cmp	r3, #9
 800bcd6:	d001      	beq.n	800bcdc <USBH_ParseCfgDesc+0x96>
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800bcd8:	2309      	movs	r3, #9
 800bcda:	7003      	strb	r3, [r0, #0]
        pif = &cfg_desc->Itf_Desc[if_ix];
 800bcdc:	46b1      	mov	r9, r6
 800bcde:	f505 704e 	add.w	r0, r5, #824	@ 0x338
 800bce2:	232a      	movs	r3, #42	@ 0x2a
 800bce4:	fb06 f303 	mul.w	r3, r6, r3
 800bce8:	3308      	adds	r3, #8
 800bcea:	4418      	add	r0, r3
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800bcec:	4621      	mov	r1, r4
 800bcee:	3002      	adds	r0, #2
 800bcf0:	f7ff fe08 	bl	800b904 <USBH_ParseInterfaceDesc>
        ep_ix = 0U;
 800bcf4:	f04f 0800 	mov.w	r8, #0
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bcf8:	e014      	b.n	800bd24 <USBH_ParseCfgDesc+0xde>
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800bcfa:	2307      	movs	r3, #7
 800bcfc:	7023      	strb	r3, [r4, #0]
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bcfe:	f505 714e 	add.w	r1, r5, #824	@ 0x338
 800bd02:	f108 0801 	add.w	r8, r8, #1
 800bd06:	232a      	movs	r3, #42	@ 0x2a
 800bd08:	fb03 f309 	mul.w	r3, r3, r9
 800bd0c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd10:	3308      	adds	r3, #8
 800bd12:	4419      	add	r1, r3
            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800bd14:	4622      	mov	r2, r4
 800bd16:	3104      	adds	r1, #4
 800bd18:	4628      	mov	r0, r5
 800bd1a:	f7ff fe06 	bl	800b92a <USBH_ParseEPDesc>
 800bd1e:	4607      	mov	r7, r0
            ep_ix++;
 800bd20:	fa5f f888 	uxtb.w	r8, r8
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bd24:	f1b8 0f03 	cmp.w	r8, #3
 800bd28:	d832      	bhi.n	800bd90 <USBH_ParseCfgDesc+0x14a>
 800bd2a:	232a      	movs	r3, #42	@ 0x2a
 800bd2c:	fb03 5309 	mla	r3, r3, r9, r5
 800bd30:	f893 3346 	ldrb.w	r3, [r3, #838]	@ 0x346
 800bd34:	4543      	cmp	r3, r8
 800bd36:	d92b      	bls.n	800bd90 <USBH_ParseCfgDesc+0x14a>
 800bd38:	f8b5 233a 	ldrh.w	r2, [r5, #826]	@ 0x33a
 800bd3c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d925      	bls.n	800bd90 <USBH_ParseCfgDesc+0x14a>
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bd44:	f10d 0106 	add.w	r1, sp, #6
 800bd48:	4620      	mov	r0, r4
 800bd4a:	f7ff ff75 	bl	800bc38 <USBH_GetNextDesc>
 800bd4e:	4604      	mov	r4, r0
          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bd50:	7843      	ldrb	r3, [r0, #1]
 800bd52:	2b05      	cmp	r3, #5
 800bd54:	d1e6      	bne.n	800bd24 <USBH_ParseCfgDesc+0xde>
            if ((pif->bInterfaceClass == 0x01U) &&
 800bd56:	232a      	movs	r3, #42	@ 0x2a
 800bd58:	fb03 5309 	mla	r3, r3, r9, r5
 800bd5c:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	d1ca      	bne.n	800bcfa <USBH_ParseCfgDesc+0xb4>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800bd64:	232a      	movs	r3, #42	@ 0x2a
 800bd66:	fb03 5309 	mla	r3, r3, r9, r5
 800bd6a:	f893 3348 	ldrb.w	r3, [r3, #840]	@ 0x348
 800bd6e:	3b02      	subs	r3, #2
 800bd70:	b2db      	uxtb	r3, r3
            if ((pif->bInterfaceClass == 0x01U) &&
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d8c1      	bhi.n	800bcfa <USBH_ParseCfgDesc+0xb4>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bd76:	232a      	movs	r3, #42	@ 0x2a
 800bd78:	fb03 5309 	mla	r3, r3, r9, r5
 800bd7c:	f893 3349 	ldrb.w	r3, [r3, #841]	@ 0x349
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d1bc      	bne.n	800bcfe <USBH_ParseCfgDesc+0xb8>
 800bd84:	7803      	ldrb	r3, [r0, #0]
 800bd86:	2b09      	cmp	r3, #9
 800bd88:	d0b9      	beq.n	800bcfe <USBH_ParseCfgDesc+0xb8>
                pdesc->bLength = 0x09U;
 800bd8a:	2309      	movs	r3, #9
 800bd8c:	7003      	strb	r3, [r0, #0]
 800bd8e:	e7b6      	b.n	800bcfe <USBH_ParseCfgDesc+0xb8>
        if (ep_ix < pif->bNumEndpoints)
 800bd90:	232a      	movs	r3, #42	@ 0x2a
 800bd92:	fb03 5909 	mla	r9, r3, r9, r5
 800bd96:	f899 3346 	ldrb.w	r3, [r9, #838]	@ 0x346
 800bd9a:	4543      	cmp	r3, r8
 800bd9c:	d812      	bhi.n	800bdc4 <USBH_ParseCfgDesc+0x17e>
        if_ix++;
 800bd9e:	3601      	adds	r6, #1
 800bda0:	b2f6      	uxtb	r6, r6
 800bda2:	e785      	b.n	800bcb0 <USBH_ParseCfgDesc+0x6a>
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800bda4:	f895 333c 	ldrb.w	r3, [r5, #828]	@ 0x33c
 800bda8:	2b04      	cmp	r3, #4
 800bdaa:	bf28      	it	cs
 800bdac:	2304      	movcs	r3, #4
 800bdae:	42b3      	cmp	r3, r6
 800bdb0:	d904      	bls.n	800bdbc <USBH_ParseCfgDesc+0x176>
      return USBH_NOT_SUPPORTED;
 800bdb2:	2703      	movs	r7, #3
 800bdb4:	e002      	b.n	800bdbc <USBH_ParseCfgDesc+0x176>
    return USBH_FAIL;
 800bdb6:	2702      	movs	r7, #2
 800bdb8:	e000      	b.n	800bdbc <USBH_ParseCfgDesc+0x176>
  USBH_StatusTypeDef           status = USBH_OK;
 800bdba:	2700      	movs	r7, #0
}
 800bdbc:	4638      	mov	r0, r7
 800bdbe:	b003      	add	sp, #12
 800bdc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return USBH_NOT_SUPPORTED;
 800bdc4:	2703      	movs	r7, #3
 800bdc6:	e7f9      	b.n	800bdbc <USBH_ParseCfgDesc+0x176>

0800bdc8 <USBH_CtlReq>:
{
 800bdc8:	b510      	push	{r4, lr}
 800bdca:	4604      	mov	r4, r0
  switch (phost->RequestState)
 800bdcc:	7880      	ldrb	r0, [r0, #2]
 800bdce:	2801      	cmp	r0, #1
 800bdd0:	d003      	beq.n	800bdda <USBH_CtlReq+0x12>
 800bdd2:	2802      	cmp	r0, #2
 800bdd4:	d008      	beq.n	800bde8 <USBH_CtlReq+0x20>
 800bdd6:	2001      	movs	r0, #1
 800bdd8:	e005      	b.n	800bde6 <USBH_CtlReq+0x1e>
      phost->Control.buff = buff;
 800bdda:	60a1      	str	r1, [r4, #8]
      phost->Control.length = length;
 800bddc:	81a2      	strh	r2, [r4, #12]
      phost->Control.state = CTRL_SETUP;
 800bdde:	2301      	movs	r3, #1
 800bde0:	7623      	strb	r3, [r4, #24]
      phost->RequestState = CMD_WAIT;
 800bde2:	2302      	movs	r3, #2
 800bde4:	70a3      	strb	r3, [r4, #2]
}
 800bde6:	bd10      	pop	{r4, pc}
      status = USBH_HandleControl(phost);
 800bde8:	4620      	mov	r0, r4
 800bdea:	f7ff fe29 	bl	800ba40 <USBH_HandleControl>
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800bdee:	2803      	cmp	r0, #3
 800bdf0:	bf18      	it	ne
 800bdf2:	2800      	cmpne	r0, #0
 800bdf4:	d104      	bne.n	800be00 <USBH_CtlReq+0x38>
        phost->RequestState = CMD_SEND;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	70a3      	strb	r3, [r4, #2]
        phost->Control.state = CTRL_IDLE;
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	7623      	strb	r3, [r4, #24]
 800bdfe:	e7f2      	b.n	800bde6 <USBH_CtlReq+0x1e>
      else if (status == USBH_FAIL)
 800be00:	2802      	cmp	r0, #2
 800be02:	d1f0      	bne.n	800bde6 <USBH_CtlReq+0x1e>
        phost->RequestState = CMD_SEND;
 800be04:	2301      	movs	r3, #1
 800be06:	70a3      	strb	r3, [r4, #2]
 800be08:	e7ed      	b.n	800bde6 <USBH_CtlReq+0x1e>

0800be0a <USBH_GetDescriptor>:
{
 800be0a:	b508      	push	{r3, lr}
 800be0c:	468e      	mov	lr, r1
 800be0e:	4694      	mov	ip, r2
 800be10:	4619      	mov	r1, r3
 800be12:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  if (phost->RequestState == CMD_SEND)
 800be16:	7883      	ldrb	r3, [r0, #2]
 800be18:	2b01      	cmp	r3, #1
 800be1a:	d002      	beq.n	800be22 <USBH_GetDescriptor+0x18>
  return USBH_CtlReq(phost, buff, length);
 800be1c:	f7ff ffd4 	bl	800bdc8 <USBH_CtlReq>
}
 800be20:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800be22:	f06e 0e7f 	orn	lr, lr, #127	@ 0x7f
 800be26:	f880 e010 	strb.w	lr, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800be2a:	2306      	movs	r3, #6
 800be2c:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800be2e:	f8a0 c012 	strh.w	ip, [r0, #18]
    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800be32:	f40c 4c7f 	and.w	ip, ip, #65280	@ 0xff00
 800be36:	f5bc 7f40 	cmp.w	ip, #768	@ 0x300
 800be3a:	d003      	beq.n	800be44 <USBH_GetDescriptor+0x3a>
      phost->Control.setup.b.wIndex.w = 0U;
 800be3c:	2300      	movs	r3, #0
 800be3e:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = length;
 800be40:	82c2      	strh	r2, [r0, #22]
 800be42:	e7eb      	b.n	800be1c <USBH_GetDescriptor+0x12>
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800be44:	f240 4309 	movw	r3, #1033	@ 0x409
 800be48:	8283      	strh	r3, [r0, #20]
 800be4a:	e7f9      	b.n	800be40 <USBH_GetDescriptor+0x36>

0800be4c <USBH_Get_DevDesc>:
{
 800be4c:	b570      	push	{r4, r5, r6, lr}
 800be4e:	b082      	sub	sp, #8
  if (length > sizeof(phost->device.Data))
 800be50:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800be54:	d80d      	bhi.n	800be72 <USBH_Get_DevDesc+0x26>
 800be56:	4605      	mov	r5, r0
 800be58:	460c      	mov	r4, r1
                              USB_DESC_DEVICE, phost->device.Data, length);
 800be5a:	f500 768e 	add.w	r6, r0, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800be5e:	9100      	str	r1, [sp, #0]
 800be60:	4633      	mov	r3, r6
 800be62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800be66:	2100      	movs	r1, #0
 800be68:	f7ff ffcf 	bl	800be0a <USBH_GetDescriptor>
  if (status == USBH_OK)
 800be6c:	b160      	cbz	r0, 800be88 <USBH_Get_DevDesc+0x3c>
}
 800be6e:	b002      	add	sp, #8
 800be70:	bd70      	pop	{r4, r5, r6, pc}
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
 800be72:	4808      	ldr	r0, [pc, #32]	@ (800be94 <USBH_Get_DevDesc+0x48>)
 800be74:	f000 fe6c 	bl	800cb50 <iprintf>
 800be78:	4807      	ldr	r0, [pc, #28]	@ (800be98 <USBH_Get_DevDesc+0x4c>)
 800be7a:	f000 fe69 	bl	800cb50 <iprintf>
 800be7e:	200a      	movs	r0, #10
 800be80:	f000 fe78 	bl	800cb74 <putchar>
    return USBH_NOT_SUPPORTED;
 800be84:	2003      	movs	r0, #3
 800be86:	e7f2      	b.n	800be6e <USBH_Get_DevDesc+0x22>
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800be88:	4622      	mov	r2, r4
 800be8a:	4631      	mov	r1, r6
 800be8c:	4628      	mov	r0, r5
 800be8e:	f7ff fcbf 	bl	800b810 <USBH_ParseDevDesc>
 800be92:	e7ec      	b.n	800be6e <USBH_Get_DevDesc+0x22>
 800be94:	0800d8bc 	.word	0x0800d8bc
 800be98:	0800ded8 	.word	0x0800ded8

0800be9c <USBH_Get_CfgDesc>:
{
 800be9c:	b570      	push	{r4, r5, r6, lr}
 800be9e:	b082      	sub	sp, #8
  if (length > sizeof(phost->device.CfgDesc_Raw))
 800bea0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800bea4:	d80d      	bhi.n	800bec2 <USBH_Get_CfgDesc+0x26>
 800bea6:	4604      	mov	r4, r0
 800bea8:	460d      	mov	r5, r1
 800beaa:	f100 061c 	add.w	r6, r0, #28
  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800beae:	9100      	str	r1, [sp, #0]
 800beb0:	4633      	mov	r3, r6
 800beb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800beb6:	2100      	movs	r1, #0
 800beb8:	f7ff ffa7 	bl	800be0a <USBH_GetDescriptor>
  if (status == USBH_OK)
 800bebc:	b160      	cbz	r0, 800bed8 <USBH_Get_CfgDesc+0x3c>
}
 800bebe:	b002      	add	sp, #8
 800bec0:	bd70      	pop	{r4, r5, r6, pc}
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
 800bec2:	4808      	ldr	r0, [pc, #32]	@ (800bee4 <USBH_Get_CfgDesc+0x48>)
 800bec4:	f000 fe44 	bl	800cb50 <iprintf>
 800bec8:	4807      	ldr	r0, [pc, #28]	@ (800bee8 <USBH_Get_CfgDesc+0x4c>)
 800beca:	f000 fe41 	bl	800cb50 <iprintf>
 800bece:	200a      	movs	r0, #10
 800bed0:	f000 fe50 	bl	800cb74 <putchar>
    return USBH_NOT_SUPPORTED;
 800bed4:	2003      	movs	r0, #3
 800bed6:	e7f2      	b.n	800bebe <USBH_Get_CfgDesc+0x22>
    status = USBH_ParseCfgDesc(phost, pData, length);
 800bed8:	462a      	mov	r2, r5
 800beda:	4631      	mov	r1, r6
 800bedc:	4620      	mov	r0, r4
 800bede:	f7ff feb2 	bl	800bc46 <USBH_ParseCfgDesc>
 800bee2:	e7ec      	b.n	800bebe <USBH_Get_CfgDesc+0x22>
 800bee4:	0800d8bc 	.word	0x0800d8bc
 800bee8:	0800df1c 	.word	0x0800df1c

0800beec <USBH_Get_StringDesc>:
{
 800beec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beee:	b083      	sub	sp, #12
  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800bef0:	4615      	mov	r5, r2
 800bef2:	fab2 f282 	clz	r2, r2
 800bef6:	0952      	lsrs	r2, r2, #5
 800bef8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800befc:	bf88      	it	hi
 800befe:	f042 0201 	orrhi.w	r2, r2, #1
 800bf02:	b972      	cbnz	r2, 800bf22 <USBH_Get_StringDesc+0x36>
 800bf04:	461c      	mov	r4, r3
                              phost->device.Data, length);
 800bf06:	f500 778e 	add.w	r7, r0, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800bf0a:	9300      	str	r3, [sp, #0]
 800bf0c:	463b      	mov	r3, r7
 800bf0e:	f441 7240 	orr.w	r2, r1, #768	@ 0x300
 800bf12:	2100      	movs	r1, #0
 800bf14:	f7ff ff79 	bl	800be0a <USBH_GetDescriptor>
  if (status == USBH_OK)
 800bf18:	4606      	mov	r6, r0
 800bf1a:	b168      	cbz	r0, 800bf38 <USBH_Get_StringDesc+0x4c>
}
 800bf1c:	4630      	mov	r0, r6
 800bf1e:	b003      	add	sp, #12
 800bf20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
 800bf22:	4808      	ldr	r0, [pc, #32]	@ (800bf44 <USBH_Get_StringDesc+0x58>)
 800bf24:	f000 fe14 	bl	800cb50 <iprintf>
 800bf28:	4807      	ldr	r0, [pc, #28]	@ (800bf48 <USBH_Get_StringDesc+0x5c>)
 800bf2a:	f000 fe11 	bl	800cb50 <iprintf>
 800bf2e:	200a      	movs	r0, #10
 800bf30:	f000 fe20 	bl	800cb74 <putchar>
    return USBH_NOT_SUPPORTED;
 800bf34:	2603      	movs	r6, #3
 800bf36:	e7f1      	b.n	800bf1c <USBH_Get_StringDesc+0x30>
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800bf38:	4622      	mov	r2, r4
 800bf3a:	4629      	mov	r1, r5
 800bf3c:	4638      	mov	r0, r7
 800bf3e:	f7ff fd66 	bl	800ba0e <USBH_ParseStringDesc>
 800bf42:	e7eb      	b.n	800bf1c <USBH_Get_StringDesc+0x30>
 800bf44:	0800d8bc 	.word	0x0800d8bc
 800bf48:	0800df68 	.word	0x0800df68

0800bf4c <USBH_SetAddress>:
{
 800bf4c:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 800bf4e:	7883      	ldrb	r3, [r0, #2]
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d004      	beq.n	800bf5e <USBH_SetAddress+0x12>
  return USBH_CtlReq(phost, NULL, 0U);
 800bf54:	2200      	movs	r2, #0
 800bf56:	4611      	mov	r1, r2
 800bf58:	f7ff ff36 	bl	800bdc8 <USBH_CtlReq>
}
 800bf5c:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800bf5e:	2300      	movs	r3, #0
 800bf60:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800bf62:	2205      	movs	r2, #5
 800bf64:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800bf66:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bf68:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bf6a:	82c3      	strh	r3, [r0, #22]
 800bf6c:	e7f2      	b.n	800bf54 <USBH_SetAddress+0x8>

0800bf6e <USBH_SetCfg>:
{
 800bf6e:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 800bf70:	7883      	ldrb	r3, [r0, #2]
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d004      	beq.n	800bf80 <USBH_SetCfg+0x12>
  return USBH_CtlReq(phost, NULL, 0U);
 800bf76:	2200      	movs	r2, #0
 800bf78:	4611      	mov	r1, r2
 800bf7a:	f7ff ff25 	bl	800bdc8 <USBH_CtlReq>
}
 800bf7e:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bf80:	2300      	movs	r3, #0
 800bf82:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800bf84:	2209      	movs	r2, #9
 800bf86:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800bf88:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bf8a:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bf8c:	82c3      	strh	r3, [r0, #22]
 800bf8e:	e7f2      	b.n	800bf76 <USBH_SetCfg+0x8>

0800bf90 <USBH_SetFeature>:
{
 800bf90:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 800bf92:	7883      	ldrb	r3, [r0, #2]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d004      	beq.n	800bfa2 <USBH_SetFeature+0x12>
  return USBH_CtlReq(phost, NULL, 0U);
 800bf98:	2200      	movs	r2, #0
 800bf9a:	4611      	mov	r1, r2
 800bf9c:	f7ff ff14 	bl	800bdc8 <USBH_CtlReq>
}
 800bfa0:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800bfa6:	2203      	movs	r2, #3
 800bfa8:	7442      	strb	r2, [r0, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800bfaa:	8241      	strh	r1, [r0, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800bfac:	8283      	strh	r3, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bfae:	82c3      	strh	r3, [r0, #22]
 800bfb0:	e7f2      	b.n	800bf98 <USBH_SetFeature+0x8>

0800bfb2 <USBH_ClrFeature>:
{
 800bfb2:	b508      	push	{r3, lr}
  if (phost->RequestState == CMD_SEND)
 800bfb4:	7883      	ldrb	r3, [r0, #2]
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d004      	beq.n	800bfc4 <USBH_ClrFeature+0x12>
  return USBH_CtlReq(phost, NULL, 0U);
 800bfba:	2200      	movs	r2, #0
 800bfbc:	4611      	mov	r1, r2
 800bfbe:	f7ff ff03 	bl	800bdc8 <USBH_CtlReq>
}
 800bfc2:	bd08      	pop	{r3, pc}
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	7403      	strb	r3, [r0, #16]
    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	7443      	strb	r3, [r0, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800bfcc:	2300      	movs	r3, #0
 800bfce:	8243      	strh	r3, [r0, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800bfd0:	8281      	strh	r1, [r0, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bfd2:	82c3      	strh	r3, [r0, #22]
 800bfd4:	e7f1      	b.n	800bfba <USBH_ClrFeature+0x8>

0800bfd6 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800bfd6:	b510      	push	{r4, lr}
 800bfd8:	b084      	sub	sp, #16
 800bfda:	460b      	mov	r3, r1
 800bfdc:	4611      	mov	r1, r2

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800bfde:	2400      	movs	r4, #0
 800bfe0:	9403      	str	r4, [sp, #12]
 800bfe2:	2208      	movs	r2, #8
 800bfe4:	9202      	str	r2, [sp, #8]
 800bfe6:	9301      	str	r3, [sp, #4]
 800bfe8:	9400      	str	r4, [sp, #0]
 800bfea:	4623      	mov	r3, r4
 800bfec:	4622      	mov	r2, r4
 800bfee:	f000 fc19 	bl	800c824 <USBH_LL_SubmitURB>
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
}
 800bff2:	4620      	mov	r0, r4
 800bff4:	b004      	add	sp, #16
 800bff6:	bd10      	pop	{r4, pc}

0800bff8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800bff8:	b530      	push	{r4, r5, lr}
 800bffa:	b085      	sub	sp, #20
 800bffc:	460c      	mov	r4, r1
 800bffe:	4619      	mov	r1, r3
 800c000:	f89d 3020 	ldrb.w	r3, [sp, #32]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c004:	f890 531d 	ldrb.w	r5, [r0, #797]	@ 0x31d
 800c008:	b105      	cbz	r5, 800c00c <USBH_CtlSendData+0x14>
  {
    do_ping = 0U;
 800c00a:	2300      	movs	r3, #0
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c00c:	9303      	str	r3, [sp, #12]
 800c00e:	9202      	str	r2, [sp, #8]
 800c010:	9401      	str	r4, [sp, #4]
 800c012:	2301      	movs	r3, #1
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	2300      	movs	r3, #0
 800c018:	461a      	mov	r2, r3
 800c01a:	f000 fc03 	bl	800c824 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
}
 800c01e:	2000      	movs	r0, #0
 800c020:	b005      	add	sp, #20
 800c022:	bd30      	pop	{r4, r5, pc}

0800c024 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c024:	b530      	push	{r4, r5, lr}
 800c026:	b085      	sub	sp, #20
 800c028:	460d      	mov	r5, r1
 800c02a:	4619      	mov	r1, r3
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c02c:	2400      	movs	r4, #0
 800c02e:	9403      	str	r4, [sp, #12]
 800c030:	9202      	str	r2, [sp, #8]
 800c032:	9501      	str	r5, [sp, #4]
 800c034:	2201      	movs	r2, #1
 800c036:	9200      	str	r2, [sp, #0]
 800c038:	4623      	mov	r3, r4
 800c03a:	f000 fbf3 	bl	800c824 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;

}
 800c03e:	4620      	mov	r0, r4
 800c040:	b005      	add	sp, #20
 800c042:	bd30      	pop	{r4, r5, pc}

0800c044 <USBH_InterruptReceiveData>:
  */
USBH_StatusTypeDef USBH_InterruptReceiveData(USBH_HandleTypeDef *phost,
                                             uint8_t *buff,
                                             uint8_t length,
                                             uint8_t pipe_num)
{
 800c044:	b530      	push	{r4, r5, lr}
 800c046:	b085      	sub	sp, #20
 800c048:	460d      	mov	r5, r1
 800c04a:	4619      	mov	r1, r3
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c04c:	2400      	movs	r4, #0
 800c04e:	9403      	str	r4, [sp, #12]
 800c050:	9202      	str	r2, [sp, #8]
 800c052:	9501      	str	r5, [sp, #4]
 800c054:	2201      	movs	r2, #1
 800c056:	9200      	str	r2, [sp, #0]
 800c058:	2303      	movs	r3, #3
 800c05a:	f000 fbe3 	bl	800c824 <USBH_LL_SubmitURB>
                          buff,                 /* data buffer      */
                          (uint16_t)length,     /* data length      */
                          0U);

  return USBH_OK;
}
 800c05e:	4620      	mov	r0, r4
 800c060:	b005      	add	sp, #20
 800c062:	bd30      	pop	{r4, r5, pc}

0800c064 <USBH_GetFreePipe>:
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
  uint8_t idx = 0U;

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c064:	2300      	movs	r3, #0
 800c066:	2b0f      	cmp	r3, #15
 800c068:	d80b      	bhi.n	800c082 <USBH_GetFreePipe+0x1e>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c06a:	f103 02fe 	add.w	r2, r3, #254	@ 0xfe
 800c06e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800c072:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 800c076:	d002      	beq.n	800c07e <USBH_GetFreePipe+0x1a>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c078:	3301      	adds	r3, #1
 800c07a:	b2db      	uxtb	r3, r3
 800c07c:	e7f3      	b.n	800c066 <USBH_GetFreePipe+0x2>
    {
      return (uint16_t)idx;
 800c07e:	4618      	mov	r0, r3
 800c080:	4770      	bx	lr
    }
  }

  return 0xFFFFU;
 800c082:	f64f 70ff 	movw	r0, #65535	@ 0xffff
}
 800c086:	4770      	bx	lr

0800c088 <USBH_OpenPipe>:
{
 800c088:	b510      	push	{r4, lr}
 800c08a:	b084      	sub	sp, #16
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c08c:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c090:	9402      	str	r4, [sp, #8]
 800c092:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800c096:	9401      	str	r4, [sp, #4]
 800c098:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c09c:	9400      	str	r4, [sp, #0]
 800c09e:	f000 fba6 	bl	800c7ee <USBH_LL_OpenPipe>
}
 800c0a2:	2000      	movs	r0, #0
 800c0a4:	b004      	add	sp, #16
 800c0a6:	bd10      	pop	{r4, pc}

0800c0a8 <USBH_ClosePipe>:
{
 800c0a8:	b508      	push	{r3, lr}
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c0aa:	f000 fbb3 	bl	800c814 <USBH_LL_ClosePipe>
}
 800c0ae:	2000      	movs	r0, #0
 800c0b0:	bd08      	pop	{r3, pc}

0800c0b2 <USBH_AllocPipe>:
{
 800c0b2:	b538      	push	{r3, r4, r5, lr}
 800c0b4:	4605      	mov	r5, r0
 800c0b6:	460c      	mov	r4, r1
  pipe =  USBH_GetFreePipe(phost);
 800c0b8:	f7ff ffd4 	bl	800c064 <USBH_GetFreePipe>
  if (pipe != 0xFFFFU)
 800c0bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c0c0:	4298      	cmp	r0, r3
 800c0c2:	d006      	beq.n	800c0d2 <USBH_AllocPipe+0x20>
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c0c4:	f000 030f 	and.w	r3, r0, #15
 800c0c8:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 800c0cc:	33fe      	adds	r3, #254	@ 0xfe
 800c0ce:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
}
 800c0d2:	b2c0      	uxtb	r0, r0
 800c0d4:	bd38      	pop	{r3, r4, r5, pc}

0800c0d6 <USBH_FreePipe>:
  if (idx < USBH_MAX_PIPES_NBR)
 800c0d6:	290f      	cmp	r1, #15
 800c0d8:	d806      	bhi.n	800c0e8 <USBH_FreePipe+0x12>
    phost->Pipes[idx] &= 0x7FFFU;
 800c0da:	31fe      	adds	r1, #254	@ 0xfe
 800c0dc:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 800c0e0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c0e4:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	4770      	bx	lr

0800c0ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c0ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	490c      	ldr	r1, [pc, #48]	@ (800c124 <MX_USB_DEVICE_Init+0x38>)
 800c0f2:	480d      	ldr	r0, [pc, #52]	@ (800c128 <MX_USB_DEVICE_Init+0x3c>)
 800c0f4:	f7fd fd2a 	bl	8009b4c <USBD_Init>
 800c0f8:	b958      	cbnz	r0, 800c112 <MX_USB_DEVICE_Init+0x26>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800c0fa:	490c      	ldr	r1, [pc, #48]	@ (800c12c <MX_USB_DEVICE_Init+0x40>)
 800c0fc:	480a      	ldr	r0, [pc, #40]	@ (800c128 <MX_USB_DEVICE_Init+0x3c>)
 800c0fe:	f7fd fd49 	bl	8009b94 <USBD_RegisterClass>
 800c102:	b948      	cbnz	r0, 800c118 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c104:	4808      	ldr	r0, [pc, #32]	@ (800c128 <MX_USB_DEVICE_Init+0x3c>)
 800c106:	f7fd fd73 	bl	8009bf0 <USBD_Start>
 800c10a:	b940      	cbnz	r0, 800c11e <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800c10c:	f7f9 f9d2 	bl	80054b4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c110:	bd08      	pop	{r3, pc}
    Error_Handler();
 800c112:	f7f4 fe1a 	bl	8000d4a <Error_Handler>
 800c116:	e7f0      	b.n	800c0fa <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800c118:	f7f4 fe17 	bl	8000d4a <Error_Handler>
 800c11c:	e7f2      	b.n	800c104 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800c11e:	f7f4 fe14 	bl	8000d4a <Error_Handler>
 800c122:	e7f3      	b.n	800c10c <MX_USB_DEVICE_Init+0x20>
 800c124:	24000148 	.word	0x24000148
 800c128:	2400085c 	.word	0x2400085c
 800c12c:	240000bc 	.word	0x240000bc

0800c130 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c130:	2312      	movs	r3, #18
 800c132:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800c134:	4800      	ldr	r0, [pc, #0]	@ (800c138 <USBD_FS_DeviceDescriptor+0x8>)
 800c136:	4770      	bx	lr
 800c138:	24000134 	.word	0x24000134

0800c13c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c13c:	2304      	movs	r3, #4
 800c13e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800c140:	4800      	ldr	r0, [pc, #0]	@ (800c144 <USBD_FS_LangIDStrDescriptor+0x8>)
 800c142:	4770      	bx	lr
 800c144:	24000130 	.word	0x24000130

0800c148 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800c148:	2300      	movs	r3, #0
 800c14a:	4293      	cmp	r3, r2
 800c14c:	d21e      	bcs.n	800c18c <IntToUnicode+0x44>
{
 800c14e:	b500      	push	{lr}
 800c150:	e010      	b.n	800c174 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c152:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800c156:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800c15a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800c15c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800c160:	f10c 0c01 	add.w	ip, ip, #1
 800c164:	f04f 0e00 	mov.w	lr, #0
 800c168:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800c16c:	3301      	adds	r3, #1
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	4293      	cmp	r3, r2
 800c172:	d209      	bcs.n	800c188 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800c174:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800c178:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 800c17c:	d2e9      	bcs.n	800c152 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800c17e:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 800c182:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800c186:	e7e8      	b.n	800c15a <IntToUnicode+0x12>
  }
}
 800c188:	f85d fb04 	ldr.w	pc, [sp], #4
 800c18c:	4770      	bx	lr
	...

0800c190 <Get_SerialNum>:
{
 800c190:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c192:	4b0b      	ldr	r3, [pc, #44]	@ (800c1c0 <Get_SerialNum+0x30>)
 800c194:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c198:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c19c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 800c1a0:	18c0      	adds	r0, r0, r3
 800c1a2:	d100      	bne.n	800c1a6 <Get_SerialNum+0x16>
}
 800c1a4:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c1a6:	4d07      	ldr	r5, [pc, #28]	@ (800c1c4 <Get_SerialNum+0x34>)
 800c1a8:	2208      	movs	r2, #8
 800c1aa:	4629      	mov	r1, r5
 800c1ac:	f7ff ffcc 	bl	800c148 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c1b0:	2204      	movs	r2, #4
 800c1b2:	f105 0110 	add.w	r1, r5, #16
 800c1b6:	4620      	mov	r0, r4
 800c1b8:	f7ff ffc6 	bl	800c148 <IntToUnicode>
}
 800c1bc:	e7f2      	b.n	800c1a4 <Get_SerialNum+0x14>
 800c1be:	bf00      	nop
 800c1c0:	1ff1e000 	.word	0x1ff1e000
 800c1c4:	24000116 	.word	0x24000116

0800c1c8 <USBD_FS_SerialStrDescriptor>:
{
 800c1c8:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800c1ca:	231a      	movs	r3, #26
 800c1cc:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800c1ce:	f7ff ffdf 	bl	800c190 <Get_SerialNum>
}
 800c1d2:	4801      	ldr	r0, [pc, #4]	@ (800c1d8 <USBD_FS_SerialStrDescriptor+0x10>)
 800c1d4:	bd08      	pop	{r3, pc}
 800c1d6:	bf00      	nop
 800c1d8:	24000114 	.word	0x24000114

0800c1dc <USBD_FS_ProductStrDescriptor>:
{
 800c1dc:	b508      	push	{r3, lr}
 800c1de:	460a      	mov	r2, r1
  if(speed == 0)
 800c1e0:	b928      	cbnz	r0, 800c1ee <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c1e2:	4905      	ldr	r1, [pc, #20]	@ (800c1f8 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c1e4:	4805      	ldr	r0, [pc, #20]	@ (800c1fc <USBD_FS_ProductStrDescriptor+0x20>)
 800c1e6:	f7fe fa53 	bl	800a690 <USBD_GetString>
}
 800c1ea:	4803      	ldr	r0, [pc, #12]	@ (800c1f8 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c1ec:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c1ee:	4902      	ldr	r1, [pc, #8]	@ (800c1f8 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c1f0:	4802      	ldr	r0, [pc, #8]	@ (800c1fc <USBD_FS_ProductStrDescriptor+0x20>)
 800c1f2:	f7fe fa4d 	bl	800a690 <USBD_GetString>
 800c1f6:	e7f8      	b.n	800c1ea <USBD_FS_ProductStrDescriptor+0xe>
 800c1f8:	24000b38 	.word	0x24000b38
 800c1fc:	0800dfac 	.word	0x0800dfac

0800c200 <USBD_FS_ManufacturerStrDescriptor>:
{
 800c200:	b510      	push	{r4, lr}
 800c202:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c204:	4c03      	ldr	r4, [pc, #12]	@ (800c214 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800c206:	4621      	mov	r1, r4
 800c208:	4803      	ldr	r0, [pc, #12]	@ (800c218 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800c20a:	f7fe fa41 	bl	800a690 <USBD_GetString>
}
 800c20e:	4620      	mov	r0, r4
 800c210:	bd10      	pop	{r4, pc}
 800c212:	bf00      	nop
 800c214:	24000b38 	.word	0x24000b38
 800c218:	0800dfc4 	.word	0x0800dfc4

0800c21c <USBD_FS_ConfigStrDescriptor>:
{
 800c21c:	b508      	push	{r3, lr}
 800c21e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800c220:	b928      	cbnz	r0, 800c22e <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c222:	4905      	ldr	r1, [pc, #20]	@ (800c238 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c224:	4805      	ldr	r0, [pc, #20]	@ (800c23c <USBD_FS_ConfigStrDescriptor+0x20>)
 800c226:	f7fe fa33 	bl	800a690 <USBD_GetString>
}
 800c22a:	4803      	ldr	r0, [pc, #12]	@ (800c238 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c22c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c22e:	4902      	ldr	r1, [pc, #8]	@ (800c238 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c230:	4802      	ldr	r0, [pc, #8]	@ (800c23c <USBD_FS_ConfigStrDescriptor+0x20>)
 800c232:	f7fe fa2d 	bl	800a690 <USBD_GetString>
 800c236:	e7f8      	b.n	800c22a <USBD_FS_ConfigStrDescriptor+0xe>
 800c238:	24000b38 	.word	0x24000b38
 800c23c:	0800dfcc 	.word	0x0800dfcc

0800c240 <USBD_FS_InterfaceStrDescriptor>:
{
 800c240:	b508      	push	{r3, lr}
 800c242:	460a      	mov	r2, r1
  if(speed == 0)
 800c244:	b928      	cbnz	r0, 800c252 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c246:	4905      	ldr	r1, [pc, #20]	@ (800c25c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c248:	4805      	ldr	r0, [pc, #20]	@ (800c260 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800c24a:	f7fe fa21 	bl	800a690 <USBD_GetString>
}
 800c24e:	4803      	ldr	r0, [pc, #12]	@ (800c25c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c250:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c252:	4902      	ldr	r1, [pc, #8]	@ (800c25c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c254:	4802      	ldr	r0, [pc, #8]	@ (800c260 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800c256:	f7fe fa1b 	bl	800a690 <USBD_GetString>
 800c25a:	e7f8      	b.n	800c24e <USBD_FS_InterfaceStrDescriptor+0xe>
 800c25c:	24000b38 	.word	0x24000b38
 800c260:	0800dfd8 	.word	0x0800dfd8

0800c264 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c264:	b570      	push	{r4, r5, r6, lr}
 800c266:	b0b8      	sub	sp, #224	@ 0xe0
 800c268:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c26a:	2100      	movs	r1, #0
 800c26c:	9133      	str	r1, [sp, #204]	@ 0xcc
 800c26e:	9134      	str	r1, [sp, #208]	@ 0xd0
 800c270:	9135      	str	r1, [sp, #212]	@ 0xd4
 800c272:	9136      	str	r1, [sp, #216]	@ 0xd8
 800c274:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c276:	22c0      	movs	r2, #192	@ 0xc0
 800c278:	a802      	add	r0, sp, #8
 800c27a:	f000 fdb9 	bl	800cdf0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c27e:	6822      	ldr	r2, [r4, #0]
 800c280:	4b23      	ldr	r3, [pc, #140]	@ (800c310 <HAL_PCD_MspInit+0xac>)
 800c282:	429a      	cmp	r2, r3
 800c284:	d001      	beq.n	800c28a <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c286:	b038      	add	sp, #224	@ 0xe0
 800c288:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c28a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800c28e:	2300      	movs	r3, #0
 800c290:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c294:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800c298:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c29a:	a802      	add	r0, sp, #8
 800c29c:	f7fa f8a0 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 800c2a0:	bb90      	cbnz	r0, 800c308 <HAL_PCD_MspInit+0xa4>
    HAL_PWREx_EnableUSBVoltageDetector();
 800c2a2:	f7f9 f907 	bl	80054b4 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c2a6:	4c1b      	ldr	r4, [pc, #108]	@ (800c314 <HAL_PCD_MspInit+0xb0>)
 800c2a8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800c2ac:	f043 0301 	orr.w	r3, r3, #1
 800c2b0:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800c2b4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800c2b8:	f003 0301 	and.w	r3, r3, #1
 800c2bc:	9300      	str	r3, [sp, #0]
 800c2be:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800c2c0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800c2c4:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2c6:	2302      	movs	r3, #2
 800c2c8:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2ca:	2600      	movs	r6, #0
 800c2cc:	9635      	str	r6, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c2ce:	2303      	movs	r3, #3
 800c2d0:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800c2d2:	250a      	movs	r5, #10
 800c2d4:	9537      	str	r5, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c2d6:	a933      	add	r1, sp, #204	@ 0xcc
 800c2d8:	480f      	ldr	r0, [pc, #60]	@ (800c318 <HAL_PCD_MspInit+0xb4>)
 800c2da:	f7f7 f8d1 	bl	8003480 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c2de:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800c2e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c2e6:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 800c2ea:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800c2ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2f2:	9301      	str	r3, [sp, #4]
 800c2f4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 10, 0);
 800c2f6:	4632      	mov	r2, r6
 800c2f8:	4629      	mov	r1, r5
 800c2fa:	2065      	movs	r0, #101	@ 0x65
 800c2fc:	f7f6 fa7c 	bl	80027f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c300:	2065      	movs	r0, #101	@ 0x65
 800c302:	f7f6 fa89 	bl	8002818 <HAL_NVIC_EnableIRQ>
}
 800c306:	e7be      	b.n	800c286 <HAL_PCD_MspInit+0x22>
      Error_Handler();
 800c308:	f7f4 fd1f 	bl	8000d4a <Error_Handler>
 800c30c:	e7c9      	b.n	800c2a2 <HAL_PCD_MspInit+0x3e>
 800c30e:	bf00      	nop
 800c310:	40080000 	.word	0x40080000
 800c314:	58024400 	.word	0x58024400
 800c318:	58020000 	.word	0x58020000

0800c31c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c31c:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c31e:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 800c322:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c326:	f7fd fc79 	bl	8009c1c <USBD_LL_SetupStage>
}
 800c32a:	bd08      	pop	{r3, pc}

0800c32c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c32c:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c32e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800c332:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c336:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 800c33a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c33e:	f7fd fd3f 	bl	8009dc0 <USBD_LL_DataOutStage>
}
 800c342:	bd08      	pop	{r3, pc}

0800c344 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c344:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c346:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800c34a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c34e:	6a1a      	ldr	r2, [r3, #32]
 800c350:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c354:	f7fd fd96 	bl	8009e84 <USBD_LL_DataInStage>
}
 800c358:	bd08      	pop	{r3, pc}

0800c35a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c35a:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c35c:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c360:	f7fd fcd9 	bl	8009d16 <USBD_LL_SOF>
}
 800c364:	bd08      	pop	{r3, pc}

0800c366 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c366:	b510      	push	{r4, lr}
 800c368:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c36a:	79c1      	ldrb	r1, [r0, #7]
 800c36c:	b111      	cbz	r1, 800c374 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c36e:	2902      	cmp	r1, #2
 800c370:	d109      	bne.n	800c386 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 800c372:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c374:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 800c378:	f7fd fcae 	bl	8009cd8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c37c:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 800c380:	f7fd fc78 	bl	8009c74 <USBD_LL_Reset>
}
 800c384:	bd10      	pop	{r4, pc}
    Error_Handler();
 800c386:	f7f4 fce0 	bl	8000d4a <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c38a:	2101      	movs	r1, #1
 800c38c:	e7f2      	b.n	800c374 <HAL_PCD_ResetCallback+0xe>
	...

0800c390 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c390:	b510      	push	{r4, lr}
 800c392:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c394:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c398:	f7fd fca1 	bl	8009cde <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c39c:	6822      	ldr	r2, [r4, #0]
 800c39e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 800c3a2:	f043 0301 	orr.w	r3, r3, #1
 800c3a6:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c3aa:	7ae3      	ldrb	r3, [r4, #11]
 800c3ac:	b123      	cbz	r3, 800c3b8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c3ae:	4a03      	ldr	r2, [pc, #12]	@ (800c3bc <HAL_PCD_SuspendCallback+0x2c>)
 800c3b0:	6913      	ldr	r3, [r2, #16]
 800c3b2:	f043 0306 	orr.w	r3, r3, #6
 800c3b6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c3b8:	bd10      	pop	{r4, pc}
 800c3ba:	bf00      	nop
 800c3bc:	e000ed00 	.word	0xe000ed00

0800c3c0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c3c2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c3c6:	f7fd fc99 	bl	8009cfc <USBD_LL_Resume>
}
 800c3ca:	bd08      	pop	{r3, pc}

0800c3cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3cc:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c3ce:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c3d2:	f7fd fcc8 	bl	8009d66 <USBD_LL_IsoOUTIncomplete>
}
 800c3d6:	bd08      	pop	{r3, pc}

0800c3d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3d8:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c3da:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c3de:	f7fd fcab 	bl	8009d38 <USBD_LL_IsoINIncomplete>
}
 800c3e2:	bd08      	pop	{r3, pc}

0800c3e4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3e4:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c3e6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c3ea:	f7fd fcd3 	bl	8009d94 <USBD_LL_DevConnected>
}
 800c3ee:	bd08      	pop	{r3, pc}

0800c3f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c3f0:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c3f2:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800c3f6:	f7fd fccf 	bl	8009d98 <USBD_LL_DevDisconnected>
}
 800c3fa:	bd08      	pop	{r3, pc}

0800c3fc <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c3fc:	7802      	ldrb	r2, [r0, #0]
 800c3fe:	b10a      	cbz	r2, 800c404 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800c400:	2000      	movs	r0, #0
 800c402:	4770      	bx	lr
{
 800c404:	b510      	push	{r4, lr}
 800c406:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 800c408:	4815      	ldr	r0, [pc, #84]	@ (800c460 <USBD_LL_Init+0x64>)
 800c40a:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c40e:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c412:	4b14      	ldr	r3, [pc, #80]	@ (800c464 <USBD_LL_Init+0x68>)
 800c414:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c416:	2309      	movs	r3, #9
 800c418:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c41a:	2202      	movs	r2, #2
 800c41c:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c41e:	2300      	movs	r3, #0
 800c420:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c422:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c424:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c426:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c428:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800c42a:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c42c:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c42e:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c430:	f7f8 fa16 	bl	8004860 <HAL_PCD_Init>
 800c434:	b980      	cbnz	r0, 800c458 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c436:	4c0a      	ldr	r4, [pc, #40]	@ (800c460 <USBD_LL_Init+0x64>)
 800c438:	2180      	movs	r1, #128	@ 0x80
 800c43a:	4620      	mov	r0, r4
 800c43c:	f7f8 fff6 	bl	800542c <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c440:	2240      	movs	r2, #64	@ 0x40
 800c442:	2100      	movs	r1, #0
 800c444:	4620      	mov	r0, r4
 800c446:	f7f8 ffcb 	bl	80053e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c44a:	2280      	movs	r2, #128	@ 0x80
 800c44c:	2101      	movs	r1, #1
 800c44e:	4620      	mov	r0, r4
 800c450:	f7f8 ffc6 	bl	80053e0 <HAL_PCDEx_SetTxFiFo>
}
 800c454:	2000      	movs	r0, #0
 800c456:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800c458:	f7f4 fc77 	bl	8000d4a <Error_Handler>
 800c45c:	e7eb      	b.n	800c436 <USBD_LL_Init+0x3a>
 800c45e:	bf00      	nop
 800c460:	24000d4c 	.word	0x24000d4c
 800c464:	40080000 	.word	0x40080000

0800c468 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c468:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 800c46c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800c470:	d108      	bne.n	800c484 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c472:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800c476:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800c47a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c47e:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 800c482:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c484:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 800c488:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800c48c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c490:	7d98      	ldrb	r0, [r3, #22]
 800c492:	4770      	bx	lr

0800c494 <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800c494:	4800      	ldr	r0, [pc, #0]	@ (800c498 <USBD_static_malloc+0x4>)
 800c496:	4770      	bx	lr
 800c498:	24000d38 	.word	0x24000d38

0800c49c <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 800c49c:	4770      	bx	lr

0800c49e <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800c49e:	2803      	cmp	r0, #3
 800c4a0:	d805      	bhi.n	800c4ae <USBD_Get_USB_Status+0x10>
 800c4a2:	e8df f000 	tbb	[pc, r0]
 800c4a6:	0405      	.short	0x0405
 800c4a8:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c4aa:	2001      	movs	r0, #1
    break;
 800c4ac:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800c4ae:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800c4b0:	4770      	bx	lr

0800c4b2 <USBD_LL_Start>:
{
 800c4b2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c4b4:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c4b8:	f7f8 fa53 	bl	8004962 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4bc:	f7ff ffef 	bl	800c49e <USBD_Get_USB_Status>
}
 800c4c0:	bd08      	pop	{r3, pc}

0800c4c2 <USBD_LL_OpenEP>:
{
 800c4c2:	b508      	push	{r3, lr}
 800c4c4:	4694      	mov	ip, r2
 800c4c6:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c4c8:	4663      	mov	r3, ip
 800c4ca:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c4ce:	f7f8 fb28 	bl	8004b22 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4d2:	f7ff ffe4 	bl	800c49e <USBD_Get_USB_Status>
}
 800c4d6:	bd08      	pop	{r3, pc}

0800c4d8 <USBD_LL_CloseEP>:
{
 800c4d8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c4da:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c4de:	f7f8 fb66 	bl	8004bae <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4e2:	f7ff ffdc 	bl	800c49e <USBD_Get_USB_Status>
}
 800c4e6:	bd08      	pop	{r3, pc}

0800c4e8 <USBD_LL_StallEP>:
{
 800c4e8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c4ea:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c4ee:	f7f8 fbe0 	bl	8004cb2 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4f2:	f7ff ffd4 	bl	800c49e <USBD_Get_USB_Status>
}
 800c4f6:	bd08      	pop	{r3, pc}

0800c4f8 <USBD_LL_ClearStallEP>:
{
 800c4f8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c4fa:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c4fe:	f7f8 fc1b 	bl	8004d38 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c502:	f7ff ffcc 	bl	800c49e <USBD_Get_USB_Status>
}
 800c506:	bd08      	pop	{r3, pc}

0800c508 <USBD_LL_SetUSBAddress>:
{
 800c508:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c50a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c50e:	f7f8 faf5 	bl	8004afc <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c512:	f7ff ffc4 	bl	800c49e <USBD_Get_USB_Status>
}
 800c516:	bd08      	pop	{r3, pc}

0800c518 <USBD_LL_Transmit>:
{
 800c518:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c51a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c51e:	f7f8 fba3 	bl	8004c68 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c522:	f7ff ffbc 	bl	800c49e <USBD_Get_USB_Status>
}
 800c526:	bd08      	pop	{r3, pc}

0800c528 <USBD_LL_PrepareReceive>:
{
 800c528:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c52a:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 800c52e:	f7f8 fb76 	bl	8004c1e <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c532:	f7ff ffb4 	bl	800c49e <USBD_Get_USB_Status>
}
 800c536:	bd08      	pop	{r3, pc}

0800c538 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c538:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CALL_BACK_1 */
  switch (id)
 800c53a:	3901      	subs	r1, #1
 800c53c:	2904      	cmp	r1, #4
 800c53e:	d807      	bhi.n	800c550 <USBH_UserProcess+0x18>
 800c540:	e8df f001 	tbb	[pc, r1]
 800c544:	15060e03 	.word	0x15060e03
 800c548:	07          	.byte	0x07
 800c549:	00          	.byte	0x00
  {
  case HOST_USER_SELECT_CONFIGURATION:
    printf("HOST_USER_SELECT_CONFIGURATION\r\n");
 800c54a:	480c      	ldr	r0, [pc, #48]	@ (800c57c <USBH_UserProcess+0x44>)
 800c54c:	f000 fb70 	bl	800cc30 <puts>

  default:
    break;
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c550:	bd08      	pop	{r3, pc}
    Appli_state = APPLICATION_DISCONNECT;
 800c552:	4b0b      	ldr	r3, [pc, #44]	@ (800c580 <USBH_UserProcess+0x48>)
 800c554:	2203      	movs	r2, #3
 800c556:	701a      	strb	r2, [r3, #0]
    printf("Appli_state = APPLICATION_DISCONNECT\r\n");
 800c558:	480a      	ldr	r0, [pc, #40]	@ (800c584 <USBH_UserProcess+0x4c>)
 800c55a:	f000 fb69 	bl	800cc30 <puts>
    break;
 800c55e:	e7f7      	b.n	800c550 <USBH_UserProcess+0x18>
    Appli_state = APPLICATION_READY;
 800c560:	4b07      	ldr	r3, [pc, #28]	@ (800c580 <USBH_UserProcess+0x48>)
 800c562:	2202      	movs	r2, #2
 800c564:	701a      	strb	r2, [r3, #0]
    printf("Appli_state = APPLICATION_READY\r\n");
 800c566:	4808      	ldr	r0, [pc, #32]	@ (800c588 <USBH_UserProcess+0x50>)
 800c568:	f000 fb62 	bl	800cc30 <puts>
    break;
 800c56c:	e7f0      	b.n	800c550 <USBH_UserProcess+0x18>
    Appli_state = APPLICATION_START;
 800c56e:	4b04      	ldr	r3, [pc, #16]	@ (800c580 <USBH_UserProcess+0x48>)
 800c570:	2201      	movs	r2, #1
 800c572:	701a      	strb	r2, [r3, #0]
    printf("Appli_state = APPLICATION_START\r\n");
 800c574:	4805      	ldr	r0, [pc, #20]	@ (800c58c <USBH_UserProcess+0x54>)
 800c576:	f000 fb5b 	bl	800cc30 <puts>
}
 800c57a:	e7e9      	b.n	800c550 <USBH_UserProcess+0x18>
 800c57c:	0800dfe8 	.word	0x0800dfe8
 800c580:	24001230 	.word	0x24001230
 800c584:	0800e008 	.word	0x0800e008
 800c588:	0800e030 	.word	0x0800e030
 800c58c:	0800e054 	.word	0x0800e054

0800c590 <MX_USB_HOST_Init>:
{
 800c590:	b508      	push	{r3, lr}
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800c592:	2200      	movs	r2, #0
 800c594:	490b      	ldr	r1, [pc, #44]	@ (800c5c4 <MX_USB_HOST_Init+0x34>)
 800c596:	480c      	ldr	r0, [pc, #48]	@ (800c5c8 <MX_USB_HOST_Init+0x38>)
 800c598:	f7fe fe5e 	bl	800b258 <USBH_Init>
 800c59c:	b948      	cbnz	r0, 800c5b2 <MX_USB_HOST_Init+0x22>
  if (USBH_RegisterClass(&hUsbHostHS, USBH_HID_CLASS) != USBH_OK)
 800c59e:	490b      	ldr	r1, [pc, #44]	@ (800c5cc <MX_USB_HOST_Init+0x3c>)
 800c5a0:	4809      	ldr	r0, [pc, #36]	@ (800c5c8 <MX_USB_HOST_Init+0x38>)
 800c5a2:	f7fe fe85 	bl	800b2b0 <USBH_RegisterClass>
 800c5a6:	b938      	cbnz	r0, 800c5b8 <MX_USB_HOST_Init+0x28>
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800c5a8:	4807      	ldr	r0, [pc, #28]	@ (800c5c8 <MX_USB_HOST_Init+0x38>)
 800c5aa:	f7fe ff1b 	bl	800b3e4 <USBH_Start>
 800c5ae:	b930      	cbnz	r0, 800c5be <MX_USB_HOST_Init+0x2e>
}
 800c5b0:	bd08      	pop	{r3, pc}
    Error_Handler();
 800c5b2:	f7f4 fbca 	bl	8000d4a <Error_Handler>
 800c5b6:	e7f2      	b.n	800c59e <MX_USB_HOST_Init+0xe>
    Error_Handler();
 800c5b8:	f7f4 fbc7 	bl	8000d4a <Error_Handler>
 800c5bc:	e7f4      	b.n	800c5a8 <MX_USB_HOST_Init+0x18>
    Error_Handler();
 800c5be:	f7f4 fbc4 	bl	8000d4a <Error_Handler>
}
 800c5c2:	e7f5      	b.n	800c5b0 <MX_USB_HOST_Init+0x20>
 800c5c4:	0800c539 	.word	0x0800c539
 800c5c8:	24001234 	.word	0x24001234
 800c5cc:	240000f4 	.word	0x240000f4

0800c5d0 <MX_USB_HOST_Process>:
{
 800c5d0:	b508      	push	{r3, lr}
  USBH_Process(&hUsbHostHS);
 800c5d2:	4802      	ldr	r0, [pc, #8]	@ (800c5dc <MX_USB_HOST_Process+0xc>)
 800c5d4:	f7fe ff10 	bl	800b3f8 <USBH_Process>
}
 800c5d8:	bd08      	pop	{r3, pc}
 800c5da:	bf00      	nop
 800c5dc:	24001234 	.word	0x24001234

0800c5e0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c5e0:	b530      	push	{r4, r5, lr}
 800c5e2:	b0b9      	sub	sp, #228	@ 0xe4
 800c5e4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5e6:	2100      	movs	r1, #0
 800c5e8:	9133      	str	r1, [sp, #204]	@ 0xcc
 800c5ea:	9134      	str	r1, [sp, #208]	@ 0xd0
 800c5ec:	9135      	str	r1, [sp, #212]	@ 0xd4
 800c5ee:	9136      	str	r1, [sp, #216]	@ 0xd8
 800c5f0:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800c5f2:	22c0      	movs	r2, #192	@ 0xc0
 800c5f4:	a802      	add	r0, sp, #8
 800c5f6:	f000 fbfb 	bl	800cdf0 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 800c5fa:	6822      	ldr	r2, [r4, #0]
 800c5fc:	4b23      	ldr	r3, [pc, #140]	@ (800c68c <HAL_HCD_MspInit+0xac>)
 800c5fe:	429a      	cmp	r2, r3
 800c600:	d001      	beq.n	800c606 <HAL_HCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800c602:	b039      	add	sp, #228	@ 0xe4
 800c604:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c606:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800c60a:	2300      	movs	r3, #0
 800c60c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c610:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800c614:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800c616:	a802      	add	r0, sp, #8
 800c618:	f7f9 fee2 	bl	80063e0 <HAL_RCCEx_PeriphCLKConfig>
 800c61c:	bb90      	cbnz	r0, 800c684 <HAL_HCD_MspInit+0xa4>
    HAL_PWREx_EnableUSBVoltageDetector();
 800c61e:	f7f8 ff49 	bl	80054b4 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c622:	4c1b      	ldr	r4, [pc, #108]	@ (800c690 <HAL_HCD_MspInit+0xb0>)
 800c624:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800c628:	f043 0302 	orr.w	r3, r3, #2
 800c62c:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 800c630:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800c634:	f003 0302 	and.w	r3, r3, #2
 800c638:	9300      	str	r3, [sp, #0]
 800c63a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800c63c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800c640:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c642:	2302      	movs	r3, #2
 800c644:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c646:	2500      	movs	r5, #0
 800c648:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c64a:	2303      	movs	r3, #3
 800c64c:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 800c64e:	230c      	movs	r3, #12
 800c650:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c652:	a933      	add	r1, sp, #204	@ 0xcc
 800c654:	480f      	ldr	r0, [pc, #60]	@ (800c694 <HAL_HCD_MspInit+0xb4>)
 800c656:	f7f6 ff13 	bl	8003480 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800c65a:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800c65e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c662:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 800c666:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800c66a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c66e:	9301      	str	r3, [sp, #4]
 800c670:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 9, 0);
 800c672:	462a      	mov	r2, r5
 800c674:	2109      	movs	r1, #9
 800c676:	204d      	movs	r0, #77	@ 0x4d
 800c678:	f7f6 f8be 	bl	80027f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800c67c:	204d      	movs	r0, #77	@ 0x4d
 800c67e:	f7f6 f8cb 	bl	8002818 <HAL_NVIC_EnableIRQ>
}
 800c682:	e7be      	b.n	800c602 <HAL_HCD_MspInit+0x22>
      Error_Handler();
 800c684:	f7f4 fb61 	bl	8000d4a <Error_Handler>
 800c688:	e7c9      	b.n	800c61e <HAL_HCD_MspInit+0x3e>
 800c68a:	bf00      	nop
 800c68c:	40040000 	.word	0x40040000
 800c690:	58024400 	.word	0x58024400
 800c694:	58020400 	.word	0x58020400

0800c698 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c698:	b508      	push	{r3, lr}
  USBH_LL_IncTimer(hhcd->pData);
 800c69a:	f8d0 03dc 	ldr.w	r0, [r0, #988]	@ 0x3dc
 800c69e:	f7ff f882 	bl	800b7a6 <USBH_LL_IncTimer>
}
 800c6a2:	bd08      	pop	{r3, pc}

0800c6a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6a4:	b508      	push	{r3, lr}
  USBH_LL_Connect(hhcd->pData);
 800c6a6:	f8d0 03dc 	ldr.w	r0, [r0, #988]	@ 0x3dc
 800c6aa:	f7ff f890 	bl	800b7ce <USBH_LL_Connect>
}
 800c6ae:	bd08      	pop	{r3, pc}

0800c6b0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6b0:	b508      	push	{r3, lr}
  USBH_LL_Disconnect(hhcd->pData);
 800c6b2:	f8d0 03dc 	ldr.w	r0, [r0, #988]	@ 0x3dc
 800c6b6:	f7ff f894 	bl	800b7e2 <USBH_LL_Disconnect>
}
 800c6ba:	bd08      	pop	{r3, pc}

0800c6bc <HAL_HCD_HC_NotifyURBChange_Callback>:
{
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c6bc:	4770      	bx	lr

0800c6be <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6be:	b508      	push	{r3, lr}
  USBH_LL_PortEnabled(hhcd->pData);
 800c6c0:	f8d0 03dc 	ldr.w	r0, [r0, #988]	@ 0x3dc
 800c6c4:	f7ff f878 	bl	800b7b8 <USBH_LL_PortEnabled>
}
 800c6c8:	bd08      	pop	{r3, pc}

0800c6ca <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c6ca:	b508      	push	{r3, lr}
  USBH_LL_PortDisabled(hhcd->pData);
 800c6cc:	f8d0 03dc 	ldr.w	r0, [r0, #988]	@ 0x3dc
 800c6d0:	f7ff f876 	bl	800b7c0 <USBH_LL_PortDisabled>
}
 800c6d4:	bd08      	pop	{r3, pc}
	...

0800c6d8 <USBH_LL_Init>:
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800c6d8:	f890 3440 	ldrb.w	r3, [r0, #1088]	@ 0x440
 800c6dc:	b10b      	cbz	r3, 800c6e2 <USBH_LL_Init+0xa>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
  }
  return USBH_OK;
}
 800c6de:	2000      	movs	r0, #0
 800c6e0:	4770      	bx	lr
{
 800c6e2:	b510      	push	{r4, lr}
 800c6e4:	4604      	mov	r4, r0
  hhcd_USB_OTG_HS.pData = phost;
 800c6e6:	4810      	ldr	r0, [pc, #64]	@ (800c728 <USBH_LL_Init+0x50>)
 800c6e8:	f8c0 43dc 	str.w	r4, [r0, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 800c6ec:	f8c4 0444 	str.w	r0, [r4, #1092]	@ 0x444
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800c6f0:	4b0e      	ldr	r3, [pc, #56]	@ (800c72c <USBH_LL_Init+0x54>)
 800c6f2:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 800c6f4:	2310      	movs	r3, #16
 800c6f6:	7143      	strb	r3, [r0, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800c6f8:	2301      	movs	r3, #1
 800c6fa:	71c3      	strb	r3, [r0, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	7183      	strb	r3, [r0, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800c700:	2202      	movs	r2, #2
 800c702:	7242      	strb	r2, [r0, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800c704:	7283      	strb	r3, [r0, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800c706:	72c3      	strb	r3, [r0, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800c708:	7403      	strb	r3, [r0, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800c70a:	f7f7 f837 	bl	800377c <HAL_HCD_Init>
 800c70e:	b940      	cbnz	r0, 800c722 <USBH_LL_Init+0x4a>
  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800c710:	4805      	ldr	r0, [pc, #20]	@ (800c728 <USBH_LL_Init+0x50>)
 800c712:	f7f7 ffc2 	bl	800469a <HAL_HCD_GetCurrentFrame>
 800c716:	4601      	mov	r1, r0
 800c718:	4620      	mov	r0, r4
 800c71a:	f7ff f841 	bl	800b7a0 <USBH_LL_SetTimer>
}
 800c71e:	2000      	movs	r0, #0
 800c720:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800c722:	f7f4 fb12 	bl	8000d4a <Error_Handler>
 800c726:	e7f3      	b.n	800c710 <USBH_LL_Init+0x38>
 800c728:	24001680 	.word	0x24001680
 800c72c:	40040000 	.word	0x40040000

0800c730 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800c730:	b508      	push	{r3, lr}
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800c732:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c736:	f7f7 ffb5 	bl	80046a4 <HAL_HCD_GetCurrentSpeed>
 800c73a:	2801      	cmp	r0, #1
 800c73c:	d004      	beq.n	800c748 <USBH_LL_GetSpeed+0x18>
 800c73e:	2802      	cmp	r0, #2
 800c740:	d004      	beq.n	800c74c <USBH_LL_GetSpeed+0x1c>
 800c742:	b120      	cbz	r0, 800c74e <USBH_LL_GetSpeed+0x1e>
  case 2 :
    speed = USBH_SPEED_LOW;
    break;

  default:
   speed = USBH_SPEED_FULL;
 800c744:	2001      	movs	r0, #1
 800c746:	e002      	b.n	800c74e <USBH_LL_GetSpeed+0x1e>
    speed = USBH_SPEED_FULL;
 800c748:	2001      	movs	r0, #1
 800c74a:	e000      	b.n	800c74e <USBH_LL_GetSpeed+0x1e>
    speed = USBH_SPEED_LOW;
 800c74c:	2002      	movs	r0, #2
    break;
  }
  return  speed;
}
 800c74e:	bd08      	pop	{r3, pc}

0800c750 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c750:	b508      	push	{r3, lr}
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c752:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c756:	f7f7 ff9a 	bl	800468e <HAL_HCD_HC_GetXferCount>
}
 800c75a:	bd08      	pop	{r3, pc}

0800c75c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c75c:	b508      	push	{r3, lr}
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c75e:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c762:	f7f7 ff8d 	bl	8004680 <HAL_HCD_HC_GetURBState>
}
 800c766:	bd08      	pop	{r3, pc}

0800c768 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c768:	b508      	push	{r3, lr}
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 800c76a:	20c8      	movs	r0, #200	@ 0xc8
 800c76c:	f7f5 ffce 	bl	800270c <HAL_Delay>
  return USBH_OK;
}
 800c770:	2000      	movs	r0, #0
 800c772:	bd08      	pop	{r3, pc}

0800c774 <USBH_LL_SetToggle>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c774:	f8d0 3444 	ldr.w	r3, [r0, #1092]	@ 0x444

  if(pHandle->hc[pipe].ep_is_in)
 800c778:	ebc1 1001 	rsb	r0, r1, r1, lsl #4
 800c77c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c780:	7dc0      	ldrb	r0, [r0, #23]
 800c782:	b138      	cbz	r0, 800c794 <USBH_LL_SetToggle+0x20>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c784:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 800c788:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c78c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  {
    pHandle->hc[pipe].toggle_out = toggle;
  }

  return USBH_OK;
}
 800c790:	2000      	movs	r0, #0
 800c792:	4770      	bx	lr
    pHandle->hc[pipe].toggle_out = toggle;
 800c794:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 800c798:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800c79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800c7a0:	e7f6      	b.n	800c790 <USBH_LL_SetToggle+0x1c>

0800c7a2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c7a2:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 800c7a4:	f7f5 ffb2 	bl	800270c <HAL_Delay>
}
 800c7a8:	bd08      	pop	{r3, pc}

0800c7aa <USBH_Get_USB_Status>:
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBH_StatusTypeDef usb_status = USBH_OK;

  switch (hal_status)
 800c7aa:	2802      	cmp	r0, #2
 800c7ac:	d805      	bhi.n	800c7ba <USBH_Get_USB_Status+0x10>
 800c7ae:	e8df f000 	tbb	[pc, r0]
 800c7b2:	0405      	.short	0x0405
 800c7b4:	02          	.byte	0x02
 800c7b5:	00          	.byte	0x00
    break;
    case HAL_ERROR :
      usb_status = USBH_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c7b6:	2001      	movs	r0, #1
    break;
 800c7b8:	4770      	bx	lr
      usb_status = USBH_FAIL;
 800c7ba:	2002      	movs	r0, #2
    default :
      usb_status = USBH_FAIL;
    break;
  }
  return usb_status;
}
 800c7bc:	4770      	bx	lr

0800c7be <USBH_LL_Start>:
{
 800c7be:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Start(phost->pData);
 800c7c0:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c7c4:	f7f7 ff30 	bl	8004628 <HAL_HCD_Start>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c7c8:	f7ff ffef 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c7cc:	bd08      	pop	{r3, pc}

0800c7ce <USBH_LL_Stop>:
{
 800c7ce:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_Stop(phost->pData);
 800c7d0:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c7d4:	f7f7 ff3d 	bl	8004652 <HAL_HCD_Stop>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c7d8:	f7ff ffe7 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c7dc:	bd08      	pop	{r3, pc}

0800c7de <USBH_LL_ResetPort>:
{
 800c7de:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_ResetPort(phost->pData);
 800c7e0:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c7e4:	f7f7 ff47 	bl	8004676 <HAL_HCD_ResetPort>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c7e8:	f7ff ffdf 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c7ec:	bd08      	pop	{r3, pc}

0800c7ee <USBH_LL_OpenPipe>:
{
 800c7ee:	b510      	push	{r4, lr}
 800c7f0:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c7f2:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c7f6:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c7fa:	9402      	str	r4, [sp, #8]
 800c7fc:	f89d 401c 	ldrb.w	r4, [sp, #28]
 800c800:	9401      	str	r4, [sp, #4]
 800c802:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c806:	9400      	str	r4, [sp, #0]
 800c808:	f7f7 ff5d 	bl	80046c6 <HAL_HCD_HC_Init>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c80c:	f7ff ffcd 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c810:	b004      	add	sp, #16
 800c812:	bd10      	pop	{r4, pc}

0800c814 <USBH_LL_ClosePipe>:
{
 800c814:	b508      	push	{r3, lr}
  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c816:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c81a:	f7f6 ff9d 	bl	8003758 <HAL_HCD_HC_Halt>
  usb_status = USBH_Get_USB_Status(hal_status);
 800c81e:	f7ff ffc4 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c822:	bd08      	pop	{r3, pc}

0800c824 <USBH_LL_SubmitURB>:
{
 800c824:	b510      	push	{r4, lr}
 800c826:	b084      	sub	sp, #16
  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c828:	f8d0 0444 	ldr.w	r0, [r0, #1092]	@ 0x444
 800c82c:	f89d 4024 	ldrb.w	r4, [sp, #36]	@ 0x24
 800c830:	9403      	str	r4, [sp, #12]
 800c832:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800c836:	9402      	str	r4, [sp, #8]
 800c838:	9c07      	ldr	r4, [sp, #28]
 800c83a:	9401      	str	r4, [sp, #4]
 800c83c:	f89d 4018 	ldrb.w	r4, [sp, #24]
 800c840:	9400      	str	r4, [sp, #0]
 800c842:	f7f6 ffdb 	bl	80037fc <HAL_HCD_HC_SubmitRequest>
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c846:	f7ff ffb0 	bl	800c7aa <USBH_Get_USB_Status>
}
 800c84a:	b004      	add	sp, #16
 800c84c:	bd10      	pop	{r4, pc}
	...

0800c850 <malloc>:
 800c850:	4b02      	ldr	r3, [pc, #8]	@ (800c85c <malloc+0xc>)
 800c852:	4601      	mov	r1, r0
 800c854:	6818      	ldr	r0, [r3, #0]
 800c856:	f000 b82d 	b.w	800c8b4 <_malloc_r>
 800c85a:	bf00      	nop
 800c85c:	24000170 	.word	0x24000170

0800c860 <free>:
 800c860:	4b02      	ldr	r3, [pc, #8]	@ (800c86c <free+0xc>)
 800c862:	4601      	mov	r1, r0
 800c864:	6818      	ldr	r0, [r3, #0]
 800c866:	f000 bb5d 	b.w	800cf24 <_free_r>
 800c86a:	bf00      	nop
 800c86c:	24000170 	.word	0x24000170

0800c870 <sbrk_aligned>:
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	4e0f      	ldr	r6, [pc, #60]	@ (800c8b0 <sbrk_aligned+0x40>)
 800c874:	460c      	mov	r4, r1
 800c876:	6831      	ldr	r1, [r6, #0]
 800c878:	4605      	mov	r5, r0
 800c87a:	b911      	cbnz	r1, 800c882 <sbrk_aligned+0x12>
 800c87c:	f000 faf4 	bl	800ce68 <_sbrk_r>
 800c880:	6030      	str	r0, [r6, #0]
 800c882:	4621      	mov	r1, r4
 800c884:	4628      	mov	r0, r5
 800c886:	f000 faef 	bl	800ce68 <_sbrk_r>
 800c88a:	1c43      	adds	r3, r0, #1
 800c88c:	d103      	bne.n	800c896 <sbrk_aligned+0x26>
 800c88e:	f04f 34ff 	mov.w	r4, #4294967295
 800c892:	4620      	mov	r0, r4
 800c894:	bd70      	pop	{r4, r5, r6, pc}
 800c896:	1cc4      	adds	r4, r0, #3
 800c898:	f024 0403 	bic.w	r4, r4, #3
 800c89c:	42a0      	cmp	r0, r4
 800c89e:	d0f8      	beq.n	800c892 <sbrk_aligned+0x22>
 800c8a0:	1a21      	subs	r1, r4, r0
 800c8a2:	4628      	mov	r0, r5
 800c8a4:	f000 fae0 	bl	800ce68 <_sbrk_r>
 800c8a8:	3001      	adds	r0, #1
 800c8aa:	d1f2      	bne.n	800c892 <sbrk_aligned+0x22>
 800c8ac:	e7ef      	b.n	800c88e <sbrk_aligned+0x1e>
 800c8ae:	bf00      	nop
 800c8b0:	24001a60 	.word	0x24001a60

0800c8b4 <_malloc_r>:
 800c8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8b8:	1ccd      	adds	r5, r1, #3
 800c8ba:	f025 0503 	bic.w	r5, r5, #3
 800c8be:	3508      	adds	r5, #8
 800c8c0:	2d0c      	cmp	r5, #12
 800c8c2:	bf38      	it	cc
 800c8c4:	250c      	movcc	r5, #12
 800c8c6:	2d00      	cmp	r5, #0
 800c8c8:	4606      	mov	r6, r0
 800c8ca:	db01      	blt.n	800c8d0 <_malloc_r+0x1c>
 800c8cc:	42a9      	cmp	r1, r5
 800c8ce:	d904      	bls.n	800c8da <_malloc_r+0x26>
 800c8d0:	230c      	movs	r3, #12
 800c8d2:	6033      	str	r3, [r6, #0]
 800c8d4:	2000      	movs	r0, #0
 800c8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c9b0 <_malloc_r+0xfc>
 800c8de:	f000 f869 	bl	800c9b4 <__malloc_lock>
 800c8e2:	f8d8 3000 	ldr.w	r3, [r8]
 800c8e6:	461c      	mov	r4, r3
 800c8e8:	bb44      	cbnz	r4, 800c93c <_malloc_r+0x88>
 800c8ea:	4629      	mov	r1, r5
 800c8ec:	4630      	mov	r0, r6
 800c8ee:	f7ff ffbf 	bl	800c870 <sbrk_aligned>
 800c8f2:	1c43      	adds	r3, r0, #1
 800c8f4:	4604      	mov	r4, r0
 800c8f6:	d158      	bne.n	800c9aa <_malloc_r+0xf6>
 800c8f8:	f8d8 4000 	ldr.w	r4, [r8]
 800c8fc:	4627      	mov	r7, r4
 800c8fe:	2f00      	cmp	r7, #0
 800c900:	d143      	bne.n	800c98a <_malloc_r+0xd6>
 800c902:	2c00      	cmp	r4, #0
 800c904:	d04b      	beq.n	800c99e <_malloc_r+0xea>
 800c906:	6823      	ldr	r3, [r4, #0]
 800c908:	4639      	mov	r1, r7
 800c90a:	4630      	mov	r0, r6
 800c90c:	eb04 0903 	add.w	r9, r4, r3
 800c910:	f000 faaa 	bl	800ce68 <_sbrk_r>
 800c914:	4581      	cmp	r9, r0
 800c916:	d142      	bne.n	800c99e <_malloc_r+0xea>
 800c918:	6821      	ldr	r1, [r4, #0]
 800c91a:	1a6d      	subs	r5, r5, r1
 800c91c:	4629      	mov	r1, r5
 800c91e:	4630      	mov	r0, r6
 800c920:	f7ff ffa6 	bl	800c870 <sbrk_aligned>
 800c924:	3001      	adds	r0, #1
 800c926:	d03a      	beq.n	800c99e <_malloc_r+0xea>
 800c928:	6823      	ldr	r3, [r4, #0]
 800c92a:	442b      	add	r3, r5
 800c92c:	6023      	str	r3, [r4, #0]
 800c92e:	f8d8 3000 	ldr.w	r3, [r8]
 800c932:	685a      	ldr	r2, [r3, #4]
 800c934:	bb62      	cbnz	r2, 800c990 <_malloc_r+0xdc>
 800c936:	f8c8 7000 	str.w	r7, [r8]
 800c93a:	e00f      	b.n	800c95c <_malloc_r+0xa8>
 800c93c:	6822      	ldr	r2, [r4, #0]
 800c93e:	1b52      	subs	r2, r2, r5
 800c940:	d420      	bmi.n	800c984 <_malloc_r+0xd0>
 800c942:	2a0b      	cmp	r2, #11
 800c944:	d917      	bls.n	800c976 <_malloc_r+0xc2>
 800c946:	1961      	adds	r1, r4, r5
 800c948:	42a3      	cmp	r3, r4
 800c94a:	6025      	str	r5, [r4, #0]
 800c94c:	bf18      	it	ne
 800c94e:	6059      	strne	r1, [r3, #4]
 800c950:	6863      	ldr	r3, [r4, #4]
 800c952:	bf08      	it	eq
 800c954:	f8c8 1000 	streq.w	r1, [r8]
 800c958:	5162      	str	r2, [r4, r5]
 800c95a:	604b      	str	r3, [r1, #4]
 800c95c:	4630      	mov	r0, r6
 800c95e:	f000 f82f 	bl	800c9c0 <__malloc_unlock>
 800c962:	f104 000b 	add.w	r0, r4, #11
 800c966:	1d23      	adds	r3, r4, #4
 800c968:	f020 0007 	bic.w	r0, r0, #7
 800c96c:	1ac2      	subs	r2, r0, r3
 800c96e:	bf1c      	itt	ne
 800c970:	1a1b      	subne	r3, r3, r0
 800c972:	50a3      	strne	r3, [r4, r2]
 800c974:	e7af      	b.n	800c8d6 <_malloc_r+0x22>
 800c976:	6862      	ldr	r2, [r4, #4]
 800c978:	42a3      	cmp	r3, r4
 800c97a:	bf0c      	ite	eq
 800c97c:	f8c8 2000 	streq.w	r2, [r8]
 800c980:	605a      	strne	r2, [r3, #4]
 800c982:	e7eb      	b.n	800c95c <_malloc_r+0xa8>
 800c984:	4623      	mov	r3, r4
 800c986:	6864      	ldr	r4, [r4, #4]
 800c988:	e7ae      	b.n	800c8e8 <_malloc_r+0x34>
 800c98a:	463c      	mov	r4, r7
 800c98c:	687f      	ldr	r7, [r7, #4]
 800c98e:	e7b6      	b.n	800c8fe <_malloc_r+0x4a>
 800c990:	461a      	mov	r2, r3
 800c992:	685b      	ldr	r3, [r3, #4]
 800c994:	42a3      	cmp	r3, r4
 800c996:	d1fb      	bne.n	800c990 <_malloc_r+0xdc>
 800c998:	2300      	movs	r3, #0
 800c99a:	6053      	str	r3, [r2, #4]
 800c99c:	e7de      	b.n	800c95c <_malloc_r+0xa8>
 800c99e:	230c      	movs	r3, #12
 800c9a0:	6033      	str	r3, [r6, #0]
 800c9a2:	4630      	mov	r0, r6
 800c9a4:	f000 f80c 	bl	800c9c0 <__malloc_unlock>
 800c9a8:	e794      	b.n	800c8d4 <_malloc_r+0x20>
 800c9aa:	6005      	str	r5, [r0, #0]
 800c9ac:	e7d6      	b.n	800c95c <_malloc_r+0xa8>
 800c9ae:	bf00      	nop
 800c9b0:	24001a64 	.word	0x24001a64

0800c9b4 <__malloc_lock>:
 800c9b4:	4801      	ldr	r0, [pc, #4]	@ (800c9bc <__malloc_lock+0x8>)
 800c9b6:	f000 baa4 	b.w	800cf02 <__retarget_lock_acquire_recursive>
 800c9ba:	bf00      	nop
 800c9bc:	24001ba8 	.word	0x24001ba8

0800c9c0 <__malloc_unlock>:
 800c9c0:	4801      	ldr	r0, [pc, #4]	@ (800c9c8 <__malloc_unlock+0x8>)
 800c9c2:	f000 ba9f 	b.w	800cf04 <__retarget_lock_release_recursive>
 800c9c6:	bf00      	nop
 800c9c8:	24001ba8 	.word	0x24001ba8

0800c9cc <std>:
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	b510      	push	{r4, lr}
 800c9d0:	4604      	mov	r4, r0
 800c9d2:	e9c0 3300 	strd	r3, r3, [r0]
 800c9d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9da:	6083      	str	r3, [r0, #8]
 800c9dc:	8181      	strh	r1, [r0, #12]
 800c9de:	6643      	str	r3, [r0, #100]	@ 0x64
 800c9e0:	81c2      	strh	r2, [r0, #14]
 800c9e2:	6183      	str	r3, [r0, #24]
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	2208      	movs	r2, #8
 800c9e8:	305c      	adds	r0, #92	@ 0x5c
 800c9ea:	f000 fa01 	bl	800cdf0 <memset>
 800c9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800ca24 <std+0x58>)
 800c9f0:	6263      	str	r3, [r4, #36]	@ 0x24
 800c9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800ca28 <std+0x5c>)
 800c9f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c9f6:	4b0d      	ldr	r3, [pc, #52]	@ (800ca2c <std+0x60>)
 800c9f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c9fa:	4b0d      	ldr	r3, [pc, #52]	@ (800ca30 <std+0x64>)
 800c9fc:	6323      	str	r3, [r4, #48]	@ 0x30
 800c9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800ca34 <std+0x68>)
 800ca00:	6224      	str	r4, [r4, #32]
 800ca02:	429c      	cmp	r4, r3
 800ca04:	d006      	beq.n	800ca14 <std+0x48>
 800ca06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ca0a:	4294      	cmp	r4, r2
 800ca0c:	d002      	beq.n	800ca14 <std+0x48>
 800ca0e:	33d0      	adds	r3, #208	@ 0xd0
 800ca10:	429c      	cmp	r4, r3
 800ca12:	d105      	bne.n	800ca20 <std+0x54>
 800ca14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ca18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca1c:	f000 ba70 	b.w	800cf00 <__retarget_lock_init_recursive>
 800ca20:	bd10      	pop	{r4, pc}
 800ca22:	bf00      	nop
 800ca24:	0800cc41 	.word	0x0800cc41
 800ca28:	0800cc63 	.word	0x0800cc63
 800ca2c:	0800cc9b 	.word	0x0800cc9b
 800ca30:	0800ccbf 	.word	0x0800ccbf
 800ca34:	24001a68 	.word	0x24001a68

0800ca38 <stdio_exit_handler>:
 800ca38:	4a02      	ldr	r2, [pc, #8]	@ (800ca44 <stdio_exit_handler+0xc>)
 800ca3a:	4903      	ldr	r1, [pc, #12]	@ (800ca48 <stdio_exit_handler+0x10>)
 800ca3c:	4803      	ldr	r0, [pc, #12]	@ (800ca4c <stdio_exit_handler+0x14>)
 800ca3e:	f000 b869 	b.w	800cb14 <_fwalk_sglue>
 800ca42:	bf00      	nop
 800ca44:	24000164 	.word	0x24000164
 800ca48:	0800d65d 	.word	0x0800d65d
 800ca4c:	24000174 	.word	0x24000174

0800ca50 <cleanup_stdio>:
 800ca50:	6841      	ldr	r1, [r0, #4]
 800ca52:	4b0c      	ldr	r3, [pc, #48]	@ (800ca84 <cleanup_stdio+0x34>)
 800ca54:	4299      	cmp	r1, r3
 800ca56:	b510      	push	{r4, lr}
 800ca58:	4604      	mov	r4, r0
 800ca5a:	d001      	beq.n	800ca60 <cleanup_stdio+0x10>
 800ca5c:	f000 fdfe 	bl	800d65c <_fflush_r>
 800ca60:	68a1      	ldr	r1, [r4, #8]
 800ca62:	4b09      	ldr	r3, [pc, #36]	@ (800ca88 <cleanup_stdio+0x38>)
 800ca64:	4299      	cmp	r1, r3
 800ca66:	d002      	beq.n	800ca6e <cleanup_stdio+0x1e>
 800ca68:	4620      	mov	r0, r4
 800ca6a:	f000 fdf7 	bl	800d65c <_fflush_r>
 800ca6e:	68e1      	ldr	r1, [r4, #12]
 800ca70:	4b06      	ldr	r3, [pc, #24]	@ (800ca8c <cleanup_stdio+0x3c>)
 800ca72:	4299      	cmp	r1, r3
 800ca74:	d004      	beq.n	800ca80 <cleanup_stdio+0x30>
 800ca76:	4620      	mov	r0, r4
 800ca78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca7c:	f000 bdee 	b.w	800d65c <_fflush_r>
 800ca80:	bd10      	pop	{r4, pc}
 800ca82:	bf00      	nop
 800ca84:	24001a68 	.word	0x24001a68
 800ca88:	24001ad0 	.word	0x24001ad0
 800ca8c:	24001b38 	.word	0x24001b38

0800ca90 <global_stdio_init.part.0>:
 800ca90:	b510      	push	{r4, lr}
 800ca92:	4b0b      	ldr	r3, [pc, #44]	@ (800cac0 <global_stdio_init.part.0+0x30>)
 800ca94:	4c0b      	ldr	r4, [pc, #44]	@ (800cac4 <global_stdio_init.part.0+0x34>)
 800ca96:	4a0c      	ldr	r2, [pc, #48]	@ (800cac8 <global_stdio_init.part.0+0x38>)
 800ca98:	601a      	str	r2, [r3, #0]
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	2104      	movs	r1, #4
 800caa0:	f7ff ff94 	bl	800c9cc <std>
 800caa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800caa8:	2201      	movs	r2, #1
 800caaa:	2109      	movs	r1, #9
 800caac:	f7ff ff8e 	bl	800c9cc <std>
 800cab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cab4:	2202      	movs	r2, #2
 800cab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caba:	2112      	movs	r1, #18
 800cabc:	f7ff bf86 	b.w	800c9cc <std>
 800cac0:	24001ba0 	.word	0x24001ba0
 800cac4:	24001a68 	.word	0x24001a68
 800cac8:	0800ca39 	.word	0x0800ca39

0800cacc <__sfp_lock_acquire>:
 800cacc:	4801      	ldr	r0, [pc, #4]	@ (800cad4 <__sfp_lock_acquire+0x8>)
 800cace:	f000 ba18 	b.w	800cf02 <__retarget_lock_acquire_recursive>
 800cad2:	bf00      	nop
 800cad4:	24001ba9 	.word	0x24001ba9

0800cad8 <__sfp_lock_release>:
 800cad8:	4801      	ldr	r0, [pc, #4]	@ (800cae0 <__sfp_lock_release+0x8>)
 800cada:	f000 ba13 	b.w	800cf04 <__retarget_lock_release_recursive>
 800cade:	bf00      	nop
 800cae0:	24001ba9 	.word	0x24001ba9

0800cae4 <__sinit>:
 800cae4:	b510      	push	{r4, lr}
 800cae6:	4604      	mov	r4, r0
 800cae8:	f7ff fff0 	bl	800cacc <__sfp_lock_acquire>
 800caec:	6a23      	ldr	r3, [r4, #32]
 800caee:	b11b      	cbz	r3, 800caf8 <__sinit+0x14>
 800caf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caf4:	f7ff bff0 	b.w	800cad8 <__sfp_lock_release>
 800caf8:	4b04      	ldr	r3, [pc, #16]	@ (800cb0c <__sinit+0x28>)
 800cafa:	6223      	str	r3, [r4, #32]
 800cafc:	4b04      	ldr	r3, [pc, #16]	@ (800cb10 <__sinit+0x2c>)
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d1f5      	bne.n	800caf0 <__sinit+0xc>
 800cb04:	f7ff ffc4 	bl	800ca90 <global_stdio_init.part.0>
 800cb08:	e7f2      	b.n	800caf0 <__sinit+0xc>
 800cb0a:	bf00      	nop
 800cb0c:	0800ca51 	.word	0x0800ca51
 800cb10:	24001ba0 	.word	0x24001ba0

0800cb14 <_fwalk_sglue>:
 800cb14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb18:	4607      	mov	r7, r0
 800cb1a:	4688      	mov	r8, r1
 800cb1c:	4614      	mov	r4, r2
 800cb1e:	2600      	movs	r6, #0
 800cb20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb24:	f1b9 0901 	subs.w	r9, r9, #1
 800cb28:	d505      	bpl.n	800cb36 <_fwalk_sglue+0x22>
 800cb2a:	6824      	ldr	r4, [r4, #0]
 800cb2c:	2c00      	cmp	r4, #0
 800cb2e:	d1f7      	bne.n	800cb20 <_fwalk_sglue+0xc>
 800cb30:	4630      	mov	r0, r6
 800cb32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb36:	89ab      	ldrh	r3, [r5, #12]
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	d907      	bls.n	800cb4c <_fwalk_sglue+0x38>
 800cb3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb40:	3301      	adds	r3, #1
 800cb42:	d003      	beq.n	800cb4c <_fwalk_sglue+0x38>
 800cb44:	4629      	mov	r1, r5
 800cb46:	4638      	mov	r0, r7
 800cb48:	47c0      	blx	r8
 800cb4a:	4306      	orrs	r6, r0
 800cb4c:	3568      	adds	r5, #104	@ 0x68
 800cb4e:	e7e9      	b.n	800cb24 <_fwalk_sglue+0x10>

0800cb50 <iprintf>:
 800cb50:	b40f      	push	{r0, r1, r2, r3}
 800cb52:	b507      	push	{r0, r1, r2, lr}
 800cb54:	4906      	ldr	r1, [pc, #24]	@ (800cb70 <iprintf+0x20>)
 800cb56:	ab04      	add	r3, sp, #16
 800cb58:	6808      	ldr	r0, [r1, #0]
 800cb5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb5e:	6881      	ldr	r1, [r0, #8]
 800cb60:	9301      	str	r3, [sp, #4]
 800cb62:	f000 fa53 	bl	800d00c <_vfiprintf_r>
 800cb66:	b003      	add	sp, #12
 800cb68:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb6c:	b004      	add	sp, #16
 800cb6e:	4770      	bx	lr
 800cb70:	24000170 	.word	0x24000170

0800cb74 <putchar>:
 800cb74:	4b02      	ldr	r3, [pc, #8]	@ (800cb80 <putchar+0xc>)
 800cb76:	4601      	mov	r1, r0
 800cb78:	6818      	ldr	r0, [r3, #0]
 800cb7a:	6882      	ldr	r2, [r0, #8]
 800cb7c:	f000 bdf8 	b.w	800d770 <_putc_r>
 800cb80:	24000170 	.word	0x24000170

0800cb84 <_puts_r>:
 800cb84:	6a03      	ldr	r3, [r0, #32]
 800cb86:	b570      	push	{r4, r5, r6, lr}
 800cb88:	6884      	ldr	r4, [r0, #8]
 800cb8a:	4605      	mov	r5, r0
 800cb8c:	460e      	mov	r6, r1
 800cb8e:	b90b      	cbnz	r3, 800cb94 <_puts_r+0x10>
 800cb90:	f7ff ffa8 	bl	800cae4 <__sinit>
 800cb94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb96:	07db      	lsls	r3, r3, #31
 800cb98:	d405      	bmi.n	800cba6 <_puts_r+0x22>
 800cb9a:	89a3      	ldrh	r3, [r4, #12]
 800cb9c:	0598      	lsls	r0, r3, #22
 800cb9e:	d402      	bmi.n	800cba6 <_puts_r+0x22>
 800cba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cba2:	f000 f9ae 	bl	800cf02 <__retarget_lock_acquire_recursive>
 800cba6:	89a3      	ldrh	r3, [r4, #12]
 800cba8:	0719      	lsls	r1, r3, #28
 800cbaa:	d502      	bpl.n	800cbb2 <_puts_r+0x2e>
 800cbac:	6923      	ldr	r3, [r4, #16]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d135      	bne.n	800cc1e <_puts_r+0x9a>
 800cbb2:	4621      	mov	r1, r4
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	f000 f8c5 	bl	800cd44 <__swsetup_r>
 800cbba:	b380      	cbz	r0, 800cc1e <_puts_r+0x9a>
 800cbbc:	f04f 35ff 	mov.w	r5, #4294967295
 800cbc0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbc2:	07da      	lsls	r2, r3, #31
 800cbc4:	d405      	bmi.n	800cbd2 <_puts_r+0x4e>
 800cbc6:	89a3      	ldrh	r3, [r4, #12]
 800cbc8:	059b      	lsls	r3, r3, #22
 800cbca:	d402      	bmi.n	800cbd2 <_puts_r+0x4e>
 800cbcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbce:	f000 f999 	bl	800cf04 <__retarget_lock_release_recursive>
 800cbd2:	4628      	mov	r0, r5
 800cbd4:	bd70      	pop	{r4, r5, r6, pc}
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	da04      	bge.n	800cbe4 <_puts_r+0x60>
 800cbda:	69a2      	ldr	r2, [r4, #24]
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	dc17      	bgt.n	800cc10 <_puts_r+0x8c>
 800cbe0:	290a      	cmp	r1, #10
 800cbe2:	d015      	beq.n	800cc10 <_puts_r+0x8c>
 800cbe4:	6823      	ldr	r3, [r4, #0]
 800cbe6:	1c5a      	adds	r2, r3, #1
 800cbe8:	6022      	str	r2, [r4, #0]
 800cbea:	7019      	strb	r1, [r3, #0]
 800cbec:	68a3      	ldr	r3, [r4, #8]
 800cbee:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cbf2:	3b01      	subs	r3, #1
 800cbf4:	60a3      	str	r3, [r4, #8]
 800cbf6:	2900      	cmp	r1, #0
 800cbf8:	d1ed      	bne.n	800cbd6 <_puts_r+0x52>
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	da11      	bge.n	800cc22 <_puts_r+0x9e>
 800cbfe:	4622      	mov	r2, r4
 800cc00:	210a      	movs	r1, #10
 800cc02:	4628      	mov	r0, r5
 800cc04:	f000 f85f 	bl	800ccc6 <__swbuf_r>
 800cc08:	3001      	adds	r0, #1
 800cc0a:	d0d7      	beq.n	800cbbc <_puts_r+0x38>
 800cc0c:	250a      	movs	r5, #10
 800cc0e:	e7d7      	b.n	800cbc0 <_puts_r+0x3c>
 800cc10:	4622      	mov	r2, r4
 800cc12:	4628      	mov	r0, r5
 800cc14:	f000 f857 	bl	800ccc6 <__swbuf_r>
 800cc18:	3001      	adds	r0, #1
 800cc1a:	d1e7      	bne.n	800cbec <_puts_r+0x68>
 800cc1c:	e7ce      	b.n	800cbbc <_puts_r+0x38>
 800cc1e:	3e01      	subs	r6, #1
 800cc20:	e7e4      	b.n	800cbec <_puts_r+0x68>
 800cc22:	6823      	ldr	r3, [r4, #0]
 800cc24:	1c5a      	adds	r2, r3, #1
 800cc26:	6022      	str	r2, [r4, #0]
 800cc28:	220a      	movs	r2, #10
 800cc2a:	701a      	strb	r2, [r3, #0]
 800cc2c:	e7ee      	b.n	800cc0c <_puts_r+0x88>
	...

0800cc30 <puts>:
 800cc30:	4b02      	ldr	r3, [pc, #8]	@ (800cc3c <puts+0xc>)
 800cc32:	4601      	mov	r1, r0
 800cc34:	6818      	ldr	r0, [r3, #0]
 800cc36:	f7ff bfa5 	b.w	800cb84 <_puts_r>
 800cc3a:	bf00      	nop
 800cc3c:	24000170 	.word	0x24000170

0800cc40 <__sread>:
 800cc40:	b510      	push	{r4, lr}
 800cc42:	460c      	mov	r4, r1
 800cc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc48:	f000 f8fc 	bl	800ce44 <_read_r>
 800cc4c:	2800      	cmp	r0, #0
 800cc4e:	bfab      	itete	ge
 800cc50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cc52:	89a3      	ldrhlt	r3, [r4, #12]
 800cc54:	181b      	addge	r3, r3, r0
 800cc56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cc5a:	bfac      	ite	ge
 800cc5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cc5e:	81a3      	strhlt	r3, [r4, #12]
 800cc60:	bd10      	pop	{r4, pc}

0800cc62 <__swrite>:
 800cc62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc66:	461f      	mov	r7, r3
 800cc68:	898b      	ldrh	r3, [r1, #12]
 800cc6a:	05db      	lsls	r3, r3, #23
 800cc6c:	4605      	mov	r5, r0
 800cc6e:	460c      	mov	r4, r1
 800cc70:	4616      	mov	r6, r2
 800cc72:	d505      	bpl.n	800cc80 <__swrite+0x1e>
 800cc74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cc78:	2302      	movs	r3, #2
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f000 f8d0 	bl	800ce20 <_lseek_r>
 800cc80:	89a3      	ldrh	r3, [r4, #12]
 800cc82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc86:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cc8a:	81a3      	strh	r3, [r4, #12]
 800cc8c:	4632      	mov	r2, r6
 800cc8e:	463b      	mov	r3, r7
 800cc90:	4628      	mov	r0, r5
 800cc92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc96:	f000 b8f7 	b.w	800ce88 <_write_r>

0800cc9a <__sseek>:
 800cc9a:	b510      	push	{r4, lr}
 800cc9c:	460c      	mov	r4, r1
 800cc9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cca2:	f000 f8bd 	bl	800ce20 <_lseek_r>
 800cca6:	1c43      	adds	r3, r0, #1
 800cca8:	89a3      	ldrh	r3, [r4, #12]
 800ccaa:	bf15      	itete	ne
 800ccac:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ccae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ccb2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ccb6:	81a3      	strheq	r3, [r4, #12]
 800ccb8:	bf18      	it	ne
 800ccba:	81a3      	strhne	r3, [r4, #12]
 800ccbc:	bd10      	pop	{r4, pc}

0800ccbe <__sclose>:
 800ccbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc2:	f000 b89d 	b.w	800ce00 <_close_r>

0800ccc6 <__swbuf_r>:
 800ccc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccc8:	460e      	mov	r6, r1
 800ccca:	4614      	mov	r4, r2
 800cccc:	4605      	mov	r5, r0
 800ccce:	b118      	cbz	r0, 800ccd8 <__swbuf_r+0x12>
 800ccd0:	6a03      	ldr	r3, [r0, #32]
 800ccd2:	b90b      	cbnz	r3, 800ccd8 <__swbuf_r+0x12>
 800ccd4:	f7ff ff06 	bl	800cae4 <__sinit>
 800ccd8:	69a3      	ldr	r3, [r4, #24]
 800ccda:	60a3      	str	r3, [r4, #8]
 800ccdc:	89a3      	ldrh	r3, [r4, #12]
 800ccde:	071a      	lsls	r2, r3, #28
 800cce0:	d501      	bpl.n	800cce6 <__swbuf_r+0x20>
 800cce2:	6923      	ldr	r3, [r4, #16]
 800cce4:	b943      	cbnz	r3, 800ccf8 <__swbuf_r+0x32>
 800cce6:	4621      	mov	r1, r4
 800cce8:	4628      	mov	r0, r5
 800ccea:	f000 f82b 	bl	800cd44 <__swsetup_r>
 800ccee:	b118      	cbz	r0, 800ccf8 <__swbuf_r+0x32>
 800ccf0:	f04f 37ff 	mov.w	r7, #4294967295
 800ccf4:	4638      	mov	r0, r7
 800ccf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccf8:	6823      	ldr	r3, [r4, #0]
 800ccfa:	6922      	ldr	r2, [r4, #16]
 800ccfc:	1a98      	subs	r0, r3, r2
 800ccfe:	6963      	ldr	r3, [r4, #20]
 800cd00:	b2f6      	uxtb	r6, r6
 800cd02:	4283      	cmp	r3, r0
 800cd04:	4637      	mov	r7, r6
 800cd06:	dc05      	bgt.n	800cd14 <__swbuf_r+0x4e>
 800cd08:	4621      	mov	r1, r4
 800cd0a:	4628      	mov	r0, r5
 800cd0c:	f000 fca6 	bl	800d65c <_fflush_r>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	d1ed      	bne.n	800ccf0 <__swbuf_r+0x2a>
 800cd14:	68a3      	ldr	r3, [r4, #8]
 800cd16:	3b01      	subs	r3, #1
 800cd18:	60a3      	str	r3, [r4, #8]
 800cd1a:	6823      	ldr	r3, [r4, #0]
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	6022      	str	r2, [r4, #0]
 800cd20:	701e      	strb	r6, [r3, #0]
 800cd22:	6962      	ldr	r2, [r4, #20]
 800cd24:	1c43      	adds	r3, r0, #1
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d004      	beq.n	800cd34 <__swbuf_r+0x6e>
 800cd2a:	89a3      	ldrh	r3, [r4, #12]
 800cd2c:	07db      	lsls	r3, r3, #31
 800cd2e:	d5e1      	bpl.n	800ccf4 <__swbuf_r+0x2e>
 800cd30:	2e0a      	cmp	r6, #10
 800cd32:	d1df      	bne.n	800ccf4 <__swbuf_r+0x2e>
 800cd34:	4621      	mov	r1, r4
 800cd36:	4628      	mov	r0, r5
 800cd38:	f000 fc90 	bl	800d65c <_fflush_r>
 800cd3c:	2800      	cmp	r0, #0
 800cd3e:	d0d9      	beq.n	800ccf4 <__swbuf_r+0x2e>
 800cd40:	e7d6      	b.n	800ccf0 <__swbuf_r+0x2a>
	...

0800cd44 <__swsetup_r>:
 800cd44:	b538      	push	{r3, r4, r5, lr}
 800cd46:	4b29      	ldr	r3, [pc, #164]	@ (800cdec <__swsetup_r+0xa8>)
 800cd48:	4605      	mov	r5, r0
 800cd4a:	6818      	ldr	r0, [r3, #0]
 800cd4c:	460c      	mov	r4, r1
 800cd4e:	b118      	cbz	r0, 800cd58 <__swsetup_r+0x14>
 800cd50:	6a03      	ldr	r3, [r0, #32]
 800cd52:	b90b      	cbnz	r3, 800cd58 <__swsetup_r+0x14>
 800cd54:	f7ff fec6 	bl	800cae4 <__sinit>
 800cd58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd5c:	0719      	lsls	r1, r3, #28
 800cd5e:	d422      	bmi.n	800cda6 <__swsetup_r+0x62>
 800cd60:	06da      	lsls	r2, r3, #27
 800cd62:	d407      	bmi.n	800cd74 <__swsetup_r+0x30>
 800cd64:	2209      	movs	r2, #9
 800cd66:	602a      	str	r2, [r5, #0]
 800cd68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd6c:	81a3      	strh	r3, [r4, #12]
 800cd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd72:	e033      	b.n	800cddc <__swsetup_r+0x98>
 800cd74:	0758      	lsls	r0, r3, #29
 800cd76:	d512      	bpl.n	800cd9e <__swsetup_r+0x5a>
 800cd78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd7a:	b141      	cbz	r1, 800cd8e <__swsetup_r+0x4a>
 800cd7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd80:	4299      	cmp	r1, r3
 800cd82:	d002      	beq.n	800cd8a <__swsetup_r+0x46>
 800cd84:	4628      	mov	r0, r5
 800cd86:	f000 f8cd 	bl	800cf24 <_free_r>
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd8e:	89a3      	ldrh	r3, [r4, #12]
 800cd90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cd94:	81a3      	strh	r3, [r4, #12]
 800cd96:	2300      	movs	r3, #0
 800cd98:	6063      	str	r3, [r4, #4]
 800cd9a:	6923      	ldr	r3, [r4, #16]
 800cd9c:	6023      	str	r3, [r4, #0]
 800cd9e:	89a3      	ldrh	r3, [r4, #12]
 800cda0:	f043 0308 	orr.w	r3, r3, #8
 800cda4:	81a3      	strh	r3, [r4, #12]
 800cda6:	6923      	ldr	r3, [r4, #16]
 800cda8:	b94b      	cbnz	r3, 800cdbe <__swsetup_r+0x7a>
 800cdaa:	89a3      	ldrh	r3, [r4, #12]
 800cdac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdb4:	d003      	beq.n	800cdbe <__swsetup_r+0x7a>
 800cdb6:	4621      	mov	r1, r4
 800cdb8:	4628      	mov	r0, r5
 800cdba:	f000 fc9d 	bl	800d6f8 <__smakebuf_r>
 800cdbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdc2:	f013 0201 	ands.w	r2, r3, #1
 800cdc6:	d00a      	beq.n	800cdde <__swsetup_r+0x9a>
 800cdc8:	2200      	movs	r2, #0
 800cdca:	60a2      	str	r2, [r4, #8]
 800cdcc:	6962      	ldr	r2, [r4, #20]
 800cdce:	4252      	negs	r2, r2
 800cdd0:	61a2      	str	r2, [r4, #24]
 800cdd2:	6922      	ldr	r2, [r4, #16]
 800cdd4:	b942      	cbnz	r2, 800cde8 <__swsetup_r+0xa4>
 800cdd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cdda:	d1c5      	bne.n	800cd68 <__swsetup_r+0x24>
 800cddc:	bd38      	pop	{r3, r4, r5, pc}
 800cdde:	0799      	lsls	r1, r3, #30
 800cde0:	bf58      	it	pl
 800cde2:	6962      	ldrpl	r2, [r4, #20]
 800cde4:	60a2      	str	r2, [r4, #8]
 800cde6:	e7f4      	b.n	800cdd2 <__swsetup_r+0x8e>
 800cde8:	2000      	movs	r0, #0
 800cdea:	e7f7      	b.n	800cddc <__swsetup_r+0x98>
 800cdec:	24000170 	.word	0x24000170

0800cdf0 <memset>:
 800cdf0:	4402      	add	r2, r0
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d100      	bne.n	800cdfa <memset+0xa>
 800cdf8:	4770      	bx	lr
 800cdfa:	f803 1b01 	strb.w	r1, [r3], #1
 800cdfe:	e7f9      	b.n	800cdf4 <memset+0x4>

0800ce00 <_close_r>:
 800ce00:	b538      	push	{r3, r4, r5, lr}
 800ce02:	4d06      	ldr	r5, [pc, #24]	@ (800ce1c <_close_r+0x1c>)
 800ce04:	2300      	movs	r3, #0
 800ce06:	4604      	mov	r4, r0
 800ce08:	4608      	mov	r0, r1
 800ce0a:	602b      	str	r3, [r5, #0]
 800ce0c:	f7f5 f9c6 	bl	800219c <_close>
 800ce10:	1c43      	adds	r3, r0, #1
 800ce12:	d102      	bne.n	800ce1a <_close_r+0x1a>
 800ce14:	682b      	ldr	r3, [r5, #0]
 800ce16:	b103      	cbz	r3, 800ce1a <_close_r+0x1a>
 800ce18:	6023      	str	r3, [r4, #0]
 800ce1a:	bd38      	pop	{r3, r4, r5, pc}
 800ce1c:	24001ba4 	.word	0x24001ba4

0800ce20 <_lseek_r>:
 800ce20:	b538      	push	{r3, r4, r5, lr}
 800ce22:	4d07      	ldr	r5, [pc, #28]	@ (800ce40 <_lseek_r+0x20>)
 800ce24:	4604      	mov	r4, r0
 800ce26:	4608      	mov	r0, r1
 800ce28:	4611      	mov	r1, r2
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	602a      	str	r2, [r5, #0]
 800ce2e:	461a      	mov	r2, r3
 800ce30:	f7f5 f9be 	bl	80021b0 <_lseek>
 800ce34:	1c43      	adds	r3, r0, #1
 800ce36:	d102      	bne.n	800ce3e <_lseek_r+0x1e>
 800ce38:	682b      	ldr	r3, [r5, #0]
 800ce3a:	b103      	cbz	r3, 800ce3e <_lseek_r+0x1e>
 800ce3c:	6023      	str	r3, [r4, #0]
 800ce3e:	bd38      	pop	{r3, r4, r5, pc}
 800ce40:	24001ba4 	.word	0x24001ba4

0800ce44 <_read_r>:
 800ce44:	b538      	push	{r3, r4, r5, lr}
 800ce46:	4d07      	ldr	r5, [pc, #28]	@ (800ce64 <_read_r+0x20>)
 800ce48:	4604      	mov	r4, r0
 800ce4a:	4608      	mov	r0, r1
 800ce4c:	4611      	mov	r1, r2
 800ce4e:	2200      	movs	r2, #0
 800ce50:	602a      	str	r2, [r5, #0]
 800ce52:	461a      	mov	r2, r3
 800ce54:	f7f5 f97c 	bl	8002150 <_read>
 800ce58:	1c43      	adds	r3, r0, #1
 800ce5a:	d102      	bne.n	800ce62 <_read_r+0x1e>
 800ce5c:	682b      	ldr	r3, [r5, #0]
 800ce5e:	b103      	cbz	r3, 800ce62 <_read_r+0x1e>
 800ce60:	6023      	str	r3, [r4, #0]
 800ce62:	bd38      	pop	{r3, r4, r5, pc}
 800ce64:	24001ba4 	.word	0x24001ba4

0800ce68 <_sbrk_r>:
 800ce68:	b538      	push	{r3, r4, r5, lr}
 800ce6a:	4d06      	ldr	r5, [pc, #24]	@ (800ce84 <_sbrk_r+0x1c>)
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	4604      	mov	r4, r0
 800ce70:	4608      	mov	r0, r1
 800ce72:	602b      	str	r3, [r5, #0]
 800ce74:	f7f5 f99e 	bl	80021b4 <_sbrk>
 800ce78:	1c43      	adds	r3, r0, #1
 800ce7a:	d102      	bne.n	800ce82 <_sbrk_r+0x1a>
 800ce7c:	682b      	ldr	r3, [r5, #0]
 800ce7e:	b103      	cbz	r3, 800ce82 <_sbrk_r+0x1a>
 800ce80:	6023      	str	r3, [r4, #0]
 800ce82:	bd38      	pop	{r3, r4, r5, pc}
 800ce84:	24001ba4 	.word	0x24001ba4

0800ce88 <_write_r>:
 800ce88:	b538      	push	{r3, r4, r5, lr}
 800ce8a:	4d07      	ldr	r5, [pc, #28]	@ (800cea8 <_write_r+0x20>)
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	4608      	mov	r0, r1
 800ce90:	4611      	mov	r1, r2
 800ce92:	2200      	movs	r2, #0
 800ce94:	602a      	str	r2, [r5, #0]
 800ce96:	461a      	mov	r2, r3
 800ce98:	f7f5 f96a 	bl	8002170 <_write>
 800ce9c:	1c43      	adds	r3, r0, #1
 800ce9e:	d102      	bne.n	800cea6 <_write_r+0x1e>
 800cea0:	682b      	ldr	r3, [r5, #0]
 800cea2:	b103      	cbz	r3, 800cea6 <_write_r+0x1e>
 800cea4:	6023      	str	r3, [r4, #0]
 800cea6:	bd38      	pop	{r3, r4, r5, pc}
 800cea8:	24001ba4 	.word	0x24001ba4

0800ceac <__errno>:
 800ceac:	4b01      	ldr	r3, [pc, #4]	@ (800ceb4 <__errno+0x8>)
 800ceae:	6818      	ldr	r0, [r3, #0]
 800ceb0:	4770      	bx	lr
 800ceb2:	bf00      	nop
 800ceb4:	24000170 	.word	0x24000170

0800ceb8 <__libc_init_array>:
 800ceb8:	b570      	push	{r4, r5, r6, lr}
 800ceba:	4d0d      	ldr	r5, [pc, #52]	@ (800cef0 <__libc_init_array+0x38>)
 800cebc:	4c0d      	ldr	r4, [pc, #52]	@ (800cef4 <__libc_init_array+0x3c>)
 800cebe:	1b64      	subs	r4, r4, r5
 800cec0:	10a4      	asrs	r4, r4, #2
 800cec2:	2600      	movs	r6, #0
 800cec4:	42a6      	cmp	r6, r4
 800cec6:	d109      	bne.n	800cedc <__libc_init_array+0x24>
 800cec8:	4d0b      	ldr	r5, [pc, #44]	@ (800cef8 <__libc_init_array+0x40>)
 800ceca:	4c0c      	ldr	r4, [pc, #48]	@ (800cefc <__libc_init_array+0x44>)
 800cecc:	f000 fca6 	bl	800d81c <_init>
 800ced0:	1b64      	subs	r4, r4, r5
 800ced2:	10a4      	asrs	r4, r4, #2
 800ced4:	2600      	movs	r6, #0
 800ced6:	42a6      	cmp	r6, r4
 800ced8:	d105      	bne.n	800cee6 <__libc_init_array+0x2e>
 800ceda:	bd70      	pop	{r4, r5, r6, pc}
 800cedc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cee0:	4798      	blx	r3
 800cee2:	3601      	adds	r6, #1
 800cee4:	e7ee      	b.n	800cec4 <__libc_init_array+0xc>
 800cee6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ceea:	4798      	blx	r3
 800ceec:	3601      	adds	r6, #1
 800ceee:	e7f2      	b.n	800ced6 <__libc_init_array+0x1e>
 800cef0:	0800e590 	.word	0x0800e590
 800cef4:	0800e590 	.word	0x0800e590
 800cef8:	0800e590 	.word	0x0800e590
 800cefc:	0800e594 	.word	0x0800e594

0800cf00 <__retarget_lock_init_recursive>:
 800cf00:	4770      	bx	lr

0800cf02 <__retarget_lock_acquire_recursive>:
 800cf02:	4770      	bx	lr

0800cf04 <__retarget_lock_release_recursive>:
 800cf04:	4770      	bx	lr

0800cf06 <memcpy>:
 800cf06:	440a      	add	r2, r1
 800cf08:	4291      	cmp	r1, r2
 800cf0a:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf0e:	d100      	bne.n	800cf12 <memcpy+0xc>
 800cf10:	4770      	bx	lr
 800cf12:	b510      	push	{r4, lr}
 800cf14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf1c:	4291      	cmp	r1, r2
 800cf1e:	d1f9      	bne.n	800cf14 <memcpy+0xe>
 800cf20:	bd10      	pop	{r4, pc}
	...

0800cf24 <_free_r>:
 800cf24:	b538      	push	{r3, r4, r5, lr}
 800cf26:	4605      	mov	r5, r0
 800cf28:	2900      	cmp	r1, #0
 800cf2a:	d041      	beq.n	800cfb0 <_free_r+0x8c>
 800cf2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf30:	1f0c      	subs	r4, r1, #4
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	bfb8      	it	lt
 800cf36:	18e4      	addlt	r4, r4, r3
 800cf38:	f7ff fd3c 	bl	800c9b4 <__malloc_lock>
 800cf3c:	4a1d      	ldr	r2, [pc, #116]	@ (800cfb4 <_free_r+0x90>)
 800cf3e:	6813      	ldr	r3, [r2, #0]
 800cf40:	b933      	cbnz	r3, 800cf50 <_free_r+0x2c>
 800cf42:	6063      	str	r3, [r4, #4]
 800cf44:	6014      	str	r4, [r2, #0]
 800cf46:	4628      	mov	r0, r5
 800cf48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf4c:	f7ff bd38 	b.w	800c9c0 <__malloc_unlock>
 800cf50:	42a3      	cmp	r3, r4
 800cf52:	d908      	bls.n	800cf66 <_free_r+0x42>
 800cf54:	6820      	ldr	r0, [r4, #0]
 800cf56:	1821      	adds	r1, r4, r0
 800cf58:	428b      	cmp	r3, r1
 800cf5a:	bf01      	itttt	eq
 800cf5c:	6819      	ldreq	r1, [r3, #0]
 800cf5e:	685b      	ldreq	r3, [r3, #4]
 800cf60:	1809      	addeq	r1, r1, r0
 800cf62:	6021      	streq	r1, [r4, #0]
 800cf64:	e7ed      	b.n	800cf42 <_free_r+0x1e>
 800cf66:	461a      	mov	r2, r3
 800cf68:	685b      	ldr	r3, [r3, #4]
 800cf6a:	b10b      	cbz	r3, 800cf70 <_free_r+0x4c>
 800cf6c:	42a3      	cmp	r3, r4
 800cf6e:	d9fa      	bls.n	800cf66 <_free_r+0x42>
 800cf70:	6811      	ldr	r1, [r2, #0]
 800cf72:	1850      	adds	r0, r2, r1
 800cf74:	42a0      	cmp	r0, r4
 800cf76:	d10b      	bne.n	800cf90 <_free_r+0x6c>
 800cf78:	6820      	ldr	r0, [r4, #0]
 800cf7a:	4401      	add	r1, r0
 800cf7c:	1850      	adds	r0, r2, r1
 800cf7e:	4283      	cmp	r3, r0
 800cf80:	6011      	str	r1, [r2, #0]
 800cf82:	d1e0      	bne.n	800cf46 <_free_r+0x22>
 800cf84:	6818      	ldr	r0, [r3, #0]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	6053      	str	r3, [r2, #4]
 800cf8a:	4408      	add	r0, r1
 800cf8c:	6010      	str	r0, [r2, #0]
 800cf8e:	e7da      	b.n	800cf46 <_free_r+0x22>
 800cf90:	d902      	bls.n	800cf98 <_free_r+0x74>
 800cf92:	230c      	movs	r3, #12
 800cf94:	602b      	str	r3, [r5, #0]
 800cf96:	e7d6      	b.n	800cf46 <_free_r+0x22>
 800cf98:	6820      	ldr	r0, [r4, #0]
 800cf9a:	1821      	adds	r1, r4, r0
 800cf9c:	428b      	cmp	r3, r1
 800cf9e:	bf04      	itt	eq
 800cfa0:	6819      	ldreq	r1, [r3, #0]
 800cfa2:	685b      	ldreq	r3, [r3, #4]
 800cfa4:	6063      	str	r3, [r4, #4]
 800cfa6:	bf04      	itt	eq
 800cfa8:	1809      	addeq	r1, r1, r0
 800cfaa:	6021      	streq	r1, [r4, #0]
 800cfac:	6054      	str	r4, [r2, #4]
 800cfae:	e7ca      	b.n	800cf46 <_free_r+0x22>
 800cfb0:	bd38      	pop	{r3, r4, r5, pc}
 800cfb2:	bf00      	nop
 800cfb4:	24001a64 	.word	0x24001a64

0800cfb8 <__sfputc_r>:
 800cfb8:	6893      	ldr	r3, [r2, #8]
 800cfba:	3b01      	subs	r3, #1
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	b410      	push	{r4}
 800cfc0:	6093      	str	r3, [r2, #8]
 800cfc2:	da08      	bge.n	800cfd6 <__sfputc_r+0x1e>
 800cfc4:	6994      	ldr	r4, [r2, #24]
 800cfc6:	42a3      	cmp	r3, r4
 800cfc8:	db01      	blt.n	800cfce <__sfputc_r+0x16>
 800cfca:	290a      	cmp	r1, #10
 800cfcc:	d103      	bne.n	800cfd6 <__sfputc_r+0x1e>
 800cfce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfd2:	f7ff be78 	b.w	800ccc6 <__swbuf_r>
 800cfd6:	6813      	ldr	r3, [r2, #0]
 800cfd8:	1c58      	adds	r0, r3, #1
 800cfda:	6010      	str	r0, [r2, #0]
 800cfdc:	7019      	strb	r1, [r3, #0]
 800cfde:	4608      	mov	r0, r1
 800cfe0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfe4:	4770      	bx	lr

0800cfe6 <__sfputs_r>:
 800cfe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe8:	4606      	mov	r6, r0
 800cfea:	460f      	mov	r7, r1
 800cfec:	4614      	mov	r4, r2
 800cfee:	18d5      	adds	r5, r2, r3
 800cff0:	42ac      	cmp	r4, r5
 800cff2:	d101      	bne.n	800cff8 <__sfputs_r+0x12>
 800cff4:	2000      	movs	r0, #0
 800cff6:	e007      	b.n	800d008 <__sfputs_r+0x22>
 800cff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cffc:	463a      	mov	r2, r7
 800cffe:	4630      	mov	r0, r6
 800d000:	f7ff ffda 	bl	800cfb8 <__sfputc_r>
 800d004:	1c43      	adds	r3, r0, #1
 800d006:	d1f3      	bne.n	800cff0 <__sfputs_r+0xa>
 800d008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d00c <_vfiprintf_r>:
 800d00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d010:	460d      	mov	r5, r1
 800d012:	b09d      	sub	sp, #116	@ 0x74
 800d014:	4614      	mov	r4, r2
 800d016:	4698      	mov	r8, r3
 800d018:	4606      	mov	r6, r0
 800d01a:	b118      	cbz	r0, 800d024 <_vfiprintf_r+0x18>
 800d01c:	6a03      	ldr	r3, [r0, #32]
 800d01e:	b90b      	cbnz	r3, 800d024 <_vfiprintf_r+0x18>
 800d020:	f7ff fd60 	bl	800cae4 <__sinit>
 800d024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d026:	07d9      	lsls	r1, r3, #31
 800d028:	d405      	bmi.n	800d036 <_vfiprintf_r+0x2a>
 800d02a:	89ab      	ldrh	r3, [r5, #12]
 800d02c:	059a      	lsls	r2, r3, #22
 800d02e:	d402      	bmi.n	800d036 <_vfiprintf_r+0x2a>
 800d030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d032:	f7ff ff66 	bl	800cf02 <__retarget_lock_acquire_recursive>
 800d036:	89ab      	ldrh	r3, [r5, #12]
 800d038:	071b      	lsls	r3, r3, #28
 800d03a:	d501      	bpl.n	800d040 <_vfiprintf_r+0x34>
 800d03c:	692b      	ldr	r3, [r5, #16]
 800d03e:	b99b      	cbnz	r3, 800d068 <_vfiprintf_r+0x5c>
 800d040:	4629      	mov	r1, r5
 800d042:	4630      	mov	r0, r6
 800d044:	f7ff fe7e 	bl	800cd44 <__swsetup_r>
 800d048:	b170      	cbz	r0, 800d068 <_vfiprintf_r+0x5c>
 800d04a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d04c:	07dc      	lsls	r4, r3, #31
 800d04e:	d504      	bpl.n	800d05a <_vfiprintf_r+0x4e>
 800d050:	f04f 30ff 	mov.w	r0, #4294967295
 800d054:	b01d      	add	sp, #116	@ 0x74
 800d056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d05a:	89ab      	ldrh	r3, [r5, #12]
 800d05c:	0598      	lsls	r0, r3, #22
 800d05e:	d4f7      	bmi.n	800d050 <_vfiprintf_r+0x44>
 800d060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d062:	f7ff ff4f 	bl	800cf04 <__retarget_lock_release_recursive>
 800d066:	e7f3      	b.n	800d050 <_vfiprintf_r+0x44>
 800d068:	2300      	movs	r3, #0
 800d06a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d06c:	2320      	movs	r3, #32
 800d06e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d072:	f8cd 800c 	str.w	r8, [sp, #12]
 800d076:	2330      	movs	r3, #48	@ 0x30
 800d078:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d228 <_vfiprintf_r+0x21c>
 800d07c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d080:	f04f 0901 	mov.w	r9, #1
 800d084:	4623      	mov	r3, r4
 800d086:	469a      	mov	sl, r3
 800d088:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d08c:	b10a      	cbz	r2, 800d092 <_vfiprintf_r+0x86>
 800d08e:	2a25      	cmp	r2, #37	@ 0x25
 800d090:	d1f9      	bne.n	800d086 <_vfiprintf_r+0x7a>
 800d092:	ebba 0b04 	subs.w	fp, sl, r4
 800d096:	d00b      	beq.n	800d0b0 <_vfiprintf_r+0xa4>
 800d098:	465b      	mov	r3, fp
 800d09a:	4622      	mov	r2, r4
 800d09c:	4629      	mov	r1, r5
 800d09e:	4630      	mov	r0, r6
 800d0a0:	f7ff ffa1 	bl	800cfe6 <__sfputs_r>
 800d0a4:	3001      	adds	r0, #1
 800d0a6:	f000 80a7 	beq.w	800d1f8 <_vfiprintf_r+0x1ec>
 800d0aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0ac:	445a      	add	r2, fp
 800d0ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f000 809f 	beq.w	800d1f8 <_vfiprintf_r+0x1ec>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	f04f 32ff 	mov.w	r2, #4294967295
 800d0c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0c4:	f10a 0a01 	add.w	sl, sl, #1
 800d0c8:	9304      	str	r3, [sp, #16]
 800d0ca:	9307      	str	r3, [sp, #28]
 800d0cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d0d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0d2:	4654      	mov	r4, sl
 800d0d4:	2205      	movs	r2, #5
 800d0d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0da:	4853      	ldr	r0, [pc, #332]	@ (800d228 <_vfiprintf_r+0x21c>)
 800d0dc:	f7f3 f900 	bl	80002e0 <memchr>
 800d0e0:	9a04      	ldr	r2, [sp, #16]
 800d0e2:	b9d8      	cbnz	r0, 800d11c <_vfiprintf_r+0x110>
 800d0e4:	06d1      	lsls	r1, r2, #27
 800d0e6:	bf44      	itt	mi
 800d0e8:	2320      	movmi	r3, #32
 800d0ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0ee:	0713      	lsls	r3, r2, #28
 800d0f0:	bf44      	itt	mi
 800d0f2:	232b      	movmi	r3, #43	@ 0x2b
 800d0f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d0fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0fe:	d015      	beq.n	800d12c <_vfiprintf_r+0x120>
 800d100:	9a07      	ldr	r2, [sp, #28]
 800d102:	4654      	mov	r4, sl
 800d104:	2000      	movs	r0, #0
 800d106:	f04f 0c0a 	mov.w	ip, #10
 800d10a:	4621      	mov	r1, r4
 800d10c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d110:	3b30      	subs	r3, #48	@ 0x30
 800d112:	2b09      	cmp	r3, #9
 800d114:	d94b      	bls.n	800d1ae <_vfiprintf_r+0x1a2>
 800d116:	b1b0      	cbz	r0, 800d146 <_vfiprintf_r+0x13a>
 800d118:	9207      	str	r2, [sp, #28]
 800d11a:	e014      	b.n	800d146 <_vfiprintf_r+0x13a>
 800d11c:	eba0 0308 	sub.w	r3, r0, r8
 800d120:	fa09 f303 	lsl.w	r3, r9, r3
 800d124:	4313      	orrs	r3, r2
 800d126:	9304      	str	r3, [sp, #16]
 800d128:	46a2      	mov	sl, r4
 800d12a:	e7d2      	b.n	800d0d2 <_vfiprintf_r+0xc6>
 800d12c:	9b03      	ldr	r3, [sp, #12]
 800d12e:	1d19      	adds	r1, r3, #4
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	9103      	str	r1, [sp, #12]
 800d134:	2b00      	cmp	r3, #0
 800d136:	bfbb      	ittet	lt
 800d138:	425b      	neglt	r3, r3
 800d13a:	f042 0202 	orrlt.w	r2, r2, #2
 800d13e:	9307      	strge	r3, [sp, #28]
 800d140:	9307      	strlt	r3, [sp, #28]
 800d142:	bfb8      	it	lt
 800d144:	9204      	strlt	r2, [sp, #16]
 800d146:	7823      	ldrb	r3, [r4, #0]
 800d148:	2b2e      	cmp	r3, #46	@ 0x2e
 800d14a:	d10a      	bne.n	800d162 <_vfiprintf_r+0x156>
 800d14c:	7863      	ldrb	r3, [r4, #1]
 800d14e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d150:	d132      	bne.n	800d1b8 <_vfiprintf_r+0x1ac>
 800d152:	9b03      	ldr	r3, [sp, #12]
 800d154:	1d1a      	adds	r2, r3, #4
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	9203      	str	r2, [sp, #12]
 800d15a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d15e:	3402      	adds	r4, #2
 800d160:	9305      	str	r3, [sp, #20]
 800d162:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d238 <_vfiprintf_r+0x22c>
 800d166:	7821      	ldrb	r1, [r4, #0]
 800d168:	2203      	movs	r2, #3
 800d16a:	4650      	mov	r0, sl
 800d16c:	f7f3 f8b8 	bl	80002e0 <memchr>
 800d170:	b138      	cbz	r0, 800d182 <_vfiprintf_r+0x176>
 800d172:	9b04      	ldr	r3, [sp, #16]
 800d174:	eba0 000a 	sub.w	r0, r0, sl
 800d178:	2240      	movs	r2, #64	@ 0x40
 800d17a:	4082      	lsls	r2, r0
 800d17c:	4313      	orrs	r3, r2
 800d17e:	3401      	adds	r4, #1
 800d180:	9304      	str	r3, [sp, #16]
 800d182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d186:	4829      	ldr	r0, [pc, #164]	@ (800d22c <_vfiprintf_r+0x220>)
 800d188:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d18c:	2206      	movs	r2, #6
 800d18e:	f7f3 f8a7 	bl	80002e0 <memchr>
 800d192:	2800      	cmp	r0, #0
 800d194:	d03f      	beq.n	800d216 <_vfiprintf_r+0x20a>
 800d196:	4b26      	ldr	r3, [pc, #152]	@ (800d230 <_vfiprintf_r+0x224>)
 800d198:	bb1b      	cbnz	r3, 800d1e2 <_vfiprintf_r+0x1d6>
 800d19a:	9b03      	ldr	r3, [sp, #12]
 800d19c:	3307      	adds	r3, #7
 800d19e:	f023 0307 	bic.w	r3, r3, #7
 800d1a2:	3308      	adds	r3, #8
 800d1a4:	9303      	str	r3, [sp, #12]
 800d1a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1a8:	443b      	add	r3, r7
 800d1aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ac:	e76a      	b.n	800d084 <_vfiprintf_r+0x78>
 800d1ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1b2:	460c      	mov	r4, r1
 800d1b4:	2001      	movs	r0, #1
 800d1b6:	e7a8      	b.n	800d10a <_vfiprintf_r+0xfe>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	3401      	adds	r4, #1
 800d1bc:	9305      	str	r3, [sp, #20]
 800d1be:	4619      	mov	r1, r3
 800d1c0:	f04f 0c0a 	mov.w	ip, #10
 800d1c4:	4620      	mov	r0, r4
 800d1c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1ca:	3a30      	subs	r2, #48	@ 0x30
 800d1cc:	2a09      	cmp	r2, #9
 800d1ce:	d903      	bls.n	800d1d8 <_vfiprintf_r+0x1cc>
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d0c6      	beq.n	800d162 <_vfiprintf_r+0x156>
 800d1d4:	9105      	str	r1, [sp, #20]
 800d1d6:	e7c4      	b.n	800d162 <_vfiprintf_r+0x156>
 800d1d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1dc:	4604      	mov	r4, r0
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e7f0      	b.n	800d1c4 <_vfiprintf_r+0x1b8>
 800d1e2:	ab03      	add	r3, sp, #12
 800d1e4:	9300      	str	r3, [sp, #0]
 800d1e6:	462a      	mov	r2, r5
 800d1e8:	4b12      	ldr	r3, [pc, #72]	@ (800d234 <_vfiprintf_r+0x228>)
 800d1ea:	a904      	add	r1, sp, #16
 800d1ec:	4630      	mov	r0, r6
 800d1ee:	f3af 8000 	nop.w
 800d1f2:	4607      	mov	r7, r0
 800d1f4:	1c78      	adds	r0, r7, #1
 800d1f6:	d1d6      	bne.n	800d1a6 <_vfiprintf_r+0x19a>
 800d1f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1fa:	07d9      	lsls	r1, r3, #31
 800d1fc:	d405      	bmi.n	800d20a <_vfiprintf_r+0x1fe>
 800d1fe:	89ab      	ldrh	r3, [r5, #12]
 800d200:	059a      	lsls	r2, r3, #22
 800d202:	d402      	bmi.n	800d20a <_vfiprintf_r+0x1fe>
 800d204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d206:	f7ff fe7d 	bl	800cf04 <__retarget_lock_release_recursive>
 800d20a:	89ab      	ldrh	r3, [r5, #12]
 800d20c:	065b      	lsls	r3, r3, #25
 800d20e:	f53f af1f 	bmi.w	800d050 <_vfiprintf_r+0x44>
 800d212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d214:	e71e      	b.n	800d054 <_vfiprintf_r+0x48>
 800d216:	ab03      	add	r3, sp, #12
 800d218:	9300      	str	r3, [sp, #0]
 800d21a:	462a      	mov	r2, r5
 800d21c:	4b05      	ldr	r3, [pc, #20]	@ (800d234 <_vfiprintf_r+0x228>)
 800d21e:	a904      	add	r1, sp, #16
 800d220:	4630      	mov	r0, r6
 800d222:	f000 f879 	bl	800d318 <_printf_i>
 800d226:	e7e4      	b.n	800d1f2 <_vfiprintf_r+0x1e6>
 800d228:	0800e554 	.word	0x0800e554
 800d22c:	0800e55e 	.word	0x0800e55e
 800d230:	00000000 	.word	0x00000000
 800d234:	0800cfe7 	.word	0x0800cfe7
 800d238:	0800e55a 	.word	0x0800e55a

0800d23c <_printf_common>:
 800d23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d240:	4616      	mov	r6, r2
 800d242:	4698      	mov	r8, r3
 800d244:	688a      	ldr	r2, [r1, #8]
 800d246:	690b      	ldr	r3, [r1, #16]
 800d248:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d24c:	4293      	cmp	r3, r2
 800d24e:	bfb8      	it	lt
 800d250:	4613      	movlt	r3, r2
 800d252:	6033      	str	r3, [r6, #0]
 800d254:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d258:	4607      	mov	r7, r0
 800d25a:	460c      	mov	r4, r1
 800d25c:	b10a      	cbz	r2, 800d262 <_printf_common+0x26>
 800d25e:	3301      	adds	r3, #1
 800d260:	6033      	str	r3, [r6, #0]
 800d262:	6823      	ldr	r3, [r4, #0]
 800d264:	0699      	lsls	r1, r3, #26
 800d266:	bf42      	ittt	mi
 800d268:	6833      	ldrmi	r3, [r6, #0]
 800d26a:	3302      	addmi	r3, #2
 800d26c:	6033      	strmi	r3, [r6, #0]
 800d26e:	6825      	ldr	r5, [r4, #0]
 800d270:	f015 0506 	ands.w	r5, r5, #6
 800d274:	d106      	bne.n	800d284 <_printf_common+0x48>
 800d276:	f104 0a19 	add.w	sl, r4, #25
 800d27a:	68e3      	ldr	r3, [r4, #12]
 800d27c:	6832      	ldr	r2, [r6, #0]
 800d27e:	1a9b      	subs	r3, r3, r2
 800d280:	42ab      	cmp	r3, r5
 800d282:	dc26      	bgt.n	800d2d2 <_printf_common+0x96>
 800d284:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d288:	6822      	ldr	r2, [r4, #0]
 800d28a:	3b00      	subs	r3, #0
 800d28c:	bf18      	it	ne
 800d28e:	2301      	movne	r3, #1
 800d290:	0692      	lsls	r2, r2, #26
 800d292:	d42b      	bmi.n	800d2ec <_printf_common+0xb0>
 800d294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d298:	4641      	mov	r1, r8
 800d29a:	4638      	mov	r0, r7
 800d29c:	47c8      	blx	r9
 800d29e:	3001      	adds	r0, #1
 800d2a0:	d01e      	beq.n	800d2e0 <_printf_common+0xa4>
 800d2a2:	6823      	ldr	r3, [r4, #0]
 800d2a4:	6922      	ldr	r2, [r4, #16]
 800d2a6:	f003 0306 	and.w	r3, r3, #6
 800d2aa:	2b04      	cmp	r3, #4
 800d2ac:	bf02      	ittt	eq
 800d2ae:	68e5      	ldreq	r5, [r4, #12]
 800d2b0:	6833      	ldreq	r3, [r6, #0]
 800d2b2:	1aed      	subeq	r5, r5, r3
 800d2b4:	68a3      	ldr	r3, [r4, #8]
 800d2b6:	bf0c      	ite	eq
 800d2b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d2bc:	2500      	movne	r5, #0
 800d2be:	4293      	cmp	r3, r2
 800d2c0:	bfc4      	itt	gt
 800d2c2:	1a9b      	subgt	r3, r3, r2
 800d2c4:	18ed      	addgt	r5, r5, r3
 800d2c6:	2600      	movs	r6, #0
 800d2c8:	341a      	adds	r4, #26
 800d2ca:	42b5      	cmp	r5, r6
 800d2cc:	d11a      	bne.n	800d304 <_printf_common+0xc8>
 800d2ce:	2000      	movs	r0, #0
 800d2d0:	e008      	b.n	800d2e4 <_printf_common+0xa8>
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	4652      	mov	r2, sl
 800d2d6:	4641      	mov	r1, r8
 800d2d8:	4638      	mov	r0, r7
 800d2da:	47c8      	blx	r9
 800d2dc:	3001      	adds	r0, #1
 800d2de:	d103      	bne.n	800d2e8 <_printf_common+0xac>
 800d2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2e8:	3501      	adds	r5, #1
 800d2ea:	e7c6      	b.n	800d27a <_printf_common+0x3e>
 800d2ec:	18e1      	adds	r1, r4, r3
 800d2ee:	1c5a      	adds	r2, r3, #1
 800d2f0:	2030      	movs	r0, #48	@ 0x30
 800d2f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d2f6:	4422      	add	r2, r4
 800d2f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d2fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d300:	3302      	adds	r3, #2
 800d302:	e7c7      	b.n	800d294 <_printf_common+0x58>
 800d304:	2301      	movs	r3, #1
 800d306:	4622      	mov	r2, r4
 800d308:	4641      	mov	r1, r8
 800d30a:	4638      	mov	r0, r7
 800d30c:	47c8      	blx	r9
 800d30e:	3001      	adds	r0, #1
 800d310:	d0e6      	beq.n	800d2e0 <_printf_common+0xa4>
 800d312:	3601      	adds	r6, #1
 800d314:	e7d9      	b.n	800d2ca <_printf_common+0x8e>
	...

0800d318 <_printf_i>:
 800d318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d31c:	7e0f      	ldrb	r7, [r1, #24]
 800d31e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d320:	2f78      	cmp	r7, #120	@ 0x78
 800d322:	4691      	mov	r9, r2
 800d324:	4680      	mov	r8, r0
 800d326:	460c      	mov	r4, r1
 800d328:	469a      	mov	sl, r3
 800d32a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d32e:	d807      	bhi.n	800d340 <_printf_i+0x28>
 800d330:	2f62      	cmp	r7, #98	@ 0x62
 800d332:	d80a      	bhi.n	800d34a <_printf_i+0x32>
 800d334:	2f00      	cmp	r7, #0
 800d336:	f000 80d1 	beq.w	800d4dc <_printf_i+0x1c4>
 800d33a:	2f58      	cmp	r7, #88	@ 0x58
 800d33c:	f000 80b8 	beq.w	800d4b0 <_printf_i+0x198>
 800d340:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d344:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d348:	e03a      	b.n	800d3c0 <_printf_i+0xa8>
 800d34a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d34e:	2b15      	cmp	r3, #21
 800d350:	d8f6      	bhi.n	800d340 <_printf_i+0x28>
 800d352:	a101      	add	r1, pc, #4	@ (adr r1, 800d358 <_printf_i+0x40>)
 800d354:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d358:	0800d3b1 	.word	0x0800d3b1
 800d35c:	0800d3c5 	.word	0x0800d3c5
 800d360:	0800d341 	.word	0x0800d341
 800d364:	0800d341 	.word	0x0800d341
 800d368:	0800d341 	.word	0x0800d341
 800d36c:	0800d341 	.word	0x0800d341
 800d370:	0800d3c5 	.word	0x0800d3c5
 800d374:	0800d341 	.word	0x0800d341
 800d378:	0800d341 	.word	0x0800d341
 800d37c:	0800d341 	.word	0x0800d341
 800d380:	0800d341 	.word	0x0800d341
 800d384:	0800d4c3 	.word	0x0800d4c3
 800d388:	0800d3ef 	.word	0x0800d3ef
 800d38c:	0800d47d 	.word	0x0800d47d
 800d390:	0800d341 	.word	0x0800d341
 800d394:	0800d341 	.word	0x0800d341
 800d398:	0800d4e5 	.word	0x0800d4e5
 800d39c:	0800d341 	.word	0x0800d341
 800d3a0:	0800d3ef 	.word	0x0800d3ef
 800d3a4:	0800d341 	.word	0x0800d341
 800d3a8:	0800d341 	.word	0x0800d341
 800d3ac:	0800d485 	.word	0x0800d485
 800d3b0:	6833      	ldr	r3, [r6, #0]
 800d3b2:	1d1a      	adds	r2, r3, #4
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	6032      	str	r2, [r6, #0]
 800d3b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	e09c      	b.n	800d4fe <_printf_i+0x1e6>
 800d3c4:	6833      	ldr	r3, [r6, #0]
 800d3c6:	6820      	ldr	r0, [r4, #0]
 800d3c8:	1d19      	adds	r1, r3, #4
 800d3ca:	6031      	str	r1, [r6, #0]
 800d3cc:	0606      	lsls	r6, r0, #24
 800d3ce:	d501      	bpl.n	800d3d4 <_printf_i+0xbc>
 800d3d0:	681d      	ldr	r5, [r3, #0]
 800d3d2:	e003      	b.n	800d3dc <_printf_i+0xc4>
 800d3d4:	0645      	lsls	r5, r0, #25
 800d3d6:	d5fb      	bpl.n	800d3d0 <_printf_i+0xb8>
 800d3d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d3dc:	2d00      	cmp	r5, #0
 800d3de:	da03      	bge.n	800d3e8 <_printf_i+0xd0>
 800d3e0:	232d      	movs	r3, #45	@ 0x2d
 800d3e2:	426d      	negs	r5, r5
 800d3e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3e8:	4858      	ldr	r0, [pc, #352]	@ (800d54c <_printf_i+0x234>)
 800d3ea:	230a      	movs	r3, #10
 800d3ec:	e011      	b.n	800d412 <_printf_i+0xfa>
 800d3ee:	6821      	ldr	r1, [r4, #0]
 800d3f0:	6833      	ldr	r3, [r6, #0]
 800d3f2:	0608      	lsls	r0, r1, #24
 800d3f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d3f8:	d402      	bmi.n	800d400 <_printf_i+0xe8>
 800d3fa:	0649      	lsls	r1, r1, #25
 800d3fc:	bf48      	it	mi
 800d3fe:	b2ad      	uxthmi	r5, r5
 800d400:	2f6f      	cmp	r7, #111	@ 0x6f
 800d402:	4852      	ldr	r0, [pc, #328]	@ (800d54c <_printf_i+0x234>)
 800d404:	6033      	str	r3, [r6, #0]
 800d406:	bf14      	ite	ne
 800d408:	230a      	movne	r3, #10
 800d40a:	2308      	moveq	r3, #8
 800d40c:	2100      	movs	r1, #0
 800d40e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d412:	6866      	ldr	r6, [r4, #4]
 800d414:	60a6      	str	r6, [r4, #8]
 800d416:	2e00      	cmp	r6, #0
 800d418:	db05      	blt.n	800d426 <_printf_i+0x10e>
 800d41a:	6821      	ldr	r1, [r4, #0]
 800d41c:	432e      	orrs	r6, r5
 800d41e:	f021 0104 	bic.w	r1, r1, #4
 800d422:	6021      	str	r1, [r4, #0]
 800d424:	d04b      	beq.n	800d4be <_printf_i+0x1a6>
 800d426:	4616      	mov	r6, r2
 800d428:	fbb5 f1f3 	udiv	r1, r5, r3
 800d42c:	fb03 5711 	mls	r7, r3, r1, r5
 800d430:	5dc7      	ldrb	r7, [r0, r7]
 800d432:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d436:	462f      	mov	r7, r5
 800d438:	42bb      	cmp	r3, r7
 800d43a:	460d      	mov	r5, r1
 800d43c:	d9f4      	bls.n	800d428 <_printf_i+0x110>
 800d43e:	2b08      	cmp	r3, #8
 800d440:	d10b      	bne.n	800d45a <_printf_i+0x142>
 800d442:	6823      	ldr	r3, [r4, #0]
 800d444:	07df      	lsls	r7, r3, #31
 800d446:	d508      	bpl.n	800d45a <_printf_i+0x142>
 800d448:	6923      	ldr	r3, [r4, #16]
 800d44a:	6861      	ldr	r1, [r4, #4]
 800d44c:	4299      	cmp	r1, r3
 800d44e:	bfde      	ittt	le
 800d450:	2330      	movle	r3, #48	@ 0x30
 800d452:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d456:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d45a:	1b92      	subs	r2, r2, r6
 800d45c:	6122      	str	r2, [r4, #16]
 800d45e:	f8cd a000 	str.w	sl, [sp]
 800d462:	464b      	mov	r3, r9
 800d464:	aa03      	add	r2, sp, #12
 800d466:	4621      	mov	r1, r4
 800d468:	4640      	mov	r0, r8
 800d46a:	f7ff fee7 	bl	800d23c <_printf_common>
 800d46e:	3001      	adds	r0, #1
 800d470:	d14a      	bne.n	800d508 <_printf_i+0x1f0>
 800d472:	f04f 30ff 	mov.w	r0, #4294967295
 800d476:	b004      	add	sp, #16
 800d478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	f043 0320 	orr.w	r3, r3, #32
 800d482:	6023      	str	r3, [r4, #0]
 800d484:	4832      	ldr	r0, [pc, #200]	@ (800d550 <_printf_i+0x238>)
 800d486:	2778      	movs	r7, #120	@ 0x78
 800d488:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d48c:	6823      	ldr	r3, [r4, #0]
 800d48e:	6831      	ldr	r1, [r6, #0]
 800d490:	061f      	lsls	r7, r3, #24
 800d492:	f851 5b04 	ldr.w	r5, [r1], #4
 800d496:	d402      	bmi.n	800d49e <_printf_i+0x186>
 800d498:	065f      	lsls	r7, r3, #25
 800d49a:	bf48      	it	mi
 800d49c:	b2ad      	uxthmi	r5, r5
 800d49e:	6031      	str	r1, [r6, #0]
 800d4a0:	07d9      	lsls	r1, r3, #31
 800d4a2:	bf44      	itt	mi
 800d4a4:	f043 0320 	orrmi.w	r3, r3, #32
 800d4a8:	6023      	strmi	r3, [r4, #0]
 800d4aa:	b11d      	cbz	r5, 800d4b4 <_printf_i+0x19c>
 800d4ac:	2310      	movs	r3, #16
 800d4ae:	e7ad      	b.n	800d40c <_printf_i+0xf4>
 800d4b0:	4826      	ldr	r0, [pc, #152]	@ (800d54c <_printf_i+0x234>)
 800d4b2:	e7e9      	b.n	800d488 <_printf_i+0x170>
 800d4b4:	6823      	ldr	r3, [r4, #0]
 800d4b6:	f023 0320 	bic.w	r3, r3, #32
 800d4ba:	6023      	str	r3, [r4, #0]
 800d4bc:	e7f6      	b.n	800d4ac <_printf_i+0x194>
 800d4be:	4616      	mov	r6, r2
 800d4c0:	e7bd      	b.n	800d43e <_printf_i+0x126>
 800d4c2:	6833      	ldr	r3, [r6, #0]
 800d4c4:	6825      	ldr	r5, [r4, #0]
 800d4c6:	6961      	ldr	r1, [r4, #20]
 800d4c8:	1d18      	adds	r0, r3, #4
 800d4ca:	6030      	str	r0, [r6, #0]
 800d4cc:	062e      	lsls	r6, r5, #24
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	d501      	bpl.n	800d4d6 <_printf_i+0x1be>
 800d4d2:	6019      	str	r1, [r3, #0]
 800d4d4:	e002      	b.n	800d4dc <_printf_i+0x1c4>
 800d4d6:	0668      	lsls	r0, r5, #25
 800d4d8:	d5fb      	bpl.n	800d4d2 <_printf_i+0x1ba>
 800d4da:	8019      	strh	r1, [r3, #0]
 800d4dc:	2300      	movs	r3, #0
 800d4de:	6123      	str	r3, [r4, #16]
 800d4e0:	4616      	mov	r6, r2
 800d4e2:	e7bc      	b.n	800d45e <_printf_i+0x146>
 800d4e4:	6833      	ldr	r3, [r6, #0]
 800d4e6:	1d1a      	adds	r2, r3, #4
 800d4e8:	6032      	str	r2, [r6, #0]
 800d4ea:	681e      	ldr	r6, [r3, #0]
 800d4ec:	6862      	ldr	r2, [r4, #4]
 800d4ee:	2100      	movs	r1, #0
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	f7f2 fef5 	bl	80002e0 <memchr>
 800d4f6:	b108      	cbz	r0, 800d4fc <_printf_i+0x1e4>
 800d4f8:	1b80      	subs	r0, r0, r6
 800d4fa:	6060      	str	r0, [r4, #4]
 800d4fc:	6863      	ldr	r3, [r4, #4]
 800d4fe:	6123      	str	r3, [r4, #16]
 800d500:	2300      	movs	r3, #0
 800d502:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d506:	e7aa      	b.n	800d45e <_printf_i+0x146>
 800d508:	6923      	ldr	r3, [r4, #16]
 800d50a:	4632      	mov	r2, r6
 800d50c:	4649      	mov	r1, r9
 800d50e:	4640      	mov	r0, r8
 800d510:	47d0      	blx	sl
 800d512:	3001      	adds	r0, #1
 800d514:	d0ad      	beq.n	800d472 <_printf_i+0x15a>
 800d516:	6823      	ldr	r3, [r4, #0]
 800d518:	079b      	lsls	r3, r3, #30
 800d51a:	d413      	bmi.n	800d544 <_printf_i+0x22c>
 800d51c:	68e0      	ldr	r0, [r4, #12]
 800d51e:	9b03      	ldr	r3, [sp, #12]
 800d520:	4298      	cmp	r0, r3
 800d522:	bfb8      	it	lt
 800d524:	4618      	movlt	r0, r3
 800d526:	e7a6      	b.n	800d476 <_printf_i+0x15e>
 800d528:	2301      	movs	r3, #1
 800d52a:	4632      	mov	r2, r6
 800d52c:	4649      	mov	r1, r9
 800d52e:	4640      	mov	r0, r8
 800d530:	47d0      	blx	sl
 800d532:	3001      	adds	r0, #1
 800d534:	d09d      	beq.n	800d472 <_printf_i+0x15a>
 800d536:	3501      	adds	r5, #1
 800d538:	68e3      	ldr	r3, [r4, #12]
 800d53a:	9903      	ldr	r1, [sp, #12]
 800d53c:	1a5b      	subs	r3, r3, r1
 800d53e:	42ab      	cmp	r3, r5
 800d540:	dcf2      	bgt.n	800d528 <_printf_i+0x210>
 800d542:	e7eb      	b.n	800d51c <_printf_i+0x204>
 800d544:	2500      	movs	r5, #0
 800d546:	f104 0619 	add.w	r6, r4, #25
 800d54a:	e7f5      	b.n	800d538 <_printf_i+0x220>
 800d54c:	0800e565 	.word	0x0800e565
 800d550:	0800e576 	.word	0x0800e576

0800d554 <__sflush_r>:
 800d554:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d55c:	0716      	lsls	r6, r2, #28
 800d55e:	4605      	mov	r5, r0
 800d560:	460c      	mov	r4, r1
 800d562:	d454      	bmi.n	800d60e <__sflush_r+0xba>
 800d564:	684b      	ldr	r3, [r1, #4]
 800d566:	2b00      	cmp	r3, #0
 800d568:	dc02      	bgt.n	800d570 <__sflush_r+0x1c>
 800d56a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	dd48      	ble.n	800d602 <__sflush_r+0xae>
 800d570:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d572:	2e00      	cmp	r6, #0
 800d574:	d045      	beq.n	800d602 <__sflush_r+0xae>
 800d576:	2300      	movs	r3, #0
 800d578:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d57c:	682f      	ldr	r7, [r5, #0]
 800d57e:	6a21      	ldr	r1, [r4, #32]
 800d580:	602b      	str	r3, [r5, #0]
 800d582:	d030      	beq.n	800d5e6 <__sflush_r+0x92>
 800d584:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d586:	89a3      	ldrh	r3, [r4, #12]
 800d588:	0759      	lsls	r1, r3, #29
 800d58a:	d505      	bpl.n	800d598 <__sflush_r+0x44>
 800d58c:	6863      	ldr	r3, [r4, #4]
 800d58e:	1ad2      	subs	r2, r2, r3
 800d590:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d592:	b10b      	cbz	r3, 800d598 <__sflush_r+0x44>
 800d594:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d596:	1ad2      	subs	r2, r2, r3
 800d598:	2300      	movs	r3, #0
 800d59a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d59c:	6a21      	ldr	r1, [r4, #32]
 800d59e:	4628      	mov	r0, r5
 800d5a0:	47b0      	blx	r6
 800d5a2:	1c43      	adds	r3, r0, #1
 800d5a4:	89a3      	ldrh	r3, [r4, #12]
 800d5a6:	d106      	bne.n	800d5b6 <__sflush_r+0x62>
 800d5a8:	6829      	ldr	r1, [r5, #0]
 800d5aa:	291d      	cmp	r1, #29
 800d5ac:	d82b      	bhi.n	800d606 <__sflush_r+0xb2>
 800d5ae:	4a2a      	ldr	r2, [pc, #168]	@ (800d658 <__sflush_r+0x104>)
 800d5b0:	40ca      	lsrs	r2, r1
 800d5b2:	07d6      	lsls	r6, r2, #31
 800d5b4:	d527      	bpl.n	800d606 <__sflush_r+0xb2>
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	6062      	str	r2, [r4, #4]
 800d5ba:	04d9      	lsls	r1, r3, #19
 800d5bc:	6922      	ldr	r2, [r4, #16]
 800d5be:	6022      	str	r2, [r4, #0]
 800d5c0:	d504      	bpl.n	800d5cc <__sflush_r+0x78>
 800d5c2:	1c42      	adds	r2, r0, #1
 800d5c4:	d101      	bne.n	800d5ca <__sflush_r+0x76>
 800d5c6:	682b      	ldr	r3, [r5, #0]
 800d5c8:	b903      	cbnz	r3, 800d5cc <__sflush_r+0x78>
 800d5ca:	6560      	str	r0, [r4, #84]	@ 0x54
 800d5cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5ce:	602f      	str	r7, [r5, #0]
 800d5d0:	b1b9      	cbz	r1, 800d602 <__sflush_r+0xae>
 800d5d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d5d6:	4299      	cmp	r1, r3
 800d5d8:	d002      	beq.n	800d5e0 <__sflush_r+0x8c>
 800d5da:	4628      	mov	r0, r5
 800d5dc:	f7ff fca2 	bl	800cf24 <_free_r>
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d5e4:	e00d      	b.n	800d602 <__sflush_r+0xae>
 800d5e6:	2301      	movs	r3, #1
 800d5e8:	4628      	mov	r0, r5
 800d5ea:	47b0      	blx	r6
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	1c50      	adds	r0, r2, #1
 800d5f0:	d1c9      	bne.n	800d586 <__sflush_r+0x32>
 800d5f2:	682b      	ldr	r3, [r5, #0]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d0c6      	beq.n	800d586 <__sflush_r+0x32>
 800d5f8:	2b1d      	cmp	r3, #29
 800d5fa:	d001      	beq.n	800d600 <__sflush_r+0xac>
 800d5fc:	2b16      	cmp	r3, #22
 800d5fe:	d11e      	bne.n	800d63e <__sflush_r+0xea>
 800d600:	602f      	str	r7, [r5, #0]
 800d602:	2000      	movs	r0, #0
 800d604:	e022      	b.n	800d64c <__sflush_r+0xf8>
 800d606:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d60a:	b21b      	sxth	r3, r3
 800d60c:	e01b      	b.n	800d646 <__sflush_r+0xf2>
 800d60e:	690f      	ldr	r7, [r1, #16]
 800d610:	2f00      	cmp	r7, #0
 800d612:	d0f6      	beq.n	800d602 <__sflush_r+0xae>
 800d614:	0793      	lsls	r3, r2, #30
 800d616:	680e      	ldr	r6, [r1, #0]
 800d618:	bf08      	it	eq
 800d61a:	694b      	ldreq	r3, [r1, #20]
 800d61c:	600f      	str	r7, [r1, #0]
 800d61e:	bf18      	it	ne
 800d620:	2300      	movne	r3, #0
 800d622:	eba6 0807 	sub.w	r8, r6, r7
 800d626:	608b      	str	r3, [r1, #8]
 800d628:	f1b8 0f00 	cmp.w	r8, #0
 800d62c:	dde9      	ble.n	800d602 <__sflush_r+0xae>
 800d62e:	6a21      	ldr	r1, [r4, #32]
 800d630:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d632:	4643      	mov	r3, r8
 800d634:	463a      	mov	r2, r7
 800d636:	4628      	mov	r0, r5
 800d638:	47b0      	blx	r6
 800d63a:	2800      	cmp	r0, #0
 800d63c:	dc08      	bgt.n	800d650 <__sflush_r+0xfc>
 800d63e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d642:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d646:	81a3      	strh	r3, [r4, #12]
 800d648:	f04f 30ff 	mov.w	r0, #4294967295
 800d64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d650:	4407      	add	r7, r0
 800d652:	eba8 0800 	sub.w	r8, r8, r0
 800d656:	e7e7      	b.n	800d628 <__sflush_r+0xd4>
 800d658:	20400001 	.word	0x20400001

0800d65c <_fflush_r>:
 800d65c:	b538      	push	{r3, r4, r5, lr}
 800d65e:	690b      	ldr	r3, [r1, #16]
 800d660:	4605      	mov	r5, r0
 800d662:	460c      	mov	r4, r1
 800d664:	b913      	cbnz	r3, 800d66c <_fflush_r+0x10>
 800d666:	2500      	movs	r5, #0
 800d668:	4628      	mov	r0, r5
 800d66a:	bd38      	pop	{r3, r4, r5, pc}
 800d66c:	b118      	cbz	r0, 800d676 <_fflush_r+0x1a>
 800d66e:	6a03      	ldr	r3, [r0, #32]
 800d670:	b90b      	cbnz	r3, 800d676 <_fflush_r+0x1a>
 800d672:	f7ff fa37 	bl	800cae4 <__sinit>
 800d676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d0f3      	beq.n	800d666 <_fflush_r+0xa>
 800d67e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d680:	07d0      	lsls	r0, r2, #31
 800d682:	d404      	bmi.n	800d68e <_fflush_r+0x32>
 800d684:	0599      	lsls	r1, r3, #22
 800d686:	d402      	bmi.n	800d68e <_fflush_r+0x32>
 800d688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d68a:	f7ff fc3a 	bl	800cf02 <__retarget_lock_acquire_recursive>
 800d68e:	4628      	mov	r0, r5
 800d690:	4621      	mov	r1, r4
 800d692:	f7ff ff5f 	bl	800d554 <__sflush_r>
 800d696:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d698:	07da      	lsls	r2, r3, #31
 800d69a:	4605      	mov	r5, r0
 800d69c:	d4e4      	bmi.n	800d668 <_fflush_r+0xc>
 800d69e:	89a3      	ldrh	r3, [r4, #12]
 800d6a0:	059b      	lsls	r3, r3, #22
 800d6a2:	d4e1      	bmi.n	800d668 <_fflush_r+0xc>
 800d6a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d6a6:	f7ff fc2d 	bl	800cf04 <__retarget_lock_release_recursive>
 800d6aa:	e7dd      	b.n	800d668 <_fflush_r+0xc>

0800d6ac <__swhatbuf_r>:
 800d6ac:	b570      	push	{r4, r5, r6, lr}
 800d6ae:	460c      	mov	r4, r1
 800d6b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6b4:	2900      	cmp	r1, #0
 800d6b6:	b096      	sub	sp, #88	@ 0x58
 800d6b8:	4615      	mov	r5, r2
 800d6ba:	461e      	mov	r6, r3
 800d6bc:	da0d      	bge.n	800d6da <__swhatbuf_r+0x2e>
 800d6be:	89a3      	ldrh	r3, [r4, #12]
 800d6c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d6c4:	f04f 0100 	mov.w	r1, #0
 800d6c8:	bf14      	ite	ne
 800d6ca:	2340      	movne	r3, #64	@ 0x40
 800d6cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d6d0:	2000      	movs	r0, #0
 800d6d2:	6031      	str	r1, [r6, #0]
 800d6d4:	602b      	str	r3, [r5, #0]
 800d6d6:	b016      	add	sp, #88	@ 0x58
 800d6d8:	bd70      	pop	{r4, r5, r6, pc}
 800d6da:	466a      	mov	r2, sp
 800d6dc:	f000 f87c 	bl	800d7d8 <_fstat_r>
 800d6e0:	2800      	cmp	r0, #0
 800d6e2:	dbec      	blt.n	800d6be <__swhatbuf_r+0x12>
 800d6e4:	9901      	ldr	r1, [sp, #4]
 800d6e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d6ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d6ee:	4259      	negs	r1, r3
 800d6f0:	4159      	adcs	r1, r3
 800d6f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d6f6:	e7eb      	b.n	800d6d0 <__swhatbuf_r+0x24>

0800d6f8 <__smakebuf_r>:
 800d6f8:	898b      	ldrh	r3, [r1, #12]
 800d6fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6fc:	079d      	lsls	r5, r3, #30
 800d6fe:	4606      	mov	r6, r0
 800d700:	460c      	mov	r4, r1
 800d702:	d507      	bpl.n	800d714 <__smakebuf_r+0x1c>
 800d704:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d708:	6023      	str	r3, [r4, #0]
 800d70a:	6123      	str	r3, [r4, #16]
 800d70c:	2301      	movs	r3, #1
 800d70e:	6163      	str	r3, [r4, #20]
 800d710:	b003      	add	sp, #12
 800d712:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d714:	ab01      	add	r3, sp, #4
 800d716:	466a      	mov	r2, sp
 800d718:	f7ff ffc8 	bl	800d6ac <__swhatbuf_r>
 800d71c:	9f00      	ldr	r7, [sp, #0]
 800d71e:	4605      	mov	r5, r0
 800d720:	4639      	mov	r1, r7
 800d722:	4630      	mov	r0, r6
 800d724:	f7ff f8c6 	bl	800c8b4 <_malloc_r>
 800d728:	b948      	cbnz	r0, 800d73e <__smakebuf_r+0x46>
 800d72a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d72e:	059a      	lsls	r2, r3, #22
 800d730:	d4ee      	bmi.n	800d710 <__smakebuf_r+0x18>
 800d732:	f023 0303 	bic.w	r3, r3, #3
 800d736:	f043 0302 	orr.w	r3, r3, #2
 800d73a:	81a3      	strh	r3, [r4, #12]
 800d73c:	e7e2      	b.n	800d704 <__smakebuf_r+0xc>
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	6020      	str	r0, [r4, #0]
 800d742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d746:	81a3      	strh	r3, [r4, #12]
 800d748:	9b01      	ldr	r3, [sp, #4]
 800d74a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d74e:	b15b      	cbz	r3, 800d768 <__smakebuf_r+0x70>
 800d750:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d754:	4630      	mov	r0, r6
 800d756:	f000 f851 	bl	800d7fc <_isatty_r>
 800d75a:	b128      	cbz	r0, 800d768 <__smakebuf_r+0x70>
 800d75c:	89a3      	ldrh	r3, [r4, #12]
 800d75e:	f023 0303 	bic.w	r3, r3, #3
 800d762:	f043 0301 	orr.w	r3, r3, #1
 800d766:	81a3      	strh	r3, [r4, #12]
 800d768:	89a3      	ldrh	r3, [r4, #12]
 800d76a:	431d      	orrs	r5, r3
 800d76c:	81a5      	strh	r5, [r4, #12]
 800d76e:	e7cf      	b.n	800d710 <__smakebuf_r+0x18>

0800d770 <_putc_r>:
 800d770:	b570      	push	{r4, r5, r6, lr}
 800d772:	460d      	mov	r5, r1
 800d774:	4614      	mov	r4, r2
 800d776:	4606      	mov	r6, r0
 800d778:	b118      	cbz	r0, 800d782 <_putc_r+0x12>
 800d77a:	6a03      	ldr	r3, [r0, #32]
 800d77c:	b90b      	cbnz	r3, 800d782 <_putc_r+0x12>
 800d77e:	f7ff f9b1 	bl	800cae4 <__sinit>
 800d782:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d784:	07d8      	lsls	r0, r3, #31
 800d786:	d405      	bmi.n	800d794 <_putc_r+0x24>
 800d788:	89a3      	ldrh	r3, [r4, #12]
 800d78a:	0599      	lsls	r1, r3, #22
 800d78c:	d402      	bmi.n	800d794 <_putc_r+0x24>
 800d78e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d790:	f7ff fbb7 	bl	800cf02 <__retarget_lock_acquire_recursive>
 800d794:	68a3      	ldr	r3, [r4, #8]
 800d796:	3b01      	subs	r3, #1
 800d798:	2b00      	cmp	r3, #0
 800d79a:	60a3      	str	r3, [r4, #8]
 800d79c:	da05      	bge.n	800d7aa <_putc_r+0x3a>
 800d79e:	69a2      	ldr	r2, [r4, #24]
 800d7a0:	4293      	cmp	r3, r2
 800d7a2:	db12      	blt.n	800d7ca <_putc_r+0x5a>
 800d7a4:	b2eb      	uxtb	r3, r5
 800d7a6:	2b0a      	cmp	r3, #10
 800d7a8:	d00f      	beq.n	800d7ca <_putc_r+0x5a>
 800d7aa:	6823      	ldr	r3, [r4, #0]
 800d7ac:	1c5a      	adds	r2, r3, #1
 800d7ae:	6022      	str	r2, [r4, #0]
 800d7b0:	701d      	strb	r5, [r3, #0]
 800d7b2:	b2ed      	uxtb	r5, r5
 800d7b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d7b6:	07da      	lsls	r2, r3, #31
 800d7b8:	d405      	bmi.n	800d7c6 <_putc_r+0x56>
 800d7ba:	89a3      	ldrh	r3, [r4, #12]
 800d7bc:	059b      	lsls	r3, r3, #22
 800d7be:	d402      	bmi.n	800d7c6 <_putc_r+0x56>
 800d7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d7c2:	f7ff fb9f 	bl	800cf04 <__retarget_lock_release_recursive>
 800d7c6:	4628      	mov	r0, r5
 800d7c8:	bd70      	pop	{r4, r5, r6, pc}
 800d7ca:	4629      	mov	r1, r5
 800d7cc:	4622      	mov	r2, r4
 800d7ce:	4630      	mov	r0, r6
 800d7d0:	f7ff fa79 	bl	800ccc6 <__swbuf_r>
 800d7d4:	4605      	mov	r5, r0
 800d7d6:	e7ed      	b.n	800d7b4 <_putc_r+0x44>

0800d7d8 <_fstat_r>:
 800d7d8:	b538      	push	{r3, r4, r5, lr}
 800d7da:	4d07      	ldr	r5, [pc, #28]	@ (800d7f8 <_fstat_r+0x20>)
 800d7dc:	2300      	movs	r3, #0
 800d7de:	4604      	mov	r4, r0
 800d7e0:	4608      	mov	r0, r1
 800d7e2:	4611      	mov	r1, r2
 800d7e4:	602b      	str	r3, [r5, #0]
 800d7e6:	f7f4 fcdc 	bl	80021a2 <_fstat>
 800d7ea:	1c43      	adds	r3, r0, #1
 800d7ec:	d102      	bne.n	800d7f4 <_fstat_r+0x1c>
 800d7ee:	682b      	ldr	r3, [r5, #0]
 800d7f0:	b103      	cbz	r3, 800d7f4 <_fstat_r+0x1c>
 800d7f2:	6023      	str	r3, [r4, #0]
 800d7f4:	bd38      	pop	{r3, r4, r5, pc}
 800d7f6:	bf00      	nop
 800d7f8:	24001ba4 	.word	0x24001ba4

0800d7fc <_isatty_r>:
 800d7fc:	b538      	push	{r3, r4, r5, lr}
 800d7fe:	4d06      	ldr	r5, [pc, #24]	@ (800d818 <_isatty_r+0x1c>)
 800d800:	2300      	movs	r3, #0
 800d802:	4604      	mov	r4, r0
 800d804:	4608      	mov	r0, r1
 800d806:	602b      	str	r3, [r5, #0]
 800d808:	f7f4 fcd0 	bl	80021ac <_isatty>
 800d80c:	1c43      	adds	r3, r0, #1
 800d80e:	d102      	bne.n	800d816 <_isatty_r+0x1a>
 800d810:	682b      	ldr	r3, [r5, #0]
 800d812:	b103      	cbz	r3, 800d816 <_isatty_r+0x1a>
 800d814:	6023      	str	r3, [r4, #0]
 800d816:	bd38      	pop	{r3, r4, r5, pc}
 800d818:	24001ba4 	.word	0x24001ba4

0800d81c <_init>:
 800d81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d81e:	bf00      	nop
 800d820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d822:	bc08      	pop	{r3}
 800d824:	469e      	mov	lr, r3
 800d826:	4770      	bx	lr

0800d828 <_fini>:
 800d828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d82a:	bf00      	nop
 800d82c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d82e:	bc08      	pop	{r3}
 800d830:	469e      	mov	lr, r3
 800d832:	4770      	bx	lr
