`timescale 1ns/1ps

module tb_top_level;

logic clk;
logic rst_n;

always begin
	clk = 0;
	#5ns;
	clk = 1;
	#5ns;
end

initial begin
	rst_n = 1;
	#1ns;
	rst_n = 0;
	#1ns;
	rst_n = 1;
end


minimicro top_level_i(
	.clk(clk),
	.rst_n(rst_n)
);

endmodule