INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/projectCPU31/projectCPU31.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/projectCPU31/projectCPU31.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/projectCPU31/projectCPU31.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-311] analyzing module pcreg
INFO: [VRFC 10-311] analyzing module pcreg0
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-311] analyzing module D_FF0
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module ext5
INFO: [VRFC 10-311] analyzing module ext16
INFO: [VRFC 10-311] analyzing module ext18
INFO: [VRFC 10-311] analyzing module mux32
INFO: [VRFC 10-311] analyzing module mux5_1
INFO: [VRFC 10-311] analyzing module mux5_2
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-311] analyzing module join_instr
INFO: [VRFC 10-311] analyzing module add8
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/projectCPU31/projectCPU31.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_projects/projectCPU31/projectCPU31.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
