Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 15:22:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_cotrol/U_clock_devider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.747        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.747        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.697%)  route 3.376ns (80.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_cotrol/U_clock_devider/count_reg[13]/Q
                         net (fo=2, routed)           0.836     6.369    U_cotrol/U_clock_devider/count[13]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  U_cotrol/U_clock_devider/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.896    U_cotrol/U_clock_devider/count[31]_i_7_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.020 r  U_cotrol/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          2.136     9.156    U_cotrol/U_clock_devider/count[31]_i_2_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.280 r  U_cotrol/U_clock_devider/count[24]_i_1/O
                         net (fo=1, routed)           0.000     9.280    U_cotrol/U_clock_devider/count_0[24]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.031    15.027    U_cotrol/U_clock_devider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.828ns (19.706%)  route 3.374ns (80.294%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_cotrol/U_clock_devider/count_reg[13]/Q
                         net (fo=2, routed)           0.836     6.369    U_cotrol/U_clock_devider/count[13]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  U_cotrol/U_clock_devider/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.896    U_cotrol/U_clock_devider/count[31]_i_7_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.020 r  U_cotrol/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          2.134     9.154    U_cotrol/U_clock_devider/count[31]_i_2_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.278 r  U_cotrol/U_clock_devider/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.278    U_cotrol/U_clock_devider/count_0[21]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[21]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.029    15.025    U_cotrol/U_clock_devider/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 2.444ns (61.091%)  route 1.557ns (38.909%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_cotrol/U_clock_devider/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.277    U_cotrol/U_clock_devider/count[2]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  U_cotrol/U_clock_devider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_cotrol/U_clock_devider/count_reg[4]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_cotrol/U_clock_devider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_cotrol/U_clock_devider/count_reg[8]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_cotrol/U_clock_devider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_cotrol/U_clock_devider/count_reg[12]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  U_cotrol/U_clock_devider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    U_cotrol/U_clock_devider/count_reg[16]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  U_cotrol/U_clock_devider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    U_cotrol/U_clock_devider/count_reg[20]_i_2_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  U_cotrol/U_clock_devider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    U_cotrol/U_clock_devider/count_reg[24]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  U_cotrol/U_clock_devider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    U_cotrol/U_clock_devider/count_reg[28]_i_2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.959 r  U_cotrol/U_clock_devider/count_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.815     8.774    U_cotrol/U_clock_devider/data0[30]
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.306     9.080 r  U_cotrol/U_clock_devider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.080    U_cotrol/U_clock_devider/count_0[30]
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y24         FDCE (Setup_fdce_C_D)        0.081    15.091    U_cotrol/U_clock_devider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.828ns (21.092%)  route 3.098ns (78.908%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  U_cotrol/U_clock_devider/count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.205    U_cotrol/U_clock_devider/count[7]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.329 r  U_cotrol/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.403     6.732    U_cotrol/U_clock_devider/count[31]_i_8_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.856 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          2.024     8.880    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I1_O)        0.124     9.004 r  U_cotrol/U_clock_devider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.004    U_cotrol/U_clock_devider/count_0[28]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.031    15.041    U_cotrol/U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 2.355ns (60.184%)  route 1.558ns (39.816%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_cotrol/U_clock_devider/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.277    U_cotrol/U_clock_devider/count[2]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  U_cotrol/U_clock_devider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_cotrol/U_clock_devider/count_reg[4]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_cotrol/U_clock_devider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_cotrol/U_clock_devider/count_reg[8]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_cotrol/U_clock_devider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_cotrol/U_clock_devider/count_reg[12]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  U_cotrol/U_clock_devider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    U_cotrol/U_clock_devider/count_reg[16]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  U_cotrol/U_clock_devider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    U_cotrol/U_clock_devider/count_reg[20]_i_2_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  U_cotrol/U_clock_devider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    U_cotrol/U_clock_devider/count_reg[24]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.636 r  U_cotrol/U_clock_devider/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.636    U_cotrol/U_clock_devider/count_reg[28]_i_2_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.875 r  U_cotrol/U_clock_devider/count_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.817     8.691    U_cotrol/U_clock_devider/data0[31]
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.301     8.992 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     8.992    U_cotrol/U_clock_devider/count_0[31]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.032    15.042    U_cotrol/U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.828ns (21.282%)  route 3.063ns (78.718%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.555     5.076    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_cotrol/U_clock_devider/count_reg[13]/Q
                         net (fo=2, routed)           0.836     6.369    U_cotrol/U_clock_devider/count[13]
    SLICE_X43Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  U_cotrol/U_clock_devider/count[31]_i_7/O
                         net (fo=1, routed)           0.403     6.896    U_cotrol/U_clock_devider/count[31]_i_7_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.020 r  U_cotrol/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          1.823     8.843    U_cotrol/U_clock_devider/count[31]_i_2_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  U_cotrol/U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.967    U_cotrol/U_clock_devider/count_0[29]
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X42Y24         FDCE (Setup_fdce_C_D)        0.077    15.073    U_cotrol/U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.856ns (21.723%)  route 3.085ns (78.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.557     5.078    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_cotrol/U_clock_devider/count_reg[7]/Q
                         net (fo=2, routed)           0.670     6.205    U_cotrol/U_clock_devider/count[7]
    SLICE_X43Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.329 f  U_cotrol/U_clock_devider/count[31]_i_8/O
                         net (fo=1, routed)           0.403     6.732    U_cotrol/U_clock_devider/count[31]_i_8_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.856 f  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          2.011     8.867    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.152     9.019 r  U_cotrol/U_clock_devider/o_clk_i_1/O
                         net (fo=1, routed)           0.000     9.019    U_cotrol/U_clock_devider/o_clk
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.430    14.771    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X42Y24         FDCE (Setup_fdce_C_D)        0.118    15.128    U_cotrol/U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 2.327ns (61.570%)  route 1.452ns (38.430%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_cotrol/U_clock_devider/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.277    U_cotrol/U_clock_devider/count[2]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  U_cotrol/U_clock_devider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_cotrol/U_clock_devider/count_reg[4]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_cotrol/U_clock_devider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_cotrol/U_clock_devider/count_reg[8]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_cotrol/U_clock_devider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_cotrol/U_clock_devider/count_reg[12]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  U_cotrol/U_clock_devider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    U_cotrol/U_clock_devider/count_reg[16]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  U_cotrol/U_clock_devider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    U_cotrol/U_clock_devider/count_reg[20]_i_2_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  U_cotrol/U_clock_devider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    U_cotrol/U_clock_devider/count_reg[24]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.842 r  U_cotrol/U_clock_devider/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.711     8.553    U_cotrol/U_clock_devider/data0[26]
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.306     8.859 r  U_cotrol/U_clock_devider/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.859    U_cotrol/U_clock_devider/count_0[26]
    SLICE_X41Y22         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X41Y22         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[26]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)        0.031    15.044    U_cotrol/U_clock_devider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 2.212ns (58.908%)  route 1.543ns (41.092%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.558     5.079    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  U_cotrol/U_clock_devider/count_reg[2]/Q
                         net (fo=2, routed)           0.741     6.277    U_cotrol/U_clock_devider/count[2]
    SLICE_X42Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.934 r  U_cotrol/U_clock_devider/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.934    U_cotrol/U_clock_devider/count_reg[4]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.051 r  U_cotrol/U_clock_devider/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.051    U_cotrol/U_clock_devider/count_reg[8]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.168 r  U_cotrol/U_clock_devider/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.168    U_cotrol/U_clock_devider/count_reg[12]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.285 r  U_cotrol/U_clock_devider/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.285    U_cotrol/U_clock_devider/count_reg[16]_i_2_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.402 r  U_cotrol/U_clock_devider/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.402    U_cotrol/U_clock_devider/count_reg[20]_i_2_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.519 r  U_cotrol/U_clock_devider/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.519    U_cotrol/U_clock_devider/count_reg[24]_i_2_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.738 r  U_cotrol/U_clock_devider/count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.802     8.539    U_cotrol/U_clock_devider/data0[25]
    SLICE_X41Y22         LUT5 (Prop_lut5_I4_O)        0.295     8.834 r  U_cotrol/U_clock_devider/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.834    U_cotrol/U_clock_devider/count_0[25]
    SLICE_X41Y22         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.433    14.774    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X41Y22         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[25]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X41Y22         FDCE (Setup_fdce_C_D)        0.029    15.042    U_cotrol/U_clock_devider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_cotrol/U_clock_devider/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.704ns (18.742%)  route 3.052ns (81.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549     5.070    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X41Y22         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  U_cotrol/U_clock_devider/count_reg[25]/Q
                         net (fo=2, routed)           1.253     6.780    U_cotrol/U_clock_devider/count[25]
    SLICE_X42Y24         LUT5 (Prop_lut5_I3_O)        0.124     6.904 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          1.799     8.702    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.826 r  U_cotrol/U_clock_devider/count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.826    U_cotrol/U_clock_devider/count_0[6]
    SLICE_X44Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.440    14.781    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y17         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y17         FDCE (Setup_fdce_C_D)        0.029    15.035    U_cotrol/U_clock_devider/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  U_cotrol/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.810    U_cotrol/U_clock_devider/count[0]
    SLICE_X43Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  U_cotrol/U_clock_devider/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    U_cotrol/U_clock_devider/count_0[0]
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X43Y19         FDCE (Hold_fdce_C_D)         0.092     1.530    U_cotrol/U_clock_devider/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/o_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.234ns (43.256%)  route 0.307ns (56.744%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 f  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           0.066     1.640    U_cotrol/U_clock_devider/count[24]
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.685 f  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.241     1.926    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.048     1.974 r  U_cotrol/U_clock_devider/o_clk_i_1/O
                         net (fo=1, routed)           0.000     1.974    U_cotrol/U_clock_devider/o_clk
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/o_clk_reg/C
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.131     1.577    U_cotrol/U_clock_devider/o_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.262%)  route 0.303ns (56.738%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           0.066     1.640    U_cotrol/U_clock_devider/count[24]
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.685 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.237     1.922    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.967 r  U_cotrol/U_clock_devider/count[29]_i_1/O
                         net (fo=1, routed)           0.000     1.967    U_cotrol/U_clock_devider/count_0[29]
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[29]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.120     1.566    U_cotrol/U_clock_devider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.231ns (42.940%)  route 0.307ns (57.060%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           0.066     1.640    U_cotrol/U_clock_devider/count[24]
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.685 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.241     1.926    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.971 r  U_cotrol/U_clock_devider/count[30]_i_1/O
                         net (fo=1, routed)           0.000     1.971    U_cotrol/U_clock_devider/count_0[30]
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X42Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[30]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y24         FDCE (Hold_fdce_C_D)         0.121     1.567    U_cotrol/U_clock_devider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.696%)  route 0.323ns (58.304%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  U_cotrol/U_clock_devider/count_reg[16]/Q
                         net (fo=2, routed)           0.157     1.737    U_cotrol/U_clock_devider/count[16]
    SLICE_X43Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.782 r  U_cotrol/U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.166     1.948    U_cotrol/U_clock_devider/count[31]_i_5_n_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.993 r  U_cotrol/U_clock_devider/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.993    U_cotrol/U_clock_devider/count_0[19]
    SLICE_X43Y20         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y20         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[19]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X43Y20         FDCE (Hold_fdce_C_D)         0.092     1.563    U_cotrol/U_clock_devider/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.365%)  route 0.314ns (57.635%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  U_cotrol/U_clock_devider/count_reg[0]/Q
                         net (fo=3, routed)           0.186     1.766    U_cotrol/U_clock_devider/count[0]
    SLICE_X43Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.811 r  U_cotrol/U_clock_devider/count[31]_i_3/O
                         net (fo=32, routed)          0.128     1.938    U_cotrol/U_clock_devider/count[31]_i_3_n_0
    SLICE_X43Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.983 r  U_cotrol/U_clock_devider/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.983    U_cotrol/U_clock_devider/count_0[3]
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.826     1.953    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y16         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y16         FDCE (Hold_fdce_C_D)         0.092     1.547    U_cotrol/U_clock_devider/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.783%)  route 0.309ns (57.217%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           0.066     1.640    U_cotrol/U_clock_devider/count[24]
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.685 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.243     1.928    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  U_cotrol/U_clock_devider/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.973    U_cotrol/U_clock_devider/count_0[28]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[28]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092     1.525    U_cotrol/U_clock_devider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.783%)  route 0.309ns (57.217%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.550     1.433    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  U_cotrol/U_clock_devider/count_reg[24]/Q
                         net (fo=2, routed)           0.066     1.640    U_cotrol/U_clock_devider/count[24]
    SLICE_X42Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.685 r  U_cotrol/U_clock_devider/count[31]_i_4/O
                         net (fo=32, routed)          0.243     1.928    U_cotrol/U_clock_devider/count[31]_i_4_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  U_cotrol/U_clock_devider/count[31]_i_1/O
                         net (fo=1, routed)           0.000     1.973    U_cotrol/U_clock_devider/count_0[31]
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     1.944    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y24         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[31]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.092     1.525    U_cotrol/U_clock_devider/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.277%)  route 0.315ns (57.723%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_cotrol/U_clock_devider/count_reg[8]/Q
                         net (fo=2, routed)           0.210     1.790    U_cotrol/U_clock_devider/count[8]
    SLICE_X43Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  U_cotrol/U_clock_devider/count[31]_i_2/O
                         net (fo=32, routed)          0.106     1.941    U_cotrol/U_clock_devider/count[31]_i_2_n_0
    SLICE_X43Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.986 r  U_cotrol/U_clock_devider/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.986    U_cotrol/U_clock_devider/count_0[9]
    SLICE_X43Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y18         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[9]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y18         FDCE (Hold_fdce_C_D)         0.092     1.531    U_cotrol/U_clock_devider/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 U_cotrol/U_clock_devider/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/U_clock_devider/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.231ns (38.053%)  route 0.376ns (61.947%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X44Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  U_cotrol/U_clock_devider/count_reg[16]/Q
                         net (fo=2, routed)           0.157     1.737    U_cotrol/U_clock_devider/count[16]
    SLICE_X43Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.782 r  U_cotrol/U_clock_devider/count[31]_i_5/O
                         net (fo=32, routed)          0.219     2.001    U_cotrol/U_clock_devider/count[31]_i_5_n_0
    SLICE_X43Y19         LUT5 (Prop_lut5_I3_O)        0.045     2.046 r  U_cotrol/U_clock_devider/count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.046    U_cotrol/U_clock_devider/count_0[10]
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    U_cotrol/U_clock_devider/count_reg[31]_0
    SLICE_X43Y19         FDCE                                         r  U_cotrol/U_clock_devider/count_reg[10]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X43Y19         FDCE (Hold_fdce_C_D)         0.092     1.564    U_cotrol/U_clock_devider/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y18   U_cotrol/U_clock_devider/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_cotrol/U_clock_devider/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_cotrol/U_clock_devider/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_cotrol/U_clock_devider/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y19   U_cotrol/U_clock_devider/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20   U_cotrol/U_clock_devider/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19   U_cotrol/U_clock_devider/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y20   U_cotrol/U_clock_devider/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   U_cotrol/U_clock_devider/count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   U_cotrol/U_clock_devider/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   U_cotrol/U_clock_devider/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y24   U_cotrol/U_clock_devider/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   U_cotrol/U_clock_devider/count_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   U_cotrol/U_clock_devider/count_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y18   U_cotrol/U_clock_devider/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   U_cotrol/U_clock_devider/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   U_cotrol/U_clock_devider/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   U_cotrol/U_clock_devider/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   U_cotrol/U_clock_devider/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   U_cotrol/U_clock_devider/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y16   U_cotrol/U_clock_devider/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   U_cotrol/U_clock_devider/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   U_cotrol/U_clock_devider/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   U_cotrol/U_clock_devider/count_reg[6]/C



