{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 08 21:45:11 2014 " "Info: Processing started: Tue Jul 08 21:45:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweep.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sweep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sweep-arch " "Info (12022): Found design unit 1: sweep-arch" {  } { { "sweep.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sweep " "Info (12023): Found entity 1: sweep" {  } { { "sweep.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_disp.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file de1_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_disp-Behavior " "Info (12022): Found design unit 1: DE1_disp-Behavior" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE1_disp " "Info (12023): Found entity 1: DE1_disp" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file part6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part6-Behavior " "Info (12022): Found design unit 1: part6-Behavior" {  } { { "part6.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Info (12023): Found entity 1: part6" {  } { { "part6.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_4to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux_2bit_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_4to1-Behavior " "Info (12022): Found design unit 1: mux_2bit_4to1-Behavior" {  } { { "mux_2bit_4to1.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_4to1 " "Info (12023): Found entity 1: mux_2bit_4to1" {  } { { "mux_2bit_4to1.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/mux_2bit_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file char_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Info (12022): Found design unit 1: char_7seg-Behavior" {  } { { "char_7seg.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Info (12023): Found entity 1: char_7seg" {  } { { "char_7seg.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/char_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6_top.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file part6_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part6_top " "Info (12023): Found entity 1: part6_top" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info (12022): Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info (12023): Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6_top " "Info (12127): Elaborating entity \"part6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX " "Warning (275080): Converted elements in bus name \"HEX\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX\[6..0\] HEX6..0 " "Warning (275081): Converted element name(s) from \"HEX\[6..0\]\" to \"HEX6..0\"" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX0 " "Warning (275080): Converted elements in bus name \"HEX0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX0\[6..0\] HEX06..0 " "Warning (275081): Converted element name(s) from \"HEX0\[6..0\]\" to \"HEX06..0\"" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX1 " "Warning (275080): Converted elements in bus name \"HEX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX1\[6..0\] HEX16..0 " "Warning (275081): Converted element name(s) from \"HEX1\[6..0\]\" to \"HEX16..0\"" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX2 " "Warning (275080): Converted elements in bus name \"HEX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX2\[6..0\] HEX26..0 " "Warning (275081): Converted element name(s) from \"HEX2\[6..0\]\" to \"HEX26..0\"" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "HEX3 " "Warning (275080): Converted elements in bus name \"HEX3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "HEX3\[6..0\] HEX36..0 " "Warning (275081): Converted element name(s) from \"HEX3\[6..0\]\" to \"HEX36..0\"" {  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "part6_top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_disp DE1_disp:inst1 " "Info (12128): Elaborating entity \"DE1_disp\" for hierarchy \"DE1_disp:inst1\"" {  } { { "part6_top.bdf" "inst1" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 568 768 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 DE1_disp.vhd(25) " "Warning (10492): VHDL Process Statement warning at DE1_disp.vhd(25): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 DE1_disp.vhd(26) " "Warning (10492): VHDL Process Statement warning at DE1_disp.vhd(26): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 DE1_disp.vhd(27) " "Warning (10492): VHDL Process Statement warning at DE1_disp.vhd(27): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 DE1_disp.vhd(28) " "Warning (10492): VHDL Process Statement warning at DE1_disp.vhd(28): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_disp.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sweep DE1_disp:inst1\|sweep:S0 " "Info (12128): Elaborating entity \"sweep\" for hierarchy \"DE1_disp:inst1\|sweep:S0\"" {  } { { "DE1_disp.vhd" "S0" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/DE1_disp.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q sweep.vhd(16) " "Warning (10492): VHDL Process Statement warning at sweep.vhd(16): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sweep.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE sweep.vhd(16) " "Warning (10620): VHDL warning at sweep.vhd(16): comparison between unequal length operands always returns FALSE" {  } { { "sweep.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/sweep.vhd" 16 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part6 part6:part6_inst " "Info (12128): Elaborating entity \"part6\" for hierarchy \"part6:part6_inst\"" {  } { { "part6_top.bdf" "part6_inst" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 128 280 488 256 "part6_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_4to1 part6:part6_inst\|mux_2bit_4to1:M0 " "Info (12128): Elaborating entity \"mux_2bit_4to1\" for hierarchy \"part6:part6_inst\|mux_2bit_4to1:M0\"" {  } { { "part6.vhd" "M0" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg part6:part6_inst\|char_7seg:H0 " "Info (12128): Elaborating entity \"char_7seg\" for hierarchy \"part6:part6_inst\|char_7seg:H0\"" {  } { { "part6.vhd" "H0" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst4 " "Info (12128): Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst4\"" {  } { { "part6_top.bdf" "inst4" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/part6_top.bdf" { { 184 80 192 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 228 " "Info (12134): Parameter \"lpm_cvalue\" = \"228\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=VAL " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=VAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_0f8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_0f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0f8 " "Info (12023): Found entity 1: lpm_constant_0f8" {  } { { "db/lpm_constant_0f8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/db/lpm_constant_0f8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_0f8 lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag " "Info (12128): Elaborating entity \"lpm_constant_0f8\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12128): Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0f8.tdf" "mgl_prim1" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/db/lpm_constant_0f8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12130): Elaborated megafunction instantiation \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_0f8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/db/lpm_constant_0f8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12133): Instantiated megafunction \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 11100100 " "Info (12134): Parameter \"CVALUE\" = \"11100100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info (12134): Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info (12134): Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1447119872 " "Info (12134): Parameter \"NODE_NAME\" = \"1447119872\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info (12134): Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info (12134): Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info (12134): Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info (12134): Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_0f8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part6/db/lpm_constant_0f8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Info (12128): Elaborating entity \"sld_rom_sr\" for hierarchy \"lpm_constant0:inst4\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_0f8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Info (21057): Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info (21059): Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Info (21061): Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 08 21:45:20 2014 " "Info: Processing ended: Tue Jul 08 21:45:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
