```verilog
module multiplexer_4bit (
    input [1023:0] in,   // 1024-bit input vector
    input [7:0] sel,     // 8-bit selector for 256 different inputs
    output reg [3:0] out // 4-bit output
);

always @(*) begin
    out = in[sel*4 +: 4]; // Using the indexed vector part select to extract the desired bits
end

endmodule
```