{
  "module_name": "dcore0_tpc0_cfg_qm_regs.h",
  "hash_id": "d221f38aee3be5f8fce37adbd832e66ab52556a9ff4a1a819ee09d7497696471",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_CFG_QM_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_CFG_QM_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW 0x400BAE4\n\n#define mmDCORE0_TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH 0x400BAE8\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_0 0x400BAEC\n\n#define mmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_0 0x400BAF0\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_1 0x400BAF4\n\n#define mmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_1 0x400BAF8\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_2 0x400BAFC\n\n#define mmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_2 0x400BB00\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_3 0x400BB04\n\n#define mmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_3 0x400BB08\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_DIM_4 0x400BB0C\n\n#define mmDCORE0_TPC0_CFG_QM_TID_SIZE_DIM_4 0x400BB10\n\n#define mmDCORE0_TPC0_CFG_QM_KERNEL_CONFIG 0x400BB14\n\n#define mmDCORE0_TPC0_CFG_QM_KERNEL_ID 0x400BB18\n\n#define mmDCORE0_TPC0_CFG_QM_POWER_LOOP 0x400BB1C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_0 0x400BB20\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_1 0x400BB24\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_2 0x400BB28\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_3 0x400BB2C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_4 0x400BB30\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_5 0x400BB34\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_6 0x400BB38\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_7 0x400BB3C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_8 0x400BB40\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_9 0x400BB44\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_10 0x400BB48\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_11 0x400BB4C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_12 0x400BB50\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_13 0x400BB54\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_14 0x400BB58\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_15 0x400BB5C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_16 0x400BB60\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_17 0x400BB64\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_18 0x400BB68\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_19 0x400BB6C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_20 0x400BB70\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_21 0x400BB74\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_22 0x400BB78\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_23 0x400BB7C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_24 0x400BB80\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_25 0x400BB84\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_26 0x400BB88\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_27 0x400BB8C\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_28 0x400BB90\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_29 0x400BB94\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_30 0x400BB98\n\n#define mmDCORE0_TPC0_CFG_QM_SRF_31 0x400BB9C\n\n#define mmDCORE0_TPC0_CFG_QM_KERNEL_ID_INC 0x400BBA0\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_0 0x400BBA4\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_1 0x400BBA8\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_2 0x400BBAC\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_3 0x400BBB0\n\n#define mmDCORE0_TPC0_CFG_QM_TID_BASE_SIZE_HIGH_DIM_4 0x400BBB4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}