Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 14 16:01:47 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 389 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.357     -118.879                     30                 1277        0.043        0.000                      0                 1277        2.000        0.000                       0                   393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       -6.357     -118.864                     30                  946        0.115        0.000                      0                  946        4.020        0.000                       0                   363  
  clk_out2_design_1_clk_wiz_0_0_1       16.247        0.000                      0                   44        0.213        0.000                      0                   44        9.500        0.000                       0                    26  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -6.357     -118.879                     30                  946        0.115        0.000                      0                  946        4.020        0.000                       0                   363  
  clk_out2_design_1_clk_wiz_0_0         16.246        0.000                      0                   44        0.213        0.000                      0                   44        9.500        0.000                       0                    26  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        0.394        0.000                      0                  264        0.248        0.000                      0                  264  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       -6.357     -118.879                     30                  946        0.043        0.000                      0                  946  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        0.393        0.000                      0                  264        0.247        0.000                      0                  264  
clk_out1_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0_1        5.334        0.000                      0                    1        0.205        0.000                      0                    1  
clk_out1_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1        5.334        0.000                      0                    1        0.205        0.000                      0                    1  
clk_out2_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1       16.246        0.000                      0                   44        0.133        0.000                      0                   44  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         -6.357     -118.879                     30                  946        0.043        0.000                      0                  946  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          0.394        0.000                      0                  264        0.248        0.000                      0                  264  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0          0.393        0.000                      0                  264        0.247        0.000                      0                  264  
clk_out1_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0          5.333        0.000                      0                    1        0.203        0.000                      0                    1  
clk_out2_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0         16.246        0.000                      0                   44        0.133        0.000                      0                   44  
clk_out1_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0          5.333        0.000                      0                    1        0.203        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0          5.577        0.000                      0                   23        0.693        0.000                      0                   23  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0          5.577        0.000                      0                   23        0.693        0.000                      0                   23  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1        5.578        0.000                      0                   23        0.694        0.000                      0                   23  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0_1        5.578        0.000                      0                   23        0.694        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.357ns,  Total Violation     -118.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.357ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 12.950ns (79.814%)  route 3.275ns (20.186%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.777 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.505    15.282    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.306    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.071     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.081     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.357    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.166ns  (logic 13.056ns (80.763%)  route 3.110ns (19.237%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.764 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1/O[1]
                         net (fo=3, routed)           0.617    12.382    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1_n_6
    SLICE_X7Y18          LUT4 (Prop_lut4_I2_O)        0.303    12.685 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.685    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.235 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.457 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__6/O[0]
                         net (fo=2, routed)           0.477    13.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[30]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.299    14.233 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    14.233    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.609 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.863 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_awaddr[31]_INST_0/CO[0]
                         net (fo=1, routed)           0.299    15.162    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.367    15.529 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000    15.529    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.071     9.184    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029     9.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 12.861ns (79.981%)  route 3.219ns (20.019%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.693 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.449    15.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.301    15.443 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.443    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.071     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.078ns  (logic 12.835ns (79.830%)  route 3.243ns (20.170%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.473    15.146    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.295    15.441 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.441    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.071     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.077     9.227    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.200ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 12.560ns (78.155%)  route 3.511ns (21.845%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.532 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.595    15.127    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.433 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.433    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.071     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081     9.233    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -6.200    

Slack (VIOLATED) :        -6.170ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.037ns  (logic 12.943ns (80.710%)  route 3.094ns (19.290%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.769 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.323    15.092    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.307    15.399 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000    15.399    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.071     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -6.170    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.835ns  (logic 12.471ns (78.755%)  route 3.364ns (21.245%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.448 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.449    14.897    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.301    15.198 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.198    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.071     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.833ns  (logic 12.445ns (78.601%)  route 3.388ns (21.399%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.428 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.473    14.901    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.295    15.196 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.196    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.071     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.923ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 12.553ns (79.491%)  route 3.239ns (20.509%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.323    14.847    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.307    15.154 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.154    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.071     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.923    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.347ns  (logic 12.117ns (78.955%)  route 3.230ns (21.045%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    14.088 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.314    14.402    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.307    14.709 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     8.636    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.071     9.153    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.081     9.234    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -5.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.423%)  route 0.252ns (57.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.297    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.154    -0.098    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.826    -0.771    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.060    -0.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.540    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.075    -0.465    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.327    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.534    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.075    -0.459    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y14          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/Q
                         net (fo=16, routed)          0.228    -0.161    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[13]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.250    -0.477    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.294    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.276    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.153    -0.078    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.059    -0.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.320    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.078    -0.456    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.263%)  route 0.179ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.179    -0.203    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[9]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.336    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092    -0.435    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X18Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/Q
                         net (fo=2, routed)           0.065    -0.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl0
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/C
                         clock pessimism              0.249    -0.521    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.091    -0.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/Q
                         net (fo=16, routed)          0.223    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y0      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y2      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y1      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_rready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y11     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y14     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.247ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.872ns (25.775%)  route 2.511ns (74.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.419    -0.290 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.129     0.840    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.299     1.139 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           0.817     1.956    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6_n_0
    SLICE_X11Y7          LUT3 (Prop_lut3_I2_O)        0.154     2.110 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.565     2.674    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[7]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.265    18.921    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.247    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.981    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.981    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.981    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.981    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             16.993ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.079    19.186    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.981    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.981    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.993    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.079    19.190    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.985    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.137    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.079    19.190    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.985    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.137    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.079    19.190    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.985    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.137    

Slack (MET) :             17.137ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.079    19.190    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.985    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.985    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.130%)  route 0.164ns (46.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=5, routed)           0.164    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X10Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.121    -0.391    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.088    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.098    -0.192 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[8]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.406    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.016%)  route 0.178ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.178    -0.185    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y6          FDCE (Hold_fdce_C_D)         0.120    -0.391    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/Q
                         net (fo=13, routed)          0.177    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/r[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.235    -0.531    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120    -0.411    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.191    -0.195    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.042    -0.153 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[8]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.107    -0.421    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.079%)  route 0.185ns (46.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.185    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[9]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.406    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.688%)  route 0.181ns (49.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.181    -0.205    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[5]
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.092    -0.435    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=12, routed)          0.187    -0.176    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X10Y8          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.234    -0.528    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.408    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.182    -0.204    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[0]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.092    -0.436    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.764%)  route 0.201ns (49.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/Q[1]
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.043    -0.120 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.131    -0.397    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.357ns,  Total Violation     -118.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.357ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 12.950ns (79.814%)  route 3.275ns (20.186%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.777 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.505    15.282    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.306    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.081     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.357    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.166ns  (logic 13.056ns (80.763%)  route 3.110ns (19.237%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.764 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1/O[1]
                         net (fo=3, routed)           0.617    12.382    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1_n_6
    SLICE_X7Y18          LUT4 (Prop_lut4_I2_O)        0.303    12.685 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.685    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.235 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.457 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__6/O[0]
                         net (fo=2, routed)           0.477    13.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[30]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.299    14.233 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    14.233    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.609 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.863 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_awaddr[31]_INST_0/CO[0]
                         net (fo=1, routed)           0.299    15.162    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.367    15.529 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000    15.529    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029     9.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 12.861ns (79.981%)  route 3.219ns (20.019%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.693 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.449    15.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.301    15.443 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.443    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.078ns  (logic 12.835ns (79.830%)  route 3.243ns (20.170%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.473    15.146    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.295    15.441 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.441    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.077     9.227    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.201ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 12.560ns (78.155%)  route 3.511ns (21.845%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.532 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.595    15.127    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.433 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.433    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081     9.233    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -6.201    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.037ns  (logic 12.943ns (80.710%)  route 3.094ns (19.290%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.769 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.323    15.092    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.307    15.399 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000    15.399    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.835ns  (logic 12.471ns (78.755%)  route 3.364ns (21.245%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.448 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.449    14.897    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.301    15.198 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.198    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.833ns  (logic 12.445ns (78.601%)  route 3.388ns (21.399%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.428 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.473    14.901    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.295    15.196 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.196    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 12.553ns (79.491%)  route 3.239ns (20.509%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.323    14.847    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.307    15.154 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.154    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.347ns  (logic 12.117ns (78.955%)  route 3.230ns (21.045%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    14.088 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.314    14.402    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.307    14.709 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     8.636    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.081     9.234    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.423%)  route 0.252ns (57.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.297    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.154    -0.098    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.826    -0.771    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.498    -0.273    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.060    -0.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.540    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.075    -0.465    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.327    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.534    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.075    -0.459    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y14          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/Q
                         net (fo=16, routed)          0.228    -0.161    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[13]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.250    -0.477    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.294    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.276    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.153    -0.078    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.498    -0.272    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.059    -0.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.320    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.534    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.078    -0.456    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.263%)  route 0.179ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.179    -0.203    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[9]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.336    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092    -0.435    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X18Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/Q
                         net (fo=2, routed)           0.065    -0.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl0
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/C
                         clock pessimism              0.249    -0.521    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.091    -0.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/Q
                         net (fo=16, routed)          0.223    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y0      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y2      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y1      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_rready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/code_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y11     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y16     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y22     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_arready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y15     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y14     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.872ns (25.775%)  route 2.511ns (74.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.419    -0.290 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.129     0.840    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.299     1.139 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           0.817     1.956    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6_n_0
    SLICE_X11Y7          LUT3 (Prop_lut3_I2_O)        0.154     2.110 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.565     2.674    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[7]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.265    18.920    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.130%)  route 0.164ns (46.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=5, routed)           0.164    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X10Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
                         clock pessimism              0.250    -0.512    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.121    -0.391    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.088    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.098    -0.192 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[8]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.406    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.016%)  route 0.178ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.178    -0.185    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.511    
    SLICE_X12Y6          FDCE (Hold_fdce_C_D)         0.120    -0.391    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/Q
                         net (fo=13, routed)          0.177    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/r[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.235    -0.531    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120    -0.411    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.191    -0.195    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.042    -0.153 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[8]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.107    -0.421    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.079%)  route 0.185ns (46.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.185    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[9]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.406    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.688%)  route 0.181ns (49.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.181    -0.205    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[5]
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.527    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.092    -0.435    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=12, routed)          0.187    -0.176    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X10Y8          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.234    -0.528    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.408    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.182    -0.204    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[0]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.092    -0.436    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.764%)  route 0.201ns (49.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/Q[1]
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.043    -0.120 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.234    -0.528    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.131    -0.397    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y13     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X10Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 4.432ns (52.052%)  route 4.083ns (47.948%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.467     7.805    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.432ns (52.479%)  route 4.013ns (47.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.398     7.735    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 4.432ns (52.524%)  route 4.006ns (47.476%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[5]
                         net (fo=16, routed)          3.390     7.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.432ns (52.353%)  route 4.034ns (47.647%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.418     7.756    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.250    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.432ns (53.567%)  route 3.842ns (46.433%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[8]
                         net (fo=16, routed)          3.226     7.564    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 4.432ns (53.592%)  route 3.838ns (46.408%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          3.222     7.560    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.432ns (54.203%)  route 3.745ns (45.797%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.129     7.467    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.522     8.656    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.958    
                         clock uncertainty           -0.199     8.759    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.193    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 4.432ns (54.440%)  route 3.709ns (45.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          3.094     7.431    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.432ns (54.467%)  route 3.705ns (45.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          3.090     7.427    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 4.432ns (54.499%)  route 3.700ns (45.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          3.085     7.422    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.698%)  route 0.518ns (52.302%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.691%)  route 0.518ns (52.309%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.667%)  route 0.518ns (52.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.296     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.631%)  route 0.519ns (52.369%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[4])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.297     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.590%)  route 0.520ns (52.410%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[0])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.298     0.465    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[2])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[9])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.472ns (46.909%)  route 0.534ns (53.091%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[13])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.480    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.199     0.030    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.472ns (46.750%)  route 0.538ns (53.250%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.315     0.483    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.199     0.030    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.472ns (46.104%)  route 0.552ns (53.896%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          0.330     0.497    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.879    -0.718    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.166    
                         clock uncertainty            0.199     0.033    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.357ns,  Total Violation     -118.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.357ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 12.950ns (79.814%)  route 3.275ns (20.186%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.777 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.505    15.282    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.306    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.081     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.357    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.166ns  (logic 13.056ns (80.763%)  route 3.110ns (19.237%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.764 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1/O[1]
                         net (fo=3, routed)           0.617    12.382    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1_n_6
    SLICE_X7Y18          LUT4 (Prop_lut4_I2_O)        0.303    12.685 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.685    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.235 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.457 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__6/O[0]
                         net (fo=2, routed)           0.477    13.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[30]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.299    14.233 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    14.233    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.609 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.863 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_awaddr[31]_INST_0/CO[0]
                         net (fo=1, routed)           0.299    15.162    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.367    15.529 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000    15.529    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029     9.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 12.861ns (79.981%)  route 3.219ns (20.019%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.693 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.449    15.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.301    15.443 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.443    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.078ns  (logic 12.835ns (79.830%)  route 3.243ns (20.170%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.473    15.146    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.295    15.441 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.441    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.077     9.227    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.201ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 12.560ns (78.155%)  route 3.511ns (21.845%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.532 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.595    15.127    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.433 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.433    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081     9.233    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -6.201    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.037ns  (logic 12.943ns (80.710%)  route 3.094ns (19.290%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.769 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.323    15.092    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.307    15.399 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000    15.399    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.835ns  (logic 12.471ns (78.755%)  route 3.364ns (21.245%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.448 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.449    14.897    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.301    15.198 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.198    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.833ns  (logic 12.445ns (78.601%)  route 3.388ns (21.399%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.428 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.473    14.901    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.295    15.196 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.196    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 12.553ns (79.491%)  route 3.239ns (20.509%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.323    14.847    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.307    15.154 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.154    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.347ns  (logic 12.117ns (78.955%)  route 3.230ns (21.045%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    14.088 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.314    14.402    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.307    14.709 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     8.636    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.081     9.234    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.423%)  route 0.252ns (57.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.297    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.154    -0.098    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.826    -0.771    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.072    -0.202    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.060    -0.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.072    -0.468    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.075    -0.393    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.327    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.072    -0.462    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.075    -0.387    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y14          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/Q
                         net (fo=16, routed)          0.228    -0.161    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[13]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.072    -0.406    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.276    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.153    -0.078    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.498    -0.272    
                         clock uncertainty            0.072    -0.201    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.059    -0.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.320    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.072    -0.462    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.078    -0.384    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.263%)  route 0.179ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.179    -0.203    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[9]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.072    -0.402    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.272    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.336    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X18Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/Q
                         net (fo=2, routed)           0.065    -0.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl0
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.091    -0.358    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/Q
                         net (fo=16, routed)          0.223    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.072    -0.402    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.219    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 4.432ns (52.052%)  route 4.083ns (47.948%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.467     7.805    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.432ns (52.479%)  route 4.013ns (47.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.398     7.735    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 4.432ns (52.524%)  route 4.006ns (47.476%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[5]
                         net (fo=16, routed)          3.390     7.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.432ns (52.353%)  route 4.034ns (47.647%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.418     7.756    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.249    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.432ns (53.567%)  route 3.842ns (46.433%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[8]
                         net (fo=16, routed)          3.226     7.564    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 4.432ns (53.592%)  route 3.838ns (46.408%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          3.222     7.560    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.432ns (54.203%)  route 3.745ns (45.797%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.129     7.467    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.522     8.656    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.958    
                         clock uncertainty           -0.200     8.758    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 4.432ns (54.440%)  route 3.709ns (45.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          3.094     7.431    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.432ns (54.467%)  route 3.705ns (45.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          3.090     7.427    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 4.432ns (54.499%)  route 3.700ns (45.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          3.085     7.422    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.698%)  route 0.518ns (52.302%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.691%)  route 0.518ns (52.309%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.667%)  route 0.518ns (52.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.296     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.631%)  route 0.519ns (52.369%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[4])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.297     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.590%)  route 0.520ns (52.410%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[0])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.298     0.465    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[2])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[9])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.472ns (46.909%)  route 0.534ns (53.091%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[13])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.480    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.472ns (46.750%)  route 0.538ns (53.250%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.315     0.483    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.472ns (46.104%)  route 0.552ns (53.896%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          0.330     0.497    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.879    -0.718    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.166    
                         clock uncertainty            0.200     0.034    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        4.178ns  (logic 1.701ns (40.712%)  route 2.477ns (59.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.700     9.308    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    10.336 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    10.401    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.826 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.960    12.786    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[6]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.910 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.452    13.362    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.486 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.486    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505    18.639    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.302    18.942    
                         clock uncertainty           -0.199    18.743    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.077    18.820    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.294ns (36.586%)  route 0.510ns (63.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.600    -0.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.290 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.454     0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[3]
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.208 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3/O
                         net (fo=1, routed)           0.056     0.264    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.199    -0.015    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     0.105    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.178ns  (logic 1.701ns (40.712%)  route 2.477ns (59.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.700     9.308    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    10.336 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    10.401    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.826 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.960    12.786    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[6]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.910 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.452    13.362    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.486 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.486    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505    18.639    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.302    18.942    
                         clock uncertainty           -0.199    18.743    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.077    18.820    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.820    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.294ns (36.586%)  route 0.510ns (63.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.600    -0.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.290 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.454     0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[3]
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.208 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3/O
                         net (fo=1, routed)           0.056     0.264    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.199    -0.015    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     0.105    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.872ns (25.775%)  route 2.511ns (74.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.419    -0.290 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.129     0.840    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.299     1.139 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           0.817     1.956    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6_n_0
    SLICE_X11Y7          LUT3 (Prop_lut3_I2_O)        0.154     2.110 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.565     2.674    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[7]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.265    18.920    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.130%)  route 0.164ns (46.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=5, routed)           0.164    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X10Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.080    -0.432    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.121    -0.311    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.088    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.098    -0.192 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[8]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.326    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.016%)  route 0.178ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.178    -0.185    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.080    -0.431    
    SLICE_X12Y6          FDCE (Hold_fdce_C_D)         0.120    -0.311    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/Q
                         net (fo=13, routed)          0.177    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/r[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.235    -0.531    
                         clock uncertainty            0.080    -0.451    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120    -0.331    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.191    -0.195    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.042    -0.153 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[8]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.107    -0.341    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.079%)  route 0.185ns (46.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.185    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[9]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.326    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.688%)  route 0.181ns (49.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.181    -0.205    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[5]
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.092    -0.355    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=12, routed)          0.187    -0.176    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X10Y8          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.328    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.182    -0.204    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[0]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.092    -0.356    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.764%)  route 0.201ns (49.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/Q[1]
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.043    -0.120 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.131    -0.317    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.357ns,  Total Violation     -118.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.357ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.225ns  (logic 12.950ns (79.814%)  route 3.275ns (20.186%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.777 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.505    15.282    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.306    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.081     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.357    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.166ns  (logic 13.056ns (80.763%)  route 3.110ns (19.237%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.430    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.764 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1/O[1]
                         net (fo=3, routed)           0.617    12.382    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__1_n_6
    SLICE_X7Y18          LUT4 (Prop_lut4_I2_O)        0.303    12.685 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.685    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_i_7_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.235 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.235    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.457 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__6/O[0]
                         net (fo=2, routed)           0.477    13.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[30]
    SLICE_X8Y18          LUT1 (Prop_lut1_I0_O)        0.299    14.233 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1/O
                         net (fo=1, routed)           0.000    14.233    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_i_1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.609 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.863 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_awaddr[31]_INST_0/CO[0]
                         net (fo=1, routed)           0.299    15.162    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.367    15.529 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000    15.529    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X9Y20          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.622     9.255    
                         clock uncertainty           -0.072     9.184    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.029     9.213    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 12.861ns (79.981%)  route 3.219ns (20.019%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.693 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.449    15.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.301    15.443 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.443    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.443    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.078ns  (logic 12.835ns (79.830%)  route 3.243ns (20.170%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.673 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.473    15.146    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.295    15.441 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.441    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.077     9.227    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.201ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.071ns  (logic 12.560ns (78.155%)  route 3.511ns (21.845%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.532 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.595    15.127    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.306    15.433 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.433    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.081     9.233    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -15.433    
  -------------------------------------------------------------------
                         slack                                 -6.201    

Slack (VIOLATED) :        -6.171ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.037ns  (logic 12.943ns (80.710%)  route 3.094ns (19.290%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.316 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/CO[3]
                         net (fo=1, routed)           0.000    11.316    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.650 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0/O[1]
                         net (fo=3, routed)           0.576    12.226    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry__0_n_6
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.303    12.529 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.529    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.079 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.079    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.301 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__5/O[0]
                         net (fo=2, routed)           0.477    13.779    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[26]
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.299    14.078 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.078    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.454 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.769 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.323    15.092    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.307    15.399 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000    15.399    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.499     8.633    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y18          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.588     9.221    
                         clock uncertainty           -0.072     9.150    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.399    
  -------------------------------------------------------------------
                         slack                                 -6.171    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.835ns  (logic 12.471ns (78.755%)  route 3.364ns (21.245%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.448 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.449    14.897    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.301    15.198 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.198    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.967ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.833ns  (logic 12.445ns (78.601%)  route 3.388ns (21.399%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.428 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.473    14.901    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.295    15.196 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.196    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.077     9.229    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -5.967    

Slack (VIOLATED) :        -5.924ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 12.553ns (79.491%)  route 3.239ns (20.509%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675    14.209 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.209    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.524 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.323    14.847    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X6Y17          LUT3 (Prop_lut3_I2_O)        0.307    15.154 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.154    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.501     8.635    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y17          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.079     9.231    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -15.155    
  -------------------------------------------------------------------
                         slack                                 -5.924    

Slack (VIOLATED) :        -5.476ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.347ns  (logic 12.117ns (78.955%)  route 3.230ns (21.045%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.756    -0.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X0Y9           DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.372 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5/P[13]
                         net (fo=1, routed)           0.943     4.315    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R5_n_92
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     8.351 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.353    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.871 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1/P[0]
                         net (fo=2, routed)           0.772    10.642    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4__1_n_105
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.124    10.766 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3/O
                         net (fo=1, routed)           0.000    10.766    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_i_3_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.406 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry/O[3]
                         net (fo=3, routed)           0.737    12.143    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_carry_n_4
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.306    12.449 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.449    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_i_5_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.850 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.850    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__3_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.072 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R2__0_carry__4/O[0]
                         net (fo=1, routed)           0.462    13.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R[22]
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.554    14.088 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.314    14.402    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X6Y16          LUT3 (Prop_lut3_I2_O)        0.307    14.709 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.709    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.502     8.636    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y16          FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.081     9.234    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -5.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.423%)  route 0.252ns (57.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.297    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[35]
    SLICE_X22Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.252 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[6]_i_1/O
                         net (fo=2, routed)           0.154    -0.098    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[6]
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.826    -0.771    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                         clock pessimism              0.498    -0.273    
                         clock uncertainty            0.072    -0.202    
    SLICE_X20Y15         FDRE (Hold_fdre_C_D)         0.060    -0.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.343    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.072    -0.468    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.075    -0.393    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.327    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.072    -0.462    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.075    -0.387    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.193%)  route 0.228ns (61.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y14          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[13]/Q
                         net (fo=16, routed)          0.228    -0.161    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[13]
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKARDCLK
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.072    -0.406    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.600%)  route 0.272ns (59.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.558    -0.537    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y15         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.120    -0.276    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X22Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.153    -0.078    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X20Y14         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.498    -0.272    
                         clock uncertainty            0.072    -0.201    
    SLICE_X20Y14         FDRE (Hold_fdre_C_D)         0.059    -0.142    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (65.958%)  route 0.073ns (34.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.320    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/p_1_in
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y15         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.072    -0.462    
    SLICE_X26Y15         FDRE (Hold_fdre_C_D)         0.078    -0.384    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.263%)  route 0.179ns (54.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.148    -0.382 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.179    -0.203    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[9]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.072    -0.402    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130    -0.272    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.555    -0.540    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.336    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X27Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.291    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.821    -0.776    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y21         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.072    -0.455    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.561    -0.534    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X18Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg/Q
                         net (fo=2, routed)           0.065    -0.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_l_down_reg_n_0
    SLICE_X19Y15         LUT5 (Prop_lut5_I1_O)        0.045    -0.283 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl0
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.827    -0.770    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X19Y15         FDRE                                         r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X19Y15         FDRE (Hold_fdre_C_D)         0.091    -0.358    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/ctrl_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.335%)  route 0.223ns (57.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.565    -0.530    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y12          FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[12]/Q
                         net (fo=16, routed)          0.223    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_0[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.873    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.250    -0.473    
                         clock uncertainty            0.072    -0.402    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.219    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 4.432ns (52.052%)  route 4.083ns (47.948%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.467     7.805    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.432ns (52.479%)  route 4.013ns (47.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.398     7.735    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 4.432ns (52.524%)  route 4.006ns (47.476%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[5]
                         net (fo=16, routed)          3.390     7.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.432ns (52.353%)  route 4.034ns (47.647%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.418     7.756    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.250    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.432ns (53.567%)  route 3.842ns (46.433%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[8]
                         net (fo=16, routed)          3.226     7.564    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 4.432ns (53.592%)  route 3.838ns (46.408%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          3.222     7.560    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.432ns (54.203%)  route 3.745ns (45.797%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.129     7.467    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.522     8.656    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.958    
                         clock uncertainty           -0.199     8.759    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.193    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.193    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 4.432ns (54.440%)  route 3.709ns (45.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          3.094     7.431    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.432ns (54.467%)  route 3.705ns (45.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          3.090     7.427    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 4.432ns (54.499%)  route 3.700ns (45.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          3.085     7.422    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.199     8.765    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.199    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.698%)  route 0.518ns (52.302%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.691%)  route 0.518ns (52.309%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.667%)  route 0.518ns (52.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.296     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.631%)  route 0.519ns (52.369%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[4])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.297     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.590%)  route 0.520ns (52.410%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[0])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.298     0.465    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[2])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[9])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.199     0.032    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.472ns (46.909%)  route 0.534ns (53.091%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[13])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.480    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.199     0.030    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.472ns (46.750%)  route 0.538ns (53.250%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.315     0.483    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.199     0.030    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.472ns (46.104%)  route 0.552ns (53.896%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          0.330     0.497    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.879    -0.718    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.166    
                         clock uncertainty            0.199     0.033    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 4.432ns (52.052%)  route 4.083ns (47.948%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.467     7.805    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 4.432ns (52.479%)  route 4.013ns (47.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.398     7.735    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 4.432ns (52.524%)  route 4.006ns (47.476%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[5]
                         net (fo=16, routed)          3.390     7.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[5]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.432ns (52.353%)  route 4.034ns (47.647%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.418     7.756    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.249    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -7.756    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 4.432ns (53.567%)  route 3.842ns (46.433%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[8]
                         net (fo=16, routed)          3.226     7.564    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[8]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 4.432ns (53.592%)  route 3.838ns (46.408%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[10])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          3.222     7.560    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.432ns (54.203%)  route 3.745ns (45.797%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 8.656 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          3.129     7.467    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.522     8.656    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.302     8.958    
                         clock uncertainty           -0.200     8.758    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 4.432ns (54.440%)  route 3.709ns (45.560%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[2])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          3.094     7.431    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.432ns (54.467%)  route 3.705ns (45.533%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          3.090     7.427    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 4.432ns (54.499%)  route 3.700ns (45.501%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.683    -0.710    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    -0.291 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.616     0.325    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.013     4.338 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          3.085     7.422    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.528     8.662    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/CLKBWRCLK
                         clock pessimism              0.302     8.964    
                         clock uncertainty           -0.200     8.764    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     8.198    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6
  -------------------------------------------------------------------
                         required time                          8.198    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.698%)  route 0.518ns (52.302%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[11])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.691%)  route 0.518ns (52.309%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[10])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[10]
                         net (fo=16, routed)          0.295     0.463    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[10]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.667%)  route 0.518ns (52.333%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[1])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.296     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.472ns (47.631%)  route 0.519ns (52.369%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[4])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.297     0.464    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.590%)  route 0.520ns (52.410%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[0])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.298     0.465    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[2])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.472ns (47.571%)  route 0.520ns (52.429%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[9])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.298     0.466    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.878    -0.719    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.167    
                         clock uncertainty            0.200     0.033    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.216    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.472ns (46.909%)  route 0.534ns (53.091%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[13])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.480    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.472ns (46.750%)  route 0.538ns (53.250%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[12])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.315     0.483    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.552    -0.169    
                         clock uncertainty            0.200     0.031    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.472ns (46.104%)  route 0.552ns (53.896%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.222    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[3]_P[15])
                                                      0.308     0.168 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          0.330     0.497    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.879    -0.718    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.166    
                         clock uncertainty            0.200     0.034    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        4.178ns  (logic 1.701ns (40.712%)  route 2.477ns (59.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.700     9.308    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    10.336 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    10.401    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.826 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.960    12.786    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[6]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.910 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.452    13.362    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.486 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.486    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505    18.639    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.302    18.942    
                         clock uncertainty           -0.200    18.742    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.077    18.819    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  5.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.294ns (36.586%)  route 0.510ns (63.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.600    -0.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.290 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.454     0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[3]
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.208 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3/O
                         net (fo=1, routed)           0.056     0.264    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.200    -0.014    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     0.106    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.246ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.872ns (25.775%)  route 2.511ns (74.225%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.419    -0.290 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           1.129     0.840    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.299     1.139 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6/O
                         net (fo=4, routed)           0.817     1.956    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_6_n_0
    SLICE_X11Y7          LUT3 (Prop_lut3_I2_O)        0.154     2.110 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.565     2.674    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[7]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_D)       -0.265    18.920    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.920    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.246    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             16.991ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.773ns (28.656%)  route 1.925ns (71.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.564     1.989    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    18.643    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.622    19.265    
                         clock uncertainty           -0.080    19.185    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    18.980    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.980    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 16.991    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    

Slack (MET) :             17.136ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.773ns (30.235%)  route 1.784ns (69.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.684    -0.709    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.478    -0.231 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           1.361     1.130    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.295     1.425 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.423     1.848    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg0
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.625    19.269    
                         clock uncertainty           -0.080    19.189    
    SLICE_X11Y6          FDCE (Setup_fdce_C_CE)      -0.205    18.984    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                          -1.848    
  -------------------------------------------------------------------
                         slack                                 17.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.130%)  route 0.164ns (46.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=5, routed)           0.164    -0.223    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X10Y8          LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
                         clock pessimism              0.250    -0.512    
                         clock uncertainty            0.080    -0.432    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.121    -0.311    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.088    -0.290    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.098    -0.192 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[8]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.326    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.016%)  route 0.178ns (45.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=8, routed)           0.178    -0.185    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X12Y6          LUT6 (Prop_lut6_I0_O)        0.045    -0.140 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X12Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.080    -0.431    
    SLICE_X12Y6          FDCE (Hold_fdce_C_D)         0.120    -0.311    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/Q
                         net (fo=13, routed)          0.177    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/r[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.235    -0.531    
                         clock uncertainty            0.080    -0.451    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120    -0.331    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.191    -0.195    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.042    -0.153 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[8]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.107    -0.341    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.079%)  route 0.185ns (46.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.185    -0.178    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.045    -0.133 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__0[9]
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.121    -0.326    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.688%)  route 0.181ns (49.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.568    -0.527    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.181    -0.205    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[5]
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.836    -0.761    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.234    -0.527    
                         clock uncertainty            0.080    -0.447    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.092    -0.355    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.364 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=12, routed)          0.187    -0.176    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X10Y8          LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.131    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X10Y8          FDCE (Hold_fdce_C_D)         0.120    -0.328    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.182    -0.204    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.045    -0.159 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/p_0_in__1[0]
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.092    -0.356    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.764%)  route 0.201ns (49.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.567    -0.528    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.364 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/Q[1]
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.043    -0.120 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.234    -0.528    
                         clock uncertainty            0.080    -0.448    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.131    -0.317    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        4.178ns  (logic 1.701ns (40.712%)  route 2.477ns (59.288%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.692ns = ( 9.308 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.700     9.308    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    10.336 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CASCADEOUTB
                         net (fo=1, routed)           0.065    10.401    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6_n_1
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    10.826 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_6/DOBDO[0]
                         net (fo=1, routed)           1.960    12.786    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[6]
    SLICE_X10Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.910 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2/O
                         net (fo=1, routed)           0.452    13.362    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_2_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.486 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.486    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.505    18.639    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.302    18.942    
                         clock uncertainty           -0.200    18.742    
    SLICE_X10Y13         FDRE (Setup_fdre_C_D)        0.077    18.819    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.819    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  5.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.294ns (36.586%)  route 0.510ns (63.414%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.600    -0.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204    -0.290 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           0.454     0.163    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_data[3]
    SLICE_X10Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.208 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3/O
                         net (fo=1, routed)           0.056     0.264    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_3_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.045     0.309 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/vga_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]_0
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.831    -0.766    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y13         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]/C
                         clock pessimism              0.552    -0.214    
                         clock uncertainty            0.200    -0.014    
    SLICE_X10Y13         FDRE (Hold_fdre_C_D)         0.120     0.106    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.386    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.429ns  (logic 0.642ns (18.723%)  route 2.787ns (81.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.797    12.715    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y5          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.277%)  route 1.001ns (82.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.518     0.679    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.342    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.342    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.386    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.386    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.429ns  (logic 0.642ns (18.723%)  route 2.787ns (81.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.797    12.715    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y5          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.200    18.747    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.428    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  5.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.102    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.277%)  route 1.001ns (82.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.518     0.679    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X10Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.077    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.756    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.387    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.429ns  (logic 0.642ns (18.723%)  route 2.787ns (81.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.797    12.715    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y5          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  5.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.277%)  route 1.001ns (82.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.518     0.679    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.757    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    18.343    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.343    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.361    18.387    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.478ns  (logic 0.642ns (18.457%)  route 2.836ns (81.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.846    12.765    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y6          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y6          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y6          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns)
  Data Path Delay:        3.429ns  (logic 0.642ns (18.723%)  route 2.787ns (81.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 18.644 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 9.286 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.679     9.286    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.518     9.804 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.990    10.794    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.124    10.918 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          1.797    12.715    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y5          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.510    18.644    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y5          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                         clock pessimism              0.302    18.947    
                         clock uncertainty           -0.199    18.748    
    SLICE_X10Y5          FDCE (Recov_fdce_C_CLR)     -0.319    18.429    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.429    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  5.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.209ns (18.231%)  route 0.937ns (81.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.454     0.616    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X11Y7          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X11Y7          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.103    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.209ns (17.277%)  route 1.001ns (82.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.564    -0.531    design_1_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X12Y13         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.367 r  design_1_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.483     0.116    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/s00_axi_aresetn
    SLICE_X22Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.161 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_2/O
                         net (fo=39, routed)          0.518     0.679    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/AR[0]
    SLICE_X10Y8          FDCE                                         f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.835    -0.762    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X10Y8          FDCE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.199    -0.011    
    SLICE_X10Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.078    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.757    





