
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011198  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08011468  08011468  00012468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011578  08011578  00012578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011580  08011580  00012580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011584  08011584  00012584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000168  24000000  08011588  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000012c4  24000168  080116f0  00013168  2**2
                  ALLOC
  8 ._user_heap_stack 00004004  2400142c  080116f0  0001342c  2**0
                  ALLOC
  9 .RAM_D2       00001000  30000000  30000000  00014000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ARM.attributes 0000002e  00000000  00000000  00015000  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002d84a  00000000  00000000  0001502e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000517a  00000000  00000000  00042878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002428  00000000  00000000  000479f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001c06  00000000  00000000  00049e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003c49e  00000000  00000000  0004ba26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002e20e  00000000  00000000  00087ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017d5f4  00000000  00000000  000b60d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  002336c6  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a5e4  00000000  00000000  0023370c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000099  00000000  00000000  0023dcf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000168 	.word	0x24000168
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08011450 	.word	0x08011450

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400016c 	.word	0x2400016c
 800030c:	08011450 	.word	0x08011450

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006e0:	f000 fe56 	bl	8001390 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006e4:	f001 fdb8 	bl	8002258 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e8:	f000 f838 	bl	800075c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006ec:	f000 f8a4 	bl	8000838 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006f0:	f000 fd5a 	bl	80011a8 <MX_GPIO_Init>
  MX_PSSI_Init();
 80006f4:	f000 fa76 	bl	8000be4 <MX_PSSI_Init>
  MX_USB_DEVICE_Init();
 80006f8:	f00f f9ea 	bl	800fad0 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 80006fc:	f000 f8ce 	bl	800089c <MX_ADC1_Init>
  MX_ADC2_Init();
 8000700:	f000 f946 	bl	8000990 <MX_ADC2_Init>
  MX_SPI1_Init();
 8000704:	f000 fa94 	bl	8000c30 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000708:	f000 fae8 	bl	8000cdc <MX_SPI2_Init>
  MX_SPI3_Init();
 800070c:	f000 fb3c 	bl	8000d88 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000710:	f000 fb90 	bl	8000e34 <MX_TIM1_Init>
  MX_UART8_Init();
 8000714:	f000 fcfc 	bl	8001110 <MX_UART8_Init>
  MX_FDCAN1_Init();
 8000718:	f000 f9a2 	bl	8000a60 <MX_FDCAN1_Init>
  MX_TIM15_Init();
 800071c:	f000 fc1a 	bl	8000f54 <MX_TIM15_Init>
  MX_UART4_Init();
 8000720:	f000 fcaa 	bl	8001078 <MX_UART4_Init>
  MX_OCTOSPI1_Init();
 8000724:	f000 fa00 	bl	8000b28 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_PWREx_EnableUSBVoltageDetector();
 8000728:	f006 fa2e 	bl	8006b88 <HAL_PWREx_EnableUSBVoltageDetector>
  HAL_Delay(200);
 800072c:	20c8      	movs	r0, #200	@ 0xc8
 800072e:	f001 fe25 	bl	800237c <HAL_Delay>
  MX_USB_DEVICE_Init();
 8000732:	f00f f9cd 	bl	800fad0 <MX_USB_DEVICE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
	  	printf("System Alive");
 8000736:	4807      	ldr	r0, [pc, #28]	@ (8000754 <main+0x78>)
 8000738:	f010 f810 	bl	801075c <iprintf>
        /* 1. Blink LED (Visual confirmation the CPU hasn't crashed) */
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10); // Update Pin to match your board
 800073c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <main+0x7c>)
 8000742:	f004 f83e 	bl	80047c2 <HAL_GPIO_TogglePin>

        /* 3. Wait */
        HAL_Delay(500);
 8000746:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800074a:	f001 fe17 	bl	800237c <HAL_Delay>
	  	printf("System Alive");
 800074e:	bf00      	nop
 8000750:	e7f1      	b.n	8000736 <main+0x5a>
 8000752:	bf00      	nop
 8000754:	08011468 	.word	0x08011468
 8000758:	58020000 	.word	0x58020000

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b09c      	sub	sp, #112	@ 0x70
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	224c      	movs	r2, #76	@ 0x4c
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f010 f84b 	bl	8010806 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2220      	movs	r2, #32
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f010 f845 	bl	8010806 <memset>

  /* 1. Power Setup for VOS0 (Max Speed) */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800077c:	2002      	movs	r0, #2
 800077e:	f006 f9c9 	bl	8006b14 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b2b      	ldr	r3, [pc, #172]	@ (8000834 <SystemClock_Config+0xd8>)
 8000788:	699b      	ldr	r3, [r3, #24]
 800078a:	4a2a      	ldr	r2, [pc, #168]	@ (8000834 <SystemClock_Config+0xd8>)
 800078c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000790:	6193      	str	r3, [r2, #24]
 8000792:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <SystemClock_Config+0xd8>)
 8000794:	699b      	ldr	r3, [r3, #24]
 8000796:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800079e:	bf00      	nop
 80007a0:	4b24      	ldr	r3, [pc, #144]	@ (8000834 <SystemClock_Config+0xd8>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007ac:	d1f8      	bne.n	80007a0 <SystemClock_Config+0x44>

  /* 2. PLL1 Setup (System Clock) - Aiming for 550MHz */
  /* HSE = 25MHz (Assumption based on your M=2) */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ae:	2301      	movs	r3, #1
 80007b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b8:	2302      	movs	r3, #2
 80007ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007bc:	2302      	movs	r3, #2
 80007be:	64fb      	str	r3, [r7, #76]	@ 0x4c

  RCC_OscInitStruct.PLL.PLLM = 2;   // Ref = 25MHz / 2 = 12.5 MHz
 80007c0:	2302      	movs	r3, #2
 80007c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 88;  // VCO = 12.5 * 88 = 1100 MHz
 80007c4:	2358      	movs	r3, #88	@ 0x58
 80007c6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;   // SysClk = 1100 / 2 = 550 MHz
 80007c8:	2302      	movs	r3, #2
 80007ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 22;  // SPI1/2/3 = 1100 / 22 = 50 MHz (Safe)
 80007cc:	2316      	movs	r3, #22
 80007ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;   // Unused usually, set to 550MHz
 80007d0:	2302      	movs	r3, #2
 80007d2:	663b      	str	r3, [r7, #96]	@ 0x60

  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007d4:	230c      	movs	r3, #12
 80007d6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007d8:	2300      	movs	r3, #0
 80007da:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007dc:	2300      	movs	r3, #0
 80007de:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007e4:	4618      	mov	r0, r3
 80007e6:	f006 f9df 	bl	8006ba8 <HAL_RCC_OscConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007f0:	f000 fe15 	bl	800141e <Error_Handler>
  }

  /* 3. Bus Dividers */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f4:	233f      	movs	r3, #63	@ 0x3f
 80007f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f8:	2303      	movs	r3, #3
 80007fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1; // 550 MHz
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;   // 275 MHz
 8000800:	2308      	movs	r3, #8
 8000802:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  // 137.5 MHz
 8000804:	2340      	movs	r3, #64	@ 0x40
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV4;  // 137.5 MHz (More stable than DIV8)
 8000808:	2350      	movs	r3, #80	@ 0x50
 800080a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;  // 137.5 MHz
 800080c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000810:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;  // 137.5 MHz
 8000812:	2340      	movs	r3, #64	@ 0x40
 8000814:	623b      	str	r3, [r7, #32]

  /* CRITICAL: Use FLASH_LATENCY_6 or 7 for 550MHz. Latency 3 will crash. */
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2107      	movs	r1, #7
 800081a:	4618      	mov	r0, r3
 800081c:	f006 fd9e 	bl	800735c <HAL_RCC_ClockConfig>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000826:	f000 fdfa 	bl	800141e <Error_Handler>
  }
}
 800082a:	bf00      	nop
 800082c:	3770      	adds	r7, #112	@ 0x70
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <PeriphCommonClock_Config>:

void PeriphCommonClock_Config(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b0ae      	sub	sp, #184	@ 0xb8
 800083c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800083e:	463b      	mov	r3, r7
 8000840:	22b8      	movs	r2, #184	@ 0xb8
 8000842:	2100      	movs	r1, #0
 8000844:	4618      	mov	r0, r3
 8000846:	f00f ffde 	bl	8010806 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_OSPI;
 800084a:	f04f 7202 	mov.w	r2, #34078720	@ 0x2080000
 800084e:	f04f 0300 	mov.w	r3, #0
 8000852:	e9c7 2300 	strd	r2, r3, [r7]

  /* PLL2 Setup for ADC and OSPI */
  /* Ref = 12.5 MHz (Inherits HSE/M from PLL1) */

  /* Goal: ADC = 50 MHz (Max), OSPI = 200 MHz (Fast) */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000856:	2302      	movs	r3, #2
 8000858:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32; // VCO = 12.5 * 32 = 400 MHz
 800085a:	2320      	movs	r3, #32
 800085c:	60fb      	str	r3, [r7, #12]

  /* ADC Clock = VCO / P = 400 / 8 = 50 MHz */
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 800085e:	2308      	movs	r3, #8
 8000860:	613b      	str	r3, [r7, #16]

  /* OSPI Clock = VCO / R = 400 / 2 = 200 MHz */
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000862:	2302      	movs	r3, #2
 8000864:	61bb      	str	r3, [r7, #24]

  /* Unused Q */
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000866:	2302      	movs	r3, #2
 8000868:	617b      	str	r3, [r7, #20]

  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800086a:	23c0      	movs	r3, #192	@ 0xc0
 800086c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24

  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000876:	2300      	movs	r3, #0
 8000878:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 800087c:	2320      	movs	r3, #32
 800087e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000880:	463b      	mov	r3, r7
 8000882:	4618      	mov	r0, r3
 8000884:	f007 f8f6 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 800088e:	f000 fdc6 	bl	800141e <Error_Handler>
  }
}
 8000892:	bf00      	nop
 8000894:	37b8      	adds	r7, #184	@ 0xb8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
	...

0800089c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b08c      	sub	sp, #48	@ 0x30
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80008a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a6:	2200      	movs	r2, #0
 80008a8:	601a      	str	r2, [r3, #0]
 80008aa:	605a      	str	r2, [r3, #4]
 80008ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80008ae:	463b      	mov	r3, r7
 80008b0:	2224      	movs	r2, #36	@ 0x24
 80008b2:	2100      	movs	r1, #0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f00f ffa6 	bl	8010806 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80008ba:	4b32      	ldr	r3, [pc, #200]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008bc:	4a32      	ldr	r2, [pc, #200]	@ (8000988 <MX_ADC1_Init+0xec>)
 80008be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008c0:	4b30      	ldr	r3, [pc, #192]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80008c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008d2:	4b2c      	ldr	r3, [pc, #176]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008d4:	2204      	movs	r2, #4
 80008d6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008da:	2200      	movs	r2, #0
 80008dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008de:	4b29      	ldr	r3, [pc, #164]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80008e4:	4b27      	ldr	r3, [pc, #156]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008ea:	4b26      	ldr	r3, [pc, #152]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008f2:	4b24      	ldr	r3, [pc, #144]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008f8:	4b22      	ldr	r3, [pc, #136]	@ (8000984 <MX_ADC1_Init+0xe8>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008fe:	4b21      	ldr	r3, [pc, #132]	@ (8000984 <MX_ADC1_Init+0xe8>)
 8000900:	2200      	movs	r2, #0
 8000902:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000904:	4b1f      	ldr	r3, [pc, #124]	@ (8000984 <MX_ADC1_Init+0xe8>)
 8000906:	2200      	movs	r2, #0
 8000908:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800090a:	4b1e      	ldr	r3, [pc, #120]	@ (8000984 <MX_ADC1_Init+0xe8>)
 800090c:	2200      	movs	r2, #0
 800090e:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000910:	4b1c      	ldr	r3, [pc, #112]	@ (8000984 <MX_ADC1_Init+0xe8>)
 8000912:	2200      	movs	r2, #0
 8000914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000918:	4b1a      	ldr	r3, [pc, #104]	@ (8000984 <MX_ADC1_Init+0xe8>)
 800091a:	2201      	movs	r2, #1
 800091c:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800091e:	4819      	ldr	r0, [pc, #100]	@ (8000984 <MX_ADC1_Init+0xe8>)
 8000920:	f001 ffd0 	bl	80028c4 <HAL_ADC_Init>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800092a:	f000 fd78 	bl	800141e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000936:	4619      	mov	r1, r3
 8000938:	4812      	ldr	r0, [pc, #72]	@ (8000984 <MX_ADC1_Init+0xe8>)
 800093a:	f002 ffb3 	bl	80038a4 <HAL_ADCEx_MultiModeConfigChannel>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000944:	f000 fd6b 	bl	800141e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000948:	4b10      	ldr	r3, [pc, #64]	@ (800098c <MX_ADC1_Init+0xf0>)
 800094a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800094c:	2306      	movs	r3, #6
 800094e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000954:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000958:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800095a:	2304      	movs	r3, #4
 800095c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000962:	2300      	movs	r3, #0
 8000964:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000968:	463b      	mov	r3, r7
 800096a:	4619      	mov	r1, r3
 800096c:	4805      	ldr	r0, [pc, #20]	@ (8000984 <MX_ADC1_Init+0xe8>)
 800096e:	f002 f9b1 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000978:	f000 fd51 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800097c:	bf00      	nop
 800097e:	3730      	adds	r7, #48	@ 0x30
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	24000184 	.word	0x24000184
 8000988:	40022000 	.word	0x40022000
 800098c:	10c00010 	.word	0x10c00010

08000990 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000996:	1d3b      	adds	r3, r7, #4
 8000998:	2224      	movs	r2, #36	@ 0x24
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f00f ff32 	bl	8010806 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80009a2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000a58 <MX_ADC2_Init+0xc8>)
 80009a6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80009ae:	4b29      	ldr	r3, [pc, #164]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009b4:	4b27      	ldr	r3, [pc, #156]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009ba:	4b26      	ldr	r3, [pc, #152]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009bc:	2204      	movs	r2, #4
 80009be:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80009c0:	4b24      	ldr	r3, [pc, #144]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80009c6:	4b23      	ldr	r3, [pc, #140]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80009cc:	4b21      	ldr	r3, [pc, #132]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80009d2:	4b20      	ldr	r3, [pc, #128]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009da:	4b1e      	ldr	r3, [pc, #120]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009dc:	2200      	movs	r2, #0
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009ec:	4b19      	ldr	r3, [pc, #100]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009f2:	4b18      	ldr	r3, [pc, #96]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 80009f8:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000a00:	4b14      	ldr	r3, [pc, #80]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000a06:	4813      	ldr	r0, [pc, #76]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 8000a08:	f001 ff5c 	bl	80028c4 <HAL_ADC_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000a12:	f000 fd04 	bl	800141e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000a16:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <MX_ADC2_Init+0xcc>)
 8000a18:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a1a:	2306      	movs	r3, #6
 8000a1c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a22:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a26:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a28:	2304      	movs	r3, #4
 8000a2a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4806      	ldr	r0, [pc, #24]	@ (8000a54 <MX_ADC2_Init+0xc4>)
 8000a3c:	f002 f94a 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000a46:	f000 fcea 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	3728      	adds	r7, #40	@ 0x28
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	240001f4 	.word	0x240001f4
 8000a58:	40022100 	.word	0x40022100
 8000a5c:	21800100 	.word	0x21800100

08000a60 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000a64:	4b2e      	ldr	r3, [pc, #184]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a66:	4a2f      	ldr	r2, [pc, #188]	@ (8000b24 <MX_FDCAN1_Init+0xc4>)
 8000a68:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000a70:	4b2b      	ldr	r3, [pc, #172]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000a76:	4b2a      	ldr	r3, [pc, #168]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a7c:	4b28      	ldr	r3, [pc, #160]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000a82:	4b27      	ldr	r3, [pc, #156]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000a88:	4b25      	ldr	r3, [pc, #148]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a8a:	2210      	movs	r2, #16
 8000a8c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000a8e:	4b24      	ldr	r3, [pc, #144]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000a94:	4b22      	ldr	r3, [pc, #136]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000a9a:	4b21      	ldr	r3, [pc, #132]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000aa0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000aac:	4b1c      	ldr	r3, [pc, #112]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000aae:	2201      	movs	r2, #1
 8000ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000abe:	4b18      	ldr	r3, [pc, #96]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ac4:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000ad0:	4b13      	ldr	r3, [pc, #76]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000ad6:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000adc:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ade:	2204      	movs	r2, #4
 8000ae0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000aea:	2204      	movs	r2, #4
 8000aec:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000aee:	4b0c      	ldr	r3, [pc, #48]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000af4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000afa:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b00:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000b08:	2204      	movs	r2, #4
 8000b0a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b0c:	4804      	ldr	r0, [pc, #16]	@ (8000b20 <MX_FDCAN1_Init+0xc0>)
 8000b0e:	f003 f933 	bl	8003d78 <HAL_FDCAN_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000b18:	f000 fc81 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	24000264 	.word	0x24000264
 8000b24:	4000a000 	.word	0x4000a000

08000b28 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b086      	sub	sp, #24
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000b2e:	463b      	mov	r3, r7
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
 8000b3c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000b3e:	4b27      	ldr	r3, [pc, #156]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b40:	4a27      	ldr	r2, [pc, #156]	@ (8000be0 <MX_OCTOSPI1_Init+0xb8>)
 8000b42:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000b44:	4b25      	ldr	r3, [pc, #148]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000b4a:	4b24      	ldr	r3, [pc, #144]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000b50:	4b22      	ldr	r3, [pc, #136]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000b56:	4b21      	ldr	r3, [pc, #132]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b58:	2220      	movs	r2, #32
 8000b5a:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b5e:	2201      	movs	r2, #1
 8000b60:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000b62:	4b1e      	ldr	r3, [pc, #120]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000b68:	4b1c      	ldr	r3, [pc, #112]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8000b74:	4b19      	ldr	r3, [pc, #100]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000b7a:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8000b86:	4b15      	ldr	r3, [pc, #84]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000b8c:	4b13      	ldr	r3, [pc, #76]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b8e:	2208      	movs	r2, #8
 8000b90:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000b92:	4b12      	ldr	r3, [pc, #72]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8000b98:	4b10      	ldr	r3, [pc, #64]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000b9e:	480f      	ldr	r0, [pc, #60]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000ba0:	f003 fe2a 	bl	80047f8 <HAL_OSPI_Init>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8000baa:	f000 fc38 	bl	800141e <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000bb6:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000bba:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bbc:	463b      	mov	r3, r7
 8000bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_OCTOSPI1_Init+0xb4>)
 8000bc6:	f003 fee3 	bl	8004990 <HAL_OSPIM_Config>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8000bd0:	f000 fc25 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000bd4:	bf00      	nop
 8000bd6:	3718      	adds	r7, #24
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	24000304 	.word	0x24000304
 8000be0:	52005000 	.word	0x52005000

08000be4 <MX_PSSI_Init>:
  * @brief PSSI Initialization Function
  * @param None
  * @retval None
  */
static void MX_PSSI_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END PSSI_Init 0 */

  /* USER CODE BEGIN PSSI_Init 1 */

  /* USER CODE END PSSI_Init 1 */
  hpssi.Instance = PSSI;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000bea:	4a10      	ldr	r2, [pc, #64]	@ (8000c2c <MX_PSSI_Init+0x48>)
 8000bec:	601a      	str	r2, [r3, #0]
  hpssi.Init.DataWidth = HAL_PSSI_8BITS;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	605a      	str	r2, [r3, #4]
  hpssi.Init.BusWidth = HAL_PSSI_8LINES;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]
  hpssi.Init.ControlSignal = HAL_PSSI_DE_RDY_DISABLE;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	60da      	str	r2, [r3, #12]
  hpssi.Init.ClockPolarity = HAL_PSSI_FALLING_EDGE;
 8000c00:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	611a      	str	r2, [r3, #16]
  hpssi.Init.DataEnablePolarity = HAL_PSSI_DEPOL_ACTIVE_LOW;
 8000c06:	4b08      	ldr	r3, [pc, #32]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	615a      	str	r2, [r3, #20]
  hpssi.Init.ReadyPolarity = HAL_PSSI_RDYPOL_ACTIVE_LOW;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	619a      	str	r2, [r3, #24]
  if (HAL_PSSI_Init(&hpssi) != HAL_OK)
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <MX_PSSI_Init+0x44>)
 8000c14:	f005 ff3a 	bl	8006a8c <HAL_PSSI_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_PSSI_Init+0x3e>
  {
    Error_Handler();
 8000c1e:	f000 fbfe 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN PSSI_Init 2 */

  /* USER CODE END PSSI_Init 2 */

}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	24000360 	.word	0x24000360
 8000c2c:	48020400 	.word	0x48020400

08000c30 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c34:	4b27      	ldr	r3, [pc, #156]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c36:	4a28      	ldr	r2, [pc, #160]	@ (8000cd8 <MX_SPI1_Init+0xa8>)
 8000c38:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c3a:	4b26      	ldr	r3, [pc, #152]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c3c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000c40:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000c42:	4b24      	ldr	r3, [pc, #144]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c44:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c48:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c4a:	4b22      	ldr	r3, [pc, #136]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c4c:	2203      	movs	r2, #3
 8000c4e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c50:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c5e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000c62:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c64:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c70:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c76:	4b17      	ldr	r3, [pc, #92]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000c7c:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c82:	4b14      	ldr	r3, [pc, #80]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c84:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c88:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c8a:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c90:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c96:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000cba:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <MX_SPI1_Init+0xa4>)
 8000cc2:	f009 fabd 	bl	800a240 <HAL_SPI_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000ccc:	f000 fba7 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	24000398 	.word	0x24000398
 8000cd8:	40013000 	.word	0x40013000

08000cdc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ce0:	4b27      	ldr	r3, [pc, #156]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000ce2:	4a28      	ldr	r2, [pc, #160]	@ (8000d84 <MX_SPI2_Init+0xa8>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ce6:	4b26      	ldr	r3, [pc, #152]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000ce8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000cec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000cee:	4b24      	ldr	r3, [pc, #144]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cf4:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000cf6:	2203      	movs	r2, #3
 8000cf8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cfa:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d00:	4b1f      	ldr	r3, [pc, #124]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d06:	4b1e      	ldr	r3, [pc, #120]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d08:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d0c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d14:	4b1a      	ldr	r3, [pc, #104]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d20:	4b17      	ldr	r3, [pc, #92]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d2c:	4b14      	ldr	r3, [pc, #80]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d32:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000d34:	4b12      	ldr	r3, [pc, #72]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d3a:	4b11      	ldr	r3, [pc, #68]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d40:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d52:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d58:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d5e:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d6a:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <MX_SPI2_Init+0xa4>)
 8000d6c:	f009 fa68 	bl	800a240 <HAL_SPI_Init>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000d76:	f000 fb52 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	24000420 	.word	0x24000420
 8000d84:	40003800 	.word	0x40003800

08000d88 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000d8c:	4b27      	ldr	r3, [pc, #156]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000d8e:	4a28      	ldr	r2, [pc, #160]	@ (8000e30 <MX_SPI3_Init+0xa8>)
 8000d90:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000d92:	4b26      	ldr	r3, [pc, #152]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000d94:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d98:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000d9a:	4b24      	ldr	r3, [pc, #144]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000d9c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000da0:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000da2:	4b22      	ldr	r3, [pc, #136]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000da4:	2203      	movs	r2, #3
 8000da6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000da8:	4b20      	ldr	r3, [pc, #128]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000dae:	4b1f      	ldr	r3, [pc, #124]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000db4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000db6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000dba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dc2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dce:	4b17      	ldr	r3, [pc, #92]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000dd4:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000dda:	4b14      	ldr	r3, [pc, #80]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000ddc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000de0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000de2:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000de8:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000dee:	4b0f      	ldr	r3, [pc, #60]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000df4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e00:	4b0a      	ldr	r3, [pc, #40]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e06:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e0c:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000e18:	4804      	ldr	r0, [pc, #16]	@ (8000e2c <MX_SPI3_Init+0xa4>)
 8000e1a:	f009 fa11 	bl	800a240 <HAL_SPI_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000e24:	f000 fafb 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	240004a8 	.word	0x240004a8
 8000e30:	40003c00 	.word	0x40003c00

08000e34 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b098      	sub	sp, #96	@ 0x60
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	601a      	str	r2, [r3, #0]
 8000e4e:	605a      	str	r2, [r3, #4]
 8000e50:	609a      	str	r2, [r3, #8]
 8000e52:	60da      	str	r2, [r3, #12]
 8000e54:	611a      	str	r2, [r3, #16]
 8000e56:	615a      	str	r2, [r3, #20]
 8000e58:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2234      	movs	r2, #52	@ 0x34
 8000e5e:	2100      	movs	r1, #0
 8000e60:	4618      	mov	r0, r3
 8000e62:	f00f fcd0 	bl	8010806 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e66:	4b39      	ldr	r3, [pc, #228]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e68:	4a39      	ldr	r2, [pc, #228]	@ (8000f50 <MX_TIM1_Init+0x11c>)
 8000e6a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e6c:	4b37      	ldr	r3, [pc, #220]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e72:	4b36      	ldr	r3, [pc, #216]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e78:	4b34      	ldr	r3, [pc, #208]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e7a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e7e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e80:	4b32      	ldr	r3, [pc, #200]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e86:	4b31      	ldr	r3, [pc, #196]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e92:	482e      	ldr	r0, [pc, #184]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000e94:	f009 fb13 	bl	800a4be <HAL_TIM_PWM_Init>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d001      	beq.n	8000ea2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000e9e:	f000 fabe 	bl	800141e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4825      	ldr	r0, [pc, #148]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000eb6:	f009 ffef 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000ec0:	f000 faad 	bl	800141e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ec4:	2360      	movs	r3, #96	@ 0x60
 8000ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ee0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000ee4:	2208      	movs	r2, #8
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4818      	ldr	r0, [pc, #96]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000eea:	f009 fb3f 	bl	800a56c <HAL_TIM_PWM_ConfigChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000ef4:	f000 fa93 	bl	800141e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f00:	2300      	movs	r3, #0
 8000f02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f24:	2300      	movs	r3, #0
 8000f26:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f28:	1d3b      	adds	r3, r7, #4
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000f2e:	f00a f84f 	bl	800afd0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8000f38:	f000 fa71 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f3c:	4803      	ldr	r0, [pc, #12]	@ (8000f4c <MX_TIM1_Init+0x118>)
 8000f3e:	f000 febf 	bl	8001cc0 <HAL_TIM_MspPostInit>

}
 8000f42:	bf00      	nop
 8000f44:	3760      	adds	r7, #96	@ 0x60
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	24000530 	.word	0x24000530
 8000f50:	40010000 	.word	0x40010000

08000f54 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b098      	sub	sp, #96	@ 0x60
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f5a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f66:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]
 8000f76:	615a      	str	r2, [r3, #20]
 8000f78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2234      	movs	r2, #52	@ 0x34
 8000f7e:	2100      	movs	r1, #0
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00f fc40 	bl	8010806 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000f86:	4b3a      	ldr	r3, [pc, #232]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000f88:	4a3a      	ldr	r2, [pc, #232]	@ (8001074 <MX_TIM15_Init+0x120>)
 8000f8a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000f8c:	4b38      	ldr	r3, [pc, #224]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f92:	4b37      	ldr	r3, [pc, #220]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000f98:	4b35      	ldr	r3, [pc, #212]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000f9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f9e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa0:	4b33      	ldr	r3, [pc, #204]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000fa6:	4b32      	ldr	r3, [pc, #200]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fac:	4b30      	ldr	r3, [pc, #192]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000fb2:	482f      	ldr	r0, [pc, #188]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000fb4:	f009 fa83 	bl	800a4be <HAL_TIM_PWM_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8000fbe:	f000 fa2e 	bl	800141e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000fca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4827      	ldr	r0, [pc, #156]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8000fd2:	f009 ff61 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8000fdc:	f000 fa1f 	bl	800141e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fe0:	2360      	movs	r3, #96	@ 0x60
 8000fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fec:	2300      	movs	r3, #0
 8000fee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ffc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001000:	2200      	movs	r2, #0
 8001002:	4619      	mov	r1, r3
 8001004:	481a      	ldr	r0, [pc, #104]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8001006:	f009 fab1 	bl	800a56c <HAL_TIM_PWM_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001010:	f000 fa05 	bl	800141e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001014:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001018:	2204      	movs	r2, #4
 800101a:	4619      	mov	r1, r3
 800101c:	4814      	ldr	r0, [pc, #80]	@ (8001070 <MX_TIM15_Init+0x11c>)
 800101e:	f009 faa5 	bl	800a56c <HAL_TIM_PWM_ConfigChannel>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001028:	f000 f9f9 	bl	800141e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800102c:	2300      	movs	r3, #0
 800102e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001040:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001044:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	4619      	mov	r1, r3
 8001052:	4807      	ldr	r0, [pc, #28]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8001054:	f009 ffbc 	bl	800afd0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 800105e:	f000 f9de 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8001062:	4803      	ldr	r0, [pc, #12]	@ (8001070 <MX_TIM15_Init+0x11c>)
 8001064:	f000 fe2c 	bl	8001cc0 <HAL_TIM_MspPostInit>

}
 8001068:	bf00      	nop
 800106a:	3760      	adds	r7, #96	@ 0x60
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	2400057c 	.word	0x2400057c
 8001074:	40014000 	.word	0x40014000

08001078 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800107c:	4b22      	ldr	r3, [pc, #136]	@ (8001108 <MX_UART4_Init+0x90>)
 800107e:	4a23      	ldr	r2, [pc, #140]	@ (800110c <MX_UART4_Init+0x94>)
 8001080:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001082:	4b21      	ldr	r3, [pc, #132]	@ (8001108 <MX_UART4_Init+0x90>)
 8001084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001088:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <MX_UART4_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b1d      	ldr	r3, [pc, #116]	@ (8001108 <MX_UART4_Init+0x90>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001096:	4b1c      	ldr	r3, [pc, #112]	@ (8001108 <MX_UART4_Init+0x90>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <MX_UART4_Init+0x90>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b19      	ldr	r3, [pc, #100]	@ (8001108 <MX_UART4_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <MX_UART4_Init+0x90>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ae:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <MX_UART4_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010b4:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <MX_UART4_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ba:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <MX_UART4_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80010c0:	4811      	ldr	r0, [pc, #68]	@ (8001108 <MX_UART4_Init+0x90>)
 80010c2:	f00a f811 	bl	800b0e8 <HAL_UART_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80010cc:	f000 f9a7 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d0:	2100      	movs	r1, #0
 80010d2:	480d      	ldr	r0, [pc, #52]	@ (8001108 <MX_UART4_Init+0x90>)
 80010d4:	f00b f91d 	bl	800c312 <HAL_UARTEx_SetTxFifoThreshold>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80010de:	f000 f99e 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010e2:	2100      	movs	r1, #0
 80010e4:	4808      	ldr	r0, [pc, #32]	@ (8001108 <MX_UART4_Init+0x90>)
 80010e6:	f00b f952 	bl	800c38e <HAL_UARTEx_SetRxFifoThreshold>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80010f0:	f000 f995 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80010f4:	4804      	ldr	r0, [pc, #16]	@ (8001108 <MX_UART4_Init+0x90>)
 80010f6:	f00b f8d3 	bl	800c2a0 <HAL_UARTEx_DisableFifoMode>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001100:	f000 f98d 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	240005c8 	.word	0x240005c8
 800110c:	40004c00 	.word	0x40004c00

08001110 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001114:	4b22      	ldr	r3, [pc, #136]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001116:	4a23      	ldr	r2, [pc, #140]	@ (80011a4 <MX_UART8_Init+0x94>)
 8001118:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800111a:	4b21      	ldr	r3, [pc, #132]	@ (80011a0 <MX_UART8_Init+0x90>)
 800111c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001120:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001122:	4b1f      	ldr	r3, [pc, #124]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001128:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <MX_UART8_Init+0x90>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001134:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001136:	220c      	movs	r2, #12
 8001138:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113a:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <MX_UART8_Init+0x90>)
 800113c:	2200      	movs	r2, #0
 800113e:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001140:	4b17      	ldr	r3, [pc, #92]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001142:	2200      	movs	r2, #0
 8001144:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001146:	4b16      	ldr	r3, [pc, #88]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001148:	2200      	movs	r2, #0
 800114a:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <MX_UART8_Init+0x90>)
 800114e:	2200      	movs	r2, #0
 8001150:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <MX_UART8_Init+0x90>)
 8001154:	2200      	movs	r2, #0
 8001156:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001158:	4811      	ldr	r0, [pc, #68]	@ (80011a0 <MX_UART8_Init+0x90>)
 800115a:	f009 ffc5 	bl	800b0e8 <HAL_UART_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001164:	f000 f95b 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001168:	2100      	movs	r1, #0
 800116a:	480d      	ldr	r0, [pc, #52]	@ (80011a0 <MX_UART8_Init+0x90>)
 800116c:	f00b f8d1 	bl	800c312 <HAL_UARTEx_SetTxFifoThreshold>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8001176:	f000 f952 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800117a:	2100      	movs	r1, #0
 800117c:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <MX_UART8_Init+0x90>)
 800117e:	f00b f906 	bl	800c38e <HAL_UARTEx_SetRxFifoThreshold>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001188:	f000 f949 	bl	800141e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 800118c:	4804      	ldr	r0, [pc, #16]	@ (80011a0 <MX_UART8_Init+0x90>)
 800118e:	f00b f887 	bl	800c2a0 <HAL_UARTEx_DisableFifoMode>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001198:	f000 f941 	bl	800141e <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	2400065c 	.word	0x2400065c
 80011a4:	40007c00 	.word	0x40007c00

080011a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011be:	4b6e      	ldr	r3, [pc, #440]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c4:	4a6c      	ldr	r2, [pc, #432]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011c6:	f043 0310 	orr.w	r3, r3, #16
 80011ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ce:	4b6a      	ldr	r3, [pc, #424]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	f003 0310 	and.w	r3, r3, #16
 80011d8:	61bb      	str	r3, [r7, #24]
 80011da:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011dc:	4b66      	ldr	r3, [pc, #408]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e2:	4a65      	ldr	r2, [pc, #404]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ec:	4b62      	ldr	r3, [pc, #392]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 80011fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001200:	4a5d      	ldr	r2, [pc, #372]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001206:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120a:	4b5b      	ldr	r3, [pc, #364]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 800120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001214:	613b      	str	r3, [r7, #16]
 8001216:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	4b57      	ldr	r3, [pc, #348]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 800121a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121e:	4a56      	ldr	r2, [pc, #344]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001228:	4b53      	ldr	r3, [pc, #332]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 800122a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	4b50      	ldr	r3, [pc, #320]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001238:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800123c:	4a4e      	ldr	r2, [pc, #312]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 800123e:	f043 0302 	orr.w	r3, r3, #2
 8001242:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001246:	4b4c      	ldr	r3, [pc, #304]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001248:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	60bb      	str	r3, [r7, #8]
 8001252:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001254:	4b48      	ldr	r3, [pc, #288]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125a:	4a47      	ldr	r2, [pc, #284]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 800125c:	f043 0308 	orr.w	r3, r3, #8
 8001260:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001264:	4b44      	ldr	r3, [pc, #272]	@ (8001378 <MX_GPIO_Init+0x1d0>)
 8001266:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001272:	2200      	movs	r2, #0
 8001274:	f24c 7198 	movw	r1, #51096	@ 0xc798
 8001278:	4840      	ldr	r0, [pc, #256]	@ (800137c <MX_GPIO_Init+0x1d4>)
 800127a:	f003 fa89 	bl	8004790 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 8001284:	483e      	ldr	r0, [pc, #248]	@ (8001380 <MX_GPIO_Init+0x1d8>)
 8001286:	f003 fa83 	bl	8004790 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001290:	483c      	ldr	r0, [pc, #240]	@ (8001384 <MX_GPIO_Init+0x1dc>)
 8001292:	f003 fa7d 	bl	8004790 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 8001296:	f241 0304 	movw	r3, #4100	@ 0x1004
 800129a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129c:	2300      	movs	r3, #0
 800129e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	4834      	ldr	r0, [pc, #208]	@ (800137c <MX_GPIO_Init+0x1d4>)
 80012ac:	f003 f8c8 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE4 PE7 PE8
                           PE9 PE10 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 80012b0:	f24c 7398 	movw	r3, #51096	@ 0xc798
 80012b4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b6:	2301      	movs	r3, #1
 80012b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012be:	2300      	movs	r3, #0
 80012c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012c2:	f107 031c 	add.w	r3, r7, #28
 80012c6:	4619      	mov	r1, r3
 80012c8:	482c      	ldr	r0, [pc, #176]	@ (800137c <MX_GPIO_Init+0x1d4>)
 80012ca:	f003 f8b9 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80012ce:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80012d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d4:	2300      	movs	r3, #0
 80012d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012dc:	f107 031c 	add.w	r3, r7, #28
 80012e0:	4619      	mov	r1, r3
 80012e2:	4829      	ldr	r0, [pc, #164]	@ (8001388 <MX_GPIO_Init+0x1e0>)
 80012e4:	f003 f8ac 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80012e8:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 80012ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012fa:	f107 031c 	add.w	r3, r7, #28
 80012fe:	4619      	mov	r1, r3
 8001300:	481f      	ldr	r0, [pc, #124]	@ (8001380 <MX_GPIO_Init+0x1d8>)
 8001302:	f003 f89d 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 PD11 PD13
                           PD14 PD15 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13
 8001306:	f64e 6304 	movw	r3, #60932	@ 0xee04
 800130a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	4819      	ldr	r0, [pc, #100]	@ (8001380 <MX_GPIO_Init+0x1d8>)
 800131c:	f003 f890 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001320:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2300      	movs	r3, #0
 8001330:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	f107 031c 	add.w	r3, r7, #28
 8001336:	4619      	mov	r1, r3
 8001338:	4812      	ldr	r0, [pc, #72]	@ (8001384 <MX_GPIO_Init+0x1dc>)
 800133a:	f003 f881 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800133e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001342:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001344:	2300      	movs	r3, #0
 8001346:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001348:	2300      	movs	r3, #0
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	480c      	ldr	r0, [pc, #48]	@ (8001384 <MX_GPIO_Init+0x1dc>)
 8001354:	f003 f874 	bl	8004440 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001358:	2350      	movs	r3, #80	@ 0x50
 800135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800135c:	2303      	movs	r3, #3
 800135e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	4808      	ldr	r0, [pc, #32]	@ (800138c <MX_GPIO_Init+0x1e4>)
 800136c:	f003 f868 	bl	8004440 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	@ 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	58024400 	.word	0x58024400
 800137c:	58021000 	.word	0x58021000
 8001380:	58020c00 	.word	0x58020c00
 8001384:	58020000 	.word	0x58020000
 8001388:	58020800 	.word	0x58020800
 800138c:	58020400 	.word	0x58020400

08001390 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001396:	463b      	mov	r3, r7
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]

  HAL_MPU_Disable();
 80013a2:	f002 fc71 	bl	8003c88 <HAL_MPU_Disable>

  /* Region 0: Full 4GB background - No Access (Safety) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80013a6:	2301      	movs	r3, #1
 80013a8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80013b2:	231f      	movs	r3, #31
 80013b4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80013b6:	2387      	movs	r3, #135	@ 0x87
 80013b8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80013be:	2300      	movs	r3, #0
 80013c0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80013c2:	2301      	movs	r3, #1
 80013c4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80013c6:	2301      	movs	r3, #1
 80013c8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80013d2:	463b      	mov	r3, r7
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fc8f 	bl	8003cf8 <HAL_MPU_ConfigRegion>

  /* Region 1: Internal RAM (AXI SRAM) - Cacheable & Executable */
  /* Essential for High Performance at 550MHz */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80013da:	2301      	movs	r3, #1
 80013dc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80013de:	2301      	movs	r3, #1
 80013e0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 80013e2:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 80013e6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80013e8:	2312      	movs	r3, #18
 80013ea:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80013f4:	2303      	movs	r3, #3
 80013f6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE; // Allow Code Exec
 80013f8:	2300      	movs	r3, #0
 80013fa:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80013fc:	2301      	movs	r3, #1
 80013fe:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001400:	2301      	movs	r3, #1
 8001402:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001404:	2301      	movs	r3, #1
 8001406:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001408:	463b      	mov	r3, r7
 800140a:	4618      	mov	r0, r3
 800140c:	f002 fc74 	bl	8003cf8 <HAL_MPU_ConfigRegion>

  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001410:	2004      	movs	r0, #4
 8001412:	f002 fc51 	bl	8003cb8 <HAL_MPU_Enable>
}
 8001416:	bf00      	nop
 8001418:	3710      	adds	r7, #16
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141e:	b480      	push	{r7}
 8001420:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001422:	b672      	cpsid	i
}
 8001424:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001426:	bf00      	nop
 8001428:	e7fd      	b.n	8001426 <Error_Handler+0x8>
	...

0800142c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001432:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <HAL_MspInit+0x30>)
 8001434:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001438:	4a08      	ldr	r2, [pc, #32]	@ (800145c <HAL_MspInit+0x30>)
 800143a:	f043 0302 	orr.w	r3, r3, #2
 800143e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_MspInit+0x30>)
 8001444:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001448:	f003 0302 	and.w	r3, r3, #2
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	58024400 	.word	0x58024400

08001460 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	@ 0x30
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a46      	ldr	r2, [pc, #280]	@ (8001598 <HAL_ADC_MspInit+0x138>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d14e      	bne.n	8001520 <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001482:	4b46      	ldr	r3, [pc, #280]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	3301      	adds	r3, #1
 8001488:	4a44      	ldr	r2, [pc, #272]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 800148a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800148c:	4b43      	ldr	r3, [pc, #268]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d10e      	bne.n	80014b2 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001494:	4b42      	ldr	r3, [pc, #264]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 8001496:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800149a:	4a41      	ldr	r2, [pc, #260]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 800149c:	f043 0320 	orr.w	r3, r3, #32
 80014a0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80014a4:	4b3e      	ldr	r3, [pc, #248]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014a6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80014aa:	f003 0320 	and.w	r3, r3, #32
 80014ae:	61bb      	str	r3, [r7, #24]
 80014b0:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b2:	4b3b      	ldr	r3, [pc, #236]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014b8:	4a39      	ldr	r2, [pc, #228]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014ba:	f043 0304 	orr.w	r3, r3, #4
 80014be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014c2:	4b37      	ldr	r3, [pc, #220]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	617b      	str	r3, [r7, #20]
 80014ce:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b33      	ldr	r3, [pc, #204]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014d6:	4a32      	ldr	r2, [pc, #200]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014e0:	4b2f      	ldr	r3, [pc, #188]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 80014e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	613b      	str	r3, [r7, #16]
 80014ec:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_INP11
    PA0     ------> ADC1_INP16
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80014ee:	2312      	movs	r3, #18
 80014f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f2:	2303      	movs	r3, #3
 80014f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014fa:	f107 031c 	add.w	r3, r7, #28
 80014fe:	4619      	mov	r1, r3
 8001500:	4828      	ldr	r0, [pc, #160]	@ (80015a4 <HAL_ADC_MspInit+0x144>)
 8001502:	f002 ff9d 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001506:	2301      	movs	r3, #1
 8001508:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800150a:	2303      	movs	r3, #3
 800150c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001512:	f107 031c 	add.w	r3, r7, #28
 8001516:	4619      	mov	r1, r3
 8001518:	4823      	ldr	r0, [pc, #140]	@ (80015a8 <HAL_ADC_MspInit+0x148>)
 800151a:	f002 ff91 	bl	8004440 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 800151e:	e037      	b.n	8001590 <HAL_ADC_MspInit+0x130>
  else if(hadc->Instance==ADC2)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a21      	ldr	r2, [pc, #132]	@ (80015ac <HAL_ADC_MspInit+0x14c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d132      	bne.n	8001590 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800152a:	4b1c      	ldr	r3, [pc, #112]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3301      	adds	r3, #1
 8001530:	4a1a      	ldr	r2, [pc, #104]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 8001532:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001534:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_ADC_MspInit+0x13c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d10e      	bne.n	800155a <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800153c:	4b18      	ldr	r3, [pc, #96]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 800153e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001542:	4a17      	ldr	r2, [pc, #92]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 8001544:	f043 0320 	orr.w	r3, r3, #32
 8001548:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 800154e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001552:	f003 0320 	and.w	r3, r3, #32
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155a:	4b11      	ldr	r3, [pc, #68]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 800155c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001560:	4a0f      	ldr	r2, [pc, #60]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800156a:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <HAL_ADC_MspInit+0x140>)
 800156c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001570:	f003 0304 	and.w	r3, r3, #4
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001578:	2320      	movs	r3, #32
 800157a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800157c:	2303      	movs	r3, #3
 800157e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	2300      	movs	r3, #0
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	@ (80015a4 <HAL_ADC_MspInit+0x144>)
 800158c:	f002 ff58 	bl	8004440 <HAL_GPIO_Init>
}
 8001590:	bf00      	nop
 8001592:	3730      	adds	r7, #48	@ 0x30
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40022000 	.word	0x40022000
 800159c:	240006f0 	.word	0x240006f0
 80015a0:	58024400 	.word	0x58024400
 80015a4:	58020800 	.word	0x58020800
 80015a8:	58020000 	.word	0x58020000
 80015ac:	40022100 	.word	0x40022100

080015b0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b0b8      	sub	sp, #224	@ 0xe0
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c8:	f107 0310 	add.w	r3, r7, #16
 80015cc:	22b8      	movs	r2, #184	@ 0xb8
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f00f f918 	bl	8010806 <memset>
  if(hfdcan->Instance==FDCAN1)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a27      	ldr	r2, [pc, #156]	@ (8001678 <HAL_FDCAN_MspInit+0xc8>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d146      	bne.n	800166e <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80015e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015e4:	f04f 0300 	mov.w	r3, #0
 80015e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80015ec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80015f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015f2:	f107 0310 	add.w	r3, r7, #16
 80015f6:	4618      	mov	r0, r3
 80015f8:	f006 fa3c 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001602:	f7ff ff0c 	bl	800141e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001606:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 8001608:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800160c:	4a1b      	ldr	r2, [pc, #108]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 800160e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001612:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001616:	4b19      	ldr	r3, [pc, #100]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 8001618:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800161c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001624:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 8001626:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800162a:	4a14      	ldr	r2, [pc, #80]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001634:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_FDCAN_MspInit+0xcc>)
 8001636:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60bb      	str	r3, [r7, #8]
 8001640:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001642:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001646:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800165c:	2309      	movs	r3, #9
 800165e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001662:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001666:	4619      	mov	r1, r3
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <HAL_FDCAN_MspInit+0xd0>)
 800166a:	f002 fee9 	bl	8004440 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800166e:	bf00      	nop
 8001670:	37e0      	adds	r7, #224	@ 0xe0
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	4000a000 	.word	0x4000a000
 800167c:	58024400 	.word	0x58024400
 8001680:	58020000 	.word	0x58020000

08001684 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08e      	sub	sp, #56	@ 0x38
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a61      	ldr	r2, [pc, #388]	@ (8001828 <HAL_OSPI_MspInit+0x1a4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	f040 80bc 	bne.w	8001820 <HAL_OSPI_MspInit+0x19c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

    /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 80016a8:	4b60      	ldr	r3, [pc, #384]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016ae:	4a5f      	ldr	r2, [pc, #380]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80016b8:	4b5c      	ldr	r3, [pc, #368]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016c2:	623b      	str	r3, [r7, #32]
 80016c4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80016c6:	4b59      	ldr	r3, [pc, #356]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016cc:	4a57      	ldr	r2, [pc, #348]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80016d6:	4b55      	ldr	r3, [pc, #340]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80016dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e0:	61fb      	str	r3, [r7, #28]
 80016e2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	4b51      	ldr	r3, [pc, #324]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ea:	4a50      	ldr	r2, [pc, #320]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016f4:	4b4d      	ldr	r3, [pc, #308]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 80016f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
 8001700:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	4b4a      	ldr	r3, [pc, #296]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001708:	4a48      	ldr	r2, [pc, #288]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 800170a:	f043 0302 	orr.w	r3, r3, #2
 800170e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001712:	4b46      	ldr	r3, [pc, #280]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001714:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001720:	4b42      	ldr	r3, [pc, #264]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001726:	4a41      	ldr	r2, [pc, #260]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001728:	f043 0310 	orr.w	r3, r3, #16
 800172c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001730:	4b3e      	ldr	r3, [pc, #248]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001736:	f003 0310 	and.w	r3, r3, #16
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800173e:	4b3b      	ldr	r3, [pc, #236]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001744:	4a39      	ldr	r2, [pc, #228]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800174e:	4b37      	ldr	r3, [pc, #220]	@ (800182c <HAL_OSPI_MspInit+0x1a8>)
 8001750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001754:	f003 0308 	and.w	r3, r3, #8
 8001758:	60fb      	str	r3, [r7, #12]
 800175a:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB2     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    PD12     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800175c:	2302      	movs	r3, #2
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001768:	2303      	movs	r3, #3
 800176a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800176c:	2309      	movs	r3, #9
 800176e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001770:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001774:	4619      	mov	r1, r3
 8001776:	482e      	ldr	r0, [pc, #184]	@ (8001830 <HAL_OSPI_MspInit+0x1ac>)
 8001778:	f002 fe62 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800177c:	2304      	movs	r3, #4
 800177e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001780:	2302      	movs	r3, #2
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001788:	2303      	movs	r3, #3
 800178a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 800178c:	2306      	movs	r3, #6
 800178e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001794:	4619      	mov	r1, r3
 8001796:	4826      	ldr	r0, [pc, #152]	@ (8001830 <HAL_OSPI_MspInit+0x1ac>)
 8001798:	f002 fe52 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80017ac:	230a      	movs	r3, #10
 80017ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017b4:	4619      	mov	r1, r3
 80017b6:	481e      	ldr	r0, [pc, #120]	@ (8001830 <HAL_OSPI_MspInit+0x1ac>)
 80017b8:	f002 fe42 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017bc:	2304      	movs	r3, #4
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c8:	2303      	movs	r3, #3
 80017ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80017cc:	2309      	movs	r3, #9
 80017ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017d4:	4619      	mov	r1, r3
 80017d6:	4817      	ldr	r0, [pc, #92]	@ (8001834 <HAL_OSPI_MspInit+0x1b0>)
 80017d8:	f002 fe32 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e2:	2302      	movs	r3, #2
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ea:	2303      	movs	r3, #3
 80017ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 80017ee:	230b      	movs	r3, #11
 80017f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f6:	4619      	mov	r1, r3
 80017f8:	480f      	ldr	r0, [pc, #60]	@ (8001838 <HAL_OSPI_MspInit+0x1b4>)
 80017fa:	f002 fe21 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80017fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001804:	2302      	movs	r3, #2
 8001806:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001808:	2300      	movs	r3, #0
 800180a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180c:	2303      	movs	r3, #3
 800180e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001810:	2309      	movs	r3, #9
 8001812:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001818:	4619      	mov	r1, r3
 800181a:	4808      	ldr	r0, [pc, #32]	@ (800183c <HAL_OSPI_MspInit+0x1b8>)
 800181c:	f002 fe10 	bl	8004440 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001820:	bf00      	nop
 8001822:	3738      	adds	r7, #56	@ 0x38
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	52005000 	.word	0x52005000
 800182c:	58024400 	.word	0x58024400
 8001830:	58020000 	.word	0x58020000
 8001834:	58020400 	.word	0x58020400
 8001838:	58021000 	.word	0x58021000
 800183c:	58020c00 	.word	0x58020c00

08001840 <HAL_PSSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpssi: PSSI handle pointer
  * @retval None
  */
void HAL_PSSI_MspInit(PSSI_HandleTypeDef* hpssi)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b08c      	sub	sp, #48	@ 0x30
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]
  if(hpssi->Instance==PSSI)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a4a      	ldr	r2, [pc, #296]	@ (8001988 <HAL_PSSI_MspInit+0x148>)
 800185e:	4293      	cmp	r3, r2
 8001860:	f040 808d 	bne.w	800197e <HAL_PSSI_MspInit+0x13e>
  {
    /* USER CODE BEGIN PSSI_MspInit 0 */

    /* USER CODE END PSSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8001864:	4b49      	ldr	r3, [pc, #292]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 8001866:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800186a:	4a48      	ldr	r2, [pc, #288]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8001874:	4b45      	ldr	r3, [pc, #276]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 8001876:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	61bb      	str	r3, [r7, #24]
 8001880:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	4b42      	ldr	r3, [pc, #264]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 8001884:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001888:	4a40      	ldr	r2, [pc, #256]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 800188a:	f043 0301 	orr.w	r3, r3, #1
 800188e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001892:	4b3e      	ldr	r3, [pc, #248]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 8001894:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	617b      	str	r3, [r7, #20]
 800189e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a0:	4b3a      	ldr	r3, [pc, #232]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a6:	4a39      	ldr	r2, [pc, #228]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018b0:	4b36      	ldr	r3, [pc, #216]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018be:	4b33      	ldr	r3, [pc, #204]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c4:	4a31      	ldr	r2, [pc, #196]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ce:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018d4:	f003 0308 	and.w	r3, r3, #8
 80018d8:	60fb      	str	r3, [r7, #12]
 80018da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e2:	4a2a      	ldr	r2, [pc, #168]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ec:	4b27      	ldr	r3, [pc, #156]	@ (800198c <HAL_PSSI_MspInit+0x14c>)
 80018ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
    PD3     ------> PSSI_D5
    PB7     ------> PSSI_RDY
    PB8     ------> PSSI_D6
    PB9     ------> PSSI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80018fa:	2350      	movs	r3, #80	@ 0x50
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001906:	2300      	movs	r3, #0
 8001908:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 800190a:	230d      	movs	r3, #13
 800190c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 031c 	add.w	r3, r7, #28
 8001912:	4619      	mov	r1, r3
 8001914:	481e      	ldr	r0, [pc, #120]	@ (8001990 <HAL_PSSI_MspInit+0x150>)
 8001916:	f002 fd93 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800191a:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 800191e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 800192c:	230d      	movs	r3, #13
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4817      	ldr	r0, [pc, #92]	@ (8001994 <HAL_PSSI_MspInit+0x154>)
 8001938:	f002 fd82 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800193c:	2308      	movs	r3, #8
 800193e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001940:	2302      	movs	r3, #2
 8001942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 800194c:	230d      	movs	r3, #13
 800194e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001950:	f107 031c 	add.w	r3, r7, #28
 8001954:	4619      	mov	r1, r3
 8001956:	4810      	ldr	r0, [pc, #64]	@ (8001998 <HAL_PSSI_MspInit+0x158>)
 8001958:	f002 fd72 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800195c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001962:	2302      	movs	r3, #2
 8001964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001966:	2300      	movs	r3, #0
 8001968:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196a:	2300      	movs	r3, #0
 800196c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 800196e:	230d      	movs	r3, #13
 8001970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001972:	f107 031c 	add.w	r3, r7, #28
 8001976:	4619      	mov	r1, r3
 8001978:	4808      	ldr	r0, [pc, #32]	@ (800199c <HAL_PSSI_MspInit+0x15c>)
 800197a:	f002 fd61 	bl	8004440 <HAL_GPIO_Init>

    /* USER CODE END PSSI_MspInit 1 */

  }

}
 800197e:	bf00      	nop
 8001980:	3730      	adds	r7, #48	@ 0x30
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	48020400 	.word	0x48020400
 800198c:	58024400 	.word	0x58024400
 8001990:	58020000 	.word	0x58020000
 8001994:	58020800 	.word	0x58020800
 8001998:	58020c00 	.word	0x58020c00
 800199c:	58020400 	.word	0x58020400

080019a0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b0be      	sub	sp, #248	@ 0xf8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019b8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019bc:	22b8      	movs	r2, #184	@ 0xb8
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f00e ff20 	bl	8010806 <memset>
  if(hspi->Instance==SPI1)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a98      	ldr	r2, [pc, #608]	@ (8001c2c <HAL_SPI_MspInit+0x28c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d16a      	bne.n	8001aa6 <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80019d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80019dc:	2300      	movs	r3, #0
 80019de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019e6:	4618      	mov	r0, r3
 80019e8:	f006 f844 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 80019f2:	f7ff fd14 	bl	800141e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 80019f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019fc:	4a8c      	ldr	r2, [pc, #560]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 80019fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a06:	4b8a      	ldr	r3, [pc, #552]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a14:	4b86      	ldr	r3, [pc, #536]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a1a:	4a85      	ldr	r2, [pc, #532]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a1c:	f043 0308 	orr.w	r3, r3, #8
 8001a20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a24:	4b82      	ldr	r3, [pc, #520]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	623b      	str	r3, [r7, #32]
 8001a30:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	4b7f      	ldr	r3, [pc, #508]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a38:	4a7d      	ldr	r2, [pc, #500]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a3a:	f043 0302 	orr.w	r3, r3, #2
 8001a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a42:	4b7b      	ldr	r3, [pc, #492]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a50:	2380      	movs	r3, #128	@ 0x80
 8001a52:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2300      	movs	r3, #0
 8001a64:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a68:	2305      	movs	r3, #5
 8001a6a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a6e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001a72:	4619      	mov	r1, r3
 8001a74:	486f      	ldr	r0, [pc, #444]	@ (8001c34 <HAL_SPI_MspInit+0x294>)
 8001a76:	f002 fce3 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a7a:	2308      	movs	r3, #8
 8001a7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a92:	2305      	movs	r3, #5
 8001a94:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a98:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4866      	ldr	r0, [pc, #408]	@ (8001c38 <HAL_SPI_MspInit+0x298>)
 8001aa0:	f002 fcce 	bl	8004440 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001aa4:	e0bd      	b.n	8001c22 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI2)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a64      	ldr	r2, [pc, #400]	@ (8001c3c <HAL_SPI_MspInit+0x29c>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d16c      	bne.n	8001b8a <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001ab0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f005 ffd4 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8001ad2:	f7ff fca4 	bl	800141e <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ad6:	4b56      	ldr	r3, [pc, #344]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001ad8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001adc:	4a54      	ldr	r2, [pc, #336]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001ade:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ae6:	4b52      	ldr	r3, [pc, #328]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001ae8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001aec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001af0:	61bb      	str	r3, [r7, #24]
 8001af2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af4:	4b4e      	ldr	r3, [pc, #312]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001af6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001afa:	4a4d      	ldr	r2, [pc, #308]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001afc:	f043 0302 	orr.w	r3, r3, #2
 8001b00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b04:	4b4a      	ldr	r3, [pc, #296]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b0a:	f003 0302 	and.w	r3, r3, #2
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	4b47      	ldr	r3, [pc, #284]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b18:	4a45      	ldr	r2, [pc, #276]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b22:	4b43      	ldr	r3, [pc, #268]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001b30:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001b34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b4a:	2305      	movs	r3, #5
 8001b4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b50:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001b54:	4619      	mov	r1, r3
 8001b56:	4838      	ldr	r0, [pc, #224]	@ (8001c38 <HAL_SPI_MspInit+0x298>)
 8001b58:	f002 fc72 	bl	8004440 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b76:	2305      	movs	r3, #5
 8001b78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001b80:	4619      	mov	r1, r3
 8001b82:	482f      	ldr	r0, [pc, #188]	@ (8001c40 <HAL_SPI_MspInit+0x2a0>)
 8001b84:	f002 fc5c 	bl	8004440 <HAL_GPIO_Init>
}
 8001b88:	e04b      	b.n	8001c22 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI3)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8001c44 <HAL_SPI_MspInit+0x2a4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d146      	bne.n	8001c22 <HAL_SPI_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001b94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001baa:	4618      	mov	r0, r3
 8001bac:	f005 ff62 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 8001bb6:	f7ff fc32 	bl	800141e <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001bba:	4b1d      	ldr	r3, [pc, #116]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001bbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001bc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001bca:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001bcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001bd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd8:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bde:	4a14      	ldr	r2, [pc, #80]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001be0:	f043 0304 	orr.w	r3, r3, #4
 8001be4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be8:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_SPI_MspInit+0x290>)
 8001bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001bf6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001bfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c10:	2306      	movs	r3, #6
 8001c12:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c16:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480a      	ldr	r0, [pc, #40]	@ (8001c48 <HAL_SPI_MspInit+0x2a8>)
 8001c1e:	f002 fc0f 	bl	8004440 <HAL_GPIO_Init>
}
 8001c22:	bf00      	nop
 8001c24:	37f8      	adds	r7, #248	@ 0xf8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40013000 	.word	0x40013000
 8001c30:	58024400 	.word	0x58024400
 8001c34:	58020c00 	.word	0x58020c00
 8001c38:	58020400 	.word	0x58020400
 8001c3c:	40003800 	.word	0x40003800
 8001c40:	58020000 	.word	0x58020000
 8001c44:	40003c00 	.word	0x40003c00
 8001c48:	58020800 	.word	0x58020800

08001c4c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a16      	ldr	r2, [pc, #88]	@ (8001cb4 <HAL_TIM_PWM_MspInit+0x68>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d10f      	bne.n	8001c7e <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c5e:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c64:	4a14      	ldr	r2, [pc, #80]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c6e:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001c7c:	e013      	b.n	8001ca6 <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a0e      	ldr	r2, [pc, #56]	@ (8001cbc <HAL_TIM_PWM_MspInit+0x70>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d10e      	bne.n	8001ca6 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001c88:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c98:	4b07      	ldr	r3, [pc, #28]	@ (8001cb8 <HAL_TIM_PWM_MspInit+0x6c>)
 8001c9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca2:	60bb      	str	r3, [r7, #8]
 8001ca4:	68bb      	ldr	r3, [r7, #8]
}
 8001ca6:	bf00      	nop
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40010000 	.word	0x40010000
 8001cb8:	58024400 	.word	0x58024400
 8001cbc:	40014000 	.word	0x40014000

08001cc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a25      	ldr	r2, [pc, #148]	@ (8001d74 <HAL_TIM_MspPostInit+0xb4>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d120      	bne.n	8001d24 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ce2:	4b25      	ldr	r3, [pc, #148]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce8:	4a23      	ldr	r2, [pc, #140]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001cea:	f043 0310 	orr.w	r3, r3, #16
 8001cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cf2:	4b21      	ldr	r3, [pc, #132]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf8:	f003 0310 	and.w	r3, r3, #16
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d12:	2301      	movs	r3, #1
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d16:	f107 0314 	add.w	r3, r7, #20
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4817      	ldr	r0, [pc, #92]	@ (8001d7c <HAL_TIM_MspPostInit+0xbc>)
 8001d1e:	f002 fb8f 	bl	8004440 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001d22:	e023      	b.n	8001d6c <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM15)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a15      	ldr	r2, [pc, #84]	@ (8001d80 <HAL_TIM_MspPostInit+0xc0>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d11e      	bne.n	8001d6c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2e:	4b12      	ldr	r3, [pc, #72]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d34:	4a10      	ldr	r2, [pc, #64]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001d36:	f043 0310 	orr.w	r3, r3, #16
 8001d3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d44:	f003 0310 	and.w	r3, r3, #16
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001d4c:	2360      	movs	r3, #96	@ 0x60
 8001d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	4805      	ldr	r0, [pc, #20]	@ (8001d7c <HAL_TIM_MspPostInit+0xbc>)
 8001d68:	f002 fb6a 	bl	8004440 <HAL_GPIO_Init>
}
 8001d6c:	bf00      	nop
 8001d6e:	3728      	adds	r7, #40	@ 0x28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40010000 	.word	0x40010000
 8001d78:	58024400 	.word	0x58024400
 8001d7c:	58021000 	.word	0x58021000
 8001d80:	40014000 	.word	0x40014000

08001d84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b0ba      	sub	sp, #232	@ 0xe8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d9c:	f107 0318 	add.w	r3, r7, #24
 8001da0:	22b8      	movs	r2, #184	@ 0xb8
 8001da2:	2100      	movs	r1, #0
 8001da4:	4618      	mov	r0, r3
 8001da6:	f00e fd2e 	bl	8010806 <memset>
  if(huart->Instance==UART4)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a4c      	ldr	r2, [pc, #304]	@ (8001ee0 <HAL_UART_MspInit+0x15c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d146      	bne.n	8001e42 <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001db4:	f04f 0202 	mov.w	r2, #2
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dc6:	f107 0318 	add.w	r3, r7, #24
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f005 fe52 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001dd6:	f7ff fb22 	bl	800141e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001dda:	4b42      	ldr	r3, [pc, #264]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001ddc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001de0:	4a40      	ldr	r2, [pc, #256]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001de2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001de6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001dea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001dec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001df0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df8:	4b3a      	ldr	r3, [pc, #232]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dfe:	4a39      	ldr	r2, [pc, #228]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e00:	f043 0308 	orr.w	r3, r3, #8
 8001e04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e08:	4b36      	ldr	r3, [pc, #216]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0e:	f003 0308 	and.w	r3, r3, #8
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e16:	2303      	movs	r3, #3
 8001e18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001e2e:	2308      	movs	r3, #8
 8001e30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e34:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001e38:	4619      	mov	r1, r3
 8001e3a:	482b      	ldr	r0, [pc, #172]	@ (8001ee8 <HAL_UART_MspInit+0x164>)
 8001e3c:	f002 fb00 	bl	8004440 <HAL_GPIO_Init>
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }

}
 8001e40:	e04a      	b.n	8001ed8 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==UART8)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a29      	ldr	r2, [pc, #164]	@ (8001eec <HAL_UART_MspInit+0x168>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d145      	bne.n	8001ed8 <HAL_UART_MspInit+0x154>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8001e4c:	f04f 0202 	mov.w	r2, #2
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e5e:	f107 0318 	add.w	r3, r7, #24
 8001e62:	4618      	mov	r0, r3
 8001e64:	f005 fe06 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8001e6e:	f7ff fad6 	bl	800141e <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8001e72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e78:	4a1a      	ldr	r2, [pc, #104]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001e7e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e82:	4b18      	ldr	r3, [pc, #96]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e90:	4b14      	ldr	r3, [pc, #80]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e96:	4a13      	ldr	r2, [pc, #76]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001e98:	f043 0310 	orr.w	r3, r3, #16
 8001e9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ea0:	4b10      	ldr	r3, [pc, #64]	@ (8001ee4 <HAL_UART_MspInit+0x160>)
 8001ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea6:	f003 0310 	and.w	r3, r3, #16
 8001eaa:	60bb      	str	r3, [r7, #8]
 8001eac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8001ec6:	2308      	movs	r3, #8
 8001ec8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ecc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4807      	ldr	r0, [pc, #28]	@ (8001ef0 <HAL_UART_MspInit+0x16c>)
 8001ed4:	f002 fab4 	bl	8004440 <HAL_GPIO_Init>
}
 8001ed8:	bf00      	nop
 8001eda:	37e8      	adds	r7, #232	@ 0xe8
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40004c00 	.word	0x40004c00
 8001ee4:	58024400 	.word	0x58024400
 8001ee8:	58020c00 	.word	0x58020c00
 8001eec:	40007c00 	.word	0x40007c00
 8001ef0:	58021000 	.word	0x58021000

08001ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <NMI_Handler+0x4>

08001efc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <HardFault_Handler+0x4>

08001f04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <MemManage_Handler+0x4>

08001f0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <BusFault_Handler+0x4>

08001f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <UsageFault_Handler+0x4>

08001f1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f3c:	bf00      	nop
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f4a:	f000 f9f7 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001f58:	4802      	ldr	r0, [pc, #8]	@ (8001f64 <OTG_HS_IRQHandler+0x10>)
 8001f5a:	f003 fc38 	bl	80057ce <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	24000bdc 	.word	0x24000bdc

08001f68 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	60b9      	str	r1, [r7, #8]
 8001f72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	e00a      	b.n	8001f90 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f7a:	f3af 8000 	nop.w
 8001f7e:	4601      	mov	r1, r0
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	1c5a      	adds	r2, r3, #1
 8001f84:	60ba      	str	r2, [r7, #8]
 8001f86:	b2ca      	uxtb	r2, r1
 8001f88:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	dbf0      	blt.n	8001f7a <_read+0x12>
  }

  return len;
 8001f98:	687b      	ldr	r3, [r7, #4]
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	60f8      	str	r0, [r7, #12]
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fae:	2300      	movs	r3, #0
 8001fb0:	617b      	str	r3, [r7, #20]
 8001fb2:	e009      	b.n	8001fc8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	60ba      	str	r2, [r7, #8]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dbf1      	blt.n	8001fb4 <_write+0x12>
  }
  return len;
 8001fd0:	687b      	ldr	r3, [r7, #4]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_close>:

int _close(int file)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	370c      	adds	r7, #12
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr

08001ff2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002002:	605a      	str	r2, [r3, #4]
  return 0;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <_isatty>:

int _isatty(int file)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800201a:	2301      	movs	r3, #1
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800204c:	4a14      	ldr	r2, [pc, #80]	@ (80020a0 <_sbrk+0x5c>)
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <_sbrk+0x60>)
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002058:	4b13      	ldr	r3, [pc, #76]	@ (80020a8 <_sbrk+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002060:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <_sbrk+0x64>)
 8002062:	4a12      	ldr	r2, [pc, #72]	@ (80020ac <_sbrk+0x68>)
 8002064:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <_sbrk+0x64>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4413      	add	r3, r2
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	429a      	cmp	r2, r3
 8002072:	d207      	bcs.n	8002084 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002074:	f00e fc16 	bl	80108a4 <__errno>
 8002078:	4603      	mov	r3, r0
 800207a:	220c      	movs	r2, #12
 800207c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	e009      	b.n	8002098 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002084:	4b08      	ldr	r3, [pc, #32]	@ (80020a8 <_sbrk+0x64>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208a:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <_sbrk+0x64>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	4413      	add	r3, r2
 8002092:	4a05      	ldr	r2, [pc, #20]	@ (80020a8 <_sbrk+0x64>)
 8002094:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002096:	68fb      	ldr	r3, [r7, #12]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	24050000 	.word	0x24050000
 80020a4:	00002000 	.word	0x00002000
 80020a8:	240006f4 	.word	0x240006f4
 80020ac:	24001430 	.word	0x24001430

080020b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80020b4:	4b3e      	ldr	r3, [pc, #248]	@ (80021b0 <SystemInit+0x100>)
 80020b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ba:	4a3d      	ldr	r2, [pc, #244]	@ (80021b0 <SystemInit+0x100>)
 80020bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80020c4:	4b3b      	ldr	r3, [pc, #236]	@ (80021b4 <SystemInit+0x104>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 030f 	and.w	r3, r3, #15
 80020cc:	2b06      	cmp	r3, #6
 80020ce:	d807      	bhi.n	80020e0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80020d0:	4b38      	ldr	r3, [pc, #224]	@ (80021b4 <SystemInit+0x104>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f023 030f 	bic.w	r3, r3, #15
 80020d8:	4a36      	ldr	r2, [pc, #216]	@ (80021b4 <SystemInit+0x104>)
 80020da:	f043 0307 	orr.w	r3, r3, #7
 80020de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80020e0:	4b35      	ldr	r3, [pc, #212]	@ (80021b8 <SystemInit+0x108>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a34      	ldr	r2, [pc, #208]	@ (80021b8 <SystemInit+0x108>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80020ec:	4b32      	ldr	r3, [pc, #200]	@ (80021b8 <SystemInit+0x108>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80020f2:	4b31      	ldr	r3, [pc, #196]	@ (80021b8 <SystemInit+0x108>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	4930      	ldr	r1, [pc, #192]	@ (80021b8 <SystemInit+0x108>)
 80020f8:	4b30      	ldr	r3, [pc, #192]	@ (80021bc <SystemInit+0x10c>)
 80020fa:	4013      	ands	r3, r2
 80020fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80020fe:	4b2d      	ldr	r3, [pc, #180]	@ (80021b4 <SystemInit+0x104>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d007      	beq.n	800211a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800210a:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <SystemInit+0x104>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 030f 	bic.w	r3, r3, #15
 8002112:	4a28      	ldr	r2, [pc, #160]	@ (80021b4 <SystemInit+0x104>)
 8002114:	f043 0307 	orr.w	r3, r3, #7
 8002118:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800211a:	4b27      	ldr	r3, [pc, #156]	@ (80021b8 <SystemInit+0x108>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002120:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <SystemInit+0x108>)
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002126:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <SystemInit+0x108>)
 8002128:	2200      	movs	r2, #0
 800212a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800212c:	4b22      	ldr	r3, [pc, #136]	@ (80021b8 <SystemInit+0x108>)
 800212e:	4a24      	ldr	r2, [pc, #144]	@ (80021c0 <SystemInit+0x110>)
 8002130:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002132:	4b21      	ldr	r3, [pc, #132]	@ (80021b8 <SystemInit+0x108>)
 8002134:	4a23      	ldr	r2, [pc, #140]	@ (80021c4 <SystemInit+0x114>)
 8002136:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002138:	4b1f      	ldr	r3, [pc, #124]	@ (80021b8 <SystemInit+0x108>)
 800213a:	4a23      	ldr	r2, [pc, #140]	@ (80021c8 <SystemInit+0x118>)
 800213c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800213e:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <SystemInit+0x108>)
 8002140:	2200      	movs	r2, #0
 8002142:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002144:	4b1c      	ldr	r3, [pc, #112]	@ (80021b8 <SystemInit+0x108>)
 8002146:	4a20      	ldr	r2, [pc, #128]	@ (80021c8 <SystemInit+0x118>)
 8002148:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800214a:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <SystemInit+0x108>)
 800214c:	2200      	movs	r2, #0
 800214e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002150:	4b19      	ldr	r3, [pc, #100]	@ (80021b8 <SystemInit+0x108>)
 8002152:	4a1d      	ldr	r2, [pc, #116]	@ (80021c8 <SystemInit+0x118>)
 8002154:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002156:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <SystemInit+0x108>)
 8002158:	2200      	movs	r2, #0
 800215a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800215c:	4b16      	ldr	r3, [pc, #88]	@ (80021b8 <SystemInit+0x108>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a15      	ldr	r2, [pc, #84]	@ (80021b8 <SystemInit+0x108>)
 8002162:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002166:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002168:	4b13      	ldr	r3, [pc, #76]	@ (80021b8 <SystemInit+0x108>)
 800216a:	2200      	movs	r2, #0
 800216c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800216e:	4b12      	ldr	r3, [pc, #72]	@ (80021b8 <SystemInit+0x108>)
 8002170:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002174:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d113      	bne.n	80021a4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800217c:	4b0e      	ldr	r3, [pc, #56]	@ (80021b8 <SystemInit+0x108>)
 800217e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002182:	4a0d      	ldr	r2, [pc, #52]	@ (80021b8 <SystemInit+0x108>)
 8002184:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002188:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800218c:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <SystemInit+0x11c>)
 800218e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002192:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002194:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <SystemInit+0x108>)
 8002196:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800219a:	4a07      	ldr	r2, [pc, #28]	@ (80021b8 <SystemInit+0x108>)
 800219c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80021a0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	e000ed00 	.word	0xe000ed00
 80021b4:	52002000 	.word	0x52002000
 80021b8:	58024400 	.word	0x58024400
 80021bc:	eaf6ed7f 	.word	0xeaf6ed7f
 80021c0:	02020200 	.word	0x02020200
 80021c4:	01ff0000 	.word	0x01ff0000
 80021c8:	01010280 	.word	0x01010280
 80021cc:	52004000 	.word	0x52004000

080021d0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <ExitRun0Mode+0x2c>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	4a08      	ldr	r2, [pc, #32]	@ (80021fc <ExitRun0Mode+0x2c>)
 80021da:	f043 0302 	orr.w	r3, r3, #2
 80021de:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80021e0:	bf00      	nop
 80021e2:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <ExitRun0Mode+0x2c>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0f9      	beq.n	80021e2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80021ee:	bf00      	nop
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	58024800 	.word	0x58024800

08002200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002200:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800223c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002204:	f7ff ffe4 	bl	80021d0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002208:	f7ff ff52 	bl	80020b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800220c:	480c      	ldr	r0, [pc, #48]	@ (8002240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800220e:	490d      	ldr	r1, [pc, #52]	@ (8002244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002210:	4a0d      	ldr	r2, [pc, #52]	@ (8002248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002214:	e002      	b.n	800221c <LoopCopyDataInit>

08002216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800221a:	3304      	adds	r3, #4

0800221c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800221c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800221e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002220:	d3f9      	bcc.n	8002216 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002222:	4a0a      	ldr	r2, [pc, #40]	@ (800224c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002224:	4c0a      	ldr	r4, [pc, #40]	@ (8002250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002228:	e001      	b.n	800222e <LoopFillZerobss>

0800222a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800222a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800222c:	3204      	adds	r2, #4

0800222e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800222e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002230:	d3fb      	bcc.n	800222a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002232:	f00e fb3d 	bl	80108b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002236:	f7fe fa51 	bl	80006dc <main>
  bx  lr
 800223a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800223c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002240:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002244:	24000168 	.word	0x24000168
  ldr r2, =_sidata
 8002248:	08011588 	.word	0x08011588
  ldr r2, =_sbss
 800224c:	24000168 	.word	0x24000168
  ldr r4, =_ebss
 8002250:	2400142c 	.word	0x2400142c

08002254 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002254:	e7fe      	b.n	8002254 <ADC3_IRQHandler>
	...

08002258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800225e:	2003      	movs	r0, #3
 8002260:	f001 fcd2 	bl	8003c08 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002264:	f005 fa30 	bl	80076c8 <HAL_RCC_GetSysClockFreq>
 8002268:	4602      	mov	r2, r0
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <HAL_Init+0x68>)
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	0a1b      	lsrs	r3, r3, #8
 8002270:	f003 030f 	and.w	r3, r3, #15
 8002274:	4913      	ldr	r1, [pc, #76]	@ (80022c4 <HAL_Init+0x6c>)
 8002276:	5ccb      	ldrb	r3, [r1, r3]
 8002278:	f003 031f 	and.w	r3, r3, #31
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002282:	4b0f      	ldr	r3, [pc, #60]	@ (80022c0 <HAL_Init+0x68>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	4a0e      	ldr	r2, [pc, #56]	@ (80022c4 <HAL_Init+0x6c>)
 800228c:	5cd3      	ldrb	r3, [r2, r3]
 800228e:	f003 031f 	and.w	r3, r3, #31
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	fa22 f303 	lsr.w	r3, r2, r3
 8002298:	4a0b      	ldr	r2, [pc, #44]	@ (80022c8 <HAL_Init+0x70>)
 800229a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800229c:	4a0b      	ldr	r2, [pc, #44]	@ (80022cc <HAL_Init+0x74>)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022a2:	200f      	movs	r0, #15
 80022a4:	f000 f814 	bl	80022d0 <HAL_InitTick>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e002      	b.n	80022b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80022b2:	f7ff f8bb 	bl	800142c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	58024400 	.word	0x58024400
 80022c4:	0801150c 	.word	0x0801150c
 80022c8:	24000004 	.word	0x24000004
 80022cc:	24000000 	.word	0x24000000

080022d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b082      	sub	sp, #8
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80022d8:	4b15      	ldr	r3, [pc, #84]	@ (8002330 <HAL_InitTick+0x60>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e021      	b.n	8002328 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80022e4:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <HAL_InitTick+0x64>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <HAL_InitTick+0x60>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	4619      	mov	r1, r3
 80022ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fa:	4618      	mov	r0, r3
 80022fc:	f001 fcb7 	bl	8003c6e <HAL_SYSTICK_Config>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e00e      	b.n	8002328 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b0f      	cmp	r3, #15
 800230e:	d80a      	bhi.n	8002326 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002310:	2200      	movs	r2, #0
 8002312:	6879      	ldr	r1, [r7, #4]
 8002314:	f04f 30ff 	mov.w	r0, #4294967295
 8002318:	f001 fc81 	bl	8003c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800231c:	4a06      	ldr	r2, [pc, #24]	@ (8002338 <HAL_InitTick+0x68>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	2400000c 	.word	0x2400000c
 8002334:	24000000 	.word	0x24000000
 8002338:	24000008 	.word	0x24000008

0800233c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002340:	4b06      	ldr	r3, [pc, #24]	@ (800235c <HAL_IncTick+0x20>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_IncTick+0x24>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4413      	add	r3, r2
 800234c:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <HAL_IncTick+0x24>)
 800234e:	6013      	str	r3, [r2, #0]
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002358:	4770      	bx	lr
 800235a:	bf00      	nop
 800235c:	2400000c 	.word	0x2400000c
 8002360:	240006f8 	.word	0x240006f8

08002364 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return uwTick;
 8002368:	4b03      	ldr	r3, [pc, #12]	@ (8002378 <HAL_GetTick+0x14>)
 800236a:	681b      	ldr	r3, [r3, #0]
}
 800236c:	4618      	mov	r0, r3
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	240006f8 	.word	0x240006f8

0800237c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002384:	f7ff ffee 	bl	8002364 <HAL_GetTick>
 8002388:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002394:	d005      	beq.n	80023a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002396:	4b0a      	ldr	r3, [pc, #40]	@ (80023c0 <HAL_Delay+0x44>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	461a      	mov	r2, r3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4413      	add	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023a2:	bf00      	nop
 80023a4:	f7ff ffde 	bl	8002364 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d8f7      	bhi.n	80023a4 <HAL_Delay+0x28>
  {
  }
}
 80023b4:	bf00      	nop
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2400000c 	.word	0x2400000c

080023c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	609a      	str	r2, [r3, #8]
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	609a      	str	r2, [r3, #8]
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800242c:	b480      	push	{r7}
 800242e:	b087      	sub	sp, #28
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a18      	ldr	r2, [pc, #96]	@ (800249c <LL_ADC_SetChannelPreselection+0x70>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d027      	beq.n	800248e <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002444:	2b00      	cmp	r3, #0
 8002446:	d107      	bne.n	8002458 <LL_ADC_SetChannelPreselection+0x2c>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	0e9b      	lsrs	r3, r3, #26
 800244c:	f003 031f 	and.w	r3, r3, #31
 8002450:	2201      	movs	r2, #1
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	e015      	b.n	8002484 <LL_ADC_SetChannelPreselection+0x58>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	fa93 f3a3 	rbit	r3, r3
 8002462:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800246e:	2320      	movs	r3, #32
 8002470:	e003      	b.n	800247a <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	f003 031f 	and.w	r3, r3, #31
 800247e:	2201      	movs	r2, #1
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	69d2      	ldr	r2, [r2, #28]
 8002488:	431a      	orrs	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 800248e:	bf00      	nop
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	58026000 	.word	0x58026000

080024a0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
 80024ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	3360      	adds	r3, #96	@ 0x60
 80024b2:	461a      	mov	r2, r3
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	4413      	add	r3, r2
 80024ba:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4a10      	ldr	r2, [pc, #64]	@ (8002500 <LL_ADC_SetOffset+0x60>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d10b      	bne.n	80024dc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80024da:	e00b      	b.n	80024f4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	430b      	orrs	r3, r1
 80024ee:	431a      	orrs	r2, r3
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	601a      	str	r2, [r3, #0]
}
 80024f4:	bf00      	nop
 80024f6:	371c      	adds	r7, #28
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	58026000 	.word	0x58026000

08002504 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002504:	b480      	push	{r7}
 8002506:	b085      	sub	sp, #20
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3360      	adds	r3, #96	@ 0x60
 8002512:	461a      	mov	r2, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002524:	4618      	mov	r0, r3
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f003 031f 	and.w	r3, r3, #31
 800254a:	6879      	ldr	r1, [r7, #4]
 800254c:	fa01 f303 	lsl.w	r3, r1, r3
 8002550:	431a      	orrs	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	611a      	str	r2, [r3, #16]
}
 8002556:	bf00      	nop
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
	...

08002564 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4a0c      	ldr	r2, [pc, #48]	@ (80025a4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d00e      	beq.n	8002596 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	3360      	adds	r3, #96	@ 0x60
 800257c:	461a      	mov	r2, r3
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	431a      	orrs	r2, r3
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	601a      	str	r2, [r3, #0]
  }
}
 8002596:	bf00      	nop
 8002598:	371c      	adds	r7, #28
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	58026000 	.word	0x58026000

080025a8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a0c      	ldr	r2, [pc, #48]	@ (80025e8 <LL_ADC_SetOffsetSaturation+0x40>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d10e      	bne.n	80025da <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3360      	adds	r3, #96	@ 0x60
 80025c0:	461a      	mov	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	58026000 	.word	0x58026000

080025ec <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b087      	sub	sp, #28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4a0c      	ldr	r2, [pc, #48]	@ (800262c <LL_ADC_SetOffsetSign+0x40>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d10e      	bne.n	800261e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	3360      	adds	r3, #96	@ 0x60
 8002604:	461a      	mov	r2, r3
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	431a      	orrs	r2, r3
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	58026000 	.word	0x58026000

08002630 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002630:	b480      	push	{r7}
 8002632:	b087      	sub	sp, #28
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	3360      	adds	r3, #96	@ 0x60
 8002640:	461a      	mov	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	4413      	add	r3, r2
 8002648:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4a0c      	ldr	r2, [pc, #48]	@ (8002680 <LL_ADC_SetOffsetState+0x50>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d108      	bne.n	8002664 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	431a      	orrs	r2, r3
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002662:	e007      	b.n	8002674 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	431a      	orrs	r2, r3
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	601a      	str	r2, [r3, #0]
}
 8002674:	bf00      	nop
 8002676:	371c      	adds	r7, #28
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr
 8002680:	58026000 	.word	0x58026000

08002684 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002684:	b480      	push	{r7}
 8002686:	b087      	sub	sp, #28
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	3330      	adds	r3, #48	@ 0x30
 8002694:	461a      	mov	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	f003 030c 	and.w	r3, r3, #12
 80026a0:	4413      	add	r3, r2
 80026a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	f003 031f 	and.w	r3, r3, #31
 80026ae:	211f      	movs	r1, #31
 80026b0:	fa01 f303 	lsl.w	r3, r1, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	401a      	ands	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	0e9b      	lsrs	r3, r3, #26
 80026bc:	f003 011f 	and.w	r1, r3, #31
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	f003 031f 	and.w	r3, r3, #31
 80026c6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ca:	431a      	orrs	r2, r3
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80026d0:	bf00      	nop
 80026d2:	371c      	adds	r7, #28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80026dc:	b480      	push	{r7}
 80026de:	b087      	sub	sp, #28
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	3314      	adds	r3, #20
 80026ec:	461a      	mov	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	0e5b      	lsrs	r3, r3, #25
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	f003 0304 	and.w	r3, r3, #4
 80026f8:	4413      	add	r3, r2
 80026fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	0d1b      	lsrs	r3, r3, #20
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2107      	movs	r1, #7
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	401a      	ands	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	0d1b      	lsrs	r3, r3, #20
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	fa01 f303 	lsl.w	r3, r1, r3
 8002720:	431a      	orrs	r2, r3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002726:	bf00      	nop
 8002728:	371c      	adds	r7, #28
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4a1a      	ldr	r2, [pc, #104]	@ (80027ac <LL_ADC_SetChannelSingleDiff+0x78>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d115      	bne.n	8002774 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002754:	43db      	mvns	r3, r3
 8002756:	401a      	ands	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0318 	and.w	r3, r3, #24
 800275e:	4914      	ldr	r1, [pc, #80]	@ (80027b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002760:	40d9      	lsrs	r1, r3
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	400b      	ands	r3, r1
 8002766:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800276a:	431a      	orrs	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002772:	e014      	b.n	800279e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002780:	43db      	mvns	r3, r3
 8002782:	401a      	ands	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f003 0318 	and.w	r3, r3, #24
 800278a:	4909      	ldr	r1, [pc, #36]	@ (80027b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800278c:	40d9      	lsrs	r1, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	400b      	ands	r3, r1
 8002792:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002796:	431a      	orrs	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800279e:	bf00      	nop
 80027a0:	3714      	adds	r7, #20
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	58026000 	.word	0x58026000
 80027b0:	000fffff 	.word	0x000fffff

080027b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	4b04      	ldr	r3, [pc, #16]	@ (80027d4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80027c2:	4013      	ands	r3, r2
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6093      	str	r3, [r2, #8]
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	5fffffc0 	.word	0x5fffffc0

080027d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80027ec:	d101      	bne.n	80027f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	4b05      	ldr	r3, [pc, #20]	@ (8002824 <LL_ADC_EnableInternalRegulator+0x24>)
 800280e:	4013      	ands	r3, r2
 8002810:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	6fffffc0 	.word	0x6fffffc0

08002828 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002838:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800283c:	d101      	bne.n	8002842 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr

08002850 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 0301 	and.w	r3, r3, #1
 8002860:	2b01      	cmp	r3, #1
 8002862:	d101      	bne.n	8002868 <LL_ADC_IsEnabled+0x18>
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <LL_ADC_IsEnabled+0x1a>
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0304 	and.w	r3, r3, #4
 8002886:	2b04      	cmp	r3, #4
 8002888:	d101      	bne.n	800288e <LL_ADC_REG_IsConversionOngoing+0x18>
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d101      	bne.n	80028b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028b0:	2301      	movs	r3, #1
 80028b2:	e000      	b.n	80028b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
	...

080028c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b089      	sub	sp, #36	@ 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028cc:	2300      	movs	r3, #0
 80028ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e1ee      	b.n	8002cbc <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d109      	bne.n	8002900 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	f7fe fdb7 	bl	8001460 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f7ff ff67 	bl	80027d8 <LL_ADC_IsDeepPowerDownEnabled>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff ff4d 	bl	80027b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff ff82 	bl	8002828 <LL_ADC_IsInternalRegulatorEnabled>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d114      	bne.n	8002954 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff ff66 	bl	8002800 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002934:	4b8e      	ldr	r3, [pc, #568]	@ (8002b70 <HAL_ADC_Init+0x2ac>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	099b      	lsrs	r3, r3, #6
 800293a:	4a8e      	ldr	r2, [pc, #568]	@ (8002b74 <HAL_ADC_Init+0x2b0>)
 800293c:	fba2 2303 	umull	r2, r3, r2, r3
 8002940:	099b      	lsrs	r3, r3, #6
 8002942:	3301      	adds	r3, #1
 8002944:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002946:	e002      	b.n	800294e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	3b01      	subs	r3, #1
 800294c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1f9      	bne.n	8002948 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f7ff ff65 	bl	8002828 <LL_ADC_IsInternalRegulatorEnabled>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10d      	bne.n	8002980 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002968:	f043 0210 	orr.w	r2, r3, #16
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002974:	f043 0201 	orr.w	r2, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4618      	mov	r0, r3
 8002986:	f7ff ff76 	bl	8002876 <LL_ADC_REG_IsConversionOngoing>
 800298a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	2b00      	cmp	r3, #0
 8002996:	f040 8188 	bne.w	8002caa <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2b00      	cmp	r3, #0
 800299e:	f040 8184 	bne.w	8002caa <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029aa:	f043 0202 	orr.w	r2, r3, #2
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7ff ff4a 	bl	8002850 <LL_ADC_IsEnabled>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d136      	bne.n	8002a30 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002b78 <HAL_ADC_Init+0x2b4>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d004      	beq.n	80029d6 <HAL_ADC_Init+0x112>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a6a      	ldr	r2, [pc, #424]	@ (8002b7c <HAL_ADC_Init+0x2b8>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d10e      	bne.n	80029f4 <HAL_ADC_Init+0x130>
 80029d6:	4868      	ldr	r0, [pc, #416]	@ (8002b78 <HAL_ADC_Init+0x2b4>)
 80029d8:	f7ff ff3a 	bl	8002850 <LL_ADC_IsEnabled>
 80029dc:	4604      	mov	r4, r0
 80029de:	4867      	ldr	r0, [pc, #412]	@ (8002b7c <HAL_ADC_Init+0x2b8>)
 80029e0:	f7ff ff36 	bl	8002850 <LL_ADC_IsEnabled>
 80029e4:	4603      	mov	r3, r0
 80029e6:	4323      	orrs	r3, r4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf0c      	ite	eq
 80029ec:	2301      	moveq	r3, #1
 80029ee:	2300      	movne	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	e008      	b.n	8002a06 <HAL_ADC_Init+0x142>
 80029f4:	4862      	ldr	r0, [pc, #392]	@ (8002b80 <HAL_ADC_Init+0x2bc>)
 80029f6:	f7ff ff2b 	bl	8002850 <LL_ADC_IsEnabled>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	bf0c      	ite	eq
 8002a00:	2301      	moveq	r3, #1
 8002a02:	2300      	movne	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d012      	beq.n	8002a30 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a5a      	ldr	r2, [pc, #360]	@ (8002b78 <HAL_ADC_Init+0x2b4>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d004      	beq.n	8002a1e <HAL_ADC_Init+0x15a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a58      	ldr	r2, [pc, #352]	@ (8002b7c <HAL_ADC_Init+0x2b8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d101      	bne.n	8002a22 <HAL_ADC_Init+0x15e>
 8002a1e:	4a59      	ldr	r2, [pc, #356]	@ (8002b84 <HAL_ADC_Init+0x2c0>)
 8002a20:	e000      	b.n	8002a24 <HAL_ADC_Init+0x160>
 8002a22:	4a59      	ldr	r2, [pc, #356]	@ (8002b88 <HAL_ADC_Init+0x2c4>)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	f7ff fcca 	bl	80023c4 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a52      	ldr	r2, [pc, #328]	@ (8002b80 <HAL_ADC_Init+0x2bc>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d129      	bne.n	8002a8e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	7e5b      	ldrb	r3, [r3, #25]
 8002a3e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002a44:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002a4a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d013      	beq.n	8002a7c <HAL_ADC_Init+0x1b8>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	2b0c      	cmp	r3, #12
 8002a5a:	d00d      	beq.n	8002a78 <HAL_ADC_Init+0x1b4>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	2b1c      	cmp	r3, #28
 8002a62:	d007      	beq.n	8002a74 <HAL_ADC_Init+0x1b0>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	2b18      	cmp	r3, #24
 8002a6a:	d101      	bne.n	8002a70 <HAL_ADC_Init+0x1ac>
 8002a6c:	2318      	movs	r3, #24
 8002a6e:	e006      	b.n	8002a7e <HAL_ADC_Init+0x1ba>
 8002a70:	2300      	movs	r3, #0
 8002a72:	e004      	b.n	8002a7e <HAL_ADC_Init+0x1ba>
 8002a74:	2310      	movs	r3, #16
 8002a76:	e002      	b.n	8002a7e <HAL_ADC_Init+0x1ba>
 8002a78:	2308      	movs	r3, #8
 8002a7a:	e000      	b.n	8002a7e <HAL_ADC_Init+0x1ba>
 8002a7c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002a7e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a86:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
 8002a8c:	e00e      	b.n	8002aac <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	7e5b      	ldrb	r3, [r3, #25]
 8002a92:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002a98:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002a9e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aa6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d106      	bne.n	8002ac4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	3b01      	subs	r3, #1
 8002abc:	045b      	lsls	r3, r3, #17
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d009      	beq.n	8002ae0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a26      	ldr	r2, [pc, #152]	@ (8002b80 <HAL_ADC_Init+0x2bc>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d115      	bne.n	8002b16 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68da      	ldr	r2, [r3, #12]
 8002af0:	4b26      	ldr	r3, [pc, #152]	@ (8002b8c <HAL_ADC_Init+0x2c8>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	69b9      	ldr	r1, [r7, #24]
 8002afa:	430b      	orrs	r3, r1
 8002afc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	611a      	str	r2, [r3, #16]
 8002b14:	e009      	b.n	8002b2a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b90 <HAL_ADC_Init+0x2cc>)
 8002b1e:	4013      	ands	r3, r2
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	69b9      	ldr	r1, [r7, #24]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fea1 	bl	8002876 <LL_ADC_REG_IsConversionOngoing>
 8002b34:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff feae 	bl	800289c <LL_ADC_INJ_IsConversionOngoing>
 8002b40:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f040 808e 	bne.w	8002c66 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f040 808a 	bne.w	8002c66 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <HAL_ADC_Init+0x2bc>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d11b      	bne.n	8002b94 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	7e1b      	ldrb	r3, [r3, #24]
 8002b60:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b68:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
 8002b6e:	e018      	b.n	8002ba2 <HAL_ADC_Init+0x2de>
 8002b70:	24000000 	.word	0x24000000
 8002b74:	053e2d63 	.word	0x053e2d63
 8002b78:	40022000 	.word	0x40022000
 8002b7c:	40022100 	.word	0x40022100
 8002b80:	58026000 	.word	0x58026000
 8002b84:	40022300 	.word	0x40022300
 8002b88:	58026300 	.word	0x58026300
 8002b8c:	fff04007 	.word	0xfff04007
 8002b90:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	7e1b      	ldrb	r3, [r3, #24]
 8002b98:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	68da      	ldr	r2, [r3, #12]
 8002ba8:	4b46      	ldr	r3, [pc, #280]	@ (8002cc4 <HAL_ADC_Init+0x400>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	69b9      	ldr	r1, [r7, #24]
 8002bb2:	430b      	orrs	r3, r1
 8002bb4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d137      	bne.n	8002c30 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a3f      	ldr	r2, [pc, #252]	@ (8002cc8 <HAL_ADC_Init+0x404>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d116      	bne.n	8002bfe <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8002ccc <HAL_ADC_Init+0x408>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002be2:	4311      	orrs	r1, r2
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002be8:	4311      	orrs	r1, r2
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f042 0201 	orr.w	r2, r2, #1
 8002bfa:	611a      	str	r2, [r3, #16]
 8002bfc:	e020      	b.n	8002c40 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691a      	ldr	r2, [r3, #16]
 8002c04:	4b32      	ldr	r3, [pc, #200]	@ (8002cd0 <HAL_ADC_Init+0x40c>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	0411      	lsls	r1, r2, #16
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002c14:	4311      	orrs	r1, r2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c1a:	4311      	orrs	r1, r2
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002c20:	430a      	orrs	r2, r1
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f042 0201 	orr.w	r2, r2, #1
 8002c2c:	611a      	str	r2, [r3, #16]
 8002c2e:	e007      	b.n	8002c40 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	691a      	ldr	r2, [r3, #16]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002cc8 <HAL_ADC_Init+0x404>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d002      	beq.n	8002c66 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f000 fd0b 	bl	800367c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d10c      	bne.n	8002c88 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c74:	f023 010f 	bic.w	r1, r3, #15
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	1e5a      	subs	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c86:	e007      	b.n	8002c98 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 020f 	bic.w	r2, r2, #15
 8002c96:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c9c:	f023 0303 	bic.w	r3, r3, #3
 8002ca0:	f043 0201 	orr.w	r2, r3, #1
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ca8:	e007      	b.n	8002cba <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cae:	f043 0210 	orr.w	r2, r3, #16
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cba:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3724      	adds	r7, #36	@ 0x24
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd90      	pop	{r4, r7, pc}
 8002cc4:	ffffbffc 	.word	0xffffbffc
 8002cc8:	58026000 	.word	0x58026000
 8002ccc:	fc00f81f 	.word	0xfc00f81f
 8002cd0:	fc00f81e 	.word	0xfc00f81e

08002cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b0a5      	sub	sp, #148	@ 0x94
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002cee:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4aa4      	ldr	r2, [pc, #656]	@ (8002f88 <HAL_ADC_ConfigChannel+0x2b4>)
 8002cf6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d102      	bne.n	8002d08 <HAL_ADC_ConfigChannel+0x34>
 8002d02:	2302      	movs	r3, #2
 8002d04:	f000 bca2 	b.w	800364c <HAL_ADC_ConfigChannel+0x978>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff fdae 	bl	8002876 <LL_ADC_REG_IsConversionOngoing>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f040 8486 	bne.w	800362e <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	db31      	blt.n	8002d8e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a97      	ldr	r2, [pc, #604]	@ (8002f8c <HAL_ADC_ConfigChannel+0x2b8>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d02c      	beq.n	8002d8e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d108      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x7e>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0e9b      	lsrs	r3, r3, #26
 8002d46:	f003 031f 	and.w	r3, r3, #31
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	e016      	b.n	8002d80 <HAL_ADC_ConfigChannel+0xac>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d5a:	fa93 f3a3 	rbit	r3, r3
 8002d5e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d62:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002d64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002d6a:	2320      	movs	r3, #32
 8002d6c:	e003      	b.n	8002d76 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8002d6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d70:	fab3 f383 	clz	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	f003 031f 	and.w	r3, r3, #31
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	6812      	ldr	r2, [r2, #0]
 8002d84:	69d1      	ldr	r1, [r2, #28]
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	6812      	ldr	r2, [r2, #0]
 8002d8a:	430b      	orrs	r3, r1
 8002d8c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6818      	ldr	r0, [r3, #0]
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	6859      	ldr	r1, [r3, #4]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	f7ff fc72 	bl	8002684 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fd66 	bl	8002876 <LL_ADC_REG_IsConversionOngoing>
 8002daa:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7ff fd72 	bl	800289c <LL_ADC_INJ_IsConversionOngoing>
 8002db8:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f040 824a 	bne.w	800325a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f040 8245 	bne.w	800325a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6818      	ldr	r0, [r3, #0]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	6819      	ldr	r1, [r3, #0]
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	f7ff fc7d 	bl	80026dc <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a69      	ldr	r2, [pc, #420]	@ (8002f8c <HAL_ADC_ConfigChannel+0x2b8>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d10d      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	695a      	ldr	r2, [r3, #20]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	08db      	lsrs	r3, r3, #3
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e06:	e032      	b.n	8002e6e <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002e08:	4b61      	ldr	r3, [pc, #388]	@ (8002f90 <HAL_ADC_ConfigChannel+0x2bc>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002e10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e14:	d10b      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x15a>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	e01d      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x196>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f003 0310 	and.w	r3, r3, #16
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10b      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x180>
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	695a      	ldr	r2, [r3, #20]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	089b      	lsrs	r3, r3, #2
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	e00a      	b.n	8002e6a <HAL_ADC_ConfigChannel+0x196>
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	695a      	ldr	r2, [r3, #20]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	089b      	lsrs	r3, r3, #2
 8002e60:	f003 0304 	and.w	r3, r3, #4
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	2b04      	cmp	r3, #4
 8002e74:	d048      	beq.n	8002f08 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6919      	ldr	r1, [r3, #16]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002e86:	f7ff fb0b 	bl	80024a0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f8c <HAL_ADC_ConfigChannel+0x2b8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d119      	bne.n	8002ec8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6818      	ldr	r0, [r3, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	6919      	ldr	r1, [r3, #16]
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	f7ff fba3 	bl	80025ec <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	6919      	ldr	r1, [r3, #16]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d102      	bne.n	8002ebe <HAL_ADC_ConfigChannel+0x1ea>
 8002eb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ebc:	e000      	b.n	8002ec0 <HAL_ADC_ConfigChannel+0x1ec>
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	f7ff fb71 	bl	80025a8 <LL_ADC_SetOffsetSaturation>
 8002ec6:	e1c8      	b.n	800325a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6818      	ldr	r0, [r3, #0]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	6919      	ldr	r1, [r3, #16]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d102      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x20c>
 8002eda:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002ede:	e000      	b.n	8002ee2 <HAL_ADC_ConfigChannel+0x20e>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	f7ff fb3e 	bl	8002564 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6818      	ldr	r0, [r3, #0]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	6919      	ldr	r1, [r3, #16]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	7e1b      	ldrb	r3, [r3, #24]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d102      	bne.n	8002efe <HAL_ADC_ConfigChannel+0x22a>
 8002ef8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002efc:	e000      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x22c>
 8002efe:	2300      	movs	r3, #0
 8002f00:	461a      	mov	r2, r3
 8002f02:	f7ff fb15 	bl	8002530 <LL_ADC_SetDataRightShift>
 8002f06:	e1a8      	b.n	800325a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a1f      	ldr	r2, [pc, #124]	@ (8002f8c <HAL_ADC_ConfigChannel+0x2b8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	f040 815b 	bne.w	80031ca <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2100      	movs	r1, #0
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7ff faf2 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8002f20:	4603      	mov	r3, r0
 8002f22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10a      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x26c>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2100      	movs	r1, #0
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fae7 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8002f36:	4603      	mov	r3, r0
 8002f38:	0e9b      	lsrs	r3, r3, #26
 8002f3a:	f003 021f 	and.w	r2, r3, #31
 8002f3e:	e017      	b.n	8002f70 <HAL_ADC_ConfigChannel+0x29c>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2100      	movs	r1, #0
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fadc 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f52:	fa93 f3a3 	rbit	r3, r3
 8002f56:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002f62:	2320      	movs	r3, #32
 8002f64:	e003      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f68:	fab3 f383 	clz	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	461a      	mov	r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10b      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x2c0>
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	0e9b      	lsrs	r3, r3, #26
 8002f82:	f003 031f 	and.w	r3, r3, #31
 8002f86:	e017      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x2e4>
 8002f88:	47ff0000 	.word	0x47ff0000
 8002f8c:	58026000 	.word	0x58026000
 8002f90:	5c001000 	.word	0x5c001000
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f9c:	fa93 f3a3 	rbit	r3, r3
 8002fa0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002fa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fa4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002fa6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002fac:	2320      	movs	r3, #32
 8002fae:	e003      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002fb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d106      	bne.n	8002fca <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff fb33 	bl	8002630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2101      	movs	r1, #1
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fa97 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10a      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x322>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff fa8c 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8002fec:	4603      	mov	r3, r0
 8002fee:	0e9b      	lsrs	r3, r3, #26
 8002ff0:	f003 021f 	and.w	r2, r3, #31
 8002ff4:	e017      	b.n	8003026 <HAL_ADC_ConfigChannel+0x352>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff fa81 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8003002:	4603      	mov	r3, r0
 8003004:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003008:	fa93 f3a3 	rbit	r3, r3
 800300c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800300e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003010:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003012:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003018:	2320      	movs	r3, #32
 800301a:	e003      	b.n	8003024 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800301c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800301e:	fab3 f383 	clz	r3, r3
 8003022:	b2db      	uxtb	r3, r3
 8003024:	461a      	mov	r2, r3
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800302e:	2b00      	cmp	r3, #0
 8003030:	d105      	bne.n	800303e <HAL_ADC_ConfigChannel+0x36a>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	0e9b      	lsrs	r3, r3, #26
 8003038:	f003 031f 	and.w	r3, r3, #31
 800303c:	e011      	b.n	8003062 <HAL_ADC_ConfigChannel+0x38e>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003046:	fa93 f3a3 	rbit	r3, r3
 800304a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800304c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800304e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003050:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003056:	2320      	movs	r3, #32
 8003058:	e003      	b.n	8003062 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800305a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800305c:	fab3 f383 	clz	r3, r3
 8003060:	b2db      	uxtb	r3, r3
 8003062:	429a      	cmp	r2, r3
 8003064:	d106      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2200      	movs	r2, #0
 800306c:	2101      	movs	r1, #1
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fade 	bl	8002630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2102      	movs	r1, #2
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fa42 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8003080:	4603      	mov	r3, r0
 8003082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x3cc>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2102      	movs	r1, #2
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff fa37 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8003096:	4603      	mov	r3, r0
 8003098:	0e9b      	lsrs	r3, r3, #26
 800309a:	f003 021f 	and.w	r2, r3, #31
 800309e:	e017      	b.n	80030d0 <HAL_ADC_ConfigChannel+0x3fc>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2102      	movs	r1, #2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff fa2c 	bl	8002504 <LL_ADC_GetOffsetChannel>
 80030ac:	4603      	mov	r3, r0
 80030ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030b2:	fa93 f3a3 	rbit	r3, r3
 80030b6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80030bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80030c2:	2320      	movs	r3, #32
 80030c4:	e003      	b.n	80030ce <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80030c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030c8:	fab3 f383 	clz	r3, r3
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d105      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x414>
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	0e9b      	lsrs	r3, r3, #26
 80030e2:	f003 031f 	and.w	r3, r3, #31
 80030e6:	e011      	b.n	800310c <HAL_ADC_ConfigChannel+0x438>
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030f0:	fa93 f3a3 	rbit	r3, r3
 80030f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80030f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80030fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003100:	2320      	movs	r3, #32
 8003102:	e003      	b.n	800310c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003106:	fab3 f383 	clz	r3, r3
 800310a:	b2db      	uxtb	r3, r3
 800310c:	429a      	cmp	r2, r3
 800310e:	d106      	bne.n	800311e <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2200      	movs	r2, #0
 8003116:	2102      	movs	r1, #2
 8003118:	4618      	mov	r0, r3
 800311a:	f7ff fa89 	bl	8002630 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2103      	movs	r1, #3
 8003124:	4618      	mov	r0, r3
 8003126:	f7ff f9ed 	bl	8002504 <LL_ADC_GetOffsetChannel>
 800312a:	4603      	mov	r3, r0
 800312c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <HAL_ADC_ConfigChannel+0x476>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2103      	movs	r1, #3
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff f9e2 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8003140:	4603      	mov	r3, r0
 8003142:	0e9b      	lsrs	r3, r3, #26
 8003144:	f003 021f 	and.w	r2, r3, #31
 8003148:	e017      	b.n	800317a <HAL_ADC_ConfigChannel+0x4a6>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2103      	movs	r1, #3
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff f9d7 	bl	8002504 <LL_ADC_GetOffsetChannel>
 8003156:	4603      	mov	r3, r0
 8003158:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315a:	6a3b      	ldr	r3, [r7, #32]
 800315c:	fa93 f3a3 	rbit	r3, r3
 8003160:	61fb      	str	r3, [r7, #28]
  return result;
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800316c:	2320      	movs	r3, #32
 800316e:	e003      	b.n	8003178 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003172:	fab3 f383 	clz	r3, r3
 8003176:	b2db      	uxtb	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003182:	2b00      	cmp	r3, #0
 8003184:	d105      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x4be>
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	0e9b      	lsrs	r3, r3, #26
 800318c:	f003 031f 	and.w	r3, r3, #31
 8003190:	e011      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x4e2>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	fa93 f3a3 	rbit	r3, r3
 800319e:	613b      	str	r3, [r7, #16]
  return result;
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80031aa:	2320      	movs	r3, #32
 80031ac:	e003      	b.n	80031b6 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	fab3 f383 	clz	r3, r3
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d14f      	bne.n	800325a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2200      	movs	r2, #0
 80031c0:	2103      	movs	r1, #3
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff fa34 	bl	8002630 <LL_ADC_SetOffsetState>
 80031c8:	e047      	b.n	800325a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	069b      	lsls	r3, r3, #26
 80031da:	429a      	cmp	r2, r3
 80031dc:	d107      	bne.n	80031ee <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80031ec:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	069b      	lsls	r3, r3, #26
 80031fe:	429a      	cmp	r2, r3
 8003200:	d107      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003210:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003218:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	069b      	lsls	r3, r3, #26
 8003222:	429a      	cmp	r2, r3
 8003224:	d107      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003234:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800323c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	069b      	lsls	r3, r3, #26
 8003246:	429a      	cmp	r2, r3
 8003248:	d107      	bne.n	800325a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003258:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4618      	mov	r0, r3
 8003260:	f7ff faf6 	bl	8002850 <LL_ADC_IsEnabled>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	f040 81ea 	bne.w	8003640 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	6819      	ldr	r1, [r3, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	461a      	mov	r2, r3
 800327a:	f7ff fa5b 	bl	8002734 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	4a7a      	ldr	r2, [pc, #488]	@ (800346c <HAL_ADC_ConfigChannel+0x798>)
 8003284:	4293      	cmp	r3, r2
 8003286:	f040 80e0 	bne.w	800344a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4977      	ldr	r1, [pc, #476]	@ (8003470 <HAL_ADC_ConfigChannel+0x79c>)
 8003294:	428b      	cmp	r3, r1
 8003296:	d147      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x654>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4975      	ldr	r1, [pc, #468]	@ (8003474 <HAL_ADC_ConfigChannel+0x7a0>)
 800329e:	428b      	cmp	r3, r1
 80032a0:	d040      	beq.n	8003324 <HAL_ADC_ConfigChannel+0x650>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4974      	ldr	r1, [pc, #464]	@ (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 80032a8:	428b      	cmp	r3, r1
 80032aa:	d039      	beq.n	8003320 <HAL_ADC_ConfigChannel+0x64c>
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4972      	ldr	r1, [pc, #456]	@ (800347c <HAL_ADC_ConfigChannel+0x7a8>)
 80032b2:	428b      	cmp	r3, r1
 80032b4:	d032      	beq.n	800331c <HAL_ADC_ConfigChannel+0x648>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4971      	ldr	r1, [pc, #452]	@ (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 80032bc:	428b      	cmp	r3, r1
 80032be:	d02b      	beq.n	8003318 <HAL_ADC_ConfigChannel+0x644>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	496f      	ldr	r1, [pc, #444]	@ (8003484 <HAL_ADC_ConfigChannel+0x7b0>)
 80032c6:	428b      	cmp	r3, r1
 80032c8:	d024      	beq.n	8003314 <HAL_ADC_ConfigChannel+0x640>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	496e      	ldr	r1, [pc, #440]	@ (8003488 <HAL_ADC_ConfigChannel+0x7b4>)
 80032d0:	428b      	cmp	r3, r1
 80032d2:	d01d      	beq.n	8003310 <HAL_ADC_ConfigChannel+0x63c>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	496c      	ldr	r1, [pc, #432]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 80032da:	428b      	cmp	r3, r1
 80032dc:	d016      	beq.n	800330c <HAL_ADC_ConfigChannel+0x638>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	496b      	ldr	r1, [pc, #428]	@ (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 80032e4:	428b      	cmp	r3, r1
 80032e6:	d00f      	beq.n	8003308 <HAL_ADC_ConfigChannel+0x634>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4969      	ldr	r1, [pc, #420]	@ (8003494 <HAL_ADC_ConfigChannel+0x7c0>)
 80032ee:	428b      	cmp	r3, r1
 80032f0:	d008      	beq.n	8003304 <HAL_ADC_ConfigChannel+0x630>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4968      	ldr	r1, [pc, #416]	@ (8003498 <HAL_ADC_ConfigChannel+0x7c4>)
 80032f8:	428b      	cmp	r3, r1
 80032fa:	d101      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x62c>
 80032fc:	4b67      	ldr	r3, [pc, #412]	@ (800349c <HAL_ADC_ConfigChannel+0x7c8>)
 80032fe:	e0a0      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003300:	2300      	movs	r3, #0
 8003302:	e09e      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003304:	4b66      	ldr	r3, [pc, #408]	@ (80034a0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003306:	e09c      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003308:	4b66      	ldr	r3, [pc, #408]	@ (80034a4 <HAL_ADC_ConfigChannel+0x7d0>)
 800330a:	e09a      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800330c:	4b60      	ldr	r3, [pc, #384]	@ (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 800330e:	e098      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003310:	4b5e      	ldr	r3, [pc, #376]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 8003312:	e096      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003314:	4b64      	ldr	r3, [pc, #400]	@ (80034a8 <HAL_ADC_ConfigChannel+0x7d4>)
 8003316:	e094      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003318:	4b64      	ldr	r3, [pc, #400]	@ (80034ac <HAL_ADC_ConfigChannel+0x7d8>)
 800331a:	e092      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800331c:	4b64      	ldr	r3, [pc, #400]	@ (80034b0 <HAL_ADC_ConfigChannel+0x7dc>)
 800331e:	e090      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003320:	4b64      	ldr	r3, [pc, #400]	@ (80034b4 <HAL_ADC_ConfigChannel+0x7e0>)
 8003322:	e08e      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003324:	2301      	movs	r3, #1
 8003326:	e08c      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4962      	ldr	r1, [pc, #392]	@ (80034b8 <HAL_ADC_ConfigChannel+0x7e4>)
 800332e:	428b      	cmp	r3, r1
 8003330:	d140      	bne.n	80033b4 <HAL_ADC_ConfigChannel+0x6e0>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	494f      	ldr	r1, [pc, #316]	@ (8003474 <HAL_ADC_ConfigChannel+0x7a0>)
 8003338:	428b      	cmp	r3, r1
 800333a:	d039      	beq.n	80033b0 <HAL_ADC_ConfigChannel+0x6dc>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	494d      	ldr	r1, [pc, #308]	@ (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 8003342:	428b      	cmp	r3, r1
 8003344:	d032      	beq.n	80033ac <HAL_ADC_ConfigChannel+0x6d8>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	494c      	ldr	r1, [pc, #304]	@ (800347c <HAL_ADC_ConfigChannel+0x7a8>)
 800334c:	428b      	cmp	r3, r1
 800334e:	d02b      	beq.n	80033a8 <HAL_ADC_ConfigChannel+0x6d4>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	494a      	ldr	r1, [pc, #296]	@ (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 8003356:	428b      	cmp	r3, r1
 8003358:	d024      	beq.n	80033a4 <HAL_ADC_ConfigChannel+0x6d0>
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4949      	ldr	r1, [pc, #292]	@ (8003484 <HAL_ADC_ConfigChannel+0x7b0>)
 8003360:	428b      	cmp	r3, r1
 8003362:	d01d      	beq.n	80033a0 <HAL_ADC_ConfigChannel+0x6cc>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4947      	ldr	r1, [pc, #284]	@ (8003488 <HAL_ADC_ConfigChannel+0x7b4>)
 800336a:	428b      	cmp	r3, r1
 800336c:	d016      	beq.n	800339c <HAL_ADC_ConfigChannel+0x6c8>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4946      	ldr	r1, [pc, #280]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 8003374:	428b      	cmp	r3, r1
 8003376:	d00f      	beq.n	8003398 <HAL_ADC_ConfigChannel+0x6c4>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4944      	ldr	r1, [pc, #272]	@ (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 800337e:	428b      	cmp	r3, r1
 8003380:	d008      	beq.n	8003394 <HAL_ADC_ConfigChannel+0x6c0>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4944      	ldr	r1, [pc, #272]	@ (8003498 <HAL_ADC_ConfigChannel+0x7c4>)
 8003388:	428b      	cmp	r3, r1
 800338a:	d101      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x6bc>
 800338c:	4b43      	ldr	r3, [pc, #268]	@ (800349c <HAL_ADC_ConfigChannel+0x7c8>)
 800338e:	e058      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003390:	2300      	movs	r3, #0
 8003392:	e056      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003394:	4b43      	ldr	r3, [pc, #268]	@ (80034a4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003396:	e054      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003398:	4b3d      	ldr	r3, [pc, #244]	@ (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 800339a:	e052      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800339c:	4b3b      	ldr	r3, [pc, #236]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 800339e:	e050      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033a0:	4b41      	ldr	r3, [pc, #260]	@ (80034a8 <HAL_ADC_ConfigChannel+0x7d4>)
 80033a2:	e04e      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033a4:	4b41      	ldr	r3, [pc, #260]	@ (80034ac <HAL_ADC_ConfigChannel+0x7d8>)
 80033a6:	e04c      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033a8:	4b41      	ldr	r3, [pc, #260]	@ (80034b0 <HAL_ADC_ConfigChannel+0x7dc>)
 80033aa:	e04a      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033ac:	4b41      	ldr	r3, [pc, #260]	@ (80034b4 <HAL_ADC_ConfigChannel+0x7e0>)
 80033ae:	e048      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033b0:	2301      	movs	r3, #1
 80033b2:	e046      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4940      	ldr	r1, [pc, #256]	@ (80034bc <HAL_ADC_ConfigChannel+0x7e8>)
 80033ba:	428b      	cmp	r3, r1
 80033bc:	d140      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x76c>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	492c      	ldr	r1, [pc, #176]	@ (8003474 <HAL_ADC_ConfigChannel+0x7a0>)
 80033c4:	428b      	cmp	r3, r1
 80033c6:	d039      	beq.n	800343c <HAL_ADC_ConfigChannel+0x768>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	492a      	ldr	r1, [pc, #168]	@ (8003478 <HAL_ADC_ConfigChannel+0x7a4>)
 80033ce:	428b      	cmp	r3, r1
 80033d0:	d032      	beq.n	8003438 <HAL_ADC_ConfigChannel+0x764>
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4929      	ldr	r1, [pc, #164]	@ (800347c <HAL_ADC_ConfigChannel+0x7a8>)
 80033d8:	428b      	cmp	r3, r1
 80033da:	d02b      	beq.n	8003434 <HAL_ADC_ConfigChannel+0x760>
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4927      	ldr	r1, [pc, #156]	@ (8003480 <HAL_ADC_ConfigChannel+0x7ac>)
 80033e2:	428b      	cmp	r3, r1
 80033e4:	d024      	beq.n	8003430 <HAL_ADC_ConfigChannel+0x75c>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4926      	ldr	r1, [pc, #152]	@ (8003484 <HAL_ADC_ConfigChannel+0x7b0>)
 80033ec:	428b      	cmp	r3, r1
 80033ee:	d01d      	beq.n	800342c <HAL_ADC_ConfigChannel+0x758>
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4924      	ldr	r1, [pc, #144]	@ (8003488 <HAL_ADC_ConfigChannel+0x7b4>)
 80033f6:	428b      	cmp	r3, r1
 80033f8:	d016      	beq.n	8003428 <HAL_ADC_ConfigChannel+0x754>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4923      	ldr	r1, [pc, #140]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 8003400:	428b      	cmp	r3, r1
 8003402:	d00f      	beq.n	8003424 <HAL_ADC_ConfigChannel+0x750>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4926      	ldr	r1, [pc, #152]	@ (80034a4 <HAL_ADC_ConfigChannel+0x7d0>)
 800340a:	428b      	cmp	r3, r1
 800340c:	d008      	beq.n	8003420 <HAL_ADC_ConfigChannel+0x74c>
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	492b      	ldr	r1, [pc, #172]	@ (80034c0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003414:	428b      	cmp	r3, r1
 8003416:	d101      	bne.n	800341c <HAL_ADC_ConfigChannel+0x748>
 8003418:	4b2a      	ldr	r3, [pc, #168]	@ (80034c4 <HAL_ADC_ConfigChannel+0x7f0>)
 800341a:	e012      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800341c:	2300      	movs	r3, #0
 800341e:	e010      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003420:	4b27      	ldr	r3, [pc, #156]	@ (80034c0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003422:	e00e      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003424:	4b1a      	ldr	r3, [pc, #104]	@ (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 8003426:	e00c      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003428:	4b18      	ldr	r3, [pc, #96]	@ (800348c <HAL_ADC_ConfigChannel+0x7b8>)
 800342a:	e00a      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800342c:	4b1e      	ldr	r3, [pc, #120]	@ (80034a8 <HAL_ADC_ConfigChannel+0x7d4>)
 800342e:	e008      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003430:	4b1e      	ldr	r3, [pc, #120]	@ (80034ac <HAL_ADC_ConfigChannel+0x7d8>)
 8003432:	e006      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003434:	4b1e      	ldr	r3, [pc, #120]	@ (80034b0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003436:	e004      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003438:	4b1e      	ldr	r3, [pc, #120]	@ (80034b4 <HAL_ADC_ConfigChannel+0x7e0>)
 800343a:	e002      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 800343c:	2301      	movs	r3, #1
 800343e:	e000      	b.n	8003442 <HAL_ADC_ConfigChannel+0x76e>
 8003440:	2300      	movs	r3, #0
 8003442:	4619      	mov	r1, r3
 8003444:	4610      	mov	r0, r2
 8003446:	f7fe fff1 	bl	800242c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	f280 80f6 	bge.w	8003640 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a05      	ldr	r2, [pc, #20]	@ (8003470 <HAL_ADC_ConfigChannel+0x79c>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d004      	beq.n	8003468 <HAL_ADC_ConfigChannel+0x794>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a15      	ldr	r2, [pc, #84]	@ (80034b8 <HAL_ADC_ConfigChannel+0x7e4>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d131      	bne.n	80034cc <HAL_ADC_ConfigChannel+0x7f8>
 8003468:	4b17      	ldr	r3, [pc, #92]	@ (80034c8 <HAL_ADC_ConfigChannel+0x7f4>)
 800346a:	e030      	b.n	80034ce <HAL_ADC_ConfigChannel+0x7fa>
 800346c:	47ff0000 	.word	0x47ff0000
 8003470:	40022000 	.word	0x40022000
 8003474:	04300002 	.word	0x04300002
 8003478:	08600004 	.word	0x08600004
 800347c:	0c900008 	.word	0x0c900008
 8003480:	10c00010 	.word	0x10c00010
 8003484:	14f00020 	.word	0x14f00020
 8003488:	2a000400 	.word	0x2a000400
 800348c:	2e300800 	.word	0x2e300800
 8003490:	32601000 	.word	0x32601000
 8003494:	43210000 	.word	0x43210000
 8003498:	4b840000 	.word	0x4b840000
 800349c:	4fb80000 	.word	0x4fb80000
 80034a0:	47520000 	.word	0x47520000
 80034a4:	36902000 	.word	0x36902000
 80034a8:	25b00200 	.word	0x25b00200
 80034ac:	21800100 	.word	0x21800100
 80034b0:	1d500080 	.word	0x1d500080
 80034b4:	19200040 	.word	0x19200040
 80034b8:	40022100 	.word	0x40022100
 80034bc:	58026000 	.word	0x58026000
 80034c0:	3ac04000 	.word	0x3ac04000
 80034c4:	3ef08000 	.word	0x3ef08000
 80034c8:	40022300 	.word	0x40022300
 80034cc:	4b61      	ldr	r3, [pc, #388]	@ (8003654 <HAL_ADC_ConfigChannel+0x980>)
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe ff9e 	bl	8002410 <LL_ADC_GetCommonPathInternalCh>
 80034d4:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a5f      	ldr	r2, [pc, #380]	@ (8003658 <HAL_ADC_ConfigChannel+0x984>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d004      	beq.n	80034ea <HAL_ADC_ConfigChannel+0x816>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a5d      	ldr	r2, [pc, #372]	@ (800365c <HAL_ADC_ConfigChannel+0x988>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d10e      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x834>
 80034ea:	485b      	ldr	r0, [pc, #364]	@ (8003658 <HAL_ADC_ConfigChannel+0x984>)
 80034ec:	f7ff f9b0 	bl	8002850 <LL_ADC_IsEnabled>
 80034f0:	4604      	mov	r4, r0
 80034f2:	485a      	ldr	r0, [pc, #360]	@ (800365c <HAL_ADC_ConfigChannel+0x988>)
 80034f4:	f7ff f9ac 	bl	8002850 <LL_ADC_IsEnabled>
 80034f8:	4603      	mov	r3, r0
 80034fa:	4323      	orrs	r3, r4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	bf0c      	ite	eq
 8003500:	2301      	moveq	r3, #1
 8003502:	2300      	movne	r3, #0
 8003504:	b2db      	uxtb	r3, r3
 8003506:	e008      	b.n	800351a <HAL_ADC_ConfigChannel+0x846>
 8003508:	4855      	ldr	r0, [pc, #340]	@ (8003660 <HAL_ADC_ConfigChannel+0x98c>)
 800350a:	f7ff f9a1 	bl	8002850 <LL_ADC_IsEnabled>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	bf0c      	ite	eq
 8003514:	2301      	moveq	r3, #1
 8003516:	2300      	movne	r3, #0
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d07d      	beq.n	800361a <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a50      	ldr	r2, [pc, #320]	@ (8003664 <HAL_ADC_ConfigChannel+0x990>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d130      	bne.n	800358a <HAL_ADC_ConfigChannel+0x8b6>
 8003528:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800352a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d12b      	bne.n	800358a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a4a      	ldr	r2, [pc, #296]	@ (8003660 <HAL_ADC_ConfigChannel+0x98c>)
 8003538:	4293      	cmp	r3, r2
 800353a:	f040 8081 	bne.w	8003640 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a45      	ldr	r2, [pc, #276]	@ (8003658 <HAL_ADC_ConfigChannel+0x984>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d004      	beq.n	8003552 <HAL_ADC_ConfigChannel+0x87e>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a43      	ldr	r2, [pc, #268]	@ (800365c <HAL_ADC_ConfigChannel+0x988>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d101      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x882>
 8003552:	4a45      	ldr	r2, [pc, #276]	@ (8003668 <HAL_ADC_ConfigChannel+0x994>)
 8003554:	e000      	b.n	8003558 <HAL_ADC_ConfigChannel+0x884>
 8003556:	4a3f      	ldr	r2, [pc, #252]	@ (8003654 <HAL_ADC_ConfigChannel+0x980>)
 8003558:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800355a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800355e:	4619      	mov	r1, r3
 8003560:	4610      	mov	r0, r2
 8003562:	f7fe ff42 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003566:	4b41      	ldr	r3, [pc, #260]	@ (800366c <HAL_ADC_ConfigChannel+0x998>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	099b      	lsrs	r3, r3, #6
 800356c:	4a40      	ldr	r2, [pc, #256]	@ (8003670 <HAL_ADC_ConfigChannel+0x99c>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	099b      	lsrs	r3, r3, #6
 8003574:	3301      	adds	r3, #1
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800357a:	e002      	b.n	8003582 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	3b01      	subs	r3, #1
 8003580:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1f9      	bne.n	800357c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003588:	e05a      	b.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a39      	ldr	r2, [pc, #228]	@ (8003674 <HAL_ADC_ConfigChannel+0x9a0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d11e      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x8fe>
 8003594:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003596:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d119      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003660 <HAL_ADC_ConfigChannel+0x98c>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d14b      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003658 <HAL_ADC_ConfigChannel+0x984>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d004      	beq.n	80035bc <HAL_ADC_ConfigChannel+0x8e8>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a29      	ldr	r2, [pc, #164]	@ (800365c <HAL_ADC_ConfigChannel+0x988>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d101      	bne.n	80035c0 <HAL_ADC_ConfigChannel+0x8ec>
 80035bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003668 <HAL_ADC_ConfigChannel+0x994>)
 80035be:	e000      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x8ee>
 80035c0:	4a24      	ldr	r2, [pc, #144]	@ (8003654 <HAL_ADC_ConfigChannel+0x980>)
 80035c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035c4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035c8:	4619      	mov	r1, r3
 80035ca:	4610      	mov	r0, r2
 80035cc:	f7fe ff0d 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035d0:	e036      	b.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a28      	ldr	r2, [pc, #160]	@ (8003678 <HAL_ADC_ConfigChannel+0x9a4>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d131      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
 80035dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80035de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d12c      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003660 <HAL_ADC_ConfigChannel+0x98c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d127      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a18      	ldr	r2, [pc, #96]	@ (8003658 <HAL_ADC_ConfigChannel+0x984>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_ADC_ConfigChannel+0x930>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a17      	ldr	r2, [pc, #92]	@ (800365c <HAL_ADC_ConfigChannel+0x988>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <HAL_ADC_ConfigChannel+0x934>
 8003604:	4a18      	ldr	r2, [pc, #96]	@ (8003668 <HAL_ADC_ConfigChannel+0x994>)
 8003606:	e000      	b.n	800360a <HAL_ADC_ConfigChannel+0x936>
 8003608:	4a12      	ldr	r2, [pc, #72]	@ (8003654 <HAL_ADC_ConfigChannel+0x980>)
 800360a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800360c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003610:	4619      	mov	r1, r3
 8003612:	4610      	mov	r0, r2
 8003614:	f7fe fee9 	bl	80023ea <LL_ADC_SetCommonPathInternalCh>
 8003618:	e012      	b.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800361e:	f043 0220 	orr.w	r2, r3, #32
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800362c:	e008      	b.n	8003640 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003632:	f043 0220 	orr.w	r2, r3, #32
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003648:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800364c:	4618      	mov	r0, r3
 800364e:	3794      	adds	r7, #148	@ 0x94
 8003650:	46bd      	mov	sp, r7
 8003652:	bd90      	pop	{r4, r7, pc}
 8003654:	58026300 	.word	0x58026300
 8003658:	40022000 	.word	0x40022000
 800365c:	40022100 	.word	0x40022100
 8003660:	58026000 	.word	0x58026000
 8003664:	c7520000 	.word	0xc7520000
 8003668:	40022300 	.word	0x40022300
 800366c:	24000000 	.word	0x24000000
 8003670:	053e2d63 	.word	0x053e2d63
 8003674:	c3210000 	.word	0xc3210000
 8003678:	cb840000 	.word	0xcb840000

0800367c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a6c      	ldr	r2, [pc, #432]	@ (800383c <ADC_ConfigureBoostMode+0x1c0>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d004      	beq.n	8003698 <ADC_ConfigureBoostMode+0x1c>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a6b      	ldr	r2, [pc, #428]	@ (8003840 <ADC_ConfigureBoostMode+0x1c4>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d109      	bne.n	80036ac <ADC_ConfigureBoostMode+0x30>
 8003698:	4b6a      	ldr	r3, [pc, #424]	@ (8003844 <ADC_ConfigureBoostMode+0x1c8>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	e008      	b.n	80036be <ADC_ConfigureBoostMode+0x42>
 80036ac:	4b66      	ldr	r3, [pc, #408]	@ (8003848 <ADC_ConfigureBoostMode+0x1cc>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf14      	ite	ne
 80036b8:	2301      	movne	r3, #1
 80036ba:	2300      	moveq	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01c      	beq.n	80036fc <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80036c2:	f004 f97b 	bl	80079bc <HAL_RCC_GetHCLKFreq>
 80036c6:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036d0:	d010      	beq.n	80036f4 <ADC_ConfigureBoostMode+0x78>
 80036d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80036d6:	d873      	bhi.n	80037c0 <ADC_ConfigureBoostMode+0x144>
 80036d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036dc:	d002      	beq.n	80036e4 <ADC_ConfigureBoostMode+0x68>
 80036de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80036e2:	d16d      	bne.n	80037c0 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	0c1b      	lsrs	r3, r3, #16
 80036ea:	68fa      	ldr	r2, [r7, #12]
 80036ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f0:	60fb      	str	r3, [r7, #12]
        break;
 80036f2:	e068      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	089b      	lsrs	r3, r3, #2
 80036f8:	60fb      	str	r3, [r7, #12]
        break;
 80036fa:	e064      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80036fc:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003700:	f04f 0100 	mov.w	r1, #0
 8003704:	f005 fb56 	bl	8008db4 <HAL_RCCEx_GetPeriphCLKFreq>
 8003708:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003712:	d051      	beq.n	80037b8 <ADC_ConfigureBoostMode+0x13c>
 8003714:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003718:	d854      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 800371a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800371e:	d047      	beq.n	80037b0 <ADC_ConfigureBoostMode+0x134>
 8003720:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003724:	d84e      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 8003726:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800372a:	d03d      	beq.n	80037a8 <ADC_ConfigureBoostMode+0x12c>
 800372c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003730:	d848      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 8003732:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003736:	d033      	beq.n	80037a0 <ADC_ConfigureBoostMode+0x124>
 8003738:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800373c:	d842      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 800373e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003742:	d029      	beq.n	8003798 <ADC_ConfigureBoostMode+0x11c>
 8003744:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003748:	d83c      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 800374a:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800374e:	d01a      	beq.n	8003786 <ADC_ConfigureBoostMode+0x10a>
 8003750:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003754:	d836      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 8003756:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800375a:	d014      	beq.n	8003786 <ADC_ConfigureBoostMode+0x10a>
 800375c:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003760:	d830      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 8003762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003766:	d00e      	beq.n	8003786 <ADC_ConfigureBoostMode+0x10a>
 8003768:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800376c:	d82a      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 800376e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003772:	d008      	beq.n	8003786 <ADC_ConfigureBoostMode+0x10a>
 8003774:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003778:	d824      	bhi.n	80037c4 <ADC_ConfigureBoostMode+0x148>
 800377a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800377e:	d002      	beq.n	8003786 <ADC_ConfigureBoostMode+0x10a>
 8003780:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003784:	d11e      	bne.n	80037c4 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	0c9b      	lsrs	r3, r3, #18
 800378c:	005b      	lsls	r3, r3, #1
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	fbb2 f3f3 	udiv	r3, r2, r3
 8003794:	60fb      	str	r3, [r7, #12]
        break;
 8003796:	e016      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	091b      	lsrs	r3, r3, #4
 800379c:	60fb      	str	r3, [r7, #12]
        break;
 800379e:	e012      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	60fb      	str	r3, [r7, #12]
        break;
 80037a6:	e00e      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	099b      	lsrs	r3, r3, #6
 80037ac:	60fb      	str	r3, [r7, #12]
        break;
 80037ae:	e00a      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	09db      	lsrs	r3, r3, #7
 80037b4:	60fb      	str	r3, [r7, #12]
        break;
 80037b6:	e006      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	0a1b      	lsrs	r3, r3, #8
 80037bc:	60fb      	str	r3, [r7, #12]
        break;
 80037be:	e002      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
        break;
 80037c0:	bf00      	nop
 80037c2:	e000      	b.n	80037c6 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80037c4:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	085b      	lsrs	r3, r3, #1
 80037ca:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4a1f      	ldr	r2, [pc, #124]	@ (800384c <ADC_ConfigureBoostMode+0x1d0>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d808      	bhi.n	80037e6 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689a      	ldr	r2, [r3, #8]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80037e2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80037e4:	e025      	b.n	8003832 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	4a19      	ldr	r2, [pc, #100]	@ (8003850 <ADC_ConfigureBoostMode+0x1d4>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d80a      	bhi.n	8003804 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003800:	609a      	str	r2, [r3, #8]
}
 8003802:	e016      	b.n	8003832 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	4a13      	ldr	r2, [pc, #76]	@ (8003854 <ADC_ConfigureBoostMode+0x1d8>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d80a      	bhi.n	8003822 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	609a      	str	r2, [r3, #8]
}
 8003820:	e007      	b.n	8003832 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003830:	609a      	str	r2, [r3, #8]
}
 8003832:	bf00      	nop
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40022000 	.word	0x40022000
 8003840:	40022100 	.word	0x40022100
 8003844:	40022300 	.word	0x40022300
 8003848:	58026300 	.word	0x58026300
 800384c:	005f5e10 	.word	0x005f5e10
 8003850:	00bebc20 	.word	0x00bebc20
 8003854:	017d7840 	.word	0x017d7840

08003858 <LL_ADC_IsEnabled>:
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <LL_ADC_IsEnabled+0x18>
 800386c:	2301      	movs	r3, #1
 800386e:	e000      	b.n	8003872 <LL_ADC_IsEnabled+0x1a>
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <LL_ADC_REG_IsConversionOngoing>:
{
 800387e:	b480      	push	{r7}
 8003880:	b083      	sub	sp, #12
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	2b04      	cmp	r3, #4
 8003890:	d101      	bne.n	8003896 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003896:	2300      	movs	r3, #0
}
 8003898:	4618      	mov	r0, r3
 800389a:	370c      	adds	r7, #12
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80038a4:	b590      	push	{r4, r7, lr}
 80038a6:	b0a3      	sub	sp, #140	@ 0x8c
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80038be:	2302      	movs	r3, #2
 80038c0:	e0c1      	b.n	8003a46 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80038ce:	2300      	movs	r3, #0
 80038d0:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a5e      	ldr	r2, [pc, #376]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d102      	bne.n	80038e2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80038dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80038de:	60fb      	str	r3, [r7, #12]
 80038e0:	e001      	b.n	80038e6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80038e2:	2300      	movs	r3, #0
 80038e4:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10b      	bne.n	8003904 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038f0:	f043 0220 	orr.w	r2, r3, #32
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e0a0      	b.n	8003a46 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff ffb9 	bl	800387e <LL_ADC_REG_IsConversionOngoing>
 800390c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff ffb2 	bl	800387e <LL_ADC_REG_IsConversionOngoing>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	f040 8081 	bne.w	8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003922:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003926:	2b00      	cmp	r3, #0
 8003928:	d17c      	bne.n	8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a48      	ldr	r2, [pc, #288]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d004      	beq.n	800393e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a46      	ldr	r2, [pc, #280]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d101      	bne.n	8003942 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800393e:	4b46      	ldr	r3, [pc, #280]	@ (8003a58 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003940:	e000      	b.n	8003944 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003942:	4b46      	ldr	r3, [pc, #280]	@ (8003a5c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003944:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d039      	beq.n	80039c2 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800394e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	431a      	orrs	r2, r3
 800395c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800395e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a3a      	ldr	r2, [pc, #232]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a39      	ldr	r2, [pc, #228]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d10e      	bne.n	8003992 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003974:	4836      	ldr	r0, [pc, #216]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003976:	f7ff ff6f 	bl	8003858 <LL_ADC_IsEnabled>
 800397a:	4604      	mov	r4, r0
 800397c:	4835      	ldr	r0, [pc, #212]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800397e:	f7ff ff6b 	bl	8003858 <LL_ADC_IsEnabled>
 8003982:	4603      	mov	r3, r0
 8003984:	4323      	orrs	r3, r4
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf0c      	ite	eq
 800398a:	2301      	moveq	r3, #1
 800398c:	2300      	movne	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	e008      	b.n	80039a4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003992:	4833      	ldr	r0, [pc, #204]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003994:	f7ff ff60 	bl	8003858 <LL_ADC_IsEnabled>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	bf0c      	ite	eq
 800399e:	2301      	moveq	r3, #1
 80039a0:	2300      	movne	r3, #0
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d047      	beq.n	8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80039a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003a64 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80039ae:	4013      	ands	r3, r2
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	6811      	ldr	r1, [r2, #0]
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	6892      	ldr	r2, [r2, #8]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	431a      	orrs	r2, r3
 80039bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039be:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80039c0:	e03a      	b.n	8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80039c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039cc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d10e      	bne.n	8003a00 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80039e2:	481b      	ldr	r0, [pc, #108]	@ (8003a50 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80039e4:	f7ff ff38 	bl	8003858 <LL_ADC_IsEnabled>
 80039e8:	4604      	mov	r4, r0
 80039ea:	481a      	ldr	r0, [pc, #104]	@ (8003a54 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80039ec:	f7ff ff34 	bl	8003858 <LL_ADC_IsEnabled>
 80039f0:	4603      	mov	r3, r0
 80039f2:	4323      	orrs	r3, r4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	e008      	b.n	8003a12 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003a00:	4817      	ldr	r0, [pc, #92]	@ (8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003a02:	f7ff ff29 	bl	8003858 <LL_ADC_IsEnabled>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d010      	beq.n	8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003a16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	4b12      	ldr	r3, [pc, #72]	@ (8003a64 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003a20:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a22:	e009      	b.n	8003a38 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a28:	f043 0220 	orr.w	r2, r3, #32
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003a36:	e000      	b.n	8003a3a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003a42:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	378c      	adds	r7, #140	@ 0x8c
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd90      	pop	{r4, r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	40022000 	.word	0x40022000
 8003a54:	40022100 	.word	0x40022100
 8003a58:	40022300 	.word	0x40022300
 8003a5c:	58026300 	.word	0x58026300
 8003a60:	58026000 	.word	0x58026000
 8003a64:	fffff0e0 	.word	0xfffff0e0

08003a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b085      	sub	sp, #20
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f003 0307 	and.w	r3, r3, #7
 8003a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a78:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <__NVIC_SetPriorityGrouping+0x40>)
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a84:	4013      	ands	r3, r2
 8003a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a90:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <__NVIC_SetPriorityGrouping+0x44>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a96:	4a04      	ldr	r2, [pc, #16]	@ (8003aa8 <__NVIC_SetPriorityGrouping+0x40>)
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	60d3      	str	r3, [r2, #12]
}
 8003a9c:	bf00      	nop
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	e000ed00 	.word	0xe000ed00
 8003aac:	05fa0000 	.word	0x05fa0000

08003ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ab4:	4b04      	ldr	r3, [pc, #16]	@ (8003ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	0a1b      	lsrs	r3, r3, #8
 8003aba:	f003 0307 	and.w	r3, r3, #7
}
 8003abe:	4618      	mov	r0, r3
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	e000ed00 	.word	0xe000ed00

08003acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	db0b      	blt.n	8003af6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ade:	88fb      	ldrh	r3, [r7, #6]
 8003ae0:	f003 021f 	and.w	r2, r3, #31
 8003ae4:	4907      	ldr	r1, [pc, #28]	@ (8003b04 <__NVIC_EnableIRQ+0x38>)
 8003ae6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	2001      	movs	r0, #1
 8003aee:	fa00 f202 	lsl.w	r2, r0, r2
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	e000e100 	.word	0xe000e100

08003b08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	4603      	mov	r3, r0
 8003b10:	6039      	str	r1, [r7, #0]
 8003b12:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003b14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	db0a      	blt.n	8003b32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	b2da      	uxtb	r2, r3
 8003b20:	490c      	ldr	r1, [pc, #48]	@ (8003b54 <__NVIC_SetPriority+0x4c>)
 8003b22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003b26:	0112      	lsls	r2, r2, #4
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	440b      	add	r3, r1
 8003b2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b30:	e00a      	b.n	8003b48 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	4908      	ldr	r1, [pc, #32]	@ (8003b58 <__NVIC_SetPriority+0x50>)
 8003b38:	88fb      	ldrh	r3, [r7, #6]
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	3b04      	subs	r3, #4
 8003b40:	0112      	lsls	r2, r2, #4
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	440b      	add	r3, r1
 8003b46:	761a      	strb	r2, [r3, #24]
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	e000e100 	.word	0xe000e100
 8003b58:	e000ed00 	.word	0xe000ed00

08003b5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b089      	sub	sp, #36	@ 0x24
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	60f8      	str	r0, [r7, #12]
 8003b64:	60b9      	str	r1, [r7, #8]
 8003b66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	f1c3 0307 	rsb	r3, r3, #7
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	bf28      	it	cs
 8003b7a:	2304      	movcs	r3, #4
 8003b7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	3304      	adds	r3, #4
 8003b82:	2b06      	cmp	r3, #6
 8003b84:	d902      	bls.n	8003b8c <NVIC_EncodePriority+0x30>
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	3b03      	subs	r3, #3
 8003b8a:	e000      	b.n	8003b8e <NVIC_EncodePriority+0x32>
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b90:	f04f 32ff 	mov.w	r2, #4294967295
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9a:	43da      	mvns	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	401a      	ands	r2, r3
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	fa01 f303 	lsl.w	r3, r1, r3
 8003bae:	43d9      	mvns	r1, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bb4:	4313      	orrs	r3, r2
         );
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3724      	adds	r7, #36	@ 0x24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc0:	4770      	bx	lr
	...

08003bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003bd4:	d301      	bcc.n	8003bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e00f      	b.n	8003bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003bda:	4a0a      	ldr	r2, [pc, #40]	@ (8003c04 <SysTick_Config+0x40>)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003be2:	210f      	movs	r1, #15
 8003be4:	f04f 30ff 	mov.w	r0, #4294967295
 8003be8:	f7ff ff8e 	bl	8003b08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bec:	4b05      	ldr	r3, [pc, #20]	@ (8003c04 <SysTick_Config+0x40>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bf2:	4b04      	ldr	r3, [pc, #16]	@ (8003c04 <SysTick_Config+0x40>)
 8003bf4:	2207      	movs	r2, #7
 8003bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	e000e010 	.word	0xe000e010

08003c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f7ff ff29 	bl	8003a68 <__NVIC_SetPriorityGrouping>
}
 8003c16:	bf00      	nop
 8003c18:	3708      	adds	r7, #8
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b086      	sub	sp, #24
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	4603      	mov	r3, r0
 8003c26:	60b9      	str	r1, [r7, #8]
 8003c28:	607a      	str	r2, [r7, #4]
 8003c2a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c2c:	f7ff ff40 	bl	8003ab0 <__NVIC_GetPriorityGrouping>
 8003c30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	6978      	ldr	r0, [r7, #20]
 8003c38:	f7ff ff90 	bl	8003b5c <NVIC_EncodePriority>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c42:	4611      	mov	r1, r2
 8003c44:	4618      	mov	r0, r3
 8003c46:	f7ff ff5f 	bl	8003b08 <__NVIC_SetPriority>
}
 8003c4a:	bf00      	nop
 8003c4c:	3718      	adds	r7, #24
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b082      	sub	sp, #8
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	4603      	mov	r3, r0
 8003c5a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ff33 	bl	8003acc <__NVIC_EnableIRQ>
}
 8003c66:	bf00      	nop
 8003c68:	3708      	adds	r7, #8
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c6e:	b580      	push	{r7, lr}
 8003c70:	b082      	sub	sp, #8
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c76:	6878      	ldr	r0, [r7, #4]
 8003c78:	f7ff ffa4 	bl	8003bc4 <SysTick_Config>
 8003c7c:	4603      	mov	r3, r0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003c8c:	f3bf 8f5f 	dmb	sy
}
 8003c90:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003c92:	4b07      	ldr	r3, [pc, #28]	@ (8003cb0 <HAL_MPU_Disable+0x28>)
 8003c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c96:	4a06      	ldr	r2, [pc, #24]	@ (8003cb0 <HAL_MPU_Disable+0x28>)
 8003c98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c9c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003c9e:	4b05      	ldr	r3, [pc, #20]	@ (8003cb4 <HAL_MPU_Disable+0x2c>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	605a      	str	r2, [r3, #4]
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	e000ed00 	.word	0xe000ed00
 8003cb4:	e000ed90 	.word	0xe000ed90

08003cb8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8003cf0 <HAL_MPU_Enable+0x38>)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003cca:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf4 <HAL_MPU_Enable+0x3c>)
 8003ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cce:	4a09      	ldr	r2, [pc, #36]	@ (8003cf4 <HAL_MPU_Enable+0x3c>)
 8003cd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003cd6:	f3bf 8f4f 	dsb	sy
}
 8003cda:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003cdc:	f3bf 8f6f 	isb	sy
}
 8003ce0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	e000ed90 	.word	0xe000ed90
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	785a      	ldrb	r2, [r3, #1]
 8003d04:	4b1b      	ldr	r3, [pc, #108]	@ (8003d74 <HAL_MPU_ConfigRegion+0x7c>)
 8003d06:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003d08:	4b1a      	ldr	r3, [pc, #104]	@ (8003d74 <HAL_MPU_ConfigRegion+0x7c>)
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	4a19      	ldr	r2, [pc, #100]	@ (8003d74 <HAL_MPU_ConfigRegion+0x7c>)
 8003d0e:	f023 0301 	bic.w	r3, r3, #1
 8003d12:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003d14:	4a17      	ldr	r2, [pc, #92]	@ (8003d74 <HAL_MPU_ConfigRegion+0x7c>)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	7b1b      	ldrb	r3, [r3, #12]
 8003d20:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	7adb      	ldrb	r3, [r3, #11]
 8003d26:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7a9b      	ldrb	r3, [r3, #10]
 8003d2e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003d30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	7b5b      	ldrb	r3, [r3, #13]
 8003d36:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003d38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	7b9b      	ldrb	r3, [r3, #14]
 8003d3e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003d40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	7bdb      	ldrb	r3, [r3, #15]
 8003d46:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003d48:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	7a5b      	ldrb	r3, [r3, #9]
 8003d4e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003d50:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	7a1b      	ldrb	r3, [r3, #8]
 8003d56:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003d58:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	7812      	ldrb	r2, [r2, #0]
 8003d5e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d60:	4a04      	ldr	r2, [pc, #16]	@ (8003d74 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003d62:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d64:	6113      	str	r3, [r2, #16]
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	e000ed90 	.word	0xe000ed90

08003d78 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b098      	sub	sp, #96	@ 0x60
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003d80:	4a84      	ldr	r2, [pc, #528]	@ (8003f94 <HAL_FDCAN_Init+0x21c>)
 8003d82:	f107 030c 	add.w	r3, r7, #12
 8003d86:	4611      	mov	r1, r2
 8003d88:	224c      	movs	r2, #76	@ 0x4c
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f00c fdb7 	bl	80108fe <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e1c6      	b.n	8004128 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a7e      	ldr	r2, [pc, #504]	@ (8003f98 <HAL_FDCAN_Init+0x220>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d106      	bne.n	8003db2 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003dac:	461a      	mov	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d106      	bne.n	8003dcc <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7fd fbf2 	bl	80015b0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	699a      	ldr	r2, [r3, #24]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0210 	bic.w	r2, r2, #16
 8003dda:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ddc:	f7fe fac2 	bl	8002364 <HAL_GetTick>
 8003de0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003de2:	e014      	b.n	8003e0e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003de4:	f7fe fabe 	bl	8002364 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b0a      	cmp	r3, #10
 8003df0:	d90d      	bls.n	8003e0e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003df8:	f043 0201 	orr.w	r2, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2203      	movs	r2, #3
 8003e06:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e18c      	b.n	8004128 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	f003 0308 	and.w	r3, r3, #8
 8003e18:	2b08      	cmp	r3, #8
 8003e1a:	d0e3      	beq.n	8003de4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	699a      	ldr	r2, [r3, #24]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0201 	orr.w	r2, r2, #1
 8003e2a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e2c:	f7fe fa9a 	bl	8002364 <HAL_GetTick>
 8003e30:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003e32:	e014      	b.n	8003e5e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003e34:	f7fe fa96 	bl	8002364 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b0a      	cmp	r3, #10
 8003e40:	d90d      	bls.n	8003e5e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e48:	f043 0201 	orr.w	r2, r3, #1
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2203      	movs	r2, #3
 8003e56:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e164      	b.n	8004128 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	699b      	ldr	r3, [r3, #24]
 8003e64:	f003 0301 	and.w	r3, r3, #1
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d0e3      	beq.n	8003e34 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699a      	ldr	r2, [r3, #24]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0202 	orr.w	r2, r2, #2
 8003e7a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	7c1b      	ldrb	r3, [r3, #16]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d108      	bne.n	8003e96 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699a      	ldr	r2, [r3, #24]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e92:	619a      	str	r2, [r3, #24]
 8003e94:	e007      	b.n	8003ea6 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	699a      	ldr	r2, [r3, #24]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ea4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	7c5b      	ldrb	r3, [r3, #17]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d108      	bne.n	8003ec0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699a      	ldr	r2, [r3, #24]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ebc:	619a      	str	r2, [r3, #24]
 8003ebe:	e007      	b.n	8003ed0 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699a      	ldr	r2, [r3, #24]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ece:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	7c9b      	ldrb	r3, [r3, #18]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d108      	bne.n	8003eea <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	699a      	ldr	r2, [r3, #24]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ee6:	619a      	str	r2, [r3, #24]
 8003ee8:	e007      	b.n	8003efa <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	699a      	ldr	r2, [r3, #24]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ef8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	430a      	orrs	r2, r1
 8003f0e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	699a      	ldr	r2, [r3, #24]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003f1e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	691a      	ldr	r2, [r3, #16]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0210 	bic.w	r2, r2, #16
 8003f2e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d108      	bne.n	8003f4a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699a      	ldr	r2, [r3, #24]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f042 0204 	orr.w	r2, r2, #4
 8003f46:	619a      	str	r2, [r3, #24]
 8003f48:	e030      	b.n	8003fac <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	68db      	ldr	r3, [r3, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d02c      	beq.n	8003fac <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d020      	beq.n	8003f9c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	699a      	ldr	r2, [r3, #24]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f68:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0210 	orr.w	r2, r2, #16
 8003f78:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	d114      	bne.n	8003fac <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699a      	ldr	r2, [r3, #24]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f042 0220 	orr.w	r2, r2, #32
 8003f90:	619a      	str	r2, [r3, #24]
 8003f92:	e00b      	b.n	8003fac <HAL_FDCAN_Init+0x234>
 8003f94:	08011478 	.word	0x08011478
 8003f98:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699a      	ldr	r2, [r3, #24]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0220 	orr.w	r2, r2, #32
 8003faa:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003fbc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003fc4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003fd4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003fd6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fe0:	d115      	bne.n	800400e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fec:	3b01      	subs	r3, #1
 8003fee:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003ff0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003ffa:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004002:	3b01      	subs	r3, #1
 8004004:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800400a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800400c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00a      	beq.n	800402c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	430a      	orrs	r2, r1
 8004028:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004034:	4413      	add	r3, r2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d011      	beq.n	800405e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004042:	f023 0107 	bic.w	r1, r3, #7
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800404a:	009b      	lsls	r3, r3, #2
 800404c:	3360      	adds	r3, #96	@ 0x60
 800404e:	443b      	add	r3, r7
 8004050:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	430a      	orrs	r2, r1
 800405a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004062:	2b00      	cmp	r3, #0
 8004064:	d011      	beq.n	800408a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800406e:	f023 0107 	bic.w	r1, r3, #7
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	3360      	adds	r3, #96	@ 0x60
 800407a:	443b      	add	r3, r7
 800407c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408e:	2b00      	cmp	r3, #0
 8004090:	d012      	beq.n	80040b8 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800409a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	3360      	adds	r3, #96	@ 0x60
 80040a6:	443b      	add	r3, r7
 80040a8:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80040ac:	011a      	lsls	r2, r3, #4
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	430a      	orrs	r2, r1
 80040b4:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d012      	beq.n	80040e6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80040c8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	3360      	adds	r3, #96	@ 0x60
 80040d4:	443b      	add	r3, r7
 80040d6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80040da:	021a      	lsls	r2, r3, #8
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a11      	ldr	r2, [pc, #68]	@ (8004130 <HAL_FDCAN_Init+0x3b8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d107      	bne.n	8004100 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	689a      	ldr	r2, [r3, #8]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f022 0203 	bic.w	r2, r2, #3
 80040fe:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f80b 	bl	8004134 <FDCAN_CalcultateRamBlockAddresses>
 800411e:	4603      	mov	r3, r0
 8004120:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004124:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004128:	4618      	mov	r0, r3
 800412a:	3760      	adds	r7, #96	@ 0x60
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	4000a000 	.word	0x4000a000

08004134 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004140:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800414a:	4ba7      	ldr	r3, [pc, #668]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800414c:	4013      	ands	r3, r2
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	0091      	lsls	r1, r2, #2
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	430b      	orrs	r3, r1
 8004158:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004164:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	041a      	lsls	r2, r3, #16
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	4413      	add	r3, r2
 8004180:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800418a:	4b97      	ldr	r3, [pc, #604]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800418c:	4013      	ands	r3, r2
 800418e:	68ba      	ldr	r2, [r7, #8]
 8004190:	0091      	lsls	r1, r2, #2
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	6812      	ldr	r2, [r2, #0]
 8004196:	430b      	orrs	r3, r1
 8004198:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ac:	041a      	lsls	r2, r3, #16
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	68ba      	ldr	r2, [r7, #8]
 80041c0:	4413      	add	r3, r2
 80041c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80041cc:	4b86      	ldr	r3, [pc, #536]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80041ce:	4013      	ands	r3, r2
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	0091      	lsls	r1, r2, #2
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	430b      	orrs	r3, r1
 80041da:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041e6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	041a      	lsls	r2, r3, #16
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004202:	fb02 f303 	mul.w	r3, r2, r3
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	4413      	add	r3, r2
 800420a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004214:	4b74      	ldr	r3, [pc, #464]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004216:	4013      	ands	r3, r2
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	0091      	lsls	r1, r2, #2
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6812      	ldr	r2, [r2, #0]
 8004220:	430b      	orrs	r3, r1
 8004222:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800422e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004236:	041a      	lsls	r2, r3, #16
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	430a      	orrs	r2, r1
 800423e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800424a:	fb02 f303 	mul.w	r3, r2, r3
 800424e:	68ba      	ldr	r2, [r7, #8]
 8004250:	4413      	add	r3, r2
 8004252:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800425c:	4b62      	ldr	r3, [pc, #392]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800425e:	4013      	ands	r3, r2
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	0091      	lsls	r1, r2, #2
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6812      	ldr	r2, [r2, #0]
 8004268:	430b      	orrs	r3, r1
 800426a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	4413      	add	r3, r2
 800427e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004288:	4b57      	ldr	r3, [pc, #348]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800428a:	4013      	ands	r3, r2
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	0091      	lsls	r1, r2, #2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	430b      	orrs	r3, r1
 8004296:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042a2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042aa:	041a      	lsls	r2, r3, #16
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	430a      	orrs	r2, r1
 80042b2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	68ba      	ldr	r2, [r7, #8]
 80042be:	4413      	add	r3, r2
 80042c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80042ca:	4b47      	ldr	r3, [pc, #284]	@ (80043e8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	0091      	lsls	r1, r2, #2
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6812      	ldr	r2, [r2, #0]
 80042d6:	430b      	orrs	r3, r1
 80042d8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80042e4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ec:	041a      	lsls	r2, r3, #16
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	430a      	orrs	r2, r1
 80042f4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004300:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004308:	061a      	lsls	r2, r3, #24
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004318:	4b34      	ldr	r3, [pc, #208]	@ (80043ec <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800431a:	4413      	add	r3, r2
 800431c:	009a      	lsls	r2, r3, #2
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	441a      	add	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	441a      	add	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800434e:	fb01 f303 	mul.w	r3, r1, r3
 8004352:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004354:	441a      	add	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004362:	6879      	ldr	r1, [r7, #4]
 8004364:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004366:	fb01 f303 	mul.w	r3, r1, r3
 800436a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800436c:	441a      	add	r2, r3
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800437e:	fb01 f303 	mul.w	r3, r1, r3
 8004382:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004384:	441a      	add	r2, r3
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	441a      	add	r2, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80043ae:	fb01 f303 	mul.w	r3, r1, r3
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c6:	6879      	ldr	r1, [r7, #4]
 80043c8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80043ca:	fb01 f303 	mul.w	r3, r1, r3
 80043ce:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80043d0:	441a      	add	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043de:	4a04      	ldr	r2, [pc, #16]	@ (80043f0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d915      	bls.n	8004410 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80043e4:	e006      	b.n	80043f4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80043e6:	bf00      	nop
 80043e8:	ffff0003 	.word	0xffff0003
 80043ec:	10002b00 	.word	0x10002b00
 80043f0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043fa:	f043 0220 	orr.w	r2, r3, #32
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2203      	movs	r2, #3
 8004408:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e010      	b.n	8004432 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004414:	60fb      	str	r3, [r7, #12]
 8004416:	e005      	b.n	8004424 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	3304      	adds	r3, #4
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	429a      	cmp	r2, r3
 800442e:	d3f3      	bcc.n	8004418 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004430:	2300      	movs	r3, #0
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop

08004440 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004440:	b480      	push	{r7}
 8004442:	b089      	sub	sp, #36	@ 0x24
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800444e:	4b86      	ldr	r3, [pc, #536]	@ (8004668 <HAL_GPIO_Init+0x228>)
 8004450:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004452:	e18c      	b.n	800476e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	2101      	movs	r1, #1
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	fa01 f303 	lsl.w	r3, r1, r3
 8004460:	4013      	ands	r3, r2
 8004462:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 817e 	beq.w	8004768 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 0303 	and.w	r3, r3, #3
 8004474:	2b01      	cmp	r3, #1
 8004476:	d005      	beq.n	8004484 <HAL_GPIO_Init+0x44>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f003 0303 	and.w	r3, r3, #3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d130      	bne.n	80044e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	2203      	movs	r2, #3
 8004490:	fa02 f303 	lsl.w	r3, r2, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	4013      	ands	r3, r2
 800449a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	68da      	ldr	r2, [r3, #12]
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	69ba      	ldr	r2, [r7, #24]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	69ba      	ldr	r2, [r7, #24]
 80044b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044ba:	2201      	movs	r2, #1
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43db      	mvns	r3, r3
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	4013      	ands	r3, r2
 80044c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	091b      	lsrs	r3, r3, #4
 80044d0:	f003 0201 	and.w	r2, r3, #1
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	4313      	orrs	r3, r2
 80044de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b03      	cmp	r3, #3
 80044f0:	d017      	beq.n	8004522 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	2203      	movs	r2, #3
 80044fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004502:	43db      	mvns	r3, r3
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4013      	ands	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	689a      	ldr	r2, [r3, #8]
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	005b      	lsls	r3, r3, #1
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4313      	orrs	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69ba      	ldr	r2, [r7, #24]
 8004520:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d123      	bne.n	8004576 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	08da      	lsrs	r2, r3, #3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3208      	adds	r2, #8
 8004536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800453a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	220f      	movs	r2, #15
 8004546:	fa02 f303 	lsl.w	r3, r2, r3
 800454a:	43db      	mvns	r3, r3
 800454c:	69ba      	ldr	r2, [r7, #24]
 800454e:	4013      	ands	r3, r2
 8004550:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	691a      	ldr	r2, [r3, #16]
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	fa02 f303 	lsl.w	r3, r2, r3
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	4313      	orrs	r3, r2
 8004566:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	08da      	lsrs	r2, r3, #3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	3208      	adds	r2, #8
 8004570:	69b9      	ldr	r1, [r7, #24]
 8004572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	2203      	movs	r2, #3
 8004582:	fa02 f303 	lsl.w	r3, r2, r3
 8004586:	43db      	mvns	r3, r3
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	4013      	ands	r3, r2
 800458c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f003 0203 	and.w	r2, r3, #3
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 80d8 	beq.w	8004768 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045b8:	4b2c      	ldr	r3, [pc, #176]	@ (800466c <HAL_GPIO_Init+0x22c>)
 80045ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045be:	4a2b      	ldr	r2, [pc, #172]	@ (800466c <HAL_GPIO_Init+0x22c>)
 80045c0:	f043 0302 	orr.w	r3, r3, #2
 80045c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80045c8:	4b28      	ldr	r3, [pc, #160]	@ (800466c <HAL_GPIO_Init+0x22c>)
 80045ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045d6:	4a26      	ldr	r2, [pc, #152]	@ (8004670 <HAL_GPIO_Init+0x230>)
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	089b      	lsrs	r3, r3, #2
 80045dc:	3302      	adds	r3, #2
 80045de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	220f      	movs	r2, #15
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	43db      	mvns	r3, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4013      	ands	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004674 <HAL_GPIO_Init+0x234>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d04a      	beq.n	8004698 <HAL_GPIO_Init+0x258>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a1c      	ldr	r2, [pc, #112]	@ (8004678 <HAL_GPIO_Init+0x238>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d02b      	beq.n	8004662 <HAL_GPIO_Init+0x222>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a1b      	ldr	r2, [pc, #108]	@ (800467c <HAL_GPIO_Init+0x23c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d025      	beq.n	800465e <HAL_GPIO_Init+0x21e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a1a      	ldr	r2, [pc, #104]	@ (8004680 <HAL_GPIO_Init+0x240>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d01f      	beq.n	800465a <HAL_GPIO_Init+0x21a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a19      	ldr	r2, [pc, #100]	@ (8004684 <HAL_GPIO_Init+0x244>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d019      	beq.n	8004656 <HAL_GPIO_Init+0x216>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a18      	ldr	r2, [pc, #96]	@ (8004688 <HAL_GPIO_Init+0x248>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d013      	beq.n	8004652 <HAL_GPIO_Init+0x212>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a17      	ldr	r2, [pc, #92]	@ (800468c <HAL_GPIO_Init+0x24c>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d00d      	beq.n	800464e <HAL_GPIO_Init+0x20e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a16      	ldr	r2, [pc, #88]	@ (8004690 <HAL_GPIO_Init+0x250>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d007      	beq.n	800464a <HAL_GPIO_Init+0x20a>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a15      	ldr	r2, [pc, #84]	@ (8004694 <HAL_GPIO_Init+0x254>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d101      	bne.n	8004646 <HAL_GPIO_Init+0x206>
 8004642:	2309      	movs	r3, #9
 8004644:	e029      	b.n	800469a <HAL_GPIO_Init+0x25a>
 8004646:	230a      	movs	r3, #10
 8004648:	e027      	b.n	800469a <HAL_GPIO_Init+0x25a>
 800464a:	2307      	movs	r3, #7
 800464c:	e025      	b.n	800469a <HAL_GPIO_Init+0x25a>
 800464e:	2306      	movs	r3, #6
 8004650:	e023      	b.n	800469a <HAL_GPIO_Init+0x25a>
 8004652:	2305      	movs	r3, #5
 8004654:	e021      	b.n	800469a <HAL_GPIO_Init+0x25a>
 8004656:	2304      	movs	r3, #4
 8004658:	e01f      	b.n	800469a <HAL_GPIO_Init+0x25a>
 800465a:	2303      	movs	r3, #3
 800465c:	e01d      	b.n	800469a <HAL_GPIO_Init+0x25a>
 800465e:	2302      	movs	r3, #2
 8004660:	e01b      	b.n	800469a <HAL_GPIO_Init+0x25a>
 8004662:	2301      	movs	r3, #1
 8004664:	e019      	b.n	800469a <HAL_GPIO_Init+0x25a>
 8004666:	bf00      	nop
 8004668:	58000080 	.word	0x58000080
 800466c:	58024400 	.word	0x58024400
 8004670:	58000400 	.word	0x58000400
 8004674:	58020000 	.word	0x58020000
 8004678:	58020400 	.word	0x58020400
 800467c:	58020800 	.word	0x58020800
 8004680:	58020c00 	.word	0x58020c00
 8004684:	58021000 	.word	0x58021000
 8004688:	58021400 	.word	0x58021400
 800468c:	58021800 	.word	0x58021800
 8004690:	58021c00 	.word	0x58021c00
 8004694:	58022400 	.word	0x58022400
 8004698:	2300      	movs	r3, #0
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	f002 0203 	and.w	r2, r2, #3
 80046a0:	0092      	lsls	r2, r2, #2
 80046a2:	4093      	lsls	r3, r2
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046aa:	4938      	ldr	r1, [pc, #224]	@ (800478c <HAL_GPIO_Init+0x34c>)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	089b      	lsrs	r3, r3, #2
 80046b0:	3302      	adds	r3, #2
 80046b2:	69ba      	ldr	r2, [r7, #24]
 80046b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	43db      	mvns	r3, r3
 80046c4:	69ba      	ldr	r2, [r7, #24]
 80046c6:	4013      	ands	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80046de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80046e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	43db      	mvns	r3, r3
 80046f2:	69ba      	ldr	r2, [r7, #24]
 80046f4:	4013      	ands	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d003      	beq.n	800470c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	4313      	orrs	r3, r2
 800470a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800470c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004714:	697b      	ldr	r3, [r7, #20]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	43db      	mvns	r3, r3
 800471e:	69ba      	ldr	r2, [r7, #24]
 8004720:	4013      	ands	r3, r2
 8004722:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d003      	beq.n	8004738 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004730:	69ba      	ldr	r2, [r7, #24]
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	4313      	orrs	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	43db      	mvns	r3, r3
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	4013      	ands	r3, r2
 800474c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	4313      	orrs	r3, r2
 8004760:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	3301      	adds	r3, #1
 800476c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	fa22 f303 	lsr.w	r3, r2, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	f47f ae6b 	bne.w	8004454 <HAL_GPIO_Init+0x14>
  }
}
 800477e:	bf00      	nop
 8004780:	bf00      	nop
 8004782:	3724      	adds	r7, #36	@ 0x24
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	58000400 	.word	0x58000400

08004790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	460b      	mov	r3, r1
 800479a:	807b      	strh	r3, [r7, #2]
 800479c:	4613      	mov	r3, r2
 800479e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80047a0:	787b      	ldrb	r3, [r7, #1]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047a6:	887a      	ldrh	r2, [r7, #2]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80047ac:	e003      	b.n	80047b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80047ae:	887b      	ldrh	r3, [r7, #2]
 80047b0:	041a      	lsls	r2, r3, #16
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	619a      	str	r2, [r3, #24]
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b085      	sub	sp, #20
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
 80047ca:	460b      	mov	r3, r1
 80047cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80047d4:	887a      	ldrh	r2, [r7, #2]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	4013      	ands	r3, r2
 80047da:	041a      	lsls	r2, r3, #16
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	43d9      	mvns	r1, r3
 80047e0:	887b      	ldrh	r3, [r7, #2]
 80047e2:	400b      	ands	r3, r1
 80047e4:	431a      	orrs	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	619a      	str	r2, [r3, #24]
}
 80047ea:	bf00      	nop
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
	...

080047f8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004800:	2300      	movs	r3, #0
 8004802:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004804:	f7fd fdae 	bl	8002364 <HAL_GetTick>
 8004808:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d102      	bne.n	8004816 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	e0a5      	b.n	8004962 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004820:	2b00      	cmp	r3, #0
 8004822:	f040 809e 	bne.w	8004962 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7fc ff2c 	bl	8001684 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800482c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f89d 	bl	8004970 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	4b4b      	ldr	r3, [pc, #300]	@ (800496c <HAL_OSPI_Init+0x174>)
 800483e:	4013      	ands	r3, r2
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	68d1      	ldr	r1, [r2, #12]
 8004844:	687a      	ldr	r2, [r7, #4]
 8004846:	6912      	ldr	r2, [r2, #16]
 8004848:	3a01      	subs	r2, #1
 800484a:	0412      	lsls	r2, r2, #16
 800484c:	4311      	orrs	r1, r2
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	6952      	ldr	r2, [r2, #20]
 8004852:	3a01      	subs	r2, #1
 8004854:	0212      	lsls	r2, r2, #8
 8004856:	4311      	orrs	r1, r2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800485c:	4311      	orrs	r1, r2
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	69d2      	ldr	r2, [r2, #28]
 8004862:	4311      	orrs	r1, r2
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	430b      	orrs	r3, r1
 800486a:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a1a      	ldr	r2, [r3, #32]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004886:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	430a      	orrs	r2, r1
 8004892:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800489c:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	021a      	lsls	r2, r3, #8
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2200      	movs	r2, #0
 80048c2:	2120      	movs	r1, #32
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f000 fd4f 	bl	8005368 <OSPI_WaitFlagStateUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80048ce:	7bfb      	ldrb	r3, [r7, #15]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d146      	bne.n	8004962 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	1e5a      	subs	r2, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	430a      	orrs	r2, r1
 80048ea:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	430a      	orrs	r2, r1
 8004900:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800490a:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f042 0201 	orr.w	r2, r2, #1
 8004930:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	2b02      	cmp	r3, #2
 8004938:	d107      	bne.n	800494a <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689a      	ldr	r2, [r3, #8]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0202 	orr.w	r2, r2, #2
 8004948:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004952:	d103      	bne.n	800495c <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	651a      	str	r2, [r3, #80]	@ 0x50
 800495a:	e002      	b.n	8004962 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8004962:	7bfb      	ldrb	r3, [r7, #15]
}
 8004964:	4618      	mov	r0, r3
 8004966:	3710      	adds	r7, #16
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	f8e0f8f4 	.word	0xf8e0f8f4

08004970 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	683a      	ldr	r2, [r7, #0]
 800497e:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
	...

08004990 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b094      	sub	sp, #80	@ 0x50
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800499c:	2300      	movs	r3, #0
 800499e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a9d      	ldr	r2, [pc, #628]	@ (8004c24 <HAL_OSPIM_Config+0x294>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d105      	bne.n	80049be <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 80049b2:	2300      	movs	r3, #0
 80049b4:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 80049b6:	2301      	movs	r3, #1
 80049b8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80049bc:	e004      	b.n	80049c8 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 80049be:	2301      	movs	r3, #1
 80049c0:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 80049c2:	2300      	movs	r3, #0
 80049c4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80049c8:	2300      	movs	r3, #0
 80049ca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80049ce:	e01d      	b.n	8004a0c <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 80049d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80049d4:	3301      	adds	r3, #1
 80049d6:	b2d8      	uxtb	r0, r3
 80049d8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80049dc:	f107 0114 	add.w	r1, r7, #20
 80049e0:	4613      	mov	r3, r2
 80049e2:	005b      	lsls	r3, r3, #1
 80049e4:	4413      	add	r3, r2
 80049e6:	00db      	lsls	r3, r3, #3
 80049e8:	440b      	add	r3, r1
 80049ea:	4619      	mov	r1, r3
 80049ec:	f000 fcf4 	bl	80053d8 <OSPIM_GetConfig>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d005      	beq.n	8004a02 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2208      	movs	r2, #8
 8004a00:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004a02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004a06:	3301      	adds	r3, #1
 8004a08:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004a0c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d9dd      	bls.n	80049d0 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8004a14:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	f040 8499 	bne.w	8005350 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004a1e:	4b81      	ldr	r3, [pc, #516]	@ (8004c24 <HAL_OSPIM_Config+0x294>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00b      	beq.n	8004a42 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004a2a:	4b7e      	ldr	r3, [pc, #504]	@ (8004c24 <HAL_OSPIM_Config+0x294>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a7d      	ldr	r2, [pc, #500]	@ (8004c24 <HAL_OSPIM_Config+0x294>)
 8004a30:	f023 0301 	bic.w	r3, r3, #1
 8004a34:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004a36:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004a3a:	f043 0301 	orr.w	r3, r3, #1
 8004a3e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004a42:	4b79      	ldr	r3, [pc, #484]	@ (8004c28 <HAL_OSPIM_Config+0x298>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00b      	beq.n	8004a66 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004a4e:	4b76      	ldr	r3, [pc, #472]	@ (8004c28 <HAL_OSPIM_Config+0x298>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a75      	ldr	r2, [pc, #468]	@ (8004c28 <HAL_OSPIM_Config+0x298>)
 8004a54:	f023 0301 	bic.w	r3, r3, #1
 8004a58:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004a5a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004a5e:	f043 0302 	orr.w	r3, r3, #2
 8004a62:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004a66:	4971      	ldr	r1, [pc, #452]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	4413      	add	r3, r2
 8004a70:	00db      	lsls	r3, r3, #3
 8004a72:	3350      	adds	r3, #80	@ 0x50
 8004a74:	443b      	add	r3, r7
 8004a76:	3b34      	subs	r3, #52	@ 0x34
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	009b      	lsls	r3, r3, #2
 8004a7e:	440b      	add	r3, r1
 8004a80:	6859      	ldr	r1, [r3, #4]
 8004a82:	486a      	ldr	r0, [pc, #424]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004a84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a86:	4613      	mov	r3, r2
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	4413      	add	r3, r2
 8004a8c:	00db      	lsls	r3, r3, #3
 8004a8e:	3350      	adds	r3, #80	@ 0x50
 8004a90:	443b      	add	r3, r7
 8004a92:	3b34      	subs	r3, #52	@ 0x34
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3b01      	subs	r3, #1
 8004a98:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4403      	add	r3, r0
 8004aa0:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004aa2:	4b62      	ldr	r3, [pc, #392]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 80c0 	beq.w	8004c30 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004ab0:	4b5e      	ldr	r3, [pc, #376]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a5d      	ldr	r2, [pc, #372]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004ab6:	f023 0301 	bic.w	r3, r3, #1
 8004aba:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8004abc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	f040 8162 	bne.w	8004d8a <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8004ac6:	4959      	ldr	r1, [pc, #356]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004ac8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004acc:	4613      	mov	r3, r2
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	4413      	add	r3, r2
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	3350      	adds	r3, #80	@ 0x50
 8004ad6:	443b      	add	r3, r7
 8004ad8:	3b3c      	subs	r3, #60	@ 0x3c
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	3b01      	subs	r3, #1
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	6859      	ldr	r1, [r3, #4]
 8004ae4:	4851      	ldr	r0, [pc, #324]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004ae6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004aea:	4613      	mov	r3, r2
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	4413      	add	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	3350      	adds	r3, #80	@ 0x50
 8004af4:	443b      	add	r3, r7
 8004af6:	3b3c      	subs	r3, #60	@ 0x3c
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	f041 0202 	orr.w	r2, r1, #2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4403      	add	r3, r0
 8004b04:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004b06:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	4413      	add	r3, r2
 8004b10:	00db      	lsls	r3, r3, #3
 8004b12:	3350      	adds	r3, #80	@ 0x50
 8004b14:	443b      	add	r3, r7
 8004b16:	3b38      	subs	r3, #56	@ 0x38
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d01f      	beq.n	8004b5e <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8004b1e:	4943      	ldr	r1, [pc, #268]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004b20:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b24:	4613      	mov	r3, r2
 8004b26:	005b      	lsls	r3, r3, #1
 8004b28:	4413      	add	r3, r2
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	3350      	adds	r3, #80	@ 0x50
 8004b2e:	443b      	add	r3, r7
 8004b30:	3b38      	subs	r3, #56	@ 0x38
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3b01      	subs	r3, #1
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	6859      	ldr	r1, [r3, #4]
 8004b3c:	483b      	ldr	r0, [pc, #236]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004b3e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b42:	4613      	mov	r3, r2
 8004b44:	005b      	lsls	r3, r3, #1
 8004b46:	4413      	add	r3, r2
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	3350      	adds	r3, #80	@ 0x50
 8004b4c:	443b      	add	r3, r7
 8004b4e:	3b38      	subs	r3, #56	@ 0x38
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	3b01      	subs	r3, #1
 8004b54:	f041 0220 	orr.w	r2, r1, #32
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	4403      	add	r3, r0
 8004b5c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004b5e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b62:	4613      	mov	r3, r2
 8004b64:	005b      	lsls	r3, r3, #1
 8004b66:	4413      	add	r3, r2
 8004b68:	00db      	lsls	r3, r3, #3
 8004b6a:	3350      	adds	r3, #80	@ 0x50
 8004b6c:	443b      	add	r3, r7
 8004b6e:	3b30      	subs	r3, #48	@ 0x30
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d023      	beq.n	8004bbe <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004b76:	492d      	ldr	r1, [pc, #180]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004b78:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b7c:	4613      	mov	r3, r2
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	4413      	add	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	3350      	adds	r3, #80	@ 0x50
 8004b86:	443b      	add	r3, r7
 8004b88:	3b30      	subs	r3, #48	@ 0x30
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	440b      	add	r3, r1
 8004b96:	6859      	ldr	r1, [r3, #4]
 8004b98:	4824      	ldr	r0, [pc, #144]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004b9a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004b9e:	4613      	mov	r3, r2
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	4413      	add	r3, r2
 8004ba4:	00db      	lsls	r3, r3, #3
 8004ba6:	3350      	adds	r3, #80	@ 0x50
 8004ba8:	443b      	add	r3, r7
 8004baa:	3b30      	subs	r3, #48	@ 0x30
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	3b01      	subs	r3, #1
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	4403      	add	r3, r0
 8004bbc:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004bbe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	005b      	lsls	r3, r3, #1
 8004bc6:	4413      	add	r3, r2
 8004bc8:	00db      	lsls	r3, r3, #3
 8004bca:	3350      	adds	r3, #80	@ 0x50
 8004bcc:	443b      	add	r3, r7
 8004bce:	3b2c      	subs	r3, #44	@ 0x2c
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80d9 	beq.w	8004d8a <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004bd8:	4914      	ldr	r1, [pc, #80]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004bda:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004bde:	4613      	mov	r3, r2
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	4413      	add	r3, r2
 8004be4:	00db      	lsls	r3, r3, #3
 8004be6:	3350      	adds	r3, #80	@ 0x50
 8004be8:	443b      	add	r3, r7
 8004bea:	3b2c      	subs	r3, #44	@ 0x2c
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	440b      	add	r3, r1
 8004bf8:	6859      	ldr	r1, [r3, #4]
 8004bfa:	480c      	ldr	r0, [pc, #48]	@ (8004c2c <HAL_OSPIM_Config+0x29c>)
 8004bfc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004c00:	4613      	mov	r3, r2
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	4413      	add	r3, r2
 8004c06:	00db      	lsls	r3, r3, #3
 8004c08:	3350      	adds	r3, #80	@ 0x50
 8004c0a:	443b      	add	r3, r7
 8004c0c:	3b2c      	subs	r3, #44	@ 0x2c
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	4403      	add	r3, r0
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	e0b3      	b.n	8004d8a <HAL_OSPIM_Config+0x3fa>
 8004c22:	bf00      	nop
 8004c24:	52005000 	.word	0x52005000
 8004c28:	5200a000 	.word	0x5200a000
 8004c2c:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8004c30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c32:	4613      	mov	r3, r2
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	4413      	add	r3, r2
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	3350      	adds	r3, #80	@ 0x50
 8004c3c:	443b      	add	r3, r7
 8004c3e:	3b3c      	subs	r3, #60	@ 0x3c
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 80a1 	beq.w	8004d8a <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004c48:	4995      	ldr	r1, [pc, #596]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004c4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c4c:	4613      	mov	r3, r2
 8004c4e:	005b      	lsls	r3, r3, #1
 8004c50:	4413      	add	r3, r2
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	3350      	adds	r3, #80	@ 0x50
 8004c56:	443b      	add	r3, r7
 8004c58:	3b3c      	subs	r3, #60	@ 0x3c
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	440b      	add	r3, r1
 8004c62:	6859      	ldr	r1, [r3, #4]
 8004c64:	488e      	ldr	r0, [pc, #568]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c68:	4613      	mov	r3, r2
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	4413      	add	r3, r2
 8004c6e:	00db      	lsls	r3, r3, #3
 8004c70:	3350      	adds	r3, #80	@ 0x50
 8004c72:	443b      	add	r3, r7
 8004c74:	3b3c      	subs	r3, #60	@ 0x3c
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	f021 0201 	bic.w	r2, r1, #1
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4403      	add	r3, r0
 8004c82:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004c84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c86:	4613      	mov	r3, r2
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	4413      	add	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	3350      	adds	r3, #80	@ 0x50
 8004c90:	443b      	add	r3, r7
 8004c92:	3b38      	subs	r3, #56	@ 0x38
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d01d      	beq.n	8004cd6 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004c9a:	4981      	ldr	r1, [pc, #516]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004c9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	4413      	add	r3, r2
 8004ca4:	00db      	lsls	r3, r3, #3
 8004ca6:	3350      	adds	r3, #80	@ 0x50
 8004ca8:	443b      	add	r3, r7
 8004caa:	3b38      	subs	r3, #56	@ 0x38
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	440b      	add	r3, r1
 8004cb4:	6859      	ldr	r1, [r3, #4]
 8004cb6:	487a      	ldr	r0, [pc, #488]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004cb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cba:	4613      	mov	r3, r2
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	4413      	add	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	3350      	adds	r3, #80	@ 0x50
 8004cc4:	443b      	add	r3, r7
 8004cc6:	3b38      	subs	r3, #56	@ 0x38
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	f021 0210 	bic.w	r2, r1, #16
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	4403      	add	r3, r0
 8004cd4:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004cd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cd8:	4613      	mov	r3, r2
 8004cda:	005b      	lsls	r3, r3, #1
 8004cdc:	4413      	add	r3, r2
 8004cde:	00db      	lsls	r3, r3, #3
 8004ce0:	3350      	adds	r3, #80	@ 0x50
 8004ce2:	443b      	add	r3, r7
 8004ce4:	3b30      	subs	r3, #48	@ 0x30
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d021      	beq.n	8004d30 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004cec:	496c      	ldr	r1, [pc, #432]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004cee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	4413      	add	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	3350      	adds	r3, #80	@ 0x50
 8004cfa:	443b      	add	r3, r7
 8004cfc:	3b30      	subs	r3, #48	@ 0x30
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	440b      	add	r3, r1
 8004d0a:	6859      	ldr	r1, [r3, #4]
 8004d0c:	4864      	ldr	r0, [pc, #400]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004d0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d10:	4613      	mov	r3, r2
 8004d12:	005b      	lsls	r3, r3, #1
 8004d14:	4413      	add	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	3350      	adds	r3, #80	@ 0x50
 8004d1a:	443b      	add	r3, r7
 8004d1c:	3b30      	subs	r3, #48	@ 0x30
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	3b01      	subs	r3, #1
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4403      	add	r3, r0
 8004d2e:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d32:	4613      	mov	r3, r2
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	4413      	add	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	3350      	adds	r3, #80	@ 0x50
 8004d3c:	443b      	add	r3, r7
 8004d3e:	3b2c      	subs	r3, #44	@ 0x2c
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d021      	beq.n	8004d8a <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004d46:	4956      	ldr	r1, [pc, #344]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004d48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	4413      	add	r3, r2
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	3350      	adds	r3, #80	@ 0x50
 8004d54:	443b      	add	r3, r7
 8004d56:	3b2c      	subs	r3, #44	@ 0x2c
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	3b01      	subs	r3, #1
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	440b      	add	r3, r1
 8004d64:	6859      	ldr	r1, [r3, #4]
 8004d66:	484e      	ldr	r0, [pc, #312]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004d68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	4413      	add	r3, r2
 8004d70:	00db      	lsls	r3, r3, #3
 8004d72:	3350      	adds	r3, #80	@ 0x50
 8004d74:	443b      	add	r3, r7
 8004d76:	3b2c      	subs	r3, #44	@ 0x2c
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4403      	add	r3, r0
 8004d88:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	6819      	ldr	r1, [r3, #0]
 8004d8e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004d92:	4613      	mov	r3, r2
 8004d94:	005b      	lsls	r3, r3, #1
 8004d96:	4413      	add	r3, r2
 8004d98:	00db      	lsls	r3, r3, #3
 8004d9a:	3350      	adds	r3, #80	@ 0x50
 8004d9c:	443b      	add	r3, r7
 8004d9e:	3b3c      	subs	r3, #60	@ 0x3c
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4299      	cmp	r1, r3
 8004da4:	d03c      	beq.n	8004e20 <HAL_OSPIM_Config+0x490>
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	6899      	ldr	r1, [r3, #8]
 8004daa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004dae:	4613      	mov	r3, r2
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	4413      	add	r3, r2
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	3350      	adds	r3, #80	@ 0x50
 8004db8:	443b      	add	r3, r7
 8004dba:	3b34      	subs	r3, #52	@ 0x34
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4299      	cmp	r1, r3
 8004dc0:	d02e      	beq.n	8004e20 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	6859      	ldr	r1, [r3, #4]
 8004dc6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004dca:	4613      	mov	r3, r2
 8004dcc:	005b      	lsls	r3, r3, #1
 8004dce:	4413      	add	r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	3350      	adds	r3, #80	@ 0x50
 8004dd4:	443b      	add	r3, r7
 8004dd6:	3b38      	subs	r3, #56	@ 0x38
 8004dd8:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8004dda:	4299      	cmp	r1, r3
 8004ddc:	d103      	bne.n	8004de6 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d11c      	bne.n	8004e20 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	68d9      	ldr	r1, [r3, #12]
 8004dea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004dee:	4613      	mov	r3, r2
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	4413      	add	r3, r2
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	3350      	adds	r3, #80	@ 0x50
 8004df8:	443b      	add	r3, r7
 8004dfa:	3b30      	subs	r3, #48	@ 0x30
 8004dfc:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004dfe:	4299      	cmp	r1, r3
 8004e00:	d00e      	beq.n	8004e20 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	6919      	ldr	r1, [r3, #16]
 8004e06:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	3350      	adds	r3, #80	@ 0x50
 8004e14:	443b      	add	r3, r7
 8004e16:	3b2c      	subs	r3, #44	@ 0x2c
 8004e18:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004e1a:	4299      	cmp	r1, r3
 8004e1c:	f040 810e 	bne.w	800503c <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	6819      	ldr	r1, [r3, #0]
 8004e24:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e28:	4613      	mov	r3, r2
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	4413      	add	r3, r2
 8004e2e:	00db      	lsls	r3, r3, #3
 8004e30:	3350      	adds	r3, #80	@ 0x50
 8004e32:	443b      	add	r3, r7
 8004e34:	3b3c      	subs	r3, #60	@ 0x3c
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4299      	cmp	r1, r3
 8004e3a:	d133      	bne.n	8004ea4 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	6859      	ldr	r1, [r3, #4]
 8004e40:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e44:	4613      	mov	r3, r2
 8004e46:	005b      	lsls	r3, r3, #1
 8004e48:	4413      	add	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	3350      	adds	r3, #80	@ 0x50
 8004e4e:	443b      	add	r3, r7
 8004e50:	3b38      	subs	r3, #56	@ 0x38
 8004e52:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004e54:	4299      	cmp	r1, r3
 8004e56:	d125      	bne.n	8004ea4 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	68d9      	ldr	r1, [r3, #12]
 8004e5c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e60:	4613      	mov	r3, r2
 8004e62:	005b      	lsls	r3, r3, #1
 8004e64:	4413      	add	r3, r2
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	3350      	adds	r3, #80	@ 0x50
 8004e6a:	443b      	add	r3, r7
 8004e6c:	3b30      	subs	r3, #48	@ 0x30
 8004e6e:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004e70:	4299      	cmp	r1, r3
 8004e72:	d117      	bne.n	8004ea4 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	6919      	ldr	r1, [r3, #16]
 8004e78:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	005b      	lsls	r3, r3, #1
 8004e80:	4413      	add	r3, r2
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	3350      	adds	r3, #80	@ 0x50
 8004e86:	443b      	add	r3, r7
 8004e88:	3b2c      	subs	r3, #44	@ 0x2c
 8004e8a:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8004e8c:	4299      	cmp	r1, r3
 8004e8e:	d109      	bne.n	8004ea4 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004e90:	4b03      	ldr	r3, [pc, #12]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a02      	ldr	r2, [pc, #8]	@ (8004ea0 <HAL_OSPIM_Config+0x510>)
 8004e96:	f043 0301 	orr.w	r3, r3, #1
 8004e9a:	6013      	str	r3, [r2, #0]
 8004e9c:	e0ce      	b.n	800503c <HAL_OSPIM_Config+0x6ac>
 8004e9e:	bf00      	nop
 8004ea0:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004ea4:	49bb      	ldr	r1, [pc, #748]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004ea6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004eaa:	4613      	mov	r3, r2
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	4413      	add	r3, r2
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	3350      	adds	r3, #80	@ 0x50
 8004eb4:	443b      	add	r3, r7
 8004eb6:	3b3c      	subs	r3, #60	@ 0x3c
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	6859      	ldr	r1, [r3, #4]
 8004ec2:	48b4      	ldr	r0, [pc, #720]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004ec4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ec8:	4613      	mov	r3, r2
 8004eca:	005b      	lsls	r3, r3, #1
 8004ecc:	4413      	add	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	3350      	adds	r3, #80	@ 0x50
 8004ed2:	443b      	add	r3, r7
 8004ed4:	3b3c      	subs	r3, #60	@ 0x3c
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	f021 0201 	bic.w	r2, r1, #1
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4403      	add	r3, r0
 8004ee2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004ee4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ee8:	4613      	mov	r3, r2
 8004eea:	005b      	lsls	r3, r3, #1
 8004eec:	4413      	add	r3, r2
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	3350      	adds	r3, #80	@ 0x50
 8004ef2:	443b      	add	r3, r7
 8004ef4:	3b38      	subs	r3, #56	@ 0x38
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d01f      	beq.n	8004f3c <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004efc:	49a5      	ldr	r1, [pc, #660]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004efe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f02:	4613      	mov	r3, r2
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	4413      	add	r3, r2
 8004f08:	00db      	lsls	r3, r3, #3
 8004f0a:	3350      	adds	r3, #80	@ 0x50
 8004f0c:	443b      	add	r3, r7
 8004f0e:	3b38      	subs	r3, #56	@ 0x38
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	440b      	add	r3, r1
 8004f18:	6859      	ldr	r1, [r3, #4]
 8004f1a:	489e      	ldr	r0, [pc, #632]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004f1c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f20:	4613      	mov	r3, r2
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	4413      	add	r3, r2
 8004f26:	00db      	lsls	r3, r3, #3
 8004f28:	3350      	adds	r3, #80	@ 0x50
 8004f2a:	443b      	add	r3, r7
 8004f2c:	3b38      	subs	r3, #56	@ 0x38
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	f021 0210 	bic.w	r2, r1, #16
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4403      	add	r3, r0
 8004f3a:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004f3c:	4995      	ldr	r1, [pc, #596]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004f3e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f42:	4613      	mov	r3, r2
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	4413      	add	r3, r2
 8004f48:	00db      	lsls	r3, r3, #3
 8004f4a:	3350      	adds	r3, #80	@ 0x50
 8004f4c:	443b      	add	r3, r7
 8004f4e:	3b34      	subs	r3, #52	@ 0x34
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	3b01      	subs	r3, #1
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	440b      	add	r3, r1
 8004f58:	6859      	ldr	r1, [r3, #4]
 8004f5a:	488e      	ldr	r0, [pc, #568]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004f5c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f60:	4613      	mov	r3, r2
 8004f62:	005b      	lsls	r3, r3, #1
 8004f64:	4413      	add	r3, r2
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	3350      	adds	r3, #80	@ 0x50
 8004f6a:	443b      	add	r3, r7
 8004f6c:	3b34      	subs	r3, #52	@ 0x34
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	4403      	add	r3, r0
 8004f7a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004f7c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f80:	4613      	mov	r3, r2
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4413      	add	r3, r2
 8004f86:	00db      	lsls	r3, r3, #3
 8004f88:	3350      	adds	r3, #80	@ 0x50
 8004f8a:	443b      	add	r3, r7
 8004f8c:	3b30      	subs	r3, #48	@ 0x30
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d023      	beq.n	8004fdc <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004f94:	497f      	ldr	r1, [pc, #508]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004f96:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	4413      	add	r3, r2
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	3350      	adds	r3, #80	@ 0x50
 8004fa4:	443b      	add	r3, r7
 8004fa6:	3b30      	subs	r3, #48	@ 0x30
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	6859      	ldr	r1, [r3, #4]
 8004fb6:	4877      	ldr	r0, [pc, #476]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004fb8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	4413      	add	r3, r2
 8004fc2:	00db      	lsls	r3, r3, #3
 8004fc4:	3350      	adds	r3, #80	@ 0x50
 8004fc6:	443b      	add	r3, r7
 8004fc8:	3b30      	subs	r3, #48	@ 0x30
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4403      	add	r3, r0
 8004fda:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004fdc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004fe0:	4613      	mov	r3, r2
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	4413      	add	r3, r2
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	3350      	adds	r3, #80	@ 0x50
 8004fea:	443b      	add	r3, r7
 8004fec:	3b2c      	subs	r3, #44	@ 0x2c
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d023      	beq.n	800503c <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004ff4:	4967      	ldr	r1, [pc, #412]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8004ff6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	4413      	add	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	3350      	adds	r3, #80	@ 0x50
 8005004:	443b      	add	r3, r7
 8005006:	3b2c      	subs	r3, #44	@ 0x2c
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3b01      	subs	r3, #1
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	440b      	add	r3, r1
 8005014:	6859      	ldr	r1, [r3, #4]
 8005016:	485f      	ldr	r0, [pc, #380]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005018:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800501c:	4613      	mov	r3, r2
 800501e:	005b      	lsls	r3, r3, #1
 8005020:	4413      	add	r3, r2
 8005022:	00db      	lsls	r3, r3, #3
 8005024:	3350      	adds	r3, #80	@ 0x50
 8005026:	443b      	add	r3, r7
 8005028:	3b2c      	subs	r3, #44	@ 0x2c
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3b01      	subs	r3, #1
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4403      	add	r3, r0
 800503a:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 800503c:	4a55      	ldr	r2, [pc, #340]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	3b01      	subs	r3, #1
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800504e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005050:	025b      	lsls	r3, r3, #9
 8005052:	431a      	orrs	r2, r3
 8005054:	494f      	ldr	r1, [pc, #316]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	689b      	ldr	r3, [r3, #8]
 800505a:	3b01      	subs	r3, #1
 800505c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	440b      	add	r3, r1
 8005064:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	1e5a      	subs	r2, r3, #1
 800506c:	4b49      	ldr	r3, [pc, #292]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	0c1b      	lsrs	r3, r3, #16
 8005072:	b2db      	uxtb	r3, r3
 8005074:	429a      	cmp	r2, r3
 8005076:	d90a      	bls.n	800508e <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8005078:	4b46      	ldr	r3, [pc, #280]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	695b      	ldr	r3, [r3, #20]
 8005084:	3b01      	subs	r3, #1
 8005086:	041b      	lsls	r3, r3, #16
 8005088:	4942      	ldr	r1, [pc, #264]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800508a:	4313      	orrs	r3, r2
 800508c:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800508e:	4b41      	ldr	r3, [pc, #260]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f003 0301 	and.w	r3, r3, #1
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 809a 	beq.w	80051d0 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800509c:	4a3d      	ldr	r2, [pc, #244]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3b01      	subs	r3, #1
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	4413      	add	r3, r2
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	f023 0203 	bic.w	r2, r3, #3
 80050ae:	4939      	ldr	r1, [pc, #228]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3b01      	subs	r3, #1
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d011      	beq.n	80050ec <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 80050c8:	4a32      	ldr	r2, [pc, #200]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050da:	492e      	ldr	r1, [pc, #184]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	3b01      	subs	r3, #1
 80050e2:	f042 0210 	orr.w	r2, r2, #16
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	68db      	ldr	r3, [r3, #12]
 80050f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d016      	beq.n	8005126 <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80050f8:	4a26      	ldr	r2, [pc, #152]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	3b01      	subs	r3, #1
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800510e:	4921      	ldr	r1, [pc, #132]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	3b01      	subs	r3, #1
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	440b      	add	r3, r1
 8005122:	605a      	str	r2, [r3, #4]
 8005124:	e019      	b.n	800515a <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d015      	beq.n	800515a <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800512e:	4a19      	ldr	r2, [pc, #100]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	3b01      	subs	r3, #1
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005144:	4913      	ldr	r1, [pc, #76]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	3b01      	subs	r3, #1
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	440b      	add	r3, r1
 8005158:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d018      	beq.n	8005198 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005166:	4a0b      	ldr	r2, [pc, #44]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	3b01      	subs	r3, #1
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4413      	add	r3, r2
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800517c:	4905      	ldr	r1, [pc, #20]	@ (8005194 <HAL_OSPIM_Config+0x804>)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	3b01      	subs	r3, #1
 8005184:	f003 0301 	and.w	r3, r3, #1
 8005188:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	440b      	add	r3, r1
 8005190:	605a      	str	r2, [r3, #4]
 8005192:	e0c5      	b.n	8005320 <HAL_OSPIM_Config+0x990>
 8005194:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	2b00      	cmp	r3, #0
 800519e:	f000 80bf 	beq.w	8005320 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80051a2:	4a6e      	ldr	r2, [pc, #440]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	3b01      	subs	r3, #1
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80051b8:	4968      	ldr	r1, [pc, #416]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80051ba:	68bb      	ldr	r3, [r7, #8]
 80051bc:	691b      	ldr	r3, [r3, #16]
 80051be:	3b01      	subs	r3, #1
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	440b      	add	r3, r1
 80051cc:	605a      	str	r2, [r3, #4]
 80051ce:	e0a7      	b.n	8005320 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80051d0:	4a62      	ldr	r2, [pc, #392]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	3b01      	subs	r3, #1
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	4413      	add	r3, r2
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f023 0203 	bic.w	r2, r3, #3
 80051e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	431a      	orrs	r2, r3
 80051e8:	495c      	ldr	r1, [pc, #368]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	3b01      	subs	r3, #1
 80051f0:	f042 0201 	orr.w	r2, r2, #1
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	440b      	add	r3, r1
 80051f8:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d014      	beq.n	800522c <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8005202:	4a56      	ldr	r2, [pc, #344]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	3b01      	subs	r3, #1
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	4413      	add	r3, r2
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005214:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005216:	015b      	lsls	r3, r3, #5
 8005218:	431a      	orrs	r2, r3
 800521a:	4950      	ldr	r1, [pc, #320]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	3b01      	subs	r3, #1
 8005222:	f042 0210 	orr.w	r2, r2, #16
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	440b      	add	r3, r1
 800522a:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d019      	beq.n	800526c <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005238:	4a48      	ldr	r2, [pc, #288]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	3b01      	subs	r3, #1
 8005240:	f003 0301 	and.w	r3, r3, #1
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800524e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005250:	049b      	lsls	r3, r3, #18
 8005252:	431a      	orrs	r2, r3
 8005254:	4941      	ldr	r1, [pc, #260]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	3b01      	subs	r3, #1
 800525c:	f003 0301 	and.w	r3, r3, #1
 8005260:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	440b      	add	r3, r1
 8005268:	605a      	str	r2, [r3, #4]
 800526a:	e01c      	b.n	80052a6 <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d018      	beq.n	80052a6 <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005274:	4a39      	ldr	r2, [pc, #228]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	3b01      	subs	r3, #1
 800527c:	f003 0301 	and.w	r3, r3, #1
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800528a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800528c:	069b      	lsls	r3, r3, #26
 800528e:	431a      	orrs	r2, r3
 8005290:	4932      	ldr	r1, [pc, #200]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	3b01      	subs	r3, #1
 8005298:	f003 0301 	and.w	r3, r3, #1
 800529c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	440b      	add	r3, r1
 80052a4:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	691b      	ldr	r3, [r3, #16]
 80052aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d019      	beq.n	80052e6 <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052b2:	4a2a      	ldr	r2, [pc, #168]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	3b01      	subs	r3, #1
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80052c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052ca:	049b      	lsls	r3, r3, #18
 80052cc:	431a      	orrs	r2, r3
 80052ce:	4923      	ldr	r1, [pc, #140]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	3b01      	subs	r3, #1
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80052de:	009b      	lsls	r3, r3, #2
 80052e0:	440b      	add	r3, r1
 80052e2:	605a      	str	r2, [r3, #4]
 80052e4:	e01c      	b.n	8005320 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d018      	beq.n	8005320 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80052ee:	4a1b      	ldr	r2, [pc, #108]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	691b      	ldr	r3, [r3, #16]
 80052f4:	3b01      	subs	r3, #1
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4413      	add	r3, r2
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005306:	069b      	lsls	r3, r3, #26
 8005308:	431a      	orrs	r2, r3
 800530a:	4914      	ldr	r1, [pc, #80]	@ (800535c <HAL_OSPIM_Config+0x9cc>)
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	3b01      	subs	r3, #1
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	440b      	add	r3, r1
 800531e:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8005320:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d005      	beq.n	8005338 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800532c:	4b0c      	ldr	r3, [pc, #48]	@ (8005360 <HAL_OSPIM_Config+0x9d0>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a0b      	ldr	r2, [pc, #44]	@ (8005360 <HAL_OSPIM_Config+0x9d0>)
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8005338:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800533c:	f003 0302 	and.w	r3, r3, #2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d005      	beq.n	8005350 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005344:	4b07      	ldr	r3, [pc, #28]	@ (8005364 <HAL_OSPIM_Config+0x9d4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a06      	ldr	r2, [pc, #24]	@ (8005364 <HAL_OSPIM_Config+0x9d4>)
 800534a:	f043 0301 	orr.w	r3, r3, #1
 800534e:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8005350:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8005354:	4618      	mov	r0, r3
 8005356:	3750      	adds	r7, #80	@ 0x50
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	5200b400 	.word	0x5200b400
 8005360:	52005000 	.word	0x52005000
 8005364:	5200a000 	.word	0x5200a000

08005368 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	603b      	str	r3, [r7, #0]
 8005374:	4613      	mov	r3, r2
 8005376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8005378:	e01a      	b.n	80053b0 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005380:	d016      	beq.n	80053b0 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fc ffef 	bl	8002364 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	69ba      	ldr	r2, [r7, #24]
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8005392:	69bb      	ldr	r3, [r7, #24]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800539e:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a4:	f043 0201 	orr.w	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e00e      	b.n	80053ce <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6a1a      	ldr	r2, [r3, #32]
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	4013      	ands	r3, r2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	bf14      	ite	ne
 80053be:	2301      	movne	r3, #1
 80053c0:	2300      	moveq	r3, #0
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	461a      	mov	r2, r3
 80053c6:	79fb      	ldrb	r3, [r7, #7]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d1d6      	bne.n	800537a <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3710      	adds	r7, #16
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
	...

080053d8 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80053d8:	b480      	push	{r7}
 80053da:	b087      	sub	sp, #28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	6039      	str	r1, [r7, #0]
 80053e2:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80053e4:	2300      	movs	r3, #0
 80053e6:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80053e8:	2300      	movs	r3, #0
 80053ea:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80053ec:	79fb      	ldrb	r3, [r7, #7]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d005      	beq.n	80053fe <OSPIM_GetConfig+0x26>
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d802      	bhi.n	80053fe <OSPIM_GetConfig+0x26>
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d102      	bne.n	8005404 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	75fb      	strb	r3, [r7, #23]
 8005402:	e098      	b.n	8005536 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	2200      	movs	r2, #0
 8005408:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2200      	movs	r2, #0
 800540e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	2200      	movs	r2, #0
 8005414:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2200      	movs	r2, #0
 800541a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2200      	movs	r2, #0
 8005420:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8005422:	79fb      	ldrb	r3, [r7, #7]
 8005424:	2b02      	cmp	r3, #2
 8005426:	d10b      	bne.n	8005440 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8005428:	4b46      	ldr	r3, [pc, #280]	@ (8005544 <OSPIM_GetConfig+0x16c>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005434:	4b44      	ldr	r3, [pc, #272]	@ (8005548 <OSPIM_GetConfig+0x170>)
 8005436:	613b      	str	r3, [r7, #16]
 8005438:	e002      	b.n	8005440 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 800543a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800543e:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]
 8005444:	e074      	b.n	8005530 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8005446:	4a3f      	ldr	r2, [pc, #252]	@ (8005544 <OSPIM_GetConfig+0x16c>)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	009b      	lsls	r3, r3, #2
 800544c:	4413      	add	r3, r2
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00a      	beq.n	8005472 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	4053      	eors	r3, r2
 8005462:	f003 0302 	and.w	r3, r3, #2
 8005466:	2b00      	cmp	r3, #0
 8005468:	d103      	bne.n	8005472 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	1c5a      	adds	r2, r3, #1
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f003 0310 	and.w	r3, r3, #16
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	4053      	eors	r3, r2
 8005482:	f003 0320 	and.w	r3, r3, #32
 8005486:	2b00      	cmp	r3, #0
 8005488:	d103      	bne.n	8005492 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	4053      	eors	r3, r2
 80054a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d103      	bne.n	80054b2 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	1c5a      	adds	r2, r3, #1
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d018      	beq.n	80054ee <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	4053      	eors	r3, r2
 80054c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d111      	bne.n	80054ee <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d106      	bne.n	80054e2 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	3301      	adds	r3, #1
 80054d8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	60da      	str	r2, [r3, #12]
 80054e0:	e005      	b.n	80054ee <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	3301      	adds	r3, #1
 80054e6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d018      	beq.n	800552a <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	4053      	eors	r3, r2
 80054fe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d111      	bne.n	800552a <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d106      	bne.n	800551e <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	3301      	adds	r3, #1
 8005514:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	611a      	str	r2, [r3, #16]
 800551c:	e005      	b.n	800552a <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	3301      	adds	r3, #1
 8005522:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	3301      	adds	r3, #1
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2b01      	cmp	r3, #1
 8005534:	d987      	bls.n	8005446 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8005536:	7dfb      	ldrb	r3, [r7, #23]
}
 8005538:	4618      	mov	r0, r3
 800553a:	371c      	adds	r7, #28
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	5200b400 	.word	0x5200b400
 8005548:	04040222 	.word	0x04040222

0800554c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af02      	add	r7, sp, #8
 8005552:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e0fe      	b.n	800575c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b00      	cmp	r3, #0
 8005568:	d106      	bne.n	8005578 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f00a fc94 	bl	800fea0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2203      	movs	r2, #3
 800557c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4618      	mov	r0, r3
 8005586:	f007 f8b4 	bl	800c6f2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6818      	ldr	r0, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	7c1a      	ldrb	r2, [r3, #16]
 8005592:	f88d 2000 	strb.w	r2, [sp]
 8005596:	3304      	adds	r3, #4
 8005598:	cb0e      	ldmia	r3, {r1, r2, r3}
 800559a:	f006 ff85 	bl	800c4a8 <USB_CoreInit>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d005      	beq.n	80055b0 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e0d5      	b.n	800575c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2100      	movs	r1, #0
 80055b6:	4618      	mov	r0, r3
 80055b8:	f007 f8ac 	bl	800c714 <USB_SetCurrentMode>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2202      	movs	r2, #2
 80055c6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0c6      	b.n	800575c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055ce:	2300      	movs	r3, #0
 80055d0:	73fb      	strb	r3, [r7, #15]
 80055d2:	e04a      	b.n	800566a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80055d4:	7bfa      	ldrb	r2, [r7, #15]
 80055d6:	6879      	ldr	r1, [r7, #4]
 80055d8:	4613      	mov	r3, r2
 80055da:	00db      	lsls	r3, r3, #3
 80055dc:	4413      	add	r3, r2
 80055de:	009b      	lsls	r3, r3, #2
 80055e0:	440b      	add	r3, r1
 80055e2:	3315      	adds	r3, #21
 80055e4:	2201      	movs	r2, #1
 80055e6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80055e8:	7bfa      	ldrb	r2, [r7, #15]
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4613      	mov	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	4413      	add	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	440b      	add	r3, r1
 80055f6:	3314      	adds	r3, #20
 80055f8:	7bfa      	ldrb	r2, [r7, #15]
 80055fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80055fc:	7bfa      	ldrb	r2, [r7, #15]
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
 8005600:	b298      	uxth	r0, r3
 8005602:	6879      	ldr	r1, [r7, #4]
 8005604:	4613      	mov	r3, r2
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	4413      	add	r3, r2
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	440b      	add	r3, r1
 800560e:	332e      	adds	r3, #46	@ 0x2e
 8005610:	4602      	mov	r2, r0
 8005612:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005614:	7bfa      	ldrb	r2, [r7, #15]
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	4613      	mov	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	4413      	add	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	440b      	add	r3, r1
 8005622:	3318      	adds	r3, #24
 8005624:	2200      	movs	r2, #0
 8005626:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005628:	7bfa      	ldrb	r2, [r7, #15]
 800562a:	6879      	ldr	r1, [r7, #4]
 800562c:	4613      	mov	r3, r2
 800562e:	00db      	lsls	r3, r3, #3
 8005630:	4413      	add	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	440b      	add	r3, r1
 8005636:	331c      	adds	r3, #28
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800563c:	7bfa      	ldrb	r2, [r7, #15]
 800563e:	6879      	ldr	r1, [r7, #4]
 8005640:	4613      	mov	r3, r2
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	4413      	add	r3, r2
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	440b      	add	r3, r1
 800564a:	3320      	adds	r3, #32
 800564c:	2200      	movs	r2, #0
 800564e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005650:	7bfa      	ldrb	r2, [r7, #15]
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	4613      	mov	r3, r2
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	4413      	add	r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	3324      	adds	r3, #36	@ 0x24
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005664:	7bfb      	ldrb	r3, [r7, #15]
 8005666:	3301      	adds	r3, #1
 8005668:	73fb      	strb	r3, [r7, #15]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	791b      	ldrb	r3, [r3, #4]
 800566e:	7bfa      	ldrb	r2, [r7, #15]
 8005670:	429a      	cmp	r2, r3
 8005672:	d3af      	bcc.n	80055d4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005674:	2300      	movs	r3, #0
 8005676:	73fb      	strb	r3, [r7, #15]
 8005678:	e044      	b.n	8005704 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800567a:	7bfa      	ldrb	r2, [r7, #15]
 800567c:	6879      	ldr	r1, [r7, #4]
 800567e:	4613      	mov	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	4413      	add	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	440b      	add	r3, r1
 8005688:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800568c:	2200      	movs	r2, #0
 800568e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005690:	7bfa      	ldrb	r2, [r7, #15]
 8005692:	6879      	ldr	r1, [r7, #4]
 8005694:	4613      	mov	r3, r2
 8005696:	00db      	lsls	r3, r3, #3
 8005698:	4413      	add	r3, r2
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	440b      	add	r3, r1
 800569e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80056a2:	7bfa      	ldrb	r2, [r7, #15]
 80056a4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80056a6:	7bfa      	ldrb	r2, [r7, #15]
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	4613      	mov	r3, r2
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	4413      	add	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	440b      	add	r3, r1
 80056b4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80056b8:	2200      	movs	r2, #0
 80056ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80056bc:	7bfa      	ldrb	r2, [r7, #15]
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	4613      	mov	r3, r2
 80056c2:	00db      	lsls	r3, r3, #3
 80056c4:	4413      	add	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	440b      	add	r3, r1
 80056ca:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80056d2:	7bfa      	ldrb	r2, [r7, #15]
 80056d4:	6879      	ldr	r1, [r7, #4]
 80056d6:	4613      	mov	r3, r2
 80056d8:	00db      	lsls	r3, r3, #3
 80056da:	4413      	add	r3, r2
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	440b      	add	r3, r1
 80056e0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80056e4:	2200      	movs	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80056e8:	7bfa      	ldrb	r2, [r7, #15]
 80056ea:	6879      	ldr	r1, [r7, #4]
 80056ec:	4613      	mov	r3, r2
 80056ee:	00db      	lsls	r3, r3, #3
 80056f0:	4413      	add	r3, r2
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	440b      	add	r3, r1
 80056f6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80056fa:	2200      	movs	r2, #0
 80056fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056fe:	7bfb      	ldrb	r3, [r7, #15]
 8005700:	3301      	adds	r3, #1
 8005702:	73fb      	strb	r3, [r7, #15]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	791b      	ldrb	r3, [r3, #4]
 8005708:	7bfa      	ldrb	r2, [r7, #15]
 800570a:	429a      	cmp	r2, r3
 800570c:	d3b5      	bcc.n	800567a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	7c1a      	ldrb	r2, [r3, #16]
 8005716:	f88d 2000 	strb.w	r2, [sp]
 800571a:	3304      	adds	r3, #4
 800571c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800571e:	f007 f845 	bl	800c7ac <USB_DevInit>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d005      	beq.n	8005734 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e013      	b.n	800575c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	7b1b      	ldrb	r3, [r3, #12]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d102      	bne.n	8005750 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f001 f96e 	bl	8006a2c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4618      	mov	r0, r3
 8005756:	f008 f888 	bl	800d86a <USB_DevDisconnect>

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_PCD_Start+0x1c>
 800577c:	2302      	movs	r3, #2
 800577e:	e022      	b.n	80057c6 <HAL_PCD_Start+0x62>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d009      	beq.n	80057a8 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005798:	2b01      	cmp	r3, #1
 800579a:	d105      	bne.n	80057a8 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f006 ff8f 	bl	800c6d0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f008 f836 	bl	800d828 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80057ce:	b590      	push	{r4, r7, lr}
 80057d0:	b08d      	sub	sp, #52	@ 0x34
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f008 f8f4 	bl	800d9d2 <USB_GetMode>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f040 84b9 	bne.w	8006164 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f008 f858 	bl	800d8ac <USB_ReadInterrupts>
 80057fc:	4603      	mov	r3, r0
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f000 84af 	beq.w	8006162 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	0a1b      	lsrs	r3, r3, #8
 800580e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4618      	mov	r0, r3
 800581e:	f008 f845 	bl	800d8ac <USB_ReadInterrupts>
 8005822:	4603      	mov	r3, r0
 8005824:	f003 0302 	and.w	r3, r3, #2
 8005828:	2b02      	cmp	r3, #2
 800582a:	d107      	bne.n	800583c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695a      	ldr	r2, [r3, #20]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f002 0202 	and.w	r2, r2, #2
 800583a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4618      	mov	r0, r3
 8005842:	f008 f833 	bl	800d8ac <USB_ReadInterrupts>
 8005846:	4603      	mov	r3, r0
 8005848:	f003 0310 	and.w	r3, r3, #16
 800584c:	2b10      	cmp	r3, #16
 800584e:	d161      	bne.n	8005914 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 0210 	bic.w	r2, r2, #16
 800585e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	f003 020f 	and.w	r2, r3, #15
 800586c:	4613      	mov	r3, r2
 800586e:	00db      	lsls	r3, r3, #3
 8005870:	4413      	add	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	4413      	add	r3, r2
 800587c:	3304      	adds	r3, #4
 800587e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005886:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800588a:	d124      	bne.n	80058d6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005892:	4013      	ands	r3, r2
 8005894:	2b00      	cmp	r3, #0
 8005896:	d035      	beq.n	8005904 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	091b      	lsrs	r3, r3, #4
 80058a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80058a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	461a      	mov	r2, r3
 80058aa:	6a38      	ldr	r0, [r7, #32]
 80058ac:	f007 fe6a 	bl	800d584 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	68da      	ldr	r2, [r3, #12]
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	091b      	lsrs	r3, r3, #4
 80058b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058bc:	441a      	add	r2, r3
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	695a      	ldr	r2, [r3, #20]
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	091b      	lsrs	r3, r3, #4
 80058ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058ce:	441a      	add	r2, r3
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	615a      	str	r2, [r3, #20]
 80058d4:	e016      	b.n	8005904 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80058dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80058e0:	d110      	bne.n	8005904 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058e8:	2208      	movs	r2, #8
 80058ea:	4619      	mov	r1, r3
 80058ec:	6a38      	ldr	r0, [r7, #32]
 80058ee:	f007 fe49 	bl	800d584 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	695a      	ldr	r2, [r3, #20]
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	091b      	lsrs	r3, r3, #4
 80058fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80058fe:	441a      	add	r2, r3
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0210 	orr.w	r2, r2, #16
 8005912:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4618      	mov	r0, r3
 800591a:	f007 ffc7 	bl	800d8ac <USB_ReadInterrupts>
 800591e:	4603      	mov	r3, r0
 8005920:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005924:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005928:	f040 80a7 	bne.w	8005a7a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4618      	mov	r0, r3
 8005936:	f007 ffcc 	bl	800d8d2 <USB_ReadDevAllOutEpInterrupt>
 800593a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800593c:	e099      	b.n	8005a72 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800593e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005940:	f003 0301 	and.w	r3, r3, #1
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 808e 	beq.w	8005a66 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005950:	b2d2      	uxtb	r2, r2
 8005952:	4611      	mov	r1, r2
 8005954:	4618      	mov	r0, r3
 8005956:	f007 fff0 	bl	800d93a <USB_ReadDevOutEPInterrupt>
 800595a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00c      	beq.n	8005980 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	015a      	lsls	r2, r3, #5
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	4413      	add	r3, r2
 800596e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005972:	461a      	mov	r2, r3
 8005974:	2301      	movs	r3, #1
 8005976:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 fed0 	bl	8006720 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00c      	beq.n	80059a4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598c:	015a      	lsls	r2, r3, #5
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	4413      	add	r3, r2
 8005992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005996:	461a      	mov	r2, r3
 8005998:	2308      	movs	r3, #8
 800599a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800599c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 ffa6 	bl	80068f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f003 0310 	and.w	r3, r3, #16
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d008      	beq.n	80059c0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	015a      	lsls	r2, r3, #5
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	4413      	add	r3, r2
 80059b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059ba:	461a      	mov	r2, r3
 80059bc:	2310      	movs	r3, #16
 80059be:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80059c0:	693b      	ldr	r3, [r7, #16]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d030      	beq.n	8005a2c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80059ca:	6a3b      	ldr	r3, [r7, #32]
 80059cc:	695b      	ldr	r3, [r3, #20]
 80059ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d2:	2b80      	cmp	r3, #128	@ 0x80
 80059d4:	d109      	bne.n	80059ea <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	69fa      	ldr	r2, [r7, #28]
 80059e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80059e8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80059ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059ec:	4613      	mov	r3, r2
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	4413      	add	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	4413      	add	r3, r2
 80059fc:	3304      	adds	r3, #4
 80059fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	78db      	ldrb	r3, [r3, #3]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d108      	bne.n	8005a1a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a10:	b2db      	uxtb	r3, r3
 8005a12:	4619      	mov	r1, r3
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f00a fbca 	bl	80101ae <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a26:	461a      	mov	r2, r3
 8005a28:	2302      	movs	r3, #2
 8005a2a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	f003 0320 	and.w	r3, r3, #32
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d008      	beq.n	8005a48 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a38:	015a      	lsls	r2, r3, #5
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a42:	461a      	mov	r2, r3
 8005a44:	2320      	movs	r3, #32
 8005a46:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d009      	beq.n	8005a66 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005a64:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	3301      	adds	r3, #1
 8005a6a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a6e:	085b      	lsrs	r3, r3, #1
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f47f af62 	bne.w	800593e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f007 ff14 	bl	800d8ac <USB_ReadInterrupts>
 8005a84:	4603      	mov	r3, r0
 8005a86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a8a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005a8e:	f040 80db 	bne.w	8005c48 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f007 ff35 	bl	800d906 <USB_ReadDevAllInEpInterrupt>
 8005a9c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005aa2:	e0cd      	b.n	8005c40 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aa6:	f003 0301 	and.w	r3, r3, #1
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 80c2 	beq.w	8005c34 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ab6:	b2d2      	uxtb	r2, r2
 8005ab8:	4611      	mov	r1, r2
 8005aba:	4618      	mov	r0, r3
 8005abc:	f007 ff5b 	bl	800d976 <USB_ReadDevInEPInterrupt>
 8005ac0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d057      	beq.n	8005b7c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ace:	f003 030f 	and.w	r3, r3, #15
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ae0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	43db      	mvns	r3, r3
 8005ae6:	69f9      	ldr	r1, [r7, #28]
 8005ae8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005aec:	4013      	ands	r3, r2
 8005aee:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005afc:	461a      	mov	r2, r3
 8005afe:	2301      	movs	r3, #1
 8005b00:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	799b      	ldrb	r3, [r3, #6]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d132      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005b0a:	6879      	ldr	r1, [r7, #4]
 8005b0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b0e:	4613      	mov	r3, r2
 8005b10:	00db      	lsls	r3, r3, #3
 8005b12:	4413      	add	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	440b      	add	r3, r1
 8005b18:	3320      	adds	r3, #32
 8005b1a:	6819      	ldr	r1, [r3, #0]
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b20:	4613      	mov	r3, r2
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	4413      	add	r3, r2
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	4403      	add	r3, r0
 8005b2a:	331c      	adds	r3, #28
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4419      	add	r1, r3
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b34:	4613      	mov	r3, r2
 8005b36:	00db      	lsls	r3, r3, #3
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4403      	add	r3, r0
 8005b3e:	3320      	adds	r3, #32
 8005b40:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d113      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x3a2>
 8005b48:	6879      	ldr	r1, [r7, #4]
 8005b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	4413      	add	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	440b      	add	r3, r1
 8005b56:	3324      	adds	r3, #36	@ 0x24
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d108      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6818      	ldr	r0, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b68:	461a      	mov	r2, r3
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	f007 ff64 	bl	800da38 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	4619      	mov	r1, r3
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f00a faa1 	bl	80100be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d008      	beq.n	8005b98 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	015a      	lsls	r2, r3, #5
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b92:	461a      	mov	r2, r3
 8005b94:	2308      	movs	r3, #8
 8005b96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d008      	beq.n	8005bb4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bae:	461a      	mov	r2, r3
 8005bb0:	2310      	movs	r3, #16
 8005bb2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d008      	beq.n	8005bd0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	69fb      	ldr	r3, [r7, #28]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	2340      	movs	r3, #64	@ 0x40
 8005bce:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	f003 0302 	and.w	r3, r3, #2
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d023      	beq.n	8005c22 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005bda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bdc:	6a38      	ldr	r0, [r7, #32]
 8005bde:	f006 ff43 	bl	800ca68 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be4:	4613      	mov	r3, r2
 8005be6:	00db      	lsls	r3, r3, #3
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	3310      	adds	r3, #16
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	4413      	add	r3, r2
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	78db      	ldrb	r3, [r3, #3]
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d108      	bne.n	8005c10 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2200      	movs	r2, #0
 8005c02:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	4619      	mov	r1, r3
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f00a fae1 	bl	80101d2 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	2302      	movs	r3, #2
 8005c20:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005c2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 fcea 	bl	8006608 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c36:	3301      	adds	r3, #1
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	085b      	lsrs	r3, r3, #1
 8005c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	f47f af2e 	bne.w	8005aa4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f007 fe2d 	bl	800d8ac <USB_ReadInterrupts>
 8005c52:	4603      	mov	r3, r0
 8005c54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c5c:	d122      	bne.n	8005ca4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	69fa      	ldr	r2, [r7, #28]
 8005c68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c6c:	f023 0301 	bic.w	r3, r3, #1
 8005c70:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d108      	bne.n	8005c8e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005c84:	2100      	movs	r1, #0
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fef4 	bl	8006a74 <HAL_PCDEx_LPM_Callback>
 8005c8c:	e002      	b.n	8005c94 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f00a fa7f 	bl	8010192 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	695a      	ldr	r2, [r3, #20]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005ca2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f007 fdff 	bl	800d8ac <USB_ReadInterrupts>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cb8:	d112      	bne.n	8005ce0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d102      	bne.n	8005cd0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f00a fa47 	bl	801015e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	695a      	ldr	r2, [r3, #20]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005cde:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f007 fde1 	bl	800d8ac <USB_ReadInterrupts>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cf0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cf4:	d121      	bne.n	8005d3a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	695a      	ldr	r2, [r3, #20]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8005d04:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d111      	bne.n	8005d34 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d1e:	089b      	lsrs	r3, r3, #2
 8005d20:	f003 020f 	and.w	r2, r3, #15
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fea1 	bl	8006a74 <HAL_PCDEx_LPM_Callback>
 8005d32:	e002      	b.n	8005d3a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f00a fa12 	bl	801015e <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f007 fdb4 	bl	800d8ac <USB_ReadInterrupts>
 8005d44:	4603      	mov	r3, r0
 8005d46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d4e:	f040 80b7 	bne.w	8005ec0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	69fa      	ldr	r2, [r7, #28]
 8005d5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2110      	movs	r1, #16
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f006 fe7b 	bl	800ca68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d72:	2300      	movs	r3, #0
 8005d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d76:	e046      	b.n	8005e06 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005d78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7a:	015a      	lsls	r2, r3, #5
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	4413      	add	r3, r2
 8005d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d84:	461a      	mov	r2, r3
 8005d86:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d8a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d9c:	0151      	lsls	r1, r2, #5
 8005d9e:	69fa      	ldr	r2, [r7, #28]
 8005da0:	440a      	add	r2, r1
 8005da2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005da6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005daa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	4413      	add	r3, r2
 8005db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db8:	461a      	mov	r2, r3
 8005dba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dbe:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc2:	015a      	lsls	r2, r3, #5
 8005dc4:	69fb      	ldr	r3, [r7, #28]
 8005dc6:	4413      	add	r3, r2
 8005dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dd0:	0151      	lsls	r1, r2, #5
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	440a      	add	r2, r1
 8005dd6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005dde:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005de2:	015a      	lsls	r2, r3, #5
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	4413      	add	r3, r2
 8005de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df0:	0151      	lsls	r1, r2, #5
 8005df2:	69fa      	ldr	r2, [r7, #28]
 8005df4:	440a      	add	r2, r1
 8005df6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005dfa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005dfe:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e02:	3301      	adds	r3, #1
 8005e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	791b      	ldrb	r3, [r3, #4]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d3b2      	bcc.n	8005d78 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	69fa      	ldr	r2, [r7, #28]
 8005e1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e20:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005e24:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	7bdb      	ldrb	r3, [r3, #15]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d016      	beq.n	8005e5c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e3e:	f043 030b 	orr.w	r3, r3, #11
 8005e42:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4e:	69fa      	ldr	r2, [r7, #28]
 8005e50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e54:	f043 030b 	orr.w	r3, r3, #11
 8005e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8005e5a:	e015      	b.n	8005e88 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e62:	695a      	ldr	r2, [r3, #20]
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8005e70:	4313      	orrs	r3, r2
 8005e72:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	69fa      	ldr	r2, [r7, #28]
 8005e7e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e82:	f043 030b 	orr.w	r3, r3, #11
 8005e86:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	69fa      	ldr	r2, [r7, #28]
 8005e92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e96:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005e9a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6818      	ldr	r0, [r3, #0]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f007 fdc4 	bl	800da38 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695a      	ldr	r2, [r3, #20]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005ebe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f007 fcf1 	bl	800d8ac <USB_ReadInterrupts>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ed0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ed4:	d123      	bne.n	8005f1e <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f007 fd88 	bl	800d9f0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f006 fe38 	bl	800cb5a <USB_GetDevSpeed>
 8005eea:	4603      	mov	r3, r0
 8005eec:	461a      	mov	r2, r3
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681c      	ldr	r4, [r3, #0]
 8005ef6:	f001 fd61 	bl	80079bc <HAL_RCC_GetHCLKFreq>
 8005efa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005f00:	461a      	mov	r2, r3
 8005f02:	4620      	mov	r0, r4
 8005f04:	f006 fb42 	bl	800c58c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f00a f900 	bl	801010e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	695a      	ldr	r2, [r3, #20]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005f1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4618      	mov	r0, r3
 8005f24:	f007 fcc2 	bl	800d8ac <USB_ReadInterrupts>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b08      	cmp	r3, #8
 8005f30:	d10a      	bne.n	8005f48 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f00a f8dd 	bl	80100f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f002 0208 	and.w	r2, r2, #8
 8005f46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f007 fcad 	bl	800d8ac <USB_ReadInterrupts>
 8005f52:	4603      	mov	r3, r0
 8005f54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f58:	2b80      	cmp	r3, #128	@ 0x80
 8005f5a:	d123      	bne.n	8005fa4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f68:	2301      	movs	r3, #1
 8005f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f6c:	e014      	b.n	8005f98 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005f6e:	6879      	ldr	r1, [r7, #4]
 8005f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f72:	4613      	mov	r3, r2
 8005f74:	00db      	lsls	r3, r3, #3
 8005f76:	4413      	add	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	440b      	add	r3, r1
 8005f7c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d105      	bne.n	8005f92 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fb0a 	bl	80065a6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f94:	3301      	adds	r3, #1
 8005f96:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	791b      	ldrb	r3, [r3, #4]
 8005f9c:	461a      	mov	r2, r3
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d3e4      	bcc.n	8005f6e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f007 fc7f 	bl	800d8ac <USB_ReadInterrupts>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005fb8:	d13c      	bne.n	8006034 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005fba:	2301      	movs	r3, #1
 8005fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fbe:	e02b      	b.n	8006018 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005fd0:	6879      	ldr	r1, [r7, #4]
 8005fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd4:	4613      	mov	r3, r2
 8005fd6:	00db      	lsls	r3, r3, #3
 8005fd8:	4413      	add	r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	440b      	add	r3, r1
 8005fde:	3318      	adds	r3, #24
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d115      	bne.n	8006012 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005fe6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	da12      	bge.n	8006012 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	00db      	lsls	r3, r3, #3
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	440b      	add	r3, r1
 8005ffa:	3317      	adds	r3, #23
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006002:	b2db      	uxtb	r3, r3
 8006004:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006008:	b2db      	uxtb	r3, r3
 800600a:	4619      	mov	r1, r3
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 faca 	bl	80065a6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006014:	3301      	adds	r3, #1
 8006016:	627b      	str	r3, [r7, #36]	@ 0x24
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	791b      	ldrb	r3, [r3, #4]
 800601c:	461a      	mov	r2, r3
 800601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006020:	4293      	cmp	r3, r2
 8006022:	d3cd      	bcc.n	8005fc0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	695a      	ldr	r2, [r3, #20]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006032:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4618      	mov	r0, r3
 800603a:	f007 fc37 	bl	800d8ac <USB_ReadInterrupts>
 800603e:	4603      	mov	r3, r0
 8006040:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006044:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006048:	d156      	bne.n	80060f8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800604a:	2301      	movs	r3, #1
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
 800604e:	e045      	b.n	80060dc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	4413      	add	r3, r2
 8006058:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006060:	6879      	ldr	r1, [r7, #4]
 8006062:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006064:	4613      	mov	r3, r2
 8006066:	00db      	lsls	r3, r3, #3
 8006068:	4413      	add	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	440b      	add	r3, r1
 800606e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d12e      	bne.n	80060d6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006078:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800607a:	2b00      	cmp	r3, #0
 800607c:	da2b      	bge.n	80060d6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	0c1a      	lsrs	r2, r3, #16
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006088:	4053      	eors	r3, r2
 800608a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800608e:	2b00      	cmp	r3, #0
 8006090:	d121      	bne.n	80060d6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006092:	6879      	ldr	r1, [r7, #4]
 8006094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006096:	4613      	mov	r3, r2
 8006098:	00db      	lsls	r3, r3, #3
 800609a:	4413      	add	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	440b      	add	r3, r1
 80060a0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80060a4:	2201      	movs	r2, #1
 80060a6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80060a8:	6a3b      	ldr	r3, [r7, #32]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80060b0:	6a3b      	ldr	r3, [r7, #32]
 80060b2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	695b      	ldr	r3, [r3, #20]
 80060b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d10a      	bne.n	80060d6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	69fa      	ldr	r2, [r7, #28]
 80060ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80060d2:	6053      	str	r3, [r2, #4]
            break;
 80060d4:	e008      	b.n	80060e8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80060d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d8:	3301      	adds	r3, #1
 80060da:	627b      	str	r3, [r7, #36]	@ 0x24
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	791b      	ldrb	r3, [r3, #4]
 80060e0:	461a      	mov	r2, r3
 80060e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d3b3      	bcc.n	8006050 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	695a      	ldr	r2, [r3, #20]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80060f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f007 fbd5 	bl	800d8ac <USB_ReadInterrupts>
 8006102:	4603      	mov	r3, r0
 8006104:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006108:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800610c:	d10a      	bne.n	8006124 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f00a f871 	bl	80101f6 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695a      	ldr	r2, [r3, #20]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006122:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4618      	mov	r0, r3
 800612a:	f007 fbbf 	bl	800d8ac <USB_ReadInterrupts>
 800612e:	4603      	mov	r3, r0
 8006130:	f003 0304 	and.w	r3, r3, #4
 8006134:	2b04      	cmp	r3, #4
 8006136:	d115      	bne.n	8006164 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	f003 0304 	and.w	r3, r3, #4
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f00a f861 	bl	8010212 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6859      	ldr	r1, [r3, #4]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	430a      	orrs	r2, r1
 800615e:	605a      	str	r2, [r3, #4]
 8006160:	e000      	b.n	8006164 <HAL_PCD_IRQHandler+0x996>
      return;
 8006162:	bf00      	nop
    }
  }
}
 8006164:	3734      	adds	r7, #52	@ 0x34
 8006166:	46bd      	mov	sp, r7
 8006168:	bd90      	pop	{r4, r7, pc}

0800616a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800616a:	b580      	push	{r7, lr}
 800616c:	b082      	sub	sp, #8
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	460b      	mov	r3, r1
 8006174:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800617c:	2b01      	cmp	r3, #1
 800617e:	d101      	bne.n	8006184 <HAL_PCD_SetAddress+0x1a>
 8006180:	2302      	movs	r3, #2
 8006182:	e012      	b.n	80061aa <HAL_PCD_SetAddress+0x40>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	78fa      	ldrb	r2, [r7, #3]
 8006190:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	78fa      	ldrb	r2, [r7, #3]
 8006198:	4611      	mov	r1, r2
 800619a:	4618      	mov	r0, r3
 800619c:	f007 fb1e 	bl	800d7dc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b084      	sub	sp, #16
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	6078      	str	r0, [r7, #4]
 80061ba:	4608      	mov	r0, r1
 80061bc:	4611      	mov	r1, r2
 80061be:	461a      	mov	r2, r3
 80061c0:	4603      	mov	r3, r0
 80061c2:	70fb      	strb	r3, [r7, #3]
 80061c4:	460b      	mov	r3, r1
 80061c6:	803b      	strh	r3, [r7, #0]
 80061c8:	4613      	mov	r3, r2
 80061ca:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80061cc:	2300      	movs	r3, #0
 80061ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80061d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	da0f      	bge.n	80061f8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061d8:	78fb      	ldrb	r3, [r7, #3]
 80061da:	f003 020f 	and.w	r2, r3, #15
 80061de:	4613      	mov	r3, r2
 80061e0:	00db      	lsls	r3, r3, #3
 80061e2:	4413      	add	r3, r2
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	3310      	adds	r3, #16
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	4413      	add	r3, r2
 80061ec:	3304      	adds	r3, #4
 80061ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2201      	movs	r2, #1
 80061f4:	705a      	strb	r2, [r3, #1]
 80061f6:	e00f      	b.n	8006218 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061f8:	78fb      	ldrb	r3, [r7, #3]
 80061fa:	f003 020f 	and.w	r2, r3, #15
 80061fe:	4613      	mov	r3, r2
 8006200:	00db      	lsls	r3, r3, #3
 8006202:	4413      	add	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	4413      	add	r3, r2
 800620e:	3304      	adds	r3, #4
 8006210:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006218:	78fb      	ldrb	r3, [r7, #3]
 800621a:	f003 030f 	and.w	r3, r3, #15
 800621e:	b2da      	uxtb	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006224:	883b      	ldrh	r3, [r7, #0]
 8006226:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	78ba      	ldrb	r2, [r7, #2]
 8006232:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	785b      	ldrb	r3, [r3, #1]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d004      	beq.n	8006246 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	461a      	mov	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006246:	78bb      	ldrb	r3, [r7, #2]
 8006248:	2b02      	cmp	r3, #2
 800624a:	d102      	bne.n	8006252 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2200      	movs	r2, #0
 8006250:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_PCD_EP_Open+0xae>
 800625c:	2302      	movs	r3, #2
 800625e:	e00e      	b.n	800627e <HAL_PCD_EP_Open+0xcc>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	68f9      	ldr	r1, [r7, #12]
 800626e:	4618      	mov	r0, r3
 8006270:	f006 fc98 	bl	800cba4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800627c:	7afb      	ldrb	r3, [r7, #11]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]
 800628e:	460b      	mov	r3, r1
 8006290:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006292:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006296:	2b00      	cmp	r3, #0
 8006298:	da0f      	bge.n	80062ba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800629a:	78fb      	ldrb	r3, [r7, #3]
 800629c:	f003 020f 	and.w	r2, r3, #15
 80062a0:	4613      	mov	r3, r2
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	4413      	add	r3, r2
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	3310      	adds	r3, #16
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	4413      	add	r3, r2
 80062ae:	3304      	adds	r3, #4
 80062b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	705a      	strb	r2, [r3, #1]
 80062b8:	e00f      	b.n	80062da <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062ba:	78fb      	ldrb	r3, [r7, #3]
 80062bc:	f003 020f 	and.w	r2, r3, #15
 80062c0:	4613      	mov	r3, r2
 80062c2:	00db      	lsls	r3, r3, #3
 80062c4:	4413      	add	r3, r2
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	4413      	add	r3, r2
 80062d0:	3304      	adds	r3, #4
 80062d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80062da:	78fb      	ldrb	r3, [r7, #3]
 80062dc:	f003 030f 	and.w	r3, r3, #15
 80062e0:	b2da      	uxtb	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d101      	bne.n	80062f4 <HAL_PCD_EP_Close+0x6e>
 80062f0:	2302      	movs	r3, #2
 80062f2:	e00e      	b.n	8006312 <HAL_PCD_EP_Close+0x8c>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68f9      	ldr	r1, [r7, #12]
 8006302:	4618      	mov	r0, r3
 8006304:	f006 fcd6 	bl	800ccb4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3710      	adds	r7, #16
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}

0800631a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800631a:	b580      	push	{r7, lr}
 800631c:	b086      	sub	sp, #24
 800631e:	af00      	add	r7, sp, #0
 8006320:	60f8      	str	r0, [r7, #12]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
 8006326:	460b      	mov	r3, r1
 8006328:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800632a:	7afb      	ldrb	r3, [r7, #11]
 800632c:	f003 020f 	and.w	r2, r3, #15
 8006330:	4613      	mov	r3, r2
 8006332:	00db      	lsls	r3, r3, #3
 8006334:	4413      	add	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800633c:	68fa      	ldr	r2, [r7, #12]
 800633e:	4413      	add	r3, r2
 8006340:	3304      	adds	r3, #4
 8006342:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	683a      	ldr	r2, [r7, #0]
 800634e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	2200      	movs	r2, #0
 8006354:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	2200      	movs	r2, #0
 800635a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800635c:	7afb      	ldrb	r3, [r7, #11]
 800635e:	f003 030f 	and.w	r3, r3, #15
 8006362:	b2da      	uxtb	r2, r3
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	799b      	ldrb	r3, [r3, #6]
 800636c:	2b01      	cmp	r3, #1
 800636e:	d102      	bne.n	8006376 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6818      	ldr	r0, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	799b      	ldrb	r3, [r3, #6]
 800637e:	461a      	mov	r2, r3
 8006380:	6979      	ldr	r1, [r7, #20]
 8006382:	f006 fd73 	bl	800ce6c <USB_EPStartXfer>

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3718      	adds	r7, #24
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	460b      	mov	r3, r1
 800639a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800639c:	78fb      	ldrb	r3, [r7, #3]
 800639e:	f003 020f 	and.w	r2, r3, #15
 80063a2:	6879      	ldr	r1, [r7, #4]
 80063a4:	4613      	mov	r3, r2
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	4413      	add	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	440b      	add	r3, r1
 80063ae:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80063b2:	681b      	ldr	r3, [r3, #0]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	607a      	str	r2, [r7, #4]
 80063ca:	603b      	str	r3, [r7, #0]
 80063cc:	460b      	mov	r3, r1
 80063ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063d0:	7afb      	ldrb	r3, [r7, #11]
 80063d2:	f003 020f 	and.w	r2, r3, #15
 80063d6:	4613      	mov	r3, r2
 80063d8:	00db      	lsls	r3, r3, #3
 80063da:	4413      	add	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	3310      	adds	r3, #16
 80063e0:	68fa      	ldr	r2, [r7, #12]
 80063e2:	4413      	add	r3, r2
 80063e4:	3304      	adds	r3, #4
 80063e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	683a      	ldr	r2, [r7, #0]
 80063f2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	2200      	movs	r2, #0
 80063f8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2201      	movs	r2, #1
 80063fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006400:	7afb      	ldrb	r3, [r7, #11]
 8006402:	f003 030f 	and.w	r3, r3, #15
 8006406:	b2da      	uxtb	r2, r3
 8006408:	697b      	ldr	r3, [r7, #20]
 800640a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	799b      	ldrb	r3, [r3, #6]
 8006410:	2b01      	cmp	r3, #1
 8006412:	d102      	bne.n	800641a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6818      	ldr	r0, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	799b      	ldrb	r3, [r3, #6]
 8006422:	461a      	mov	r2, r3
 8006424:	6979      	ldr	r1, [r7, #20]
 8006426:	f006 fd21 	bl	800ce6c <USB_EPStartXfer>

  return HAL_OK;
 800642a:	2300      	movs	r3, #0
}
 800642c:	4618      	mov	r0, r3
 800642e:	3718      	adds	r7, #24
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}

08006434 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006440:	78fb      	ldrb	r3, [r7, #3]
 8006442:	f003 030f 	and.w	r3, r3, #15
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	7912      	ldrb	r2, [r2, #4]
 800644a:	4293      	cmp	r3, r2
 800644c:	d901      	bls.n	8006452 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e04f      	b.n	80064f2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006452:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006456:	2b00      	cmp	r3, #0
 8006458:	da0f      	bge.n	800647a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800645a:	78fb      	ldrb	r3, [r7, #3]
 800645c:	f003 020f 	and.w	r2, r3, #15
 8006460:	4613      	mov	r3, r2
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	3310      	adds	r3, #16
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	4413      	add	r3, r2
 800646e:	3304      	adds	r3, #4
 8006470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2201      	movs	r2, #1
 8006476:	705a      	strb	r2, [r3, #1]
 8006478:	e00d      	b.n	8006496 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800647a:	78fa      	ldrb	r2, [r7, #3]
 800647c:	4613      	mov	r3, r2
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	4413      	add	r3, r2
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	4413      	add	r3, r2
 800648c:	3304      	adds	r3, #4
 800648e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2201      	movs	r2, #1
 800649a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800649c:	78fb      	ldrb	r3, [r7, #3]
 800649e:	f003 030f 	and.w	r3, r3, #15
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d101      	bne.n	80064b6 <HAL_PCD_EP_SetStall+0x82>
 80064b2:	2302      	movs	r3, #2
 80064b4:	e01d      	b.n	80064f2 <HAL_PCD_EP_SetStall+0xbe>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	68f9      	ldr	r1, [r7, #12]
 80064c4:	4618      	mov	r0, r3
 80064c6:	f007 f8b5 	bl	800d634 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064ca:	78fb      	ldrb	r3, [r7, #3]
 80064cc:	f003 030f 	and.w	r3, r3, #15
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d109      	bne.n	80064e8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6818      	ldr	r0, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	7999      	ldrb	r1, [r3, #6]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064e2:	461a      	mov	r2, r3
 80064e4:	f007 faa8 	bl	800da38 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064fa:	b580      	push	{r7, lr}
 80064fc:	b084      	sub	sp, #16
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	460b      	mov	r3, r1
 8006504:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006506:	78fb      	ldrb	r3, [r7, #3]
 8006508:	f003 030f 	and.w	r3, r3, #15
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	7912      	ldrb	r2, [r2, #4]
 8006510:	4293      	cmp	r3, r2
 8006512:	d901      	bls.n	8006518 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e042      	b.n	800659e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800651c:	2b00      	cmp	r3, #0
 800651e:	da0f      	bge.n	8006540 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006520:	78fb      	ldrb	r3, [r7, #3]
 8006522:	f003 020f 	and.w	r2, r3, #15
 8006526:	4613      	mov	r3, r2
 8006528:	00db      	lsls	r3, r3, #3
 800652a:	4413      	add	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	3310      	adds	r3, #16
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	4413      	add	r3, r2
 8006534:	3304      	adds	r3, #4
 8006536:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2201      	movs	r2, #1
 800653c:	705a      	strb	r2, [r3, #1]
 800653e:	e00f      	b.n	8006560 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006540:	78fb      	ldrb	r3, [r7, #3]
 8006542:	f003 020f 	and.w	r2, r3, #15
 8006546:	4613      	mov	r3, r2
 8006548:	00db      	lsls	r3, r3, #3
 800654a:	4413      	add	r3, r2
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	4413      	add	r3, r2
 8006556:	3304      	adds	r3, #4
 8006558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006566:	78fb      	ldrb	r3, [r7, #3]
 8006568:	f003 030f 	and.w	r3, r3, #15
 800656c:	b2da      	uxtb	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006578:	2b01      	cmp	r3, #1
 800657a:	d101      	bne.n	8006580 <HAL_PCD_EP_ClrStall+0x86>
 800657c:	2302      	movs	r3, #2
 800657e:	e00e      	b.n	800659e <HAL_PCD_EP_ClrStall+0xa4>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68f9      	ldr	r1, [r7, #12]
 800658e:	4618      	mov	r0, r3
 8006590:	f007 f8be 	bl	800d710 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b084      	sub	sp, #16
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	460b      	mov	r3, r1
 80065b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80065b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	da0c      	bge.n	80065d4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065ba:	78fb      	ldrb	r3, [r7, #3]
 80065bc:	f003 020f 	and.w	r2, r3, #15
 80065c0:	4613      	mov	r3, r2
 80065c2:	00db      	lsls	r3, r3, #3
 80065c4:	4413      	add	r3, r2
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	3310      	adds	r3, #16
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	4413      	add	r3, r2
 80065ce:	3304      	adds	r3, #4
 80065d0:	60fb      	str	r3, [r7, #12]
 80065d2:	e00c      	b.n	80065ee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	f003 020f 	and.w	r2, r3, #15
 80065da:	4613      	mov	r3, r2
 80065dc:	00db      	lsls	r3, r3, #3
 80065de:	4413      	add	r3, r2
 80065e0:	009b      	lsls	r3, r3, #2
 80065e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	4413      	add	r3, r2
 80065ea:	3304      	adds	r3, #4
 80065ec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68f9      	ldr	r1, [r7, #12]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f006 fedd 	bl	800d3b4 <USB_EPStopXfer>
 80065fa:	4603      	mov	r3, r0
 80065fc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80065fe:	7afb      	ldrb	r3, [r7, #11]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b08a      	sub	sp, #40	@ 0x28
 800660c:	af02      	add	r7, sp, #8
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800661c:	683a      	ldr	r2, [r7, #0]
 800661e:	4613      	mov	r3, r2
 8006620:	00db      	lsls	r3, r3, #3
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	3310      	adds	r3, #16
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	4413      	add	r3, r2
 800662c:	3304      	adds	r3, #4
 800662e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	695a      	ldr	r2, [r3, #20]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	691b      	ldr	r3, [r3, #16]
 8006638:	429a      	cmp	r2, r3
 800663a:	d901      	bls.n	8006640 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e06b      	b.n	8006718 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	69fa      	ldr	r2, [r7, #28]
 8006652:	429a      	cmp	r2, r3
 8006654:	d902      	bls.n	800665c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	3303      	adds	r3, #3
 8006660:	089b      	lsrs	r3, r3, #2
 8006662:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006664:	e02a      	b.n	80066bc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	691a      	ldr	r2, [r3, #16]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	69fa      	ldr	r2, [r7, #28]
 8006678:	429a      	cmp	r2, r3
 800667a:	d902      	bls.n	8006682 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	3303      	adds	r3, #3
 8006686:	089b      	lsrs	r3, r3, #2
 8006688:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	68d9      	ldr	r1, [r3, #12]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	b2da      	uxtb	r2, r3
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	4603      	mov	r3, r0
 800669e:	6978      	ldr	r0, [r7, #20]
 80066a0:	f006 ff32 	bl	800d508 <USB_WritePacket>

    ep->xfer_buff  += len;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	68da      	ldr	r2, [r3, #12]
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	441a      	add	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	695a      	ldr	r2, [r3, #20]
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	441a      	add	r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	015a      	lsls	r2, r3, #5
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d809      	bhi.n	80066e6 <PCD_WriteEmptyTxFifo+0xde>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	695a      	ldr	r2, [r3, #20]
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80066da:	429a      	cmp	r2, r3
 80066dc:	d203      	bcs.n	80066e6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	691b      	ldr	r3, [r3, #16]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1bf      	bne.n	8006666 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	691a      	ldr	r2, [r3, #16]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d811      	bhi.n	8006716 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	f003 030f 	and.w	r3, r3, #15
 80066f8:	2201      	movs	r2, #1
 80066fa:	fa02 f303 	lsl.w	r3, r2, r3
 80066fe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006706:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	43db      	mvns	r3, r3
 800670c:	6939      	ldr	r1, [r7, #16]
 800670e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006712:	4013      	ands	r3, r2
 8006714:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	3720      	adds	r7, #32
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006734:	69fb      	ldr	r3, [r7, #28]
 8006736:	333c      	adds	r3, #60	@ 0x3c
 8006738:	3304      	adds	r3, #4
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	4413      	add	r3, r2
 8006746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	799b      	ldrb	r3, [r3, #6]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d17b      	bne.n	800684e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	f003 0308 	and.w	r3, r3, #8
 800675c:	2b00      	cmp	r3, #0
 800675e:	d015      	beq.n	800678c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	4a61      	ldr	r2, [pc, #388]	@ (80068e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	f240 80b9 	bls.w	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006770:	2b00      	cmp	r3, #0
 8006772:	f000 80b3 	beq.w	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	015a      	lsls	r2, r3, #5
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	4413      	add	r3, r2
 800677e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006782:	461a      	mov	r2, r3
 8006784:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006788:	6093      	str	r3, [r2, #8]
 800678a:	e0a7      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d009      	beq.n	80067aa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	015a      	lsls	r2, r3, #5
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	4413      	add	r3, r2
 800679e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067a2:	461a      	mov	r2, r3
 80067a4:	2320      	movs	r3, #32
 80067a6:	6093      	str	r3, [r2, #8]
 80067a8:	e098      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f040 8093 	bne.w	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	4a4b      	ldr	r2, [pc, #300]	@ (80068e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d90f      	bls.n	80067de <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d00a      	beq.n	80067de <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	015a      	lsls	r2, r3, #5
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	4413      	add	r3, r2
 80067d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d4:	461a      	mov	r2, r3
 80067d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067da:	6093      	str	r3, [r2, #8]
 80067dc:	e07e      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	4613      	mov	r3, r2
 80067e2:	00db      	lsls	r3, r3, #3
 80067e4:	4413      	add	r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067ec:	687a      	ldr	r2, [r7, #4]
 80067ee:	4413      	add	r3, r2
 80067f0:	3304      	adds	r3, #4
 80067f2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1a      	ldr	r2, [r3, #32]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	0159      	lsls	r1, r3, #5
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	440b      	add	r3, r1
 8006800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800680a:	1ad2      	subs	r2, r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d114      	bne.n	8006840 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d109      	bne.n	8006832 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6818      	ldr	r0, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006828:	461a      	mov	r2, r3
 800682a:	2101      	movs	r1, #1
 800682c:	f007 f904 	bl	800da38 <USB_EP0_OutStart>
 8006830:	e006      	b.n	8006840 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	68da      	ldr	r2, [r3, #12]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	441a      	add	r2, r3
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	b2db      	uxtb	r3, r3
 8006844:	4619      	mov	r1, r3
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f009 fc1e 	bl	8010088 <HAL_PCD_DataOutStageCallback>
 800684c:	e046      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	4a26      	ldr	r2, [pc, #152]	@ (80068ec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d124      	bne.n	80068a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d00a      	beq.n	8006876 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800686c:	461a      	mov	r2, r3
 800686e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006872:	6093      	str	r3, [r2, #8]
 8006874:	e032      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	f003 0320 	and.w	r3, r3, #32
 800687c:	2b00      	cmp	r3, #0
 800687e:	d008      	beq.n	8006892 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	015a      	lsls	r2, r3, #5
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	4413      	add	r3, r2
 8006888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800688c:	461a      	mov	r2, r3
 800688e:	2320      	movs	r3, #32
 8006890:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	4619      	mov	r1, r3
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f009 fbf5 	bl	8010088 <HAL_PCD_DataOutStageCallback>
 800689e:	e01d      	b.n	80068dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d114      	bne.n	80068d0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80068a6:	6879      	ldr	r1, [r7, #4]
 80068a8:	683a      	ldr	r2, [r7, #0]
 80068aa:	4613      	mov	r3, r2
 80068ac:	00db      	lsls	r3, r3, #3
 80068ae:	4413      	add	r3, r2
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	440b      	add	r3, r1
 80068b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d108      	bne.n	80068d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6818      	ldr	r0, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80068c8:	461a      	mov	r2, r3
 80068ca:	2100      	movs	r1, #0
 80068cc:	f007 f8b4 	bl	800da38 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	4619      	mov	r1, r3
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f009 fbd6 	bl	8010088 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3720      	adds	r7, #32
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	4f54300a 	.word	0x4f54300a
 80068ec:	4f54310a 	.word	0x4f54310a

080068f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	333c      	adds	r3, #60	@ 0x3c
 8006908:	3304      	adds	r3, #4
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	4413      	add	r3, r2
 8006916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	4a15      	ldr	r2, [pc, #84]	@ (8006978 <PCD_EP_OutSetupPacket_int+0x88>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d90e      	bls.n	8006944 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800692c:	2b00      	cmp	r3, #0
 800692e:	d009      	beq.n	8006944 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	015a      	lsls	r2, r3, #5
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	4413      	add	r3, r2
 8006938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800693c:	461a      	mov	r2, r3
 800693e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006942:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f009 fb8d 	bl	8010064 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	4a0a      	ldr	r2, [pc, #40]	@ (8006978 <PCD_EP_OutSetupPacket_int+0x88>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d90c      	bls.n	800696c <PCD_EP_OutSetupPacket_int+0x7c>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	799b      	ldrb	r3, [r3, #6]
 8006956:	2b01      	cmp	r3, #1
 8006958:	d108      	bne.n	800696c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6818      	ldr	r0, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006964:	461a      	mov	r2, r3
 8006966:	2101      	movs	r1, #1
 8006968:	f007 f866 	bl	800da38 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	4f54300a 	.word	0x4f54300a

0800697c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800697c:	b480      	push	{r7}
 800697e:	b085      	sub	sp, #20
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	460b      	mov	r3, r1
 8006986:	70fb      	strb	r3, [r7, #3]
 8006988:	4613      	mov	r3, r2
 800698a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006992:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006994:	78fb      	ldrb	r3, [r7, #3]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d107      	bne.n	80069aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800699a:	883b      	ldrh	r3, [r7, #0]
 800699c:	0419      	lsls	r1, r3, #16
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	430a      	orrs	r2, r1
 80069a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80069a8:	e028      	b.n	80069fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b0:	0c1b      	lsrs	r3, r3, #16
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	4413      	add	r3, r2
 80069b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80069b8:	2300      	movs	r3, #0
 80069ba:	73fb      	strb	r3, [r7, #15]
 80069bc:	e00d      	b.n	80069da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
 80069c4:	3340      	adds	r3, #64	@ 0x40
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	4413      	add	r3, r2
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	0c1b      	lsrs	r3, r3, #16
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	4413      	add	r3, r2
 80069d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
 80069d6:	3301      	adds	r3, #1
 80069d8:	73fb      	strb	r3, [r7, #15]
 80069da:	7bfa      	ldrb	r2, [r7, #15]
 80069dc:	78fb      	ldrb	r3, [r7, #3]
 80069de:	3b01      	subs	r3, #1
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d3ec      	bcc.n	80069be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80069e4:	883b      	ldrh	r3, [r7, #0]
 80069e6:	0418      	lsls	r0, r3, #16
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6819      	ldr	r1, [r3, #0]
 80069ec:	78fb      	ldrb	r3, [r7, #3]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	4302      	orrs	r2, r0
 80069f4:	3340      	adds	r3, #64	@ 0x40
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	440b      	add	r3, r1
 80069fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
 8006a12:	460b      	mov	r3, r1
 8006a14:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	887a      	ldrh	r2, [r7, #2]
 8006a1c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	699b      	ldr	r3, [r3, #24]
 8006a4e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006a5a:	4b05      	ldr	r3, [pc, #20]	@ (8006a70 <HAL_PCDEx_ActivateLPM+0x44>)
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr
 8006a70:	10000003 	.word	0x10000003

08006a74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b083      	sub	sp, #12
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006a80:	bf00      	nop
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr

08006a8c <HAL_PSSI_Init>:
  * @param  hpssi Pointer to a PSSI_HandleTypeDef structure that contains
  *                the configuration information for the specified PSSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  /* Check the PSSI handle allocation */
  if (hpssi == NULL)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <HAL_PSSI_Init+0x12>
  {
    return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e034      	b.n	8006b08 <HAL_PSSI_Init+0x7c>
  assert_param(IS_PSSI_BUSWIDTH(hpssi->Init.BusWidth));
  assert_param(IS_PSSI_CLOCK_POLARITY(hpssi->Init.ClockPolarity));
  assert_param(IS_PSSI_DE_POLARITY(hpssi->Init.DataEnablePolarity));
  assert_param(IS_PSSI_RDY_POLARITY(hpssi->Init.ReadyPolarity));

  if (hpssi->State == HAL_PSSI_STATE_RESET)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d106      	bne.n	8006ab8 <HAL_PSSI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpssi->Lock = HAL_UNLOCKED;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hpssi->MspInitCallback(hpssi);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_PSSI_MspInit(hpssi);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7fa fec4 	bl	8001840 <HAL_PSSI_MspInit>
#endif /*USE_HAL_PSSI_REGISTER_CALLBACKS*/
  }

  hpssi->State = HAL_PSSI_STATE_BUSY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2202      	movs	r2, #2
 8006abc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the selected PSSI peripheral */
  HAL_PSSI_DISABLE(hpssi);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	681a      	ldr	r2, [r3, #0]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006ace:	601a      	str	r2, [r3, #0]

  /*---------------------------- PSSIx CR Configuration ----------------------*/
  /* Configure PSSIx: Control Signal and Bus Width*/

  MODIFY_REG(hpssi->Instance->CR, PSSI_CR_DERDYCFG | PSSI_CR_EDM | PSSI_CR_DEPOL | PSSI_CR_RDYPOL,
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8006b10 <HAL_PSSI_Init+0x84>)
 8006ad8:	4013      	ands	r3, r2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	68d1      	ldr	r1, [r2, #12]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6952      	ldr	r2, [r2, #20]
 8006ae2:	4311      	orrs	r1, r2
 8006ae4:	687a      	ldr	r2, [r7, #4]
 8006ae6:	6992      	ldr	r2, [r2, #24]
 8006ae8:	4311      	orrs	r1, r2
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6892      	ldr	r2, [r2, #8]
 8006aee:	4311      	orrs	r1, r2
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6812      	ldr	r2, [r2, #0]
 8006af4:	430b      	orrs	r3, r1
 8006af6:	6013      	str	r3, [r2, #0]
             hpssi->Init.ControlSignal | hpssi->Init.DataEnablePolarity |
             hpssi->Init.ReadyPolarity | hpssi->Init.BusWidth);

  hpssi->ErrorCode = HAL_PSSI_ERROR_NONE;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	635a      	str	r2, [r3, #52]	@ 0x34
  hpssi->State = HAL_PSSI_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	ffe3f2bf 	.word	0xffe3f2bf

08006b14 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006b1c:	4b19      	ldr	r3, [pc, #100]	@ (8006b84 <HAL_PWREx_ConfigSupply+0x70>)
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f003 0304 	and.w	r3, r3, #4
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	d00a      	beq.n	8006b3e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006b28:	4b16      	ldr	r3, [pc, #88]	@ (8006b84 <HAL_PWREx_ConfigSupply+0x70>)
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	f003 0307 	and.w	r3, r3, #7
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d001      	beq.n	8006b3a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e01f      	b.n	8006b7a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	e01d      	b.n	8006b7a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006b3e:	4b11      	ldr	r3, [pc, #68]	@ (8006b84 <HAL_PWREx_ConfigSupply+0x70>)
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	f023 0207 	bic.w	r2, r3, #7
 8006b46:	490f      	ldr	r1, [pc, #60]	@ (8006b84 <HAL_PWREx_ConfigSupply+0x70>)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006b4e:	f7fb fc09 	bl	8002364 <HAL_GetTick>
 8006b52:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006b54:	e009      	b.n	8006b6a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006b56:	f7fb fc05 	bl	8002364 <HAL_GetTick>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	1ad3      	subs	r3, r2, r3
 8006b60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006b64:	d901      	bls.n	8006b6a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e007      	b.n	8006b7a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006b6a:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <HAL_PWREx_ConfigSupply+0x70>)
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b76:	d1ee      	bne.n	8006b56 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	58024800 	.word	0x58024800

08006b88 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8006b8c:	4b05      	ldr	r3, [pc, #20]	@ (8006ba4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006b8e:	68db      	ldr	r3, [r3, #12]
 8006b90:	4a04      	ldr	r2, [pc, #16]	@ (8006ba4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8006b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b96:	60d3      	str	r3, [r2, #12]
}
 8006b98:	bf00      	nop
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr
 8006ba2:	bf00      	nop
 8006ba4:	58024800 	.word	0x58024800

08006ba8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b08c      	sub	sp, #48	@ 0x30
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d101      	bne.n	8006bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e3c8      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0301 	and.w	r3, r3, #1
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 8087 	beq.w	8006cd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bc8:	4b88      	ldr	r3, [pc, #544]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006bd2:	4b86      	ldr	r3, [pc, #536]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bda:	2b10      	cmp	r3, #16
 8006bdc:	d007      	beq.n	8006bee <HAL_RCC_OscConfig+0x46>
 8006bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be0:	2b18      	cmp	r3, #24
 8006be2:	d110      	bne.n	8006c06 <HAL_RCC_OscConfig+0x5e>
 8006be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be6:	f003 0303 	and.w	r3, r3, #3
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d10b      	bne.n	8006c06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bee:	4b7f      	ldr	r3, [pc, #508]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d06c      	beq.n	8006cd4 <HAL_RCC_OscConfig+0x12c>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d168      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e3a2      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c0e:	d106      	bne.n	8006c1e <HAL_RCC_OscConfig+0x76>
 8006c10:	4b76      	ldr	r3, [pc, #472]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a75      	ldr	r2, [pc, #468]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c1a:	6013      	str	r3, [r2, #0]
 8006c1c:	e02e      	b.n	8006c7c <HAL_RCC_OscConfig+0xd4>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10c      	bne.n	8006c40 <HAL_RCC_OscConfig+0x98>
 8006c26:	4b71      	ldr	r3, [pc, #452]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a70      	ldr	r2, [pc, #448]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c30:	6013      	str	r3, [r2, #0]
 8006c32:	4b6e      	ldr	r3, [pc, #440]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4a6d      	ldr	r2, [pc, #436]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c3c:	6013      	str	r3, [r2, #0]
 8006c3e:	e01d      	b.n	8006c7c <HAL_RCC_OscConfig+0xd4>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006c48:	d10c      	bne.n	8006c64 <HAL_RCC_OscConfig+0xbc>
 8006c4a:	4b68      	ldr	r3, [pc, #416]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a67      	ldr	r2, [pc, #412]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	4b65      	ldr	r3, [pc, #404]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a64      	ldr	r2, [pc, #400]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	e00b      	b.n	8006c7c <HAL_RCC_OscConfig+0xd4>
 8006c64:	4b61      	ldr	r3, [pc, #388]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a60      	ldr	r2, [pc, #384]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	4b5e      	ldr	r3, [pc, #376]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a5d      	ldr	r2, [pc, #372]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006c76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d013      	beq.n	8006cac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c84:	f7fb fb6e 	bl	8002364 <HAL_GetTick>
 8006c88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c8a:	e008      	b.n	8006c9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c8c:	f7fb fb6a 	bl	8002364 <HAL_GetTick>
 8006c90:	4602      	mov	r2, r0
 8006c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	2b64      	cmp	r3, #100	@ 0x64
 8006c98:	d901      	bls.n	8006c9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e356      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c9e:	4b53      	ldr	r3, [pc, #332]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d0f0      	beq.n	8006c8c <HAL_RCC_OscConfig+0xe4>
 8006caa:	e014      	b.n	8006cd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cac:	f7fb fb5a 	bl	8002364 <HAL_GetTick>
 8006cb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006cb2:	e008      	b.n	8006cc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006cb4:	f7fb fb56 	bl	8002364 <HAL_GetTick>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	2b64      	cmp	r3, #100	@ 0x64
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e342      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006cc6:	4b49      	ldr	r3, [pc, #292]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1f0      	bne.n	8006cb4 <HAL_RCC_OscConfig+0x10c>
 8006cd2:	e000      	b.n	8006cd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	f000 808c 	beq.w	8006dfc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ce4:	4b41      	ldr	r3, [pc, #260]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006cee:	4b3f      	ldr	r3, [pc, #252]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d007      	beq.n	8006d0a <HAL_RCC_OscConfig+0x162>
 8006cfa:	6a3b      	ldr	r3, [r7, #32]
 8006cfc:	2b18      	cmp	r3, #24
 8006cfe:	d137      	bne.n	8006d70 <HAL_RCC_OscConfig+0x1c8>
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f003 0303 	and.w	r3, r3, #3
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d132      	bne.n	8006d70 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d0a:	4b38      	ldr	r3, [pc, #224]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0304 	and.w	r3, r3, #4
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d005      	beq.n	8006d22 <HAL_RCC_OscConfig+0x17a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d101      	bne.n	8006d22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e314      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006d22:	4b32      	ldr	r3, [pc, #200]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f023 0219 	bic.w	r2, r3, #25
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	68db      	ldr	r3, [r3, #12]
 8006d2e:	492f      	ldr	r1, [pc, #188]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d34:	f7fb fb16 	bl	8002364 <HAL_GetTick>
 8006d38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d3a:	e008      	b.n	8006d4e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d3c:	f7fb fb12 	bl	8002364 <HAL_GetTick>
 8006d40:	4602      	mov	r2, r0
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	1ad3      	subs	r3, r2, r3
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d901      	bls.n	8006d4e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	e2fe      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d4e:	4b27      	ldr	r3, [pc, #156]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d0f0      	beq.n	8006d3c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d5a:	4b24      	ldr	r3, [pc, #144]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	061b      	lsls	r3, r3, #24
 8006d68:	4920      	ldr	r1, [pc, #128]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006d6e:	e045      	b.n	8006dfc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d026      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006d78:	4b1c      	ldr	r3, [pc, #112]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f023 0219 	bic.w	r2, r3, #25
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68db      	ldr	r3, [r3, #12]
 8006d84:	4919      	ldr	r1, [pc, #100]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d8a:	f7fb faeb 	bl	8002364 <HAL_GetTick>
 8006d8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d90:	e008      	b.n	8006da4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d92:	f7fb fae7 	bl	8002364 <HAL_GetTick>
 8006d96:	4602      	mov	r2, r0
 8006d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9a:	1ad3      	subs	r3, r2, r3
 8006d9c:	2b02      	cmp	r3, #2
 8006d9e:	d901      	bls.n	8006da4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e2d3      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006da4:	4b11      	ldr	r3, [pc, #68]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0304 	and.w	r3, r3, #4
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d0f0      	beq.n	8006d92 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006db0:	4b0e      	ldr	r3, [pc, #56]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	691b      	ldr	r3, [r3, #16]
 8006dbc:	061b      	lsls	r3, r3, #24
 8006dbe:	490b      	ldr	r1, [pc, #44]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	604b      	str	r3, [r1, #4]
 8006dc4:	e01a      	b.n	8006dfc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006dc6:	4b09      	ldr	r3, [pc, #36]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a08      	ldr	r2, [pc, #32]	@ (8006dec <HAL_RCC_OscConfig+0x244>)
 8006dcc:	f023 0301 	bic.w	r3, r3, #1
 8006dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd2:	f7fb fac7 	bl	8002364 <HAL_GetTick>
 8006dd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006dd8:	e00a      	b.n	8006df0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006dda:	f7fb fac3 	bl	8002364 <HAL_GetTick>
 8006dde:	4602      	mov	r2, r0
 8006de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	2b02      	cmp	r3, #2
 8006de6:	d903      	bls.n	8006df0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e2af      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
 8006dec:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006df0:	4b96      	ldr	r3, [pc, #600]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0304 	and.w	r3, r3, #4
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1ee      	bne.n	8006dda <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0310 	and.w	r3, r3, #16
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d06a      	beq.n	8006ede <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e08:	4b90      	ldr	r3, [pc, #576]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e10:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006e12:	4b8e      	ldr	r3, [pc, #568]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e16:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	2b08      	cmp	r3, #8
 8006e1c:	d007      	beq.n	8006e2e <HAL_RCC_OscConfig+0x286>
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	2b18      	cmp	r3, #24
 8006e22:	d11b      	bne.n	8006e5c <HAL_RCC_OscConfig+0x2b4>
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d116      	bne.n	8006e5c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e2e:	4b87      	ldr	r3, [pc, #540]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d005      	beq.n	8006e46 <HAL_RCC_OscConfig+0x29e>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	2b80      	cmp	r3, #128	@ 0x80
 8006e40:	d001      	beq.n	8006e46 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e282      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e46:	4b81      	ldr	r3, [pc, #516]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	061b      	lsls	r3, r3, #24
 8006e54:	497d      	ldr	r1, [pc, #500]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006e5a:	e040      	b.n	8006ede <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	69db      	ldr	r3, [r3, #28]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d023      	beq.n	8006eac <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006e64:	4b79      	ldr	r3, [pc, #484]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a78      	ldr	r2, [pc, #480]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e70:	f7fb fa78 	bl	8002364 <HAL_GetTick>
 8006e74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e76:	e008      	b.n	8006e8a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006e78:	f7fb fa74 	bl	8002364 <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	2b02      	cmp	r3, #2
 8006e84:	d901      	bls.n	8006e8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e260      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006e8a:	4b70      	ldr	r3, [pc, #448]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d0f0      	beq.n	8006e78 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006e96:	4b6d      	ldr	r3, [pc, #436]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6a1b      	ldr	r3, [r3, #32]
 8006ea2:	061b      	lsls	r3, r3, #24
 8006ea4:	4969      	ldr	r1, [pc, #420]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60cb      	str	r3, [r1, #12]
 8006eaa:	e018      	b.n	8006ede <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006eac:	4b67      	ldr	r3, [pc, #412]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a66      	ldr	r2, [pc, #408]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb8:	f7fb fa54 	bl	8002364 <HAL_GetTick>
 8006ebc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006ebe:	e008      	b.n	8006ed2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006ec0:	f7fb fa50 	bl	8002364 <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	2b02      	cmp	r3, #2
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e23c      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006ed2:	4b5e      	ldr	r3, [pc, #376]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d1f0      	bne.n	8006ec0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d036      	beq.n	8006f58 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	695b      	ldr	r3, [r3, #20]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d019      	beq.n	8006f26 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ef2:	4b56      	ldr	r3, [pc, #344]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ef6:	4a55      	ldr	r2, [pc, #340]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006ef8:	f043 0301 	orr.w	r3, r3, #1
 8006efc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006efe:	f7fb fa31 	bl	8002364 <HAL_GetTick>
 8006f02:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f04:	e008      	b.n	8006f18 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f06:	f7fb fa2d 	bl	8002364 <HAL_GetTick>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	2b02      	cmp	r3, #2
 8006f12:	d901      	bls.n	8006f18 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e219      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f18:	4b4c      	ldr	r3, [pc, #304]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d0f0      	beq.n	8006f06 <HAL_RCC_OscConfig+0x35e>
 8006f24:	e018      	b.n	8006f58 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f26:	4b49      	ldr	r3, [pc, #292]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f2a:	4a48      	ldr	r2, [pc, #288]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f2c:	f023 0301 	bic.w	r3, r3, #1
 8006f30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f32:	f7fb fa17 	bl	8002364 <HAL_GetTick>
 8006f36:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f38:	e008      	b.n	8006f4c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006f3a:	f7fb fa13 	bl	8002364 <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d901      	bls.n	8006f4c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e1ff      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1f0      	bne.n	8006f3a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0320 	and.w	r3, r3, #32
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d036      	beq.n	8006fd2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	699b      	ldr	r3, [r3, #24]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d019      	beq.n	8006fa0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006f6c:	4b37      	ldr	r3, [pc, #220]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a36      	ldr	r2, [pc, #216]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f72:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006f76:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006f78:	f7fb f9f4 	bl	8002364 <HAL_GetTick>
 8006f7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006f7e:	e008      	b.n	8006f92 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f80:	f7fb f9f0 	bl	8002364 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d901      	bls.n	8006f92 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e1dc      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006f92:	4b2e      	ldr	r3, [pc, #184]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f0      	beq.n	8006f80 <HAL_RCC_OscConfig+0x3d8>
 8006f9e:	e018      	b.n	8006fd2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006fa0:	4b2a      	ldr	r3, [pc, #168]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a29      	ldr	r2, [pc, #164]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006fa6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006faa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006fac:	f7fb f9da 	bl	8002364 <HAL_GetTick>
 8006fb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006fb2:	e008      	b.n	8006fc6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006fb4:	f7fb f9d6 	bl	8002364 <HAL_GetTick>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fbc:	1ad3      	subs	r3, r2, r3
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d901      	bls.n	8006fc6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006fc2:	2303      	movs	r3, #3
 8006fc4:	e1c2      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006fc6:	4b21      	ldr	r3, [pc, #132]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1f0      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0304 	and.w	r3, r3, #4
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f000 8086 	beq.w	80070ec <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8007050 <HAL_RCC_OscConfig+0x4a8>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1a      	ldr	r2, [pc, #104]	@ (8007050 <HAL_RCC_OscConfig+0x4a8>)
 8006fe6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006fec:	f7fb f9ba 	bl	8002364 <HAL_GetTick>
 8006ff0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006ff2:	e008      	b.n	8007006 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ff4:	f7fb f9b6 	bl	8002364 <HAL_GetTick>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	2b64      	cmp	r3, #100	@ 0x64
 8007000:	d901      	bls.n	8007006 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e1a2      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007006:	4b12      	ldr	r3, [pc, #72]	@ (8007050 <HAL_RCC_OscConfig+0x4a8>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0f0      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	2b01      	cmp	r3, #1
 8007018:	d106      	bne.n	8007028 <HAL_RCC_OscConfig+0x480>
 800701a:	4b0c      	ldr	r3, [pc, #48]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 800701c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701e:	4a0b      	ldr	r2, [pc, #44]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8007020:	f043 0301 	orr.w	r3, r3, #1
 8007024:	6713      	str	r3, [r2, #112]	@ 0x70
 8007026:	e032      	b.n	800708e <HAL_RCC_OscConfig+0x4e6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d111      	bne.n	8007054 <HAL_RCC_OscConfig+0x4ac>
 8007030:	4b06      	ldr	r3, [pc, #24]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8007032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007034:	4a05      	ldr	r2, [pc, #20]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8007036:	f023 0301 	bic.w	r3, r3, #1
 800703a:	6713      	str	r3, [r2, #112]	@ 0x70
 800703c:	4b03      	ldr	r3, [pc, #12]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 800703e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007040:	4a02      	ldr	r2, [pc, #8]	@ (800704c <HAL_RCC_OscConfig+0x4a4>)
 8007042:	f023 0304 	bic.w	r3, r3, #4
 8007046:	6713      	str	r3, [r2, #112]	@ 0x70
 8007048:	e021      	b.n	800708e <HAL_RCC_OscConfig+0x4e6>
 800704a:	bf00      	nop
 800704c:	58024400 	.word	0x58024400
 8007050:	58024800 	.word	0x58024800
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	2b05      	cmp	r3, #5
 800705a:	d10c      	bne.n	8007076 <HAL_RCC_OscConfig+0x4ce>
 800705c:	4b83      	ldr	r3, [pc, #524]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800705e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007060:	4a82      	ldr	r2, [pc, #520]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007062:	f043 0304 	orr.w	r3, r3, #4
 8007066:	6713      	str	r3, [r2, #112]	@ 0x70
 8007068:	4b80      	ldr	r3, [pc, #512]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800706a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800706c:	4a7f      	ldr	r2, [pc, #508]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800706e:	f043 0301 	orr.w	r3, r3, #1
 8007072:	6713      	str	r3, [r2, #112]	@ 0x70
 8007074:	e00b      	b.n	800708e <HAL_RCC_OscConfig+0x4e6>
 8007076:	4b7d      	ldr	r3, [pc, #500]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007078:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800707a:	4a7c      	ldr	r2, [pc, #496]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800707c:	f023 0301 	bic.w	r3, r3, #1
 8007080:	6713      	str	r3, [r2, #112]	@ 0x70
 8007082:	4b7a      	ldr	r3, [pc, #488]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007086:	4a79      	ldr	r2, [pc, #484]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007088:	f023 0304 	bic.w	r3, r3, #4
 800708c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d015      	beq.n	80070c2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007096:	f7fb f965 	bl	8002364 <HAL_GetTick>
 800709a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800709c:	e00a      	b.n	80070b4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800709e:	f7fb f961 	bl	8002364 <HAL_GetTick>
 80070a2:	4602      	mov	r2, r0
 80070a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d901      	bls.n	80070b4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e14b      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070b4:	4b6d      	ldr	r3, [pc, #436]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80070b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d0ee      	beq.n	800709e <HAL_RCC_OscConfig+0x4f6>
 80070c0:	e014      	b.n	80070ec <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c2:	f7fb f94f 	bl	8002364 <HAL_GetTick>
 80070c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070c8:	e00a      	b.n	80070e0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070ca:	f7fb f94b 	bl	8002364 <HAL_GetTick>
 80070ce:	4602      	mov	r2, r0
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d8:	4293      	cmp	r3, r2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e135      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070e0:	4b62      	ldr	r3, [pc, #392]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80070e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d1ee      	bne.n	80070ca <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 812a 	beq.w	800734a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80070f6:	4b5d      	ldr	r3, [pc, #372]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80070fe:	2b18      	cmp	r3, #24
 8007100:	f000 80ba 	beq.w	8007278 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007108:	2b02      	cmp	r3, #2
 800710a:	f040 8095 	bne.w	8007238 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800710e:	4b57      	ldr	r3, [pc, #348]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a56      	ldr	r2, [pc, #344]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007114:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800711a:	f7fb f923 	bl	8002364 <HAL_GetTick>
 800711e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007120:	e008      	b.n	8007134 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007122:	f7fb f91f 	bl	8002364 <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	2b02      	cmp	r3, #2
 800712e:	d901      	bls.n	8007134 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	e10b      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007134:	4b4d      	ldr	r3, [pc, #308]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1f0      	bne.n	8007122 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007140:	4b4a      	ldr	r3, [pc, #296]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007142:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007144:	4b4a      	ldr	r3, [pc, #296]	@ (8007270 <HAL_RCC_OscConfig+0x6c8>)
 8007146:	4013      	ands	r3, r2
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007150:	0112      	lsls	r2, r2, #4
 8007152:	430a      	orrs	r2, r1
 8007154:	4945      	ldr	r1, [pc, #276]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007156:	4313      	orrs	r3, r2
 8007158:	628b      	str	r3, [r1, #40]	@ 0x28
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800715e:	3b01      	subs	r3, #1
 8007160:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007168:	3b01      	subs	r3, #1
 800716a:	025b      	lsls	r3, r3, #9
 800716c:	b29b      	uxth	r3, r3
 800716e:	431a      	orrs	r2, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007174:	3b01      	subs	r3, #1
 8007176:	041b      	lsls	r3, r3, #16
 8007178:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800717c:	431a      	orrs	r2, r3
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007182:	3b01      	subs	r3, #1
 8007184:	061b      	lsls	r3, r3, #24
 8007186:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800718a:	4938      	ldr	r1, [pc, #224]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800718c:	4313      	orrs	r3, r2
 800718e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007190:	4b36      	ldr	r3, [pc, #216]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007194:	4a35      	ldr	r2, [pc, #212]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007196:	f023 0301 	bic.w	r3, r3, #1
 800719a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800719c:	4b33      	ldr	r3, [pc, #204]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800719e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071a0:	4b34      	ldr	r3, [pc, #208]	@ (8007274 <HAL_RCC_OscConfig+0x6cc>)
 80071a2:	4013      	ands	r3, r2
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80071a8:	00d2      	lsls	r2, r2, #3
 80071aa:	4930      	ldr	r1, [pc, #192]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80071b0:	4b2e      	ldr	r3, [pc, #184]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b4:	f023 020c 	bic.w	r2, r3, #12
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071bc:	492b      	ldr	r1, [pc, #172]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071be:	4313      	orrs	r3, r2
 80071c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80071c2:	4b2a      	ldr	r3, [pc, #168]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c6:	f023 0202 	bic.w	r2, r3, #2
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ce:	4927      	ldr	r1, [pc, #156]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80071d4:	4b25      	ldr	r3, [pc, #148]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071d8:	4a24      	ldr	r2, [pc, #144]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80071de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071e0:	4b22      	ldr	r3, [pc, #136]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e4:	4a21      	ldr	r2, [pc, #132]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80071ec:	4b1f      	ldr	r3, [pc, #124]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	4a1e      	ldr	r2, [pc, #120]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80071f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80071f8:	4b1c      	ldr	r3, [pc, #112]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071fc:	4a1b      	ldr	r2, [pc, #108]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007204:	4b19      	ldr	r3, [pc, #100]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a18      	ldr	r2, [pc, #96]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800720a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800720e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007210:	f7fb f8a8 	bl	8002364 <HAL_GetTick>
 8007214:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007216:	e008      	b.n	800722a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007218:	f7fb f8a4 	bl	8002364 <HAL_GetTick>
 800721c:	4602      	mov	r2, r0
 800721e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	2b02      	cmp	r3, #2
 8007224:	d901      	bls.n	800722a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e090      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800722a:	4b10      	ldr	r3, [pc, #64]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d0f0      	beq.n	8007218 <HAL_RCC_OscConfig+0x670>
 8007236:	e088      	b.n	800734a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007238:	4b0c      	ldr	r3, [pc, #48]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a0b      	ldr	r2, [pc, #44]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 800723e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007244:	f7fb f88e 	bl	8002364 <HAL_GetTick>
 8007248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800724a:	e008      	b.n	800725e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800724c:	f7fb f88a 	bl	8002364 <HAL_GetTick>
 8007250:	4602      	mov	r2, r0
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	2b02      	cmp	r3, #2
 8007258:	d901      	bls.n	800725e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e076      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800725e:	4b03      	ldr	r3, [pc, #12]	@ (800726c <HAL_RCC_OscConfig+0x6c4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1f0      	bne.n	800724c <HAL_RCC_OscConfig+0x6a4>
 800726a:	e06e      	b.n	800734a <HAL_RCC_OscConfig+0x7a2>
 800726c:	58024400 	.word	0x58024400
 8007270:	fffffc0c 	.word	0xfffffc0c
 8007274:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007278:	4b36      	ldr	r3, [pc, #216]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 800727a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800727e:	4b35      	ldr	r3, [pc, #212]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 8007280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007282:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007288:	2b01      	cmp	r3, #1
 800728a:	d031      	beq.n	80072f0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	f003 0203 	and.w	r2, r3, #3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007296:	429a      	cmp	r2, r3
 8007298:	d12a      	bne.n	80072f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	091b      	lsrs	r3, r3, #4
 800729e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d122      	bne.n	80072f0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d11a      	bne.n	80072f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	0a5b      	lsrs	r3, r3, #9
 80072be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d111      	bne.n	80072f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	0c1b      	lsrs	r3, r3, #16
 80072d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80072da:	429a      	cmp	r2, r3
 80072dc:	d108      	bne.n	80072f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	0e1b      	lsrs	r3, r3, #24
 80072e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d001      	beq.n	80072f4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e02b      	b.n	800734c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80072f4:	4b17      	ldr	r3, [pc, #92]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 80072f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072f8:	08db      	lsrs	r3, r3, #3
 80072fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80072fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	429a      	cmp	r2, r3
 8007308:	d01f      	beq.n	800734a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800730a:	4b12      	ldr	r3, [pc, #72]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 800730c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730e:	4a11      	ldr	r2, [pc, #68]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 8007310:	f023 0301 	bic.w	r3, r3, #1
 8007314:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007316:	f7fb f825 	bl	8002364 <HAL_GetTick>
 800731a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800731c:	bf00      	nop
 800731e:	f7fb f821 	bl	8002364 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007326:	4293      	cmp	r3, r2
 8007328:	d0f9      	beq.n	800731e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800732a:	4b0a      	ldr	r3, [pc, #40]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 800732c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800732e:	4b0a      	ldr	r3, [pc, #40]	@ (8007358 <HAL_RCC_OscConfig+0x7b0>)
 8007330:	4013      	ands	r3, r2
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007336:	00d2      	lsls	r2, r2, #3
 8007338:	4906      	ldr	r1, [pc, #24]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 800733a:	4313      	orrs	r3, r2
 800733c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800733e:	4b05      	ldr	r3, [pc, #20]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 8007340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007342:	4a04      	ldr	r2, [pc, #16]	@ (8007354 <HAL_RCC_OscConfig+0x7ac>)
 8007344:	f043 0301 	orr.w	r3, r3, #1
 8007348:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3730      	adds	r7, #48	@ 0x30
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	58024400 	.word	0x58024400
 8007358:	ffff0007 	.word	0xffff0007

0800735c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e19c      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007370:	4b8a      	ldr	r3, [pc, #552]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 030f 	and.w	r3, r3, #15
 8007378:	683a      	ldr	r2, [r7, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d910      	bls.n	80073a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800737e:	4b87      	ldr	r3, [pc, #540]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f023 020f 	bic.w	r2, r3, #15
 8007386:	4985      	ldr	r1, [pc, #532]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	4313      	orrs	r3, r2
 800738c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800738e:	4b83      	ldr	r3, [pc, #524]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 030f 	and.w	r3, r3, #15
 8007396:	683a      	ldr	r2, [r7, #0]
 8007398:	429a      	cmp	r2, r3
 800739a:	d001      	beq.n	80073a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e184      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d010      	beq.n	80073ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691a      	ldr	r2, [r3, #16]
 80073b0:	4b7b      	ldr	r3, [pc, #492]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d908      	bls.n	80073ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80073bc:	4b78      	ldr	r3, [pc, #480]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	4975      	ldr	r1, [pc, #468]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073ca:	4313      	orrs	r3, r2
 80073cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f003 0308 	and.w	r3, r3, #8
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d010      	beq.n	80073fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	695a      	ldr	r2, [r3, #20]
 80073de:	4b70      	ldr	r3, [pc, #448]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d908      	bls.n	80073fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80073ea:	4b6d      	ldr	r3, [pc, #436]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073ec:	69db      	ldr	r3, [r3, #28]
 80073ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	496a      	ldr	r1, [pc, #424]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80073f8:	4313      	orrs	r3, r2
 80073fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0310 	and.w	r3, r3, #16
 8007404:	2b00      	cmp	r3, #0
 8007406:	d010      	beq.n	800742a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	699a      	ldr	r2, [r3, #24]
 800740c:	4b64      	ldr	r3, [pc, #400]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800740e:	69db      	ldr	r3, [r3, #28]
 8007410:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007414:	429a      	cmp	r2, r3
 8007416:	d908      	bls.n	800742a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007418:	4b61      	ldr	r3, [pc, #388]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	699b      	ldr	r3, [r3, #24]
 8007424:	495e      	ldr	r1, [pc, #376]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007426:	4313      	orrs	r3, r2
 8007428:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0320 	and.w	r3, r3, #32
 8007432:	2b00      	cmp	r3, #0
 8007434:	d010      	beq.n	8007458 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	69da      	ldr	r2, [r3, #28]
 800743a:	4b59      	ldr	r3, [pc, #356]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007442:	429a      	cmp	r2, r3
 8007444:	d908      	bls.n	8007458 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007446:	4b56      	ldr	r3, [pc, #344]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	69db      	ldr	r3, [r3, #28]
 8007452:	4953      	ldr	r1, [pc, #332]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007454:	4313      	orrs	r3, r2
 8007456:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0302 	and.w	r3, r3, #2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d010      	beq.n	8007486 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68da      	ldr	r2, [r3, #12]
 8007468:	4b4d      	ldr	r3, [pc, #308]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800746a:	699b      	ldr	r3, [r3, #24]
 800746c:	f003 030f 	and.w	r3, r3, #15
 8007470:	429a      	cmp	r2, r3
 8007472:	d908      	bls.n	8007486 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007474:	4b4a      	ldr	r3, [pc, #296]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	f023 020f 	bic.w	r2, r3, #15
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	4947      	ldr	r1, [pc, #284]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007482:	4313      	orrs	r3, r2
 8007484:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d055      	beq.n	800753e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007492:	4b43      	ldr	r3, [pc, #268]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007494:	699b      	ldr	r3, [r3, #24]
 8007496:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	4940      	ldr	r1, [pc, #256]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074a0:	4313      	orrs	r3, r2
 80074a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d107      	bne.n	80074bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80074ac:	4b3c      	ldr	r3, [pc, #240]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d121      	bne.n	80074fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	e0f6      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	2b03      	cmp	r3, #3
 80074c2:	d107      	bne.n	80074d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80074c4:	4b36      	ldr	r3, [pc, #216]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d115      	bne.n	80074fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e0ea      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d107      	bne.n	80074ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80074dc:	4b30      	ldr	r3, [pc, #192]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d109      	bne.n	80074fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e0de      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80074ec:	4b2c      	ldr	r3, [pc, #176]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0304 	and.w	r3, r3, #4
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e0d6      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074fc:	4b28      	ldr	r3, [pc, #160]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	f023 0207 	bic.w	r2, r3, #7
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	4925      	ldr	r1, [pc, #148]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800750a:	4313      	orrs	r3, r2
 800750c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800750e:	f7fa ff29 	bl	8002364 <HAL_GetTick>
 8007512:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007514:	e00a      	b.n	800752c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007516:	f7fa ff25 	bl	8002364 <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007524:	4293      	cmp	r3, r2
 8007526:	d901      	bls.n	800752c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e0be      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800752c:	4b1c      	ldr	r3, [pc, #112]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800752e:	691b      	ldr	r3, [r3, #16]
 8007530:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	00db      	lsls	r3, r3, #3
 800753a:	429a      	cmp	r2, r3
 800753c:	d1eb      	bne.n	8007516 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d010      	beq.n	800756c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	68da      	ldr	r2, [r3, #12]
 800754e:	4b14      	ldr	r3, [pc, #80]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	f003 030f 	and.w	r3, r3, #15
 8007556:	429a      	cmp	r2, r3
 8007558:	d208      	bcs.n	800756c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800755a:	4b11      	ldr	r3, [pc, #68]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	f023 020f 	bic.w	r2, r3, #15
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	490e      	ldr	r1, [pc, #56]	@ (80075a0 <HAL_RCC_ClockConfig+0x244>)
 8007568:	4313      	orrs	r3, r2
 800756a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800756c:	4b0b      	ldr	r3, [pc, #44]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f003 030f 	and.w	r3, r3, #15
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d214      	bcs.n	80075a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800757a:	4b08      	ldr	r3, [pc, #32]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f023 020f 	bic.w	r2, r3, #15
 8007582:	4906      	ldr	r1, [pc, #24]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	4313      	orrs	r3, r2
 8007588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800758a:	4b04      	ldr	r3, [pc, #16]	@ (800759c <HAL_RCC_ClockConfig+0x240>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	429a      	cmp	r2, r3
 8007596:	d005      	beq.n	80075a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e086      	b.n	80076aa <HAL_RCC_ClockConfig+0x34e>
 800759c:	52002000 	.word	0x52002000
 80075a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0304 	and.w	r3, r3, #4
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d010      	beq.n	80075d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	4b3f      	ldr	r3, [pc, #252]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075b6:	699b      	ldr	r3, [r3, #24]
 80075b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80075bc:	429a      	cmp	r2, r3
 80075be:	d208      	bcs.n	80075d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80075c0:	4b3c      	ldr	r3, [pc, #240]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075c2:	699b      	ldr	r3, [r3, #24]
 80075c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	4939      	ldr	r1, [pc, #228]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0308 	and.w	r3, r3, #8
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d010      	beq.n	8007600 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	695a      	ldr	r2, [r3, #20]
 80075e2:	4b34      	ldr	r3, [pc, #208]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075e4:	69db      	ldr	r3, [r3, #28]
 80075e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d208      	bcs.n	8007600 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80075ee:	4b31      	ldr	r3, [pc, #196]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075f0:	69db      	ldr	r3, [r3, #28]
 80075f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	492e      	ldr	r1, [pc, #184]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 80075fc:	4313      	orrs	r3, r2
 80075fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0310 	and.w	r3, r3, #16
 8007608:	2b00      	cmp	r3, #0
 800760a:	d010      	beq.n	800762e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	699a      	ldr	r2, [r3, #24]
 8007610:	4b28      	ldr	r3, [pc, #160]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 8007612:	69db      	ldr	r3, [r3, #28]
 8007614:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007618:	429a      	cmp	r2, r3
 800761a:	d208      	bcs.n	800762e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800761c:	4b25      	ldr	r3, [pc, #148]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 800761e:	69db      	ldr	r3, [r3, #28]
 8007620:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	4922      	ldr	r1, [pc, #136]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 800762a:	4313      	orrs	r3, r2
 800762c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 0320 	and.w	r3, r3, #32
 8007636:	2b00      	cmp	r3, #0
 8007638:	d010      	beq.n	800765c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	69da      	ldr	r2, [r3, #28]
 800763e:	4b1d      	ldr	r3, [pc, #116]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 8007640:	6a1b      	ldr	r3, [r3, #32]
 8007642:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007646:	429a      	cmp	r2, r3
 8007648:	d208      	bcs.n	800765c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800764a:	4b1a      	ldr	r3, [pc, #104]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 800764c:	6a1b      	ldr	r3, [r3, #32]
 800764e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	69db      	ldr	r3, [r3, #28]
 8007656:	4917      	ldr	r1, [pc, #92]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 8007658:	4313      	orrs	r3, r2
 800765a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800765c:	f000 f834 	bl	80076c8 <HAL_RCC_GetSysClockFreq>
 8007660:	4602      	mov	r2, r0
 8007662:	4b14      	ldr	r3, [pc, #80]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 8007664:	699b      	ldr	r3, [r3, #24]
 8007666:	0a1b      	lsrs	r3, r3, #8
 8007668:	f003 030f 	and.w	r3, r3, #15
 800766c:	4912      	ldr	r1, [pc, #72]	@ (80076b8 <HAL_RCC_ClockConfig+0x35c>)
 800766e:	5ccb      	ldrb	r3, [r1, r3]
 8007670:	f003 031f 	and.w	r3, r3, #31
 8007674:	fa22 f303 	lsr.w	r3, r2, r3
 8007678:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800767a:	4b0e      	ldr	r3, [pc, #56]	@ (80076b4 <HAL_RCC_ClockConfig+0x358>)
 800767c:	699b      	ldr	r3, [r3, #24]
 800767e:	f003 030f 	and.w	r3, r3, #15
 8007682:	4a0d      	ldr	r2, [pc, #52]	@ (80076b8 <HAL_RCC_ClockConfig+0x35c>)
 8007684:	5cd3      	ldrb	r3, [r2, r3]
 8007686:	f003 031f 	and.w	r3, r3, #31
 800768a:	693a      	ldr	r2, [r7, #16]
 800768c:	fa22 f303 	lsr.w	r3, r2, r3
 8007690:	4a0a      	ldr	r2, [pc, #40]	@ (80076bc <HAL_RCC_ClockConfig+0x360>)
 8007692:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007694:	4a0a      	ldr	r2, [pc, #40]	@ (80076c0 <HAL_RCC_ClockConfig+0x364>)
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800769a:	4b0a      	ldr	r3, [pc, #40]	@ (80076c4 <HAL_RCC_ClockConfig+0x368>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4618      	mov	r0, r3
 80076a0:	f7fa fe16 	bl	80022d0 <HAL_InitTick>
 80076a4:	4603      	mov	r3, r0
 80076a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80076a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3718      	adds	r7, #24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	58024400 	.word	0x58024400
 80076b8:	0801150c 	.word	0x0801150c
 80076bc:	24000004 	.word	0x24000004
 80076c0:	24000000 	.word	0x24000000
 80076c4:	24000008 	.word	0x24000008

080076c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b089      	sub	sp, #36	@ 0x24
 80076cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80076ce:	4bb3      	ldr	r3, [pc, #716]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076d6:	2b18      	cmp	r3, #24
 80076d8:	f200 8155 	bhi.w	8007986 <HAL_RCC_GetSysClockFreq+0x2be>
 80076dc:	a201      	add	r2, pc, #4	@ (adr r2, 80076e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80076de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e2:	bf00      	nop
 80076e4:	08007749 	.word	0x08007749
 80076e8:	08007987 	.word	0x08007987
 80076ec:	08007987 	.word	0x08007987
 80076f0:	08007987 	.word	0x08007987
 80076f4:	08007987 	.word	0x08007987
 80076f8:	08007987 	.word	0x08007987
 80076fc:	08007987 	.word	0x08007987
 8007700:	08007987 	.word	0x08007987
 8007704:	0800776f 	.word	0x0800776f
 8007708:	08007987 	.word	0x08007987
 800770c:	08007987 	.word	0x08007987
 8007710:	08007987 	.word	0x08007987
 8007714:	08007987 	.word	0x08007987
 8007718:	08007987 	.word	0x08007987
 800771c:	08007987 	.word	0x08007987
 8007720:	08007987 	.word	0x08007987
 8007724:	08007775 	.word	0x08007775
 8007728:	08007987 	.word	0x08007987
 800772c:	08007987 	.word	0x08007987
 8007730:	08007987 	.word	0x08007987
 8007734:	08007987 	.word	0x08007987
 8007738:	08007987 	.word	0x08007987
 800773c:	08007987 	.word	0x08007987
 8007740:	08007987 	.word	0x08007987
 8007744:	0800777b 	.word	0x0800777b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007748:	4b94      	ldr	r3, [pc, #592]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f003 0320 	and.w	r3, r3, #32
 8007750:	2b00      	cmp	r3, #0
 8007752:	d009      	beq.n	8007768 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007754:	4b91      	ldr	r3, [pc, #580]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	08db      	lsrs	r3, r3, #3
 800775a:	f003 0303 	and.w	r3, r3, #3
 800775e:	4a90      	ldr	r2, [pc, #576]	@ (80079a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007760:	fa22 f303 	lsr.w	r3, r2, r3
 8007764:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007766:	e111      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007768:	4b8d      	ldr	r3, [pc, #564]	@ (80079a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800776a:	61bb      	str	r3, [r7, #24]
      break;
 800776c:	e10e      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800776e:	4b8d      	ldr	r3, [pc, #564]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007770:	61bb      	str	r3, [r7, #24]
      break;
 8007772:	e10b      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007774:	4b8c      	ldr	r3, [pc, #560]	@ (80079a8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007776:	61bb      	str	r3, [r7, #24]
      break;
 8007778:	e108      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800777a:	4b88      	ldr	r3, [pc, #544]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800777c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800777e:	f003 0303 	and.w	r3, r3, #3
 8007782:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007784:	4b85      	ldr	r3, [pc, #532]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007788:	091b      	lsrs	r3, r3, #4
 800778a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800778e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007790:	4b82      	ldr	r3, [pc, #520]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007794:	f003 0301 	and.w	r3, r3, #1
 8007798:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800779a:	4b80      	ldr	r3, [pc, #512]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800779c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800779e:	08db      	lsrs	r3, r3, #3
 80077a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	fb02 f303 	mul.w	r3, r2, r3
 80077aa:	ee07 3a90 	vmov	s15, r3
 80077ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	f000 80e1 	beq.w	8007980 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	f000 8083 	beq.w	80078cc <HAL_RCC_GetSysClockFreq+0x204>
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	2b02      	cmp	r3, #2
 80077ca:	f200 80a1 	bhi.w	8007910 <HAL_RCC_GetSysClockFreq+0x248>
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d003      	beq.n	80077dc <HAL_RCC_GetSysClockFreq+0x114>
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d056      	beq.n	8007888 <HAL_RCC_GetSysClockFreq+0x1c0>
 80077da:	e099      	b.n	8007910 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077dc:	4b6f      	ldr	r3, [pc, #444]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 0320 	and.w	r3, r3, #32
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d02d      	beq.n	8007844 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077e8:	4b6c      	ldr	r3, [pc, #432]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	08db      	lsrs	r3, r3, #3
 80077ee:	f003 0303 	and.w	r3, r3, #3
 80077f2:	4a6b      	ldr	r2, [pc, #428]	@ (80079a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80077f4:	fa22 f303 	lsr.w	r3, r2, r3
 80077f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	ee07 3a90 	vmov	s15, r3
 8007800:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800780e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007812:	4b62      	ldr	r3, [pc, #392]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800781a:	ee07 3a90 	vmov	s15, r3
 800781e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007822:	ed97 6a02 	vldr	s12, [r7, #8]
 8007826:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80079ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800782a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800782e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800783a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800783e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007842:	e087      	b.n	8007954 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	ee07 3a90 	vmov	s15, r3
 800784a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800784e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80079b0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007856:	4b51      	ldr	r3, [pc, #324]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800785a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800785e:	ee07 3a90 	vmov	s15, r3
 8007862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007866:	ed97 6a02 	vldr	s12, [r7, #8]
 800786a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80079ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800786e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800787a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800787e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007882:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007886:	e065      	b.n	8007954 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007888:	693b      	ldr	r3, [r7, #16]
 800788a:	ee07 3a90 	vmov	s15, r3
 800788e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007892:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80079b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800789a:	4b40      	ldr	r3, [pc, #256]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800789c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800789e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a2:	ee07 3a90 	vmov	s15, r3
 80078a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80078ae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80079ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80078b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80078ca:	e043      	b.n	8007954 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	ee07 3a90 	vmov	s15, r3
 80078d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80079b8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80078da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078de:	4b2f      	ldr	r3, [pc, #188]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80078f2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80079ac <HAL_RCC_GetSysClockFreq+0x2e4>
 80078f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800790a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800790e:	e021      	b.n	8007954 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	ee07 3a90 	vmov	s15, r3
 8007916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800791a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80079b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800791e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007922:	4b1e      	ldr	r3, [pc, #120]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007932:	ed97 6a02 	vldr	s12, [r7, #8]
 8007936:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80079ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800793a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800793e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800794a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800794e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007952:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007954:	4b11      	ldr	r3, [pc, #68]	@ (800799c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007958:	0a5b      	lsrs	r3, r3, #9
 800795a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800795e:	3301      	adds	r3, #1
 8007960:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	ee07 3a90 	vmov	s15, r3
 8007968:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800796c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007970:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007978:	ee17 3a90 	vmov	r3, s15
 800797c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800797e:	e005      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	61bb      	str	r3, [r7, #24]
      break;
 8007984:	e002      	b.n	800798c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007986:	4b07      	ldr	r3, [pc, #28]	@ (80079a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007988:	61bb      	str	r3, [r7, #24]
      break;
 800798a:	bf00      	nop
  }

  return sysclockfreq;
 800798c:	69bb      	ldr	r3, [r7, #24]
}
 800798e:	4618      	mov	r0, r3
 8007990:	3724      	adds	r7, #36	@ 0x24
 8007992:	46bd      	mov	sp, r7
 8007994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop
 800799c:	58024400 	.word	0x58024400
 80079a0:	03d09000 	.word	0x03d09000
 80079a4:	003d0900 	.word	0x003d0900
 80079a8:	017d7840 	.word	0x017d7840
 80079ac:	46000000 	.word	0x46000000
 80079b0:	4c742400 	.word	0x4c742400
 80079b4:	4a742400 	.word	0x4a742400
 80079b8:	4bbebc20 	.word	0x4bbebc20

080079bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b082      	sub	sp, #8
 80079c0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80079c2:	f7ff fe81 	bl	80076c8 <HAL_RCC_GetSysClockFreq>
 80079c6:	4602      	mov	r2, r0
 80079c8:	4b10      	ldr	r3, [pc, #64]	@ (8007a0c <HAL_RCC_GetHCLKFreq+0x50>)
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	0a1b      	lsrs	r3, r3, #8
 80079ce:	f003 030f 	and.w	r3, r3, #15
 80079d2:	490f      	ldr	r1, [pc, #60]	@ (8007a10 <HAL_RCC_GetHCLKFreq+0x54>)
 80079d4:	5ccb      	ldrb	r3, [r1, r3]
 80079d6:	f003 031f 	and.w	r3, r3, #31
 80079da:	fa22 f303 	lsr.w	r3, r2, r3
 80079de:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80079e0:	4b0a      	ldr	r3, [pc, #40]	@ (8007a0c <HAL_RCC_GetHCLKFreq+0x50>)
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	f003 030f 	and.w	r3, r3, #15
 80079e8:	4a09      	ldr	r2, [pc, #36]	@ (8007a10 <HAL_RCC_GetHCLKFreq+0x54>)
 80079ea:	5cd3      	ldrb	r3, [r2, r3]
 80079ec:	f003 031f 	and.w	r3, r3, #31
 80079f0:	687a      	ldr	r2, [r7, #4]
 80079f2:	fa22 f303 	lsr.w	r3, r2, r3
 80079f6:	4a07      	ldr	r2, [pc, #28]	@ (8007a14 <HAL_RCC_GetHCLKFreq+0x58>)
 80079f8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80079fa:	4a07      	ldr	r2, [pc, #28]	@ (8007a18 <HAL_RCC_GetHCLKFreq+0x5c>)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007a00:	4b04      	ldr	r3, [pc, #16]	@ (8007a14 <HAL_RCC_GetHCLKFreq+0x58>)
 8007a02:	681b      	ldr	r3, [r3, #0]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}
 8007a0c:	58024400 	.word	0x58024400
 8007a10:	0801150c 	.word	0x0801150c
 8007a14:	24000004 	.word	0x24000004
 8007a18:	24000000 	.word	0x24000000

08007a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007a20:	f7ff ffcc 	bl	80079bc <HAL_RCC_GetHCLKFreq>
 8007a24:	4602      	mov	r2, r0
 8007a26:	4b06      	ldr	r3, [pc, #24]	@ (8007a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a28:	69db      	ldr	r3, [r3, #28]
 8007a2a:	091b      	lsrs	r3, r3, #4
 8007a2c:	f003 0307 	and.w	r3, r3, #7
 8007a30:	4904      	ldr	r1, [pc, #16]	@ (8007a44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007a32:	5ccb      	ldrb	r3, [r1, r3]
 8007a34:	f003 031f 	and.w	r3, r3, #31
 8007a38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	58024400 	.word	0x58024400
 8007a44:	0801150c 	.word	0x0801150c

08007a48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007a4c:	f7ff ffb6 	bl	80079bc <HAL_RCC_GetHCLKFreq>
 8007a50:	4602      	mov	r2, r0
 8007a52:	4b06      	ldr	r3, [pc, #24]	@ (8007a6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a54:	69db      	ldr	r3, [r3, #28]
 8007a56:	0a1b      	lsrs	r3, r3, #8
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	4904      	ldr	r1, [pc, #16]	@ (8007a70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007a5e:	5ccb      	ldrb	r3, [r1, r3]
 8007a60:	f003 031f 	and.w	r3, r3, #31
 8007a64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	58024400 	.word	0x58024400
 8007a70:	0801150c 	.word	0x0801150c

08007a74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a78:	b0c6      	sub	sp, #280	@ 0x118
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007a80:	2300      	movs	r3, #0
 8007a82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007a86:	2300      	movs	r3, #0
 8007a88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a94:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007a98:	2500      	movs	r5, #0
 8007a9a:	ea54 0305 	orrs.w	r3, r4, r5
 8007a9e:	d049      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007aa6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007aaa:	d02f      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007aac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ab0:	d828      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007ab2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ab6:	d01a      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007ab8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007abc:	d822      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d003      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ac6:	d007      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007ac8:	e01c      	b.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007aca:	4bab      	ldr	r3, [pc, #684]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ace:	4aaa      	ldr	r2, [pc, #680]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007ad0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ad4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007ad6:	e01a      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007adc:	3308      	adds	r3, #8
 8007ade:	2102      	movs	r1, #2
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f002 fa49 	bl	8009f78 <RCCEx_PLL2_Config>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007aec:	e00f      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007af2:	3328      	adds	r3, #40	@ 0x28
 8007af4:	2102      	movs	r1, #2
 8007af6:	4618      	mov	r0, r3
 8007af8:	f002 faf0 	bl	800a0dc <RCCEx_PLL3_Config>
 8007afc:	4603      	mov	r3, r0
 8007afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007b02:	e004      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b0a:	e000      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10a      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007b16:	4b98      	ldr	r3, [pc, #608]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b24:	4a94      	ldr	r2, [pc, #592]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007b26:	430b      	orrs	r3, r1
 8007b28:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b2a:	e003      	b.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007b40:	f04f 0900 	mov.w	r9, #0
 8007b44:	ea58 0309 	orrs.w	r3, r8, r9
 8007b48:	d047      	beq.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007b4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b50:	2b04      	cmp	r3, #4
 8007b52:	d82a      	bhi.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007b54:	a201      	add	r2, pc, #4	@ (adr r2, 8007b5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5a:	bf00      	nop
 8007b5c:	08007b71 	.word	0x08007b71
 8007b60:	08007b7f 	.word	0x08007b7f
 8007b64:	08007b95 	.word	0x08007b95
 8007b68:	08007bb3 	.word	0x08007bb3
 8007b6c:	08007bb3 	.word	0x08007bb3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b70:	4b81      	ldr	r3, [pc, #516]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b74:	4a80      	ldr	r2, [pc, #512]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007b76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b7c:	e01a      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b82:	3308      	adds	r3, #8
 8007b84:	2100      	movs	r1, #0
 8007b86:	4618      	mov	r0, r3
 8007b88:	f002 f9f6 	bl	8009f78 <RCCEx_PLL2_Config>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b92:	e00f      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b98:	3328      	adds	r3, #40	@ 0x28
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f002 fa9d 	bl	800a0dc <RCCEx_PLL3_Config>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007ba8:	e004      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bb0:	e000      	b.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007bb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10a      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bbc:	4b6e      	ldr	r3, [pc, #440]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007bbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bc0:	f023 0107 	bic.w	r1, r3, #7
 8007bc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bca:	4a6b      	ldr	r2, [pc, #428]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	6513      	str	r3, [r2, #80]	@ 0x50
 8007bd0:	e003      	b.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bd6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007be6:	f04f 0b00 	mov.w	fp, #0
 8007bea:	ea5a 030b 	orrs.w	r3, sl, fp
 8007bee:	d05b      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007bf8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007bfc:	d03b      	beq.n	8007c76 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007bfe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007c02:	d834      	bhi.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007c04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c08:	d037      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007c0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007c0e:	d82e      	bhi.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007c10:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007c14:	d033      	beq.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007c16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007c1a:	d828      	bhi.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007c1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c20:	d01a      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007c22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c26:	d822      	bhi.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d003      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007c2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c30:	d007      	beq.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007c32:	e01c      	b.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c34:	4b50      	ldr	r3, [pc, #320]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c38:	4a4f      	ldr	r2, [pc, #316]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c40:	e01e      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c46:	3308      	adds	r3, #8
 8007c48:	2100      	movs	r1, #0
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f002 f994 	bl	8009f78 <RCCEx_PLL2_Config>
 8007c50:	4603      	mov	r3, r0
 8007c52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007c56:	e013      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5c:	3328      	adds	r3, #40	@ 0x28
 8007c5e:	2100      	movs	r1, #0
 8007c60:	4618      	mov	r0, r3
 8007c62:	f002 fa3b 	bl	800a0dc <RCCEx_PLL3_Config>
 8007c66:	4603      	mov	r3, r0
 8007c68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c6c:	e008      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c74:	e004      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007c76:	bf00      	nop
 8007c78:	e002      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007c7a:	bf00      	nop
 8007c7c:	e000      	b.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d10b      	bne.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007c88:	4b3b      	ldr	r3, [pc, #236]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007c98:	4a37      	ldr	r2, [pc, #220]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c9a:	430b      	orrs	r3, r1
 8007c9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c9e:	e003      	b.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ca4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007cb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007cb8:	2300      	movs	r3, #0
 8007cba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007cbe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	d05d      	beq.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ccc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007cd0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007cd4:	d03b      	beq.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007cd6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007cda:	d834      	bhi.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007cdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ce0:	d037      	beq.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007ce2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ce6:	d82e      	bhi.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007ce8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007cec:	d033      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8007cee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007cf2:	d828      	bhi.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007cf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cf8:	d01a      	beq.n	8007d30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8007cfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cfe:	d822      	bhi.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d003      	beq.n	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d08:	d007      	beq.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007d0a:	e01c      	b.n	8007d46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d10:	4a19      	ldr	r2, [pc, #100]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007d18:	e01e      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1e:	3308      	adds	r3, #8
 8007d20:	2100      	movs	r1, #0
 8007d22:	4618      	mov	r0, r3
 8007d24:	f002 f928 	bl	8009f78 <RCCEx_PLL2_Config>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007d2e:	e013      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d34:	3328      	adds	r3, #40	@ 0x28
 8007d36:	2100      	movs	r1, #0
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f002 f9cf 	bl	800a0dc <RCCEx_PLL3_Config>
 8007d3e:	4603      	mov	r3, r0
 8007d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007d44:	e008      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d4c:	e004      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007d4e:	bf00      	nop
 8007d50:	e002      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007d52:	bf00      	nop
 8007d54:	e000      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007d56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10d      	bne.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007d60:	4b05      	ldr	r3, [pc, #20]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d64:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007d70:	4a01      	ldr	r2, [pc, #4]	@ (8007d78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d72:	430b      	orrs	r3, r1
 8007d74:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d76:	e005      	b.n	8007d84 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007d78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d80:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007d84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007d90:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007d94:	2300      	movs	r3, #0
 8007d96:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d9a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007d9e:	460b      	mov	r3, r1
 8007da0:	4313      	orrs	r3, r2
 8007da2:	d03a      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007da4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007daa:	2b30      	cmp	r3, #48	@ 0x30
 8007dac:	d01f      	beq.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007dae:	2b30      	cmp	r3, #48	@ 0x30
 8007db0:	d819      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007db2:	2b20      	cmp	r3, #32
 8007db4:	d00c      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007db6:	2b20      	cmp	r3, #32
 8007db8:	d815      	bhi.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d019      	beq.n	8007df2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007dbe:	2b10      	cmp	r3, #16
 8007dc0:	d111      	bne.n	8007de6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dc2:	4baa      	ldr	r3, [pc, #680]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc6:	4aa9      	ldr	r2, [pc, #676]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007dc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007dce:	e011      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd4:	3308      	adds	r3, #8
 8007dd6:	2102      	movs	r1, #2
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f002 f8cd 	bl	8009f78 <RCCEx_PLL2_Config>
 8007dde:	4603      	mov	r3, r0
 8007de0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007de4:	e006      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007dec:	e002      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007dee:	bf00      	nop
 8007df0:	e000      	b.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007df2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007df4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10a      	bne.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007dfc:	4b9b      	ldr	r3, [pc, #620]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007dfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e00:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007e04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e0a:	4a98      	ldr	r2, [pc, #608]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007e0c:	430b      	orrs	r3, r1
 8007e0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007e10:	e003      	b.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e12:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e16:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007e1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007e26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007e30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007e34:	460b      	mov	r3, r1
 8007e36:	4313      	orrs	r3, r2
 8007e38:	d051      	beq.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e44:	d035      	beq.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007e46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e4a:	d82e      	bhi.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007e4c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007e50:	d031      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007e52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007e56:	d828      	bhi.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007e58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e5c:	d01a      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007e5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e62:	d822      	bhi.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d003      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007e68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e6c:	d007      	beq.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007e6e:	e01c      	b.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e70:	4b7e      	ldr	r3, [pc, #504]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e74:	4a7d      	ldr	r2, [pc, #500]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007e7c:	e01c      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e82:	3308      	adds	r3, #8
 8007e84:	2100      	movs	r1, #0
 8007e86:	4618      	mov	r0, r3
 8007e88:	f002 f876 	bl	8009f78 <RCCEx_PLL2_Config>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007e92:	e011      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e98:	3328      	adds	r3, #40	@ 0x28
 8007e9a:	2100      	movs	r1, #0
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f002 f91d 	bl	800a0dc <RCCEx_PLL3_Config>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007ea8:	e006      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007eb0:	e002      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007eb2:	bf00      	nop
 8007eb4:	e000      	b.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007eb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007eb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d10a      	bne.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007ec0:	4b6a      	ldr	r3, [pc, #424]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ec4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ece:	4a67      	ldr	r2, [pc, #412]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007ed0:	430b      	orrs	r3, r1
 8007ed2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ed4:	e003      	b.n	8007ede <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ed6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007eda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007ede:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007eea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007eee:	2300      	movs	r3, #0
 8007ef0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ef4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4313      	orrs	r3, r2
 8007efc:	d053      	beq.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007efe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007f08:	d033      	beq.n	8007f72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8007f0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007f0e:	d82c      	bhi.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007f10:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f14:	d02f      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007f16:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007f1a:	d826      	bhi.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007f1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f20:	d02b      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007f22:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007f26:	d820      	bhi.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007f28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f2c:	d012      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8007f2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f32:	d81a      	bhi.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d022      	beq.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f3c:	d115      	bne.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f42:	3308      	adds	r3, #8
 8007f44:	2101      	movs	r1, #1
 8007f46:	4618      	mov	r0, r3
 8007f48:	f002 f816 	bl	8009f78 <RCCEx_PLL2_Config>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007f52:	e015      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f58:	3328      	adds	r3, #40	@ 0x28
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	f002 f8bd 	bl	800a0dc <RCCEx_PLL3_Config>
 8007f62:	4603      	mov	r3, r0
 8007f64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007f68:	e00a      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f70:	e006      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007f72:	bf00      	nop
 8007f74:	e004      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007f76:	bf00      	nop
 8007f78:	e002      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007f7a:	bf00      	nop
 8007f7c:	e000      	b.n	8007f80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007f7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d10a      	bne.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007f88:	4b38      	ldr	r3, [pc, #224]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007f8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f8c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f96:	4a35      	ldr	r2, [pc, #212]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007f98:	430b      	orrs	r3, r1
 8007f9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8007f9c:	e003      	b.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fa2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fae:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007fbc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	d058      	beq.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fd2:	d033      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007fd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007fd8:	d82c      	bhi.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007fda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fde:	d02f      	beq.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fe4:	d826      	bhi.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007fe6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007fea:	d02b      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007fec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ff0:	d820      	bhi.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007ff2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ff6:	d012      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ffc:	d81a      	bhi.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d022      	beq.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8008002:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008006:	d115      	bne.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008008:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800800c:	3308      	adds	r3, #8
 800800e:	2101      	movs	r1, #1
 8008010:	4618      	mov	r0, r3
 8008012:	f001 ffb1 	bl	8009f78 <RCCEx_PLL2_Config>
 8008016:	4603      	mov	r3, r0
 8008018:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800801c:	e015      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800801e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008022:	3328      	adds	r3, #40	@ 0x28
 8008024:	2101      	movs	r1, #1
 8008026:	4618      	mov	r0, r3
 8008028:	f002 f858 	bl	800a0dc <RCCEx_PLL3_Config>
 800802c:	4603      	mov	r3, r0
 800802e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008032:	e00a      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800803a:	e006      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800803c:	bf00      	nop
 800803e:	e004      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008040:	bf00      	nop
 8008042:	e002      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008044:	bf00      	nop
 8008046:	e000      	b.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800804a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800804e:	2b00      	cmp	r3, #0
 8008050:	d10e      	bne.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008052:	4b06      	ldr	r3, [pc, #24]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008056:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800805a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800805e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008062:	4a02      	ldr	r2, [pc, #8]	@ (800806c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008064:	430b      	orrs	r3, r1
 8008066:	6593      	str	r3, [r2, #88]	@ 0x58
 8008068:	e006      	b.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800806a:	bf00      	nop
 800806c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008070:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008074:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008078:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800807c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008080:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008084:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008088:	2300      	movs	r3, #0
 800808a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800808e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008092:	460b      	mov	r3, r1
 8008094:	4313      	orrs	r3, r2
 8008096:	d037      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800809c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800809e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080a2:	d00e      	beq.n	80080c2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80080a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080a8:	d816      	bhi.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d018      	beq.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80080ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080b2:	d111      	bne.n	80080d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080b4:	4bc4      	ldr	r3, [pc, #784]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80080b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080b8:	4ac3      	ldr	r2, [pc, #780]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80080ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80080c0:	e00f      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80080c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080c6:	3308      	adds	r3, #8
 80080c8:	2101      	movs	r1, #1
 80080ca:	4618      	mov	r0, r3
 80080cc:	f001 ff54 	bl	8009f78 <RCCEx_PLL2_Config>
 80080d0:	4603      	mov	r3, r0
 80080d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80080d6:	e004      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080d8:	2301      	movs	r3, #1
 80080da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080de:	e000      	b.n	80080e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80080e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10a      	bne.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80080ea:	4bb7      	ldr	r3, [pc, #732]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80080ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80080f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080f8:	4ab3      	ldr	r2, [pc, #716]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80080fa:	430b      	orrs	r3, r1
 80080fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80080fe:	e003      	b.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008100:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008104:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8008108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008114:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008118:	2300      	movs	r3, #0
 800811a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800811e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008122:	460b      	mov	r3, r1
 8008124:	4313      	orrs	r3, r2
 8008126:	d039      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800812c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800812e:	2b03      	cmp	r3, #3
 8008130:	d81c      	bhi.n	800816c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008132:	a201      	add	r2, pc, #4	@ (adr r2, 8008138 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008138:	08008175 	.word	0x08008175
 800813c:	08008149 	.word	0x08008149
 8008140:	08008157 	.word	0x08008157
 8008144:	08008175 	.word	0x08008175
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008148:	4b9f      	ldr	r3, [pc, #636]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800814a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814c:	4a9e      	ldr	r2, [pc, #632]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800814e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008152:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008154:	e00f      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008156:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815a:	3308      	adds	r3, #8
 800815c:	2102      	movs	r1, #2
 800815e:	4618      	mov	r0, r3
 8008160:	f001 ff0a 	bl	8009f78 <RCCEx_PLL2_Config>
 8008164:	4603      	mov	r3, r0
 8008166:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800816a:	e004      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008172:	e000      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008174:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008176:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800817a:	2b00      	cmp	r3, #0
 800817c:	d10a      	bne.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800817e:	4b92      	ldr	r3, [pc, #584]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008182:	f023 0103 	bic.w	r1, r3, #3
 8008186:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800818a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800818c:	4a8e      	ldr	r2, [pc, #568]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800818e:	430b      	orrs	r3, r1
 8008190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008192:	e003      	b.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008194:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008198:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800819c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80081a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80081ac:	2300      	movs	r3, #0
 80081ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80081b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4313      	orrs	r3, r2
 80081ba:	f000 8099 	beq.w	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081be:	4b83      	ldr	r3, [pc, #524]	@ (80083cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a82      	ldr	r2, [pc, #520]	@ (80083cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80081c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081ca:	f7fa f8cb 	bl	8002364 <HAL_GetTick>
 80081ce:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081d2:	e00b      	b.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081d4:	f7fa f8c6 	bl	8002364 <HAL_GetTick>
 80081d8:	4602      	mov	r2, r0
 80081da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	2b64      	cmp	r3, #100	@ 0x64
 80081e2:	d903      	bls.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081ea:	e005      	b.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081ec:	4b77      	ldr	r3, [pc, #476]	@ (80083cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d0ed      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80081f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d173      	bne.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8008200:	4b71      	ldr	r3, [pc, #452]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008202:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008208:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800820c:	4053      	eors	r3, r2
 800820e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008212:	2b00      	cmp	r3, #0
 8008214:	d015      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008216:	4b6c      	ldr	r3, [pc, #432]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800821a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800821e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008222:	4b69      	ldr	r3, [pc, #420]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008226:	4a68      	ldr	r2, [pc, #416]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800822c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800822e:	4b66      	ldr	r3, [pc, #408]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008232:	4a65      	ldr	r2, [pc, #404]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008234:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008238:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800823a:	4a63      	ldr	r2, [pc, #396]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800823c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008240:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008242:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008246:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800824a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800824e:	d118      	bne.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008250:	f7fa f888 	bl	8002364 <HAL_GetTick>
 8008254:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008258:	e00d      	b.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800825a:	f7fa f883 	bl	8002364 <HAL_GetTick>
 800825e:	4602      	mov	r2, r0
 8008260:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008264:	1ad2      	subs	r2, r2, r3
 8008266:	f241 3388 	movw	r3, #5000	@ 0x1388
 800826a:	429a      	cmp	r2, r3
 800826c:	d903      	bls.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800826e:	2303      	movs	r3, #3
 8008270:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008274:	e005      	b.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008276:	4b54      	ldr	r3, [pc, #336]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800827a:	f003 0302 	and.w	r3, r3, #2
 800827e:	2b00      	cmp	r3, #0
 8008280:	d0eb      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008282:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008286:	2b00      	cmp	r3, #0
 8008288:	d129      	bne.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800828a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800828e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008292:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008296:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800829a:	d10e      	bne.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x846>
 800829c:	4b4a      	ldr	r3, [pc, #296]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80082a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80082ac:	091a      	lsrs	r2, r3, #4
 80082ae:	4b48      	ldr	r3, [pc, #288]	@ (80083d0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80082b0:	4013      	ands	r3, r2
 80082b2:	4a45      	ldr	r2, [pc, #276]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082b4:	430b      	orrs	r3, r1
 80082b6:	6113      	str	r3, [r2, #16]
 80082b8:	e005      	b.n	80082c6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80082ba:	4b43      	ldr	r3, [pc, #268]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	4a42      	ldr	r2, [pc, #264]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80082c4:	6113      	str	r3, [r2, #16]
 80082c6:	4b40      	ldr	r3, [pc, #256]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082c8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80082ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80082d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082d6:	4a3c      	ldr	r2, [pc, #240]	@ (80083c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082d8:	430b      	orrs	r3, r1
 80082da:	6713      	str	r3, [r2, #112]	@ 0x70
 80082dc:	e008      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80082de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80082e6:	e003      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80082f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f8:	f002 0301 	and.w	r3, r2, #1
 80082fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008300:	2300      	movs	r3, #0
 8008302:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008306:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800830a:	460b      	mov	r3, r1
 800830c:	4313      	orrs	r3, r2
 800830e:	f000 808f 	beq.w	8008430 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008316:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008318:	2b28      	cmp	r3, #40	@ 0x28
 800831a:	d871      	bhi.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800831c:	a201      	add	r2, pc, #4	@ (adr r2, 8008324 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800831e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008322:	bf00      	nop
 8008324:	08008409 	.word	0x08008409
 8008328:	08008401 	.word	0x08008401
 800832c:	08008401 	.word	0x08008401
 8008330:	08008401 	.word	0x08008401
 8008334:	08008401 	.word	0x08008401
 8008338:	08008401 	.word	0x08008401
 800833c:	08008401 	.word	0x08008401
 8008340:	08008401 	.word	0x08008401
 8008344:	080083d5 	.word	0x080083d5
 8008348:	08008401 	.word	0x08008401
 800834c:	08008401 	.word	0x08008401
 8008350:	08008401 	.word	0x08008401
 8008354:	08008401 	.word	0x08008401
 8008358:	08008401 	.word	0x08008401
 800835c:	08008401 	.word	0x08008401
 8008360:	08008401 	.word	0x08008401
 8008364:	080083eb 	.word	0x080083eb
 8008368:	08008401 	.word	0x08008401
 800836c:	08008401 	.word	0x08008401
 8008370:	08008401 	.word	0x08008401
 8008374:	08008401 	.word	0x08008401
 8008378:	08008401 	.word	0x08008401
 800837c:	08008401 	.word	0x08008401
 8008380:	08008401 	.word	0x08008401
 8008384:	08008409 	.word	0x08008409
 8008388:	08008401 	.word	0x08008401
 800838c:	08008401 	.word	0x08008401
 8008390:	08008401 	.word	0x08008401
 8008394:	08008401 	.word	0x08008401
 8008398:	08008401 	.word	0x08008401
 800839c:	08008401 	.word	0x08008401
 80083a0:	08008401 	.word	0x08008401
 80083a4:	08008409 	.word	0x08008409
 80083a8:	08008401 	.word	0x08008401
 80083ac:	08008401 	.word	0x08008401
 80083b0:	08008401 	.word	0x08008401
 80083b4:	08008401 	.word	0x08008401
 80083b8:	08008401 	.word	0x08008401
 80083bc:	08008401 	.word	0x08008401
 80083c0:	08008401 	.word	0x08008401
 80083c4:	08008409 	.word	0x08008409
 80083c8:	58024400 	.word	0x58024400
 80083cc:	58024800 	.word	0x58024800
 80083d0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d8:	3308      	adds	r3, #8
 80083da:	2101      	movs	r1, #1
 80083dc:	4618      	mov	r0, r3
 80083de:	f001 fdcb 	bl	8009f78 <RCCEx_PLL2_Config>
 80083e2:	4603      	mov	r3, r0
 80083e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80083e8:	e00f      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ee:	3328      	adds	r3, #40	@ 0x28
 80083f0:	2101      	movs	r1, #1
 80083f2:	4618      	mov	r0, r3
 80083f4:	f001 fe72 	bl	800a0dc <RCCEx_PLL3_Config>
 80083f8:	4603      	mov	r3, r0
 80083fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80083fe:	e004      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008406:	e000      	b.n	800840a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8008408:	bf00      	nop
    }

    if (ret == HAL_OK)
 800840a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800840e:	2b00      	cmp	r3, #0
 8008410:	d10a      	bne.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008412:	4bbf      	ldr	r3, [pc, #764]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008416:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800841a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800841e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008420:	4abb      	ldr	r2, [pc, #748]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008422:	430b      	orrs	r3, r1
 8008424:	6553      	str	r3, [r2, #84]	@ 0x54
 8008426:	e003      	b.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008428:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800842c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008430:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008438:	f002 0302 	and.w	r3, r2, #2
 800843c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008440:	2300      	movs	r3, #0
 8008442:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008446:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800844a:	460b      	mov	r3, r1
 800844c:	4313      	orrs	r3, r2
 800844e:	d041      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008456:	2b05      	cmp	r3, #5
 8008458:	d824      	bhi.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800845a:	a201      	add	r2, pc, #4	@ (adr r2, 8008460 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800845c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008460:	080084ad 	.word	0x080084ad
 8008464:	08008479 	.word	0x08008479
 8008468:	0800848f 	.word	0x0800848f
 800846c:	080084ad 	.word	0x080084ad
 8008470:	080084ad 	.word	0x080084ad
 8008474:	080084ad 	.word	0x080084ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800847c:	3308      	adds	r3, #8
 800847e:	2101      	movs	r1, #1
 8008480:	4618      	mov	r0, r3
 8008482:	f001 fd79 	bl	8009f78 <RCCEx_PLL2_Config>
 8008486:	4603      	mov	r3, r0
 8008488:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800848c:	e00f      	b.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800848e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008492:	3328      	adds	r3, #40	@ 0x28
 8008494:	2101      	movs	r1, #1
 8008496:	4618      	mov	r0, r3
 8008498:	f001 fe20 	bl	800a0dc <RCCEx_PLL3_Config>
 800849c:	4603      	mov	r3, r0
 800849e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80084a2:	e004      	b.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80084aa:	e000      	b.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80084ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10a      	bne.n	80084cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80084b6:	4b96      	ldr	r3, [pc, #600]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80084b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ba:	f023 0107 	bic.w	r1, r3, #7
 80084be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084c4:	4a92      	ldr	r2, [pc, #584]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80084c6:	430b      	orrs	r3, r1
 80084c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80084ca:	e003      	b.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80084d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	f002 0304 	and.w	r3, r2, #4
 80084e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80084e4:	2300      	movs	r3, #0
 80084e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80084ea:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80084ee:	460b      	mov	r3, r1
 80084f0:	4313      	orrs	r3, r2
 80084f2:	d044      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80084f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084fc:	2b05      	cmp	r3, #5
 80084fe:	d825      	bhi.n	800854c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8008500:	a201      	add	r2, pc, #4	@ (adr r2, 8008508 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8008502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008506:	bf00      	nop
 8008508:	08008555 	.word	0x08008555
 800850c:	08008521 	.word	0x08008521
 8008510:	08008537 	.word	0x08008537
 8008514:	08008555 	.word	0x08008555
 8008518:	08008555 	.word	0x08008555
 800851c:	08008555 	.word	0x08008555
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008524:	3308      	adds	r3, #8
 8008526:	2101      	movs	r1, #1
 8008528:	4618      	mov	r0, r3
 800852a:	f001 fd25 	bl	8009f78 <RCCEx_PLL2_Config>
 800852e:	4603      	mov	r3, r0
 8008530:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008534:	e00f      	b.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008536:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800853a:	3328      	adds	r3, #40	@ 0x28
 800853c:	2101      	movs	r1, #1
 800853e:	4618      	mov	r0, r3
 8008540:	f001 fdcc 	bl	800a0dc <RCCEx_PLL3_Config>
 8008544:	4603      	mov	r3, r0
 8008546:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800854a:	e004      	b.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800854c:	2301      	movs	r3, #1
 800854e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008552:	e000      	b.n	8008556 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8008554:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008556:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10b      	bne.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800855e:	4b6c      	ldr	r3, [pc, #432]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008562:	f023 0107 	bic.w	r1, r3, #7
 8008566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800856a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800856e:	4a68      	ldr	r2, [pc, #416]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008570:	430b      	orrs	r3, r1
 8008572:	6593      	str	r3, [r2, #88]	@ 0x58
 8008574:	e003      	b.n	800857e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008576:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800857a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800857e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008586:	f002 0320 	and.w	r3, r2, #32
 800858a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800858e:	2300      	movs	r3, #0
 8008590:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008594:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008598:	460b      	mov	r3, r1
 800859a:	4313      	orrs	r3, r2
 800859c:	d055      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800859e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80085aa:	d033      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80085ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80085b0:	d82c      	bhi.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80085b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085b6:	d02f      	beq.n	8008618 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80085b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085bc:	d826      	bhi.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80085be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80085c2:	d02b      	beq.n	800861c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80085c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80085c8:	d820      	bhi.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80085ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085ce:	d012      	beq.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80085d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085d4:	d81a      	bhi.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d022      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80085da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085de:	d115      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80085e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085e4:	3308      	adds	r3, #8
 80085e6:	2100      	movs	r1, #0
 80085e8:	4618      	mov	r0, r3
 80085ea:	f001 fcc5 	bl	8009f78 <RCCEx_PLL2_Config>
 80085ee:	4603      	mov	r3, r0
 80085f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80085f4:	e015      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085fa:	3328      	adds	r3, #40	@ 0x28
 80085fc:	2102      	movs	r1, #2
 80085fe:	4618      	mov	r0, r3
 8008600:	f001 fd6c 	bl	800a0dc <RCCEx_PLL3_Config>
 8008604:	4603      	mov	r3, r0
 8008606:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800860a:	e00a      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008612:	e006      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008614:	bf00      	nop
 8008616:	e004      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008618:	bf00      	nop
 800861a:	e002      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800861c:	bf00      	nop
 800861e:	e000      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008620:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008622:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10b      	bne.n	8008642 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800862a:	4b39      	ldr	r3, [pc, #228]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800862c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800862e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008636:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800863a:	4a35      	ldr	r2, [pc, #212]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800863c:	430b      	orrs	r3, r1
 800863e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008640:	e003      	b.n	800864a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008642:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008646:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800864a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800864e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008652:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008656:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800865a:	2300      	movs	r3, #0
 800865c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008660:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008664:	460b      	mov	r3, r1
 8008666:	4313      	orrs	r3, r2
 8008668:	d058      	beq.n	800871c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800866a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800866e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008672:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008676:	d033      	beq.n	80086e0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8008678:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800867c:	d82c      	bhi.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800867e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008682:	d02f      	beq.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8008684:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008688:	d826      	bhi.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800868a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800868e:	d02b      	beq.n	80086e8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8008690:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008694:	d820      	bhi.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008696:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800869a:	d012      	beq.n	80086c2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800869c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086a0:	d81a      	bhi.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d022      	beq.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80086a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086aa:	d115      	bne.n	80086d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80086ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086b0:	3308      	adds	r3, #8
 80086b2:	2100      	movs	r1, #0
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 fc5f 	bl	8009f78 <RCCEx_PLL2_Config>
 80086ba:	4603      	mov	r3, r0
 80086bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80086c0:	e015      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80086c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086c6:	3328      	adds	r3, #40	@ 0x28
 80086c8:	2102      	movs	r1, #2
 80086ca:	4618      	mov	r0, r3
 80086cc:	f001 fd06 	bl	800a0dc <RCCEx_PLL3_Config>
 80086d0:	4603      	mov	r3, r0
 80086d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80086d6:	e00a      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80086de:	e006      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80086e0:	bf00      	nop
 80086e2:	e004      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80086e4:	bf00      	nop
 80086e6:	e002      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80086e8:	bf00      	nop
 80086ea:	e000      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80086ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d10e      	bne.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80086f6:	4b06      	ldr	r3, [pc, #24]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80086f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086fa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80086fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008702:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008706:	4a02      	ldr	r2, [pc, #8]	@ (8008710 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008708:	430b      	orrs	r3, r1
 800870a:	6593      	str	r3, [r2, #88]	@ 0x58
 800870c:	e006      	b.n	800871c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800870e:	bf00      	nop
 8008710:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008718:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800871c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008724:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008728:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800872c:	2300      	movs	r3, #0
 800872e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008732:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008736:	460b      	mov	r3, r1
 8008738:	4313      	orrs	r3, r2
 800873a:	d055      	beq.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800873c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008740:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008744:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008748:	d033      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800874a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800874e:	d82c      	bhi.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008754:	d02f      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008756:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800875a:	d826      	bhi.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800875c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008760:	d02b      	beq.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008762:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008766:	d820      	bhi.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008768:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800876c:	d012      	beq.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800876e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008772:	d81a      	bhi.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008774:	2b00      	cmp	r3, #0
 8008776:	d022      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800877c:	d115      	bne.n	80087aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800877e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008782:	3308      	adds	r3, #8
 8008784:	2100      	movs	r1, #0
 8008786:	4618      	mov	r0, r3
 8008788:	f001 fbf6 	bl	8009f78 <RCCEx_PLL2_Config>
 800878c:	4603      	mov	r3, r0
 800878e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008792:	e015      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008798:	3328      	adds	r3, #40	@ 0x28
 800879a:	2102      	movs	r1, #2
 800879c:	4618      	mov	r0, r3
 800879e:	f001 fc9d 	bl	800a0dc <RCCEx_PLL3_Config>
 80087a2:	4603      	mov	r3, r0
 80087a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80087a8:	e00a      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80087b0:	e006      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80087b2:	bf00      	nop
 80087b4:	e004      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80087b6:	bf00      	nop
 80087b8:	e002      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80087ba:	bf00      	nop
 80087bc:	e000      	b.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80087be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10b      	bne.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80087c8:	4ba0      	ldr	r3, [pc, #640]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80087ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087cc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80087d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087d8:	4a9c      	ldr	r2, [pc, #624]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80087da:	430b      	orrs	r3, r1
 80087dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80087de:	e003      	b.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80087e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f0:	f002 0308 	and.w	r3, r2, #8
 80087f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80087f8:	2300      	movs	r3, #0
 80087fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80087fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008802:	460b      	mov	r3, r1
 8008804:	4313      	orrs	r3, r2
 8008806:	d01e      	beq.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008808:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800880c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008814:	d10c      	bne.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800881a:	3328      	adds	r3, #40	@ 0x28
 800881c:	2102      	movs	r1, #2
 800881e:	4618      	mov	r0, r3
 8008820:	f001 fc5c 	bl	800a0dc <RCCEx_PLL3_Config>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d002      	beq.n	8008830 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800882a:	2301      	movs	r3, #1
 800882c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008830:	4b86      	ldr	r3, [pc, #536]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008834:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800883c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008840:	4a82      	ldr	r2, [pc, #520]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008842:	430b      	orrs	r3, r1
 8008844:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800884a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800884e:	f002 0310 	and.w	r3, r2, #16
 8008852:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008856:	2300      	movs	r3, #0
 8008858:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800885c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008860:	460b      	mov	r3, r1
 8008862:	4313      	orrs	r3, r2
 8008864:	d01e      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800886a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800886e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008872:	d10c      	bne.n	800888e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008878:	3328      	adds	r3, #40	@ 0x28
 800887a:	2102      	movs	r1, #2
 800887c:	4618      	mov	r0, r3
 800887e:	f001 fc2d 	bl	800a0dc <RCCEx_PLL3_Config>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d002      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800888e:	4b6f      	ldr	r3, [pc, #444]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008892:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800889a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800889e:	4a6b      	ldr	r2, [pc, #428]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80088a0:	430b      	orrs	r3, r1
 80088a2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80088a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80088b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80088b2:	2300      	movs	r3, #0
 80088b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80088b6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80088ba:	460b      	mov	r3, r1
 80088bc:	4313      	orrs	r3, r2
 80088be:	d03e      	beq.n	800893e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80088c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80088c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088cc:	d022      	beq.n	8008914 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80088ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088d2:	d81b      	bhi.n	800890c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d003      	beq.n	80088e0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80088d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088dc:	d00b      	beq.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80088de:	e015      	b.n	800890c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80088e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088e4:	3308      	adds	r3, #8
 80088e6:	2100      	movs	r1, #0
 80088e8:	4618      	mov	r0, r3
 80088ea:	f001 fb45 	bl	8009f78 <RCCEx_PLL2_Config>
 80088ee:	4603      	mov	r3, r0
 80088f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80088f4:	e00f      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80088f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088fa:	3328      	adds	r3, #40	@ 0x28
 80088fc:	2102      	movs	r1, #2
 80088fe:	4618      	mov	r0, r3
 8008900:	f001 fbec 	bl	800a0dc <RCCEx_PLL3_Config>
 8008904:	4603      	mov	r3, r0
 8008906:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800890a:	e004      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800890c:	2301      	movs	r3, #1
 800890e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008912:	e000      	b.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008914:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008916:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10b      	bne.n	8008936 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800891e:	4b4b      	ldr	r3, [pc, #300]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008922:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800892e:	4a47      	ldr	r2, [pc, #284]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008930:	430b      	orrs	r3, r1
 8008932:	6593      	str	r3, [r2, #88]	@ 0x58
 8008934:	e003      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008936:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800893a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800893e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008946:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800894a:	673b      	str	r3, [r7, #112]	@ 0x70
 800894c:	2300      	movs	r3, #0
 800894e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008950:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008954:	460b      	mov	r3, r1
 8008956:	4313      	orrs	r3, r2
 8008958:	d03b      	beq.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800895a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800895e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008962:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008966:	d01f      	beq.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008968:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800896c:	d818      	bhi.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800896e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008972:	d003      	beq.n	800897c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008974:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008978:	d007      	beq.n	800898a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800897a:	e011      	b.n	80089a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800897c:	4b33      	ldr	r3, [pc, #204]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800897e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008980:	4a32      	ldr	r2, [pc, #200]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008988:	e00f      	b.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800898a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800898e:	3328      	adds	r3, #40	@ 0x28
 8008990:	2101      	movs	r1, #1
 8008992:	4618      	mov	r0, r3
 8008994:	f001 fba2 	bl	800a0dc <RCCEx_PLL3_Config>
 8008998:	4603      	mov	r3, r0
 800899a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800899e:	e004      	b.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80089a6:	e000      	b.n	80089aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80089a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d10b      	bne.n	80089ca <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80089b2:	4b26      	ldr	r3, [pc, #152]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80089b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80089ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089c2:	4a22      	ldr	r2, [pc, #136]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80089c4:	430b      	orrs	r3, r1
 80089c6:	6553      	str	r3, [r2, #84]	@ 0x54
 80089c8:	e003      	b.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089ce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80089d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089da:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80089de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80089e0:	2300      	movs	r3, #0
 80089e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80089e4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80089e8:	460b      	mov	r3, r1
 80089ea:	4313      	orrs	r3, r2
 80089ec:	d034      	beq.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80089ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d003      	beq.n	8008a00 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80089f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089fc:	d007      	beq.n	8008a0e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80089fe:	e011      	b.n	8008a24 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a00:	4b12      	ldr	r3, [pc, #72]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a04:	4a11      	ldr	r2, [pc, #68]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008a0c:	e00e      	b.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008a0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a12:	3308      	adds	r3, #8
 8008a14:	2102      	movs	r1, #2
 8008a16:	4618      	mov	r0, r3
 8008a18:	f001 faae 	bl	8009f78 <RCCEx_PLL2_Config>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008a22:	e003      	b.n	8008a2c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008a24:	2301      	movs	r3, #1
 8008a26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d10d      	bne.n	8008a50 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008a34:	4b05      	ldr	r3, [pc, #20]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a42:	4a02      	ldr	r2, [pc, #8]	@ (8008a4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a44:	430b      	orrs	r3, r1
 8008a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008a48:	e006      	b.n	8008a58 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008a4a:	bf00      	nop
 8008a4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a60:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008a64:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a66:	2300      	movs	r3, #0
 8008a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a6a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4313      	orrs	r3, r2
 8008a72:	d00c      	beq.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a78:	3328      	adds	r3, #40	@ 0x28
 8008a7a:	2102      	movs	r1, #2
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f001 fb2d 	bl	800a0dc <RCCEx_PLL3_Config>
 8008a82:	4603      	mov	r3, r0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d002      	beq.n	8008a8e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a96:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008a9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008aa0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	d036      	beq.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008aaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008aae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008ab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ab4:	d018      	beq.n	8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008aba:	d811      	bhi.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008abc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ac0:	d014      	beq.n	8008aec <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008ac2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ac6:	d80b      	bhi.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d011      	beq.n	8008af0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ad0:	d106      	bne.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ad2:	4bb7      	ldr	r3, [pc, #732]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad6:	4ab6      	ldr	r2, [pc, #728]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008adc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008ade:	e008      	b.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008ae6:	e004      	b.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008ae8:	bf00      	nop
 8008aea:	e002      	b.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008aec:	bf00      	nop
 8008aee:	e000      	b.n	8008af2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008af0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008af2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d10a      	bne.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008afa:	4bad      	ldr	r3, [pc, #692]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008afe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b08:	4aa9      	ldr	r2, [pc, #676]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b0a:	430b      	orrs	r3, r1
 8008b0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8008b0e:	e003      	b.n	8008b18 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008b24:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b26:	2300      	movs	r3, #0
 8008b28:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008b2e:	460b      	mov	r3, r1
 8008b30:	4313      	orrs	r3, r2
 8008b32:	d009      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008b34:	4b9e      	ldr	r3, [pc, #632]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b42:	4a9b      	ldr	r2, [pc, #620]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b44:	430b      	orrs	r3, r1
 8008b46:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008b48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b50:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008b54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b56:	2300      	movs	r3, #0
 8008b58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b5a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008b5e:	460b      	mov	r3, r1
 8008b60:	4313      	orrs	r3, r2
 8008b62:	d009      	beq.n	8008b78 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008b64:	4b92      	ldr	r3, [pc, #584]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b68:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008b72:	4a8f      	ldr	r2, [pc, #572]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b74:	430b      	orrs	r3, r1
 8008b76:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b80:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008b84:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b86:	2300      	movs	r3, #0
 8008b88:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b8a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008b8e:	460b      	mov	r3, r1
 8008b90:	4313      	orrs	r3, r2
 8008b92:	d00e      	beq.n	8008bb2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b94:	4b86      	ldr	r3, [pc, #536]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b96:	691b      	ldr	r3, [r3, #16]
 8008b98:	4a85      	ldr	r2, [pc, #532]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008b9a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008b9e:	6113      	str	r3, [r2, #16]
 8008ba0:	4b83      	ldr	r3, [pc, #524]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ba2:	6919      	ldr	r1, [r3, #16]
 8008ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ba8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008bac:	4a80      	ldr	r2, [pc, #512]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bae:	430b      	orrs	r3, r1
 8008bb0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bba:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008bbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bc4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008bc8:	460b      	mov	r3, r1
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	d009      	beq.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008bce:	4b78      	ldr	r3, [pc, #480]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bd2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bdc:	4a74      	ldr	r2, [pc, #464]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bde:	430b      	orrs	r3, r1
 8008be0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bea:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008bee:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008bf4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008bf8:	460b      	mov	r3, r1
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	d00a      	beq.n	8008c14 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008bfe:	4b6c      	ldr	r3, [pc, #432]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c02:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008c06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c0e:	4a68      	ldr	r2, [pc, #416]	@ (8008db0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c10:	430b      	orrs	r3, r1
 8008c12:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c1c:	2100      	movs	r1, #0
 8008c1e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008c20:	f003 0301 	and.w	r3, r3, #1
 8008c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c26:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4313      	orrs	r3, r2
 8008c2e:	d011      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c34:	3308      	adds	r3, #8
 8008c36:	2100      	movs	r1, #0
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f001 f99d 	bl	8009f78 <RCCEx_PLL2_Config>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008c44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d003      	beq.n	8008c54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c5c:	2100      	movs	r1, #0
 8008c5e:	6239      	str	r1, [r7, #32]
 8008c60:	f003 0302 	and.w	r3, r3, #2
 8008c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c66:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	d011      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008c70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c74:	3308      	adds	r3, #8
 8008c76:	2101      	movs	r1, #1
 8008c78:	4618      	mov	r0, r3
 8008c7a:	f001 f97d 	bl	8009f78 <RCCEx_PLL2_Config>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008c84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d003      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008c90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	61b9      	str	r1, [r7, #24]
 8008ca0:	f003 0304 	and.w	r3, r3, #4
 8008ca4:	61fb      	str	r3, [r7, #28]
 8008ca6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008caa:	460b      	mov	r3, r1
 8008cac:	4313      	orrs	r3, r2
 8008cae:	d011      	beq.n	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cb4:	3308      	adds	r3, #8
 8008cb6:	2102      	movs	r1, #2
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f001 f95d 	bl	8009f78 <RCCEx_PLL2_Config>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008cc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d003      	beq.n	8008cd4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ccc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008cd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cdc:	2100      	movs	r1, #0
 8008cde:	6139      	str	r1, [r7, #16]
 8008ce0:	f003 0308 	and.w	r3, r3, #8
 8008ce4:	617b      	str	r3, [r7, #20]
 8008ce6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008cea:	460b      	mov	r3, r1
 8008cec:	4313      	orrs	r3, r2
 8008cee:	d011      	beq.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008cf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cf4:	3328      	adds	r3, #40	@ 0x28
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f001 f9ef 	bl	800a0dc <RCCEx_PLL3_Config>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d003      	beq.n	8008d14 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	60b9      	str	r1, [r7, #8]
 8008d20:	f003 0310 	and.w	r3, r3, #16
 8008d24:	60fb      	str	r3, [r7, #12]
 8008d26:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4313      	orrs	r3, r2
 8008d2e:	d011      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d34:	3328      	adds	r3, #40	@ 0x28
 8008d36:	2101      	movs	r1, #1
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f001 f9cf 	bl	800a0dc <RCCEx_PLL3_Config>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d003      	beq.n	8008d54 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	6039      	str	r1, [r7, #0]
 8008d60:	f003 0320 	and.w	r3, r3, #32
 8008d64:	607b      	str	r3, [r7, #4]
 8008d66:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	d011      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d74:	3328      	adds	r3, #40	@ 0x28
 8008d76:	2102      	movs	r1, #2
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f001 f9af 	bl	800a0dc <RCCEx_PLL3_Config>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008d84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d003      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008d94:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d101      	bne.n	8008da0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	e000      	b.n	8008da2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008da8:	46bd      	mov	sp, r7
 8008daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008dae:	bf00      	nop
 8008db0:	58024400 	.word	0x58024400

08008db4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b090      	sub	sp, #64	@ 0x40
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dc2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008dc6:	430b      	orrs	r3, r1
 8008dc8:	f040 8094 	bne.w	8008ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008dcc:	4b9b      	ldr	r3, [pc, #620]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dd0:	f003 0307 	and.w	r3, r3, #7
 8008dd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dd8:	2b04      	cmp	r3, #4
 8008dda:	f200 8087 	bhi.w	8008eec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008dde:	a201      	add	r2, pc, #4	@ (adr r2, 8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008de4:	08008df9 	.word	0x08008df9
 8008de8:	08008e21 	.word	0x08008e21
 8008dec:	08008e49 	.word	0x08008e49
 8008df0:	08008ee5 	.word	0x08008ee5
 8008df4:	08008e71 	.word	0x08008e71
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008df8:	4b90      	ldr	r3, [pc, #576]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e04:	d108      	bne.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f000 ff62 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e14:	f000 bc93 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e1c:	f000 bc8f 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e20:	4b86      	ldr	r3, [pc, #536]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e28:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e2c:	d108      	bne.n	8008e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e2e:	f107 0318 	add.w	r3, r7, #24
 8008e32:	4618      	mov	r0, r3
 8008e34:	f000 fca6 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e3c:	f000 bc7f 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e40:	2300      	movs	r3, #0
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e44:	f000 bc7b 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e48:	4b7c      	ldr	r3, [pc, #496]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e54:	d108      	bne.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e56:	f107 030c 	add.w	r3, r7, #12
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f000 fde6 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e64:	f000 bc6b 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6c:	f000 bc67 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e70:	4b72      	ldr	r3, [pc, #456]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008e78:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008e7a:	4b70      	ldr	r3, [pc, #448]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f003 0304 	and.w	r3, r3, #4
 8008e82:	2b04      	cmp	r3, #4
 8008e84:	d10c      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d109      	bne.n	8008ea0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e8c:	4b6b      	ldr	r3, [pc, #428]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	08db      	lsrs	r3, r3, #3
 8008e92:	f003 0303 	and.w	r3, r3, #3
 8008e96:	4a6a      	ldr	r2, [pc, #424]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008e98:	fa22 f303 	lsr.w	r3, r2, r3
 8008e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e9e:	e01f      	b.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ea0:	4b66      	ldr	r3, [pc, #408]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ea8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eac:	d106      	bne.n	8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eb0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eb4:	d102      	bne.n	8008ebc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008eb6:	4b63      	ldr	r3, [pc, #396]	@ (8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008eba:	e011      	b.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ebc:	4b5f      	ldr	r3, [pc, #380]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ec4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ec8:	d106      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ecc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ed0:	d102      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ed2:	4b5d      	ldr	r3, [pc, #372]	@ (8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ed6:	e003      	b.n	8008ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008edc:	f000 bc2f 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008ee0:	f000 bc2d 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008ee4:	4b59      	ldr	r3, [pc, #356]	@ (800904c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ee8:	f000 bc29 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008eec:	2300      	movs	r3, #0
 8008eee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ef0:	f000 bc25 	b.w	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008ef4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ef8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008efc:	430b      	orrs	r3, r1
 8008efe:	f040 80a7 	bne.w	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008f02:	4b4e      	ldr	r3, [pc, #312]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f06:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008f0a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f12:	d054      	beq.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008f1a:	f200 808b 	bhi.w	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f24:	f000 8083 	beq.w	800902e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008f2e:	f200 8081 	bhi.w	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f38:	d02f      	beq.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f40:	d878      	bhi.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d004      	beq.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8008f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f4e:	d012      	beq.n	8008f76 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008f50:	e070      	b.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f52:	4b3a      	ldr	r3, [pc, #232]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008f5e:	d107      	bne.n	8008f70 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f64:	4618      	mov	r0, r3
 8008f66:	f000 feb5 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f6e:	e3e6      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008f70:	2300      	movs	r3, #0
 8008f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f74:	e3e3      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f76:	4b31      	ldr	r3, [pc, #196]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f82:	d107      	bne.n	8008f94 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f84:	f107 0318 	add.w	r3, r7, #24
 8008f88:	4618      	mov	r0, r3
 8008f8a:	f000 fbfb 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f92:	e3d4      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008f94:	2300      	movs	r3, #0
 8008f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f98:	e3d1      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008f9a:	4b28      	ldr	r3, [pc, #160]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fa6:	d107      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fa8:	f107 030c 	add.w	r3, r7, #12
 8008fac:	4618      	mov	r0, r3
 8008fae:	f000 fd3d 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fb6:	e3c2      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fbc:	e3bf      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fc2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008fc6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f003 0304 	and.w	r3, r3, #4
 8008fd0:	2b04      	cmp	r3, #4
 8008fd2:	d10c      	bne.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8008fd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d109      	bne.n	8008fee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fda:	4b18      	ldr	r3, [pc, #96]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	08db      	lsrs	r3, r3, #3
 8008fe0:	f003 0303 	and.w	r3, r3, #3
 8008fe4:	4a16      	ldr	r2, [pc, #88]	@ (8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8008fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fec:	e01e      	b.n	800902c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008fee:	4b13      	ldr	r3, [pc, #76]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ff6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ffa:	d106      	bne.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ffe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009002:	d102      	bne.n	800900a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009004:	4b0f      	ldr	r3, [pc, #60]	@ (8009044 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8009006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009008:	e010      	b.n	800902c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800900a:	4b0c      	ldr	r3, [pc, #48]	@ (800903c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009012:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009016:	d106      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800901a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800901e:	d102      	bne.n	8009026 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009020:	4b09      	ldr	r3, [pc, #36]	@ (8009048 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009024:	e002      	b.n	800902c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009026:	2300      	movs	r3, #0
 8009028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800902a:	e388      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800902c:	e387      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800902e:	4b07      	ldr	r3, [pc, #28]	@ (800904c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009032:	e384      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009034:	2300      	movs	r3, #0
 8009036:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009038:	e381      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800903a:	bf00      	nop
 800903c:	58024400 	.word	0x58024400
 8009040:	03d09000 	.word	0x03d09000
 8009044:	003d0900 	.word	0x003d0900
 8009048:	017d7840 	.word	0x017d7840
 800904c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009050:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009054:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009058:	430b      	orrs	r3, r1
 800905a:	f040 809c 	bne.w	8009196 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800905e:	4b9e      	ldr	r3, [pc, #632]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009062:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009066:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800906e:	d054      	beq.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009072:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009076:	f200 808b 	bhi.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800907a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009080:	f000 8083 	beq.w	800918a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8009084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009086:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800908a:	f200 8081 	bhi.w	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800908e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009090:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009094:	d02f      	beq.n	80090f6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800909c:	d878      	bhi.n	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800909e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d004      	beq.n	80090ae <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 80090a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80090aa:	d012      	beq.n	80090d2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 80090ac:	e070      	b.n	8009190 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80090ae:	4b8a      	ldr	r3, [pc, #552]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80090b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80090ba:	d107      	bne.n	80090cc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fe07 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80090c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090ca:	e338      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090d0:	e335      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090d2:	4b81      	ldr	r3, [pc, #516]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090de:	d107      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090e0:	f107 0318 	add.w	r3, r7, #24
 80090e4:	4618      	mov	r0, r3
 80090e6:	f000 fb4d 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090ee:	e326      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80090f0:	2300      	movs	r3, #0
 80090f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090f4:	e323      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80090f6:	4b78      	ldr	r3, [pc, #480]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009102:	d107      	bne.n	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009104:	f107 030c 	add.w	r3, r7, #12
 8009108:	4618      	mov	r0, r3
 800910a:	f000 fc8f 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009112:	e314      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009114:	2300      	movs	r3, #0
 8009116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009118:	e311      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800911a:	4b6f      	ldr	r3, [pc, #444]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800911c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800911e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009122:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009124:	4b6c      	ldr	r3, [pc, #432]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0304 	and.w	r3, r3, #4
 800912c:	2b04      	cmp	r3, #4
 800912e:	d10c      	bne.n	800914a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009132:	2b00      	cmp	r3, #0
 8009134:	d109      	bne.n	800914a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009136:	4b68      	ldr	r3, [pc, #416]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	08db      	lsrs	r3, r3, #3
 800913c:	f003 0303 	and.w	r3, r3, #3
 8009140:	4a66      	ldr	r2, [pc, #408]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009142:	fa22 f303 	lsr.w	r3, r2, r3
 8009146:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009148:	e01e      	b.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800914a:	4b63      	ldr	r3, [pc, #396]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009156:	d106      	bne.n	8009166 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8009158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800915a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800915e:	d102      	bne.n	8009166 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009160:	4b5f      	ldr	r3, [pc, #380]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009164:	e010      	b.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009166:	4b5c      	ldr	r3, [pc, #368]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800916e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009172:	d106      	bne.n	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800917a:	d102      	bne.n	8009182 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800917c:	4b59      	ldr	r3, [pc, #356]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800917e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009180:	e002      	b.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009182:	2300      	movs	r3, #0
 8009184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009186:	e2da      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009188:	e2d9      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800918a:	4b57      	ldr	r3, [pc, #348]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800918c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800918e:	e2d6      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009190:	2300      	movs	r3, #0
 8009192:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009194:	e2d3      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009196:	e9d7 2300 	ldrd	r2, r3, [r7]
 800919a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800919e:	430b      	orrs	r3, r1
 80091a0:	f040 80a7 	bne.w	80092f2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80091a4:	4b4c      	ldr	r3, [pc, #304]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80091a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091a8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80091ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80091ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091b4:	d055      	beq.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 80091b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80091bc:	f200 8096 	bhi.w	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80091c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091c6:	f000 8084 	beq.w	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80091ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80091d0:	f200 808c 	bhi.w	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80091d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091da:	d030      	beq.n	800923e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80091dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80091e2:	f200 8083 	bhi.w	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80091e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d004      	beq.n	80091f6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80091ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091f2:	d012      	beq.n	800921a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80091f4:	e07a      	b.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091f6:	4b38      	ldr	r3, [pc, #224]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009202:	d107      	bne.n	8009214 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009204:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009208:	4618      	mov	r0, r3
 800920a:	f000 fd63 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800920e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009210:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009212:	e294      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009214:	2300      	movs	r3, #0
 8009216:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009218:	e291      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800921a:	4b2f      	ldr	r3, [pc, #188]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009222:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009226:	d107      	bne.n	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009228:	f107 0318 	add.w	r3, r7, #24
 800922c:	4618      	mov	r0, r3
 800922e:	f000 faa9 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009232:	69bb      	ldr	r3, [r7, #24]
 8009234:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009236:	e282      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009238:	2300      	movs	r3, #0
 800923a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800923c:	e27f      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800923e:	4b26      	ldr	r3, [pc, #152]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009246:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800924a:	d107      	bne.n	800925c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800924c:	f107 030c 	add.w	r3, r7, #12
 8009250:	4618      	mov	r0, r3
 8009252:	f000 fbeb 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800925a:	e270      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800925c:	2300      	movs	r3, #0
 800925e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009260:	e26d      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009262:	4b1d      	ldr	r3, [pc, #116]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009266:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800926a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800926c:	4b1a      	ldr	r3, [pc, #104]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 0304 	and.w	r3, r3, #4
 8009274:	2b04      	cmp	r3, #4
 8009276:	d10c      	bne.n	8009292 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8009278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800927a:	2b00      	cmp	r3, #0
 800927c:	d109      	bne.n	8009292 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800927e:	4b16      	ldr	r3, [pc, #88]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	08db      	lsrs	r3, r3, #3
 8009284:	f003 0303 	and.w	r3, r3, #3
 8009288:	4a14      	ldr	r2, [pc, #80]	@ (80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800928a:	fa22 f303 	lsr.w	r3, r2, r3
 800928e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009290:	e01e      	b.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009292:	4b11      	ldr	r3, [pc, #68]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800929a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800929e:	d106      	bne.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80092a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092a6:	d102      	bne.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80092a8:	4b0d      	ldr	r3, [pc, #52]	@ (80092e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80092aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092ac:	e010      	b.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80092ae:	4b0a      	ldr	r3, [pc, #40]	@ (80092d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092ba:	d106      	bne.n	80092ca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 80092bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092c2:	d102      	bne.n	80092ca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80092c4:	4b07      	ldr	r3, [pc, #28]	@ (80092e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80092c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092c8:	e002      	b.n	80092d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80092ca:	2300      	movs	r3, #0
 80092cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80092ce:	e236      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80092d0:	e235      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80092d2:	4b05      	ldr	r3, [pc, #20]	@ (80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80092d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d6:	e232      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80092d8:	58024400 	.word	0x58024400
 80092dc:	03d09000 	.word	0x03d09000
 80092e0:	003d0900 	.word	0x003d0900
 80092e4:	017d7840 	.word	0x017d7840
 80092e8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80092ec:	2300      	movs	r3, #0
 80092ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f0:	e225      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80092f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092f6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80092fa:	430b      	orrs	r3, r1
 80092fc:	f040 8085 	bne.w	800940a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8009300:	4b9c      	ldr	r3, [pc, #624]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009304:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009308:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800930a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800930c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009310:	d06b      	beq.n	80093ea <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8009312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009314:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009318:	d874      	bhi.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800931a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800931c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009320:	d056      	beq.n	80093d0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8009322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009324:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009328:	d86c      	bhi.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800932a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009330:	d03b      	beq.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8009332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009334:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009338:	d864      	bhi.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800933a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009340:	d021      	beq.n	8009386 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009344:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009348:	d85c      	bhi.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800934a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934c:	2b00      	cmp	r3, #0
 800934e:	d004      	beq.n	800935a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8009350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009356:	d004      	beq.n	8009362 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8009358:	e054      	b.n	8009404 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800935a:	f7fe fb5f 	bl	8007a1c <HAL_RCC_GetPCLK1Freq>
 800935e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009360:	e1ed      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009362:	4b84      	ldr	r3, [pc, #528]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800936a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800936e:	d107      	bne.n	8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009370:	f107 0318 	add.w	r3, r7, #24
 8009374:	4618      	mov	r0, r3
 8009376:	f000 fa05 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800937e:	e1de      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009380:	2300      	movs	r3, #0
 8009382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009384:	e1db      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009386:	4b7b      	ldr	r3, [pc, #492]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800938e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009392:	d107      	bne.n	80093a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009394:	f107 030c 	add.w	r3, r7, #12
 8009398:	4618      	mov	r0, r3
 800939a:	f000 fb47 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093a2:	e1cc      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80093a4:	2300      	movs	r3, #0
 80093a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093a8:	e1c9      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80093aa:	4b72      	ldr	r3, [pc, #456]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f003 0304 	and.w	r3, r3, #4
 80093b2:	2b04      	cmp	r3, #4
 80093b4:	d109      	bne.n	80093ca <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093b6:	4b6f      	ldr	r3, [pc, #444]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	08db      	lsrs	r3, r3, #3
 80093bc:	f003 0303 	and.w	r3, r3, #3
 80093c0:	4a6d      	ldr	r2, [pc, #436]	@ (8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80093c2:	fa22 f303 	lsr.w	r3, r2, r3
 80093c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093c8:	e1b9      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80093ca:	2300      	movs	r3, #0
 80093cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093ce:	e1b6      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80093d0:	4b68      	ldr	r3, [pc, #416]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093dc:	d102      	bne.n	80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 80093de:	4b67      	ldr	r3, [pc, #412]	@ (800957c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80093e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093e2:	e1ac      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80093e4:	2300      	movs	r3, #0
 80093e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093e8:	e1a9      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80093ea:	4b62      	ldr	r3, [pc, #392]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80093f6:	d102      	bne.n	80093fe <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80093f8:	4b61      	ldr	r3, [pc, #388]	@ (8009580 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80093fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80093fc:	e19f      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80093fe:	2300      	movs	r3, #0
 8009400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009402:	e19c      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009404:	2300      	movs	r3, #0
 8009406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009408:	e199      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800940a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800940e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009412:	430b      	orrs	r3, r1
 8009414:	d173      	bne.n	80094fe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8009416:	4b57      	ldr	r3, [pc, #348]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800941a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800941e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009426:	d02f      	beq.n	8009488 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8009428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800942e:	d863      	bhi.n	80094f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8009430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009432:	2b00      	cmp	r3, #0
 8009434:	d004      	beq.n	8009440 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800943c:	d012      	beq.n	8009464 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800943e:	e05b      	b.n	80094f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009440:	4b4c      	ldr	r3, [pc, #304]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009448:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800944c:	d107      	bne.n	800945e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800944e:	f107 0318 	add.w	r3, r7, #24
 8009452:	4618      	mov	r0, r3
 8009454:	f000 f996 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800945c:	e16f      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800945e:	2300      	movs	r3, #0
 8009460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009462:	e16c      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009464:	4b43      	ldr	r3, [pc, #268]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800946c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009470:	d107      	bne.n	8009482 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009472:	f107 030c 	add.w	r3, r7, #12
 8009476:	4618      	mov	r0, r3
 8009478:	f000 fad8 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009480:	e15d      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009482:	2300      	movs	r3, #0
 8009484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009486:	e15a      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009488:	4b3a      	ldr	r3, [pc, #232]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800948a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800948c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009490:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009492:	4b38      	ldr	r3, [pc, #224]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	2b04      	cmp	r3, #4
 800949c:	d10c      	bne.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800949e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d109      	bne.n	80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094a4:	4b33      	ldr	r3, [pc, #204]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	08db      	lsrs	r3, r3, #3
 80094aa:	f003 0303 	and.w	r3, r3, #3
 80094ae:	4a32      	ldr	r2, [pc, #200]	@ (8009578 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80094b0:	fa22 f303 	lsr.w	r3, r2, r3
 80094b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094b6:	e01e      	b.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80094b8:	4b2e      	ldr	r3, [pc, #184]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094c4:	d106      	bne.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80094c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094cc:	d102      	bne.n	80094d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80094ce:	4b2b      	ldr	r3, [pc, #172]	@ (800957c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80094d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094d2:	e010      	b.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80094d4:	4b27      	ldr	r3, [pc, #156]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094e0:	d106      	bne.n	80094f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80094e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80094e8:	d102      	bne.n	80094f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80094ea:	4b25      	ldr	r3, [pc, #148]	@ (8009580 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80094ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094ee:	e002      	b.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80094f0:	2300      	movs	r3, #0
 80094f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80094f4:	e123      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80094f6:	e122      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80094f8:	2300      	movs	r3, #0
 80094fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094fc:	e11f      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80094fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009502:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8009506:	430b      	orrs	r3, r1
 8009508:	d13c      	bne.n	8009584 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800950a:	4b1a      	ldr	r3, [pc, #104]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800950c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800950e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009512:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009516:	2b00      	cmp	r3, #0
 8009518:	d004      	beq.n	8009524 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800951a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800951c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009520:	d012      	beq.n	8009548 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009522:	e023      	b.n	800956c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009524:	4b13      	ldr	r3, [pc, #76]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800952c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009530:	d107      	bne.n	8009542 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009536:	4618      	mov	r0, r3
 8009538:	f000 fbcc 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800953c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800953e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009540:	e0fd      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009542:	2300      	movs	r3, #0
 8009544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009546:	e0fa      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009548:	4b0a      	ldr	r3, [pc, #40]	@ (8009574 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009550:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009554:	d107      	bne.n	8009566 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009556:	f107 0318 	add.w	r3, r7, #24
 800955a:	4618      	mov	r0, r3
 800955c:	f000 f912 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009560:	6a3b      	ldr	r3, [r7, #32]
 8009562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009564:	e0eb      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009566:	2300      	movs	r3, #0
 8009568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800956a:	e0e8      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800956c:	2300      	movs	r3, #0
 800956e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009570:	e0e5      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009572:	bf00      	nop
 8009574:	58024400 	.word	0x58024400
 8009578:	03d09000 	.word	0x03d09000
 800957c:	003d0900 	.word	0x003d0900
 8009580:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009584:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009588:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800958c:	430b      	orrs	r3, r1
 800958e:	f040 8085 	bne.w	800969c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009592:	4b6d      	ldr	r3, [pc, #436]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009596:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800959a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800959c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095a2:	d06b      	beq.n	800967c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80095a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095aa:	d874      	bhi.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80095ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095b2:	d056      	beq.n	8009662 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80095b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ba:	d86c      	bhi.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80095bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095c2:	d03b      	beq.n	800963c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80095c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095ca:	d864      	bhi.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80095cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095d2:	d021      	beq.n	8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80095d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095da:	d85c      	bhi.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80095dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d004      	beq.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80095e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095e8:	d004      	beq.n	80095f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80095ea:	e054      	b.n	8009696 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80095ec:	f000 f8b4 	bl	8009758 <HAL_RCCEx_GetD3PCLK1Freq>
 80095f0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80095f2:	e0a4      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80095f4:	4b54      	ldr	r3, [pc, #336]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80095fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009600:	d107      	bne.n	8009612 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009602:	f107 0318 	add.w	r3, r7, #24
 8009606:	4618      	mov	r0, r3
 8009608:	f000 f8bc 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800960c:	69fb      	ldr	r3, [r7, #28]
 800960e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009610:	e095      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009612:	2300      	movs	r3, #0
 8009614:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009616:	e092      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009618:	4b4b      	ldr	r3, [pc, #300]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009620:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009624:	d107      	bne.n	8009636 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009626:	f107 030c 	add.w	r3, r7, #12
 800962a:	4618      	mov	r0, r3
 800962c:	f000 f9fe 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009634:	e083      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009636:	2300      	movs	r3, #0
 8009638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800963a:	e080      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800963c:	4b42      	ldr	r3, [pc, #264]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 0304 	and.w	r3, r3, #4
 8009644:	2b04      	cmp	r3, #4
 8009646:	d109      	bne.n	800965c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009648:	4b3f      	ldr	r3, [pc, #252]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	08db      	lsrs	r3, r3, #3
 800964e:	f003 0303 	and.w	r3, r3, #3
 8009652:	4a3e      	ldr	r2, [pc, #248]	@ (800974c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8009654:	fa22 f303 	lsr.w	r3, r2, r3
 8009658:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800965a:	e070      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800965c:	2300      	movs	r3, #0
 800965e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009660:	e06d      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009662:	4b39      	ldr	r3, [pc, #228]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800966a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800966e:	d102      	bne.n	8009676 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8009670:	4b37      	ldr	r3, [pc, #220]	@ (8009750 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8009672:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009674:	e063      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009676:	2300      	movs	r3, #0
 8009678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967a:	e060      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800967c:	4b32      	ldr	r3, [pc, #200]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009684:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009688:	d102      	bne.n	8009690 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800968a:	4b32      	ldr	r3, [pc, #200]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800968c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800968e:	e056      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009690:	2300      	movs	r3, #0
 8009692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009694:	e053      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009696:	2300      	movs	r3, #0
 8009698:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800969a:	e050      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800969c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096a0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80096a4:	430b      	orrs	r3, r1
 80096a6:	d148      	bne.n	800973a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80096a8:	4b27      	ldr	r3, [pc, #156]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80096aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80096b0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80096b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096b8:	d02a      	beq.n	8009710 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80096ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096c0:	d838      	bhi.n	8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80096c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d004      	beq.n	80096d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80096c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096ce:	d00d      	beq.n	80096ec <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80096d0:	e030      	b.n	8009734 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80096d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096de:	d102      	bne.n	80096e6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80096e0:	4b1c      	ldr	r3, [pc, #112]	@ (8009754 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80096e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096e4:	e02b      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096e6:	2300      	movs	r3, #0
 80096e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096ea:	e028      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80096ec:	4b16      	ldr	r3, [pc, #88]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80096f8:	d107      	bne.n	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80096fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80096fe:	4618      	mov	r0, r3
 8009700:	f000 fae8 	bl	8009cd4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009708:	e019      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800970a:	2300      	movs	r3, #0
 800970c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800970e:	e016      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009710:	4b0d      	ldr	r3, [pc, #52]	@ (8009748 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009718:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800971c:	d107      	bne.n	800972e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800971e:	f107 0318 	add.w	r3, r7, #24
 8009722:	4618      	mov	r0, r3
 8009724:	f000 f82e 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800972c:	e007      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800972e:	2300      	movs	r3, #0
 8009730:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009732:	e004      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009734:	2300      	movs	r3, #0
 8009736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009738:	e001      	b.n	800973e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800973a:	2300      	movs	r3, #0
 800973c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800973e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009740:	4618      	mov	r0, r3
 8009742:	3740      	adds	r7, #64	@ 0x40
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}
 8009748:	58024400 	.word	0x58024400
 800974c:	03d09000 	.word	0x03d09000
 8009750:	003d0900 	.word	0x003d0900
 8009754:	017d7840 	.word	0x017d7840

08009758 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800975c:	f7fe f92e 	bl	80079bc <HAL_RCC_GetHCLKFreq>
 8009760:	4602      	mov	r2, r0
 8009762:	4b06      	ldr	r3, [pc, #24]	@ (800977c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009764:	6a1b      	ldr	r3, [r3, #32]
 8009766:	091b      	lsrs	r3, r3, #4
 8009768:	f003 0307 	and.w	r3, r3, #7
 800976c:	4904      	ldr	r1, [pc, #16]	@ (8009780 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800976e:	5ccb      	ldrb	r3, [r1, r3]
 8009770:	f003 031f 	and.w	r3, r3, #31
 8009774:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009778:	4618      	mov	r0, r3
 800977a:	bd80      	pop	{r7, pc}
 800977c:	58024400 	.word	0x58024400
 8009780:	0801150c 	.word	0x0801150c

08009784 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009784:	b480      	push	{r7}
 8009786:	b089      	sub	sp, #36	@ 0x24
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800978c:	4ba1      	ldr	r3, [pc, #644]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800978e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009790:	f003 0303 	and.w	r3, r3, #3
 8009794:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009796:	4b9f      	ldr	r3, [pc, #636]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979a:	0b1b      	lsrs	r3, r3, #12
 800979c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80097a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80097a2:	4b9c      	ldr	r3, [pc, #624]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a6:	091b      	lsrs	r3, r3, #4
 80097a8:	f003 0301 	and.w	r3, r3, #1
 80097ac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80097ae:	4b99      	ldr	r3, [pc, #612]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097b2:	08db      	lsrs	r3, r3, #3
 80097b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80097b8:	693a      	ldr	r2, [r7, #16]
 80097ba:	fb02 f303 	mul.w	r3, r2, r3
 80097be:	ee07 3a90 	vmov	s15, r3
 80097c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	f000 8111 	beq.w	80099f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	2b02      	cmp	r3, #2
 80097d6:	f000 8083 	beq.w	80098e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	2b02      	cmp	r3, #2
 80097de:	f200 80a1 	bhi.w	8009924 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d003      	beq.n	80097f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d056      	beq.n	800989c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80097ee:	e099      	b.n	8009924 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097f0:	4b88      	ldr	r3, [pc, #544]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 0320 	and.w	r3, r3, #32
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d02d      	beq.n	8009858 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097fc:	4b85      	ldr	r3, [pc, #532]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	08db      	lsrs	r3, r3, #3
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	4a84      	ldr	r2, [pc, #528]	@ (8009a18 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009808:	fa22 f303 	lsr.w	r3, r2, r3
 800980c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	ee07 3a90 	vmov	s15, r3
 8009814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	ee07 3a90 	vmov	s15, r3
 800981e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009826:	4b7b      	ldr	r3, [pc, #492]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800982a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800982e:	ee07 3a90 	vmov	s15, r3
 8009832:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009836:	ed97 6a03 	vldr	s12, [r7, #12]
 800983a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800983e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009842:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009846:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800984a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800984e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009852:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009856:	e087      	b.n	8009968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009858:	697b      	ldr	r3, [r7, #20]
 800985a:	ee07 3a90 	vmov	s15, r3
 800985e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009862:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009a20 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009866:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800986a:	4b6a      	ldr	r3, [pc, #424]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800986c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800986e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009872:	ee07 3a90 	vmov	s15, r3
 8009876:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800987a:	ed97 6a03 	vldr	s12, [r7, #12]
 800987e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009882:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009886:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800988a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800988e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009896:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800989a:	e065      	b.n	8009968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80098aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098ae:	4b59      	ldr	r3, [pc, #356]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b6:	ee07 3a90 	vmov	s15, r3
 80098ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098be:	ed97 6a03 	vldr	s12, [r7, #12]
 80098c2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80098c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098de:	e043      	b.n	8009968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	ee07 3a90 	vmov	s15, r3
 80098e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098ea:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009a28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80098ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098f2:	4b48      	ldr	r3, [pc, #288]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098fa:	ee07 3a90 	vmov	s15, r3
 80098fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009902:	ed97 6a03 	vldr	s12, [r7, #12]
 8009906:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800990a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800990e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800991a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800991e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009922:	e021      	b.n	8009968 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	ee07 3a90 	vmov	s15, r3
 800992a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800992e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009a24 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009936:	4b37      	ldr	r3, [pc, #220]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800993a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800993e:	ee07 3a90 	vmov	s15, r3
 8009942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009946:	ed97 6a03 	vldr	s12, [r7, #12]
 800994a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009a1c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800994e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800995a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800995e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009962:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009966:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009968:	4b2a      	ldr	r3, [pc, #168]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800996a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800996c:	0a5b      	lsrs	r3, r3, #9
 800996e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009972:	ee07 3a90 	vmov	s15, r3
 8009976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800997a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800997e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009982:	edd7 6a07 	vldr	s13, [r7, #28]
 8009986:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800998a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800998e:	ee17 2a90 	vmov	r2, s15
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009996:	4b1f      	ldr	r3, [pc, #124]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800999a:	0c1b      	lsrs	r3, r3, #16
 800999c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099a0:	ee07 3a90 	vmov	s15, r3
 80099a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099b0:	edd7 6a07 	vldr	s13, [r7, #28]
 80099b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099bc:	ee17 2a90 	vmov	r2, s15
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80099c4:	4b13      	ldr	r3, [pc, #76]	@ (8009a14 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099c8:	0e1b      	lsrs	r3, r3, #24
 80099ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80099ce:	ee07 3a90 	vmov	s15, r3
 80099d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80099de:	edd7 6a07 	vldr	s13, [r7, #28]
 80099e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099ea:	ee17 2a90 	vmov	r2, s15
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80099f2:	e008      	b.n	8009a06 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2200      	movs	r2, #0
 80099f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2200      	movs	r2, #0
 8009a04:	609a      	str	r2, [r3, #8]
}
 8009a06:	bf00      	nop
 8009a08:	3724      	adds	r7, #36	@ 0x24
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	58024400 	.word	0x58024400
 8009a18:	03d09000 	.word	0x03d09000
 8009a1c:	46000000 	.word	0x46000000
 8009a20:	4c742400 	.word	0x4c742400
 8009a24:	4a742400 	.word	0x4a742400
 8009a28:	4bbebc20 	.word	0x4bbebc20

08009a2c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b089      	sub	sp, #36	@ 0x24
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009a34:	4ba1      	ldr	r3, [pc, #644]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	f003 0303 	and.w	r3, r3, #3
 8009a3c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009a3e:	4b9f      	ldr	r3, [pc, #636]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a42:	0d1b      	lsrs	r3, r3, #20
 8009a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a48:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009a4a:	4b9c      	ldr	r3, [pc, #624]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a4e:	0a1b      	lsrs	r3, r3, #8
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009a56:	4b99      	ldr	r3, [pc, #612]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a5a:	08db      	lsrs	r3, r3, #3
 8009a5c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	fb02 f303 	mul.w	r3, r2, r3
 8009a66:	ee07 3a90 	vmov	s15, r3
 8009a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a6e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 8111 	beq.w	8009c9c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	f000 8083 	beq.w	8009b88 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009a82:	69bb      	ldr	r3, [r7, #24]
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	f200 80a1 	bhi.w	8009bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d003      	beq.n	8009a98 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d056      	beq.n	8009b44 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009a96:	e099      	b.n	8009bcc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009a98:	4b88      	ldr	r3, [pc, #544]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0320 	and.w	r3, r3, #32
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d02d      	beq.n	8009b00 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009aa4:	4b85      	ldr	r3, [pc, #532]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	08db      	lsrs	r3, r3, #3
 8009aaa:	f003 0303 	and.w	r3, r3, #3
 8009aae:	4a84      	ldr	r2, [pc, #528]	@ (8009cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ab4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	ee07 3a90 	vmov	s15, r3
 8009abc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	ee07 3a90 	vmov	s15, r3
 8009ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ace:	4b7b      	ldr	r3, [pc, #492]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ad6:	ee07 3a90 	vmov	s15, r3
 8009ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ade:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ae2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009afa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009afe:	e087      	b.n	8009c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b00:	697b      	ldr	r3, [r7, #20]
 8009b02:	ee07 3a90 	vmov	s15, r3
 8009b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b0a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b12:	4b6a      	ldr	r3, [pc, #424]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b1a:	ee07 3a90 	vmov	s15, r3
 8009b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b22:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b26:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b42:	e065      	b.n	8009c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	ee07 3a90 	vmov	s15, r3
 8009b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b4e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b56:	4b59      	ldr	r3, [pc, #356]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b5e:	ee07 3a90 	vmov	s15, r3
 8009b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b66:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b6a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009b86:	e043      	b.n	8009c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	ee07 3a90 	vmov	s15, r3
 8009b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b92:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b9a:	4b48      	ldr	r3, [pc, #288]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ba2:	ee07 3a90 	vmov	s15, r3
 8009ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009baa:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bc6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009bca:	e021      	b.n	8009c10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	ee07 3a90 	vmov	s15, r3
 8009bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bd6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009ccc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bde:	4b37      	ldr	r3, [pc, #220]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009be6:	ee07 3a90 	vmov	s15, r3
 8009bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bee:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bf2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c0e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009c10:	4b2a      	ldr	r3, [pc, #168]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c14:	0a5b      	lsrs	r3, r3, #9
 8009c16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c1a:	ee07 3a90 	vmov	s15, r3
 8009c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c22:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c26:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c2a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c36:	ee17 2a90 	vmov	r2, s15
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c42:	0c1b      	lsrs	r3, r3, #16
 8009c44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c48:	ee07 3a90 	vmov	s15, r3
 8009c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c50:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c54:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c58:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c64:	ee17 2a90 	vmov	r2, s15
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009c6c:	4b13      	ldr	r3, [pc, #76]	@ (8009cbc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c70:	0e1b      	lsrs	r3, r3, #24
 8009c72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c76:	ee07 3a90 	vmov	s15, r3
 8009c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009c82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009c86:	edd7 6a07 	vldr	s13, [r7, #28]
 8009c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009c92:	ee17 2a90 	vmov	r2, s15
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009c9a:	e008      	b.n	8009cae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	609a      	str	r2, [r3, #8]
}
 8009cae:	bf00      	nop
 8009cb0:	3724      	adds	r7, #36	@ 0x24
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	58024400 	.word	0x58024400
 8009cc0:	03d09000 	.word	0x03d09000
 8009cc4:	46000000 	.word	0x46000000
 8009cc8:	4c742400 	.word	0x4c742400
 8009ccc:	4a742400 	.word	0x4a742400
 8009cd0:	4bbebc20 	.word	0x4bbebc20

08009cd4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b089      	sub	sp, #36	@ 0x24
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009cdc:	4ba0      	ldr	r3, [pc, #640]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce0:	f003 0303 	and.w	r3, r3, #3
 8009ce4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009ce6:	4b9e      	ldr	r3, [pc, #632]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cea:	091b      	lsrs	r3, r3, #4
 8009cec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009cf0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009cf2:	4b9b      	ldr	r3, [pc, #620]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009cf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf6:	f003 0301 	and.w	r3, r3, #1
 8009cfa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009cfc:	4b98      	ldr	r3, [pc, #608]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d00:	08db      	lsrs	r3, r3, #3
 8009d02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009d06:	693a      	ldr	r2, [r7, #16]
 8009d08:	fb02 f303 	mul.w	r3, r2, r3
 8009d0c:	ee07 3a90 	vmov	s15, r3
 8009d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d14:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009d18:	697b      	ldr	r3, [r7, #20]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f000 8111 	beq.w	8009f42 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009d20:	69bb      	ldr	r3, [r7, #24]
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	f000 8083 	beq.w	8009e2e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	f200 80a1 	bhi.w	8009e72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009d30:	69bb      	ldr	r3, [r7, #24]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d003      	beq.n	8009d3e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009d36:	69bb      	ldr	r3, [r7, #24]
 8009d38:	2b01      	cmp	r3, #1
 8009d3a:	d056      	beq.n	8009dea <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009d3c:	e099      	b.n	8009e72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d3e:	4b88      	ldr	r3, [pc, #544]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f003 0320 	and.w	r3, r3, #32
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d02d      	beq.n	8009da6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009d4a:	4b85      	ldr	r3, [pc, #532]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	08db      	lsrs	r3, r3, #3
 8009d50:	f003 0303 	and.w	r3, r3, #3
 8009d54:	4a83      	ldr	r2, [pc, #524]	@ (8009f64 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009d56:	fa22 f303 	lsr.w	r3, r2, r3
 8009d5a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009d5c:	68bb      	ldr	r3, [r7, #8]
 8009d5e:	ee07 3a90 	vmov	s15, r3
 8009d62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	ee07 3a90 	vmov	s15, r3
 8009d6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009d74:	4b7a      	ldr	r3, [pc, #488]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d7c:	ee07 3a90 	vmov	s15, r3
 8009d80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009d84:	ed97 6a03 	vldr	s12, [r7, #12]
 8009d88:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009f68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009d8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009d90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009d94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009d98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009d9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009da0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009da4:	e087      	b.n	8009eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	ee07 3a90 	vmov	s15, r3
 8009dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009db0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009f6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009db4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009db8:	4b69      	ldr	r3, [pc, #420]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009dc0:	ee07 3a90 	vmov	s15, r3
 8009dc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009dc8:	ed97 6a03 	vldr	s12, [r7, #12]
 8009dcc:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009f68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009dd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009dd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009dd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ddc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009de4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009de8:	e065      	b.n	8009eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009dea:	697b      	ldr	r3, [r7, #20]
 8009dec:	ee07 3a90 	vmov	s15, r3
 8009df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009df4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009f70 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009df8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009dfc:	4b58      	ldr	r3, [pc, #352]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e04:	ee07 3a90 	vmov	s15, r3
 8009e08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e10:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009f68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e2c:	e043      	b.n	8009eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	ee07 3a90 	vmov	s15, r3
 8009e34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e38:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009f74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009e3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e40:	4b47      	ldr	r3, [pc, #284]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e48:	ee07 3a90 	vmov	s15, r3
 8009e4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e50:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e54:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009f68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009e70:	e021      	b.n	8009eb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	ee07 3a90 	vmov	s15, r3
 8009e78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e7c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009f6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009e80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e84:	4b36      	ldr	r3, [pc, #216]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e8c:	ee07 3a90 	vmov	s15, r3
 8009e90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e94:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e98:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009f68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ea0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009ea4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ea8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009eb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009eb4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009eb6:	4b2a      	ldr	r3, [pc, #168]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eba:	0a5b      	lsrs	r3, r3, #9
 8009ebc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ec0:	ee07 3a90 	vmov	s15, r3
 8009ec4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ec8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009ecc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009ed0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009edc:	ee17 2a90 	vmov	r2, s15
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee8:	0c1b      	lsrs	r3, r3, #16
 8009eea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009eee:	ee07 3a90 	vmov	s15, r3
 8009ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ef6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009efa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009efe:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f0a:	ee17 2a90 	vmov	r2, s15
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009f12:	4b13      	ldr	r3, [pc, #76]	@ (8009f60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f16:	0e1b      	lsrs	r3, r3, #24
 8009f18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f1c:	ee07 3a90 	vmov	s15, r3
 8009f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009f28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009f2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009f30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009f34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009f38:	ee17 2a90 	vmov	r2, s15
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009f40:	e008      	b.n	8009f54 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2200      	movs	r2, #0
 8009f46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	609a      	str	r2, [r3, #8]
}
 8009f54:	bf00      	nop
 8009f56:	3724      	adds	r7, #36	@ 0x24
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr
 8009f60:	58024400 	.word	0x58024400
 8009f64:	03d09000 	.word	0x03d09000
 8009f68:	46000000 	.word	0x46000000
 8009f6c:	4c742400 	.word	0x4c742400
 8009f70:	4a742400 	.word	0x4a742400
 8009f74:	4bbebc20 	.word	0x4bbebc20

08009f78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
 8009f80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009f82:	2300      	movs	r3, #0
 8009f84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009f86:	4b53      	ldr	r3, [pc, #332]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f8a:	f003 0303 	and.w	r3, r3, #3
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	d101      	bne.n	8009f96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009f92:	2301      	movs	r3, #1
 8009f94:	e099      	b.n	800a0ca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009f96:	4b4f      	ldr	r3, [pc, #316]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a4e      	ldr	r2, [pc, #312]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009f9c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009fa0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009fa2:	f7f8 f9df 	bl	8002364 <HAL_GetTick>
 8009fa6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fa8:	e008      	b.n	8009fbc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009faa:	f7f8 f9db 	bl	8002364 <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	2b02      	cmp	r3, #2
 8009fb6:	d901      	bls.n	8009fbc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009fb8:	2303      	movs	r3, #3
 8009fba:	e086      	b.n	800a0ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009fbc:	4b45      	ldr	r3, [pc, #276]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d1f0      	bne.n	8009faa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009fc8:	4b42      	ldr	r3, [pc, #264]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fcc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	031b      	lsls	r3, r3, #12
 8009fd6:	493f      	ldr	r1, [pc, #252]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	628b      	str	r3, [r1, #40]	@ 0x28
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	3b01      	subs	r3, #1
 8009fec:	025b      	lsls	r3, r3, #9
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	431a      	orrs	r2, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	68db      	ldr	r3, [r3, #12]
 8009ff6:	3b01      	subs	r3, #1
 8009ff8:	041b      	lsls	r3, r3, #16
 8009ffa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009ffe:	431a      	orrs	r2, r3
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	691b      	ldr	r3, [r3, #16]
 800a004:	3b01      	subs	r3, #1
 800a006:	061b      	lsls	r3, r3, #24
 800a008:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a00c:	4931      	ldr	r1, [pc, #196]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a00e:	4313      	orrs	r3, r2
 800a010:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a012:	4b30      	ldr	r3, [pc, #192]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a016:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	695b      	ldr	r3, [r3, #20]
 800a01e:	492d      	ldr	r1, [pc, #180]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a020:	4313      	orrs	r3, r2
 800a022:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a024:	4b2b      	ldr	r3, [pc, #172]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a028:	f023 0220 	bic.w	r2, r3, #32
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	4928      	ldr	r1, [pc, #160]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a032:	4313      	orrs	r3, r2
 800a034:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a036:	4b27      	ldr	r3, [pc, #156]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a03a:	4a26      	ldr	r2, [pc, #152]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a03c:	f023 0310 	bic.w	r3, r3, #16
 800a040:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a042:	4b24      	ldr	r3, [pc, #144]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a044:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a046:	4b24      	ldr	r3, [pc, #144]	@ (800a0d8 <RCCEx_PLL2_Config+0x160>)
 800a048:	4013      	ands	r3, r2
 800a04a:	687a      	ldr	r2, [r7, #4]
 800a04c:	69d2      	ldr	r2, [r2, #28]
 800a04e:	00d2      	lsls	r2, r2, #3
 800a050:	4920      	ldr	r1, [pc, #128]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a052:	4313      	orrs	r3, r2
 800a054:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a056:	4b1f      	ldr	r3, [pc, #124]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a05a:	4a1e      	ldr	r2, [pc, #120]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a05c:	f043 0310 	orr.w	r3, r3, #16
 800a060:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d106      	bne.n	800a076 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a068:	4b1a      	ldr	r3, [pc, #104]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a06a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a06c:	4a19      	ldr	r2, [pc, #100]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a06e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a072:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a074:	e00f      	b.n	800a096 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	2b01      	cmp	r3, #1
 800a07a:	d106      	bne.n	800a08a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a07c:	4b15      	ldr	r3, [pc, #84]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a080:	4a14      	ldr	r2, [pc, #80]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a086:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a088:	e005      	b.n	800a096 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a08a:	4b12      	ldr	r3, [pc, #72]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a08c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a08e:	4a11      	ldr	r2, [pc, #68]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a090:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a094:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a096:	4b0f      	ldr	r3, [pc, #60]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a0e      	ldr	r2, [pc, #56]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a09c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a0a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0a2:	f7f8 f95f 	bl	8002364 <HAL_GetTick>
 800a0a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0a8:	e008      	b.n	800a0bc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a0aa:	f7f8 f95b 	bl	8002364 <HAL_GetTick>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d901      	bls.n	800a0bc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a0b8:	2303      	movs	r3, #3
 800a0ba:	e006      	b.n	800a0ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a0bc:	4b05      	ldr	r3, [pc, #20]	@ (800a0d4 <RCCEx_PLL2_Config+0x15c>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d0f0      	beq.n	800a0aa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	58024400 	.word	0x58024400
 800a0d8:	ffff0007 	.word	0xffff0007

0800a0dc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a0ea:	4b53      	ldr	r3, [pc, #332]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a0ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ee:	f003 0303 	and.w	r3, r3, #3
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d101      	bne.n	800a0fa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	e099      	b.n	800a22e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a0fa:	4b4f      	ldr	r3, [pc, #316]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	4a4e      	ldr	r2, [pc, #312]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a100:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a104:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a106:	f7f8 f92d 	bl	8002364 <HAL_GetTick>
 800a10a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a10c:	e008      	b.n	800a120 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a10e:	f7f8 f929 	bl	8002364 <HAL_GetTick>
 800a112:	4602      	mov	r2, r0
 800a114:	68bb      	ldr	r3, [r7, #8]
 800a116:	1ad3      	subs	r3, r2, r3
 800a118:	2b02      	cmp	r3, #2
 800a11a:	d901      	bls.n	800a120 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a11c:	2303      	movs	r3, #3
 800a11e:	e086      	b.n	800a22e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a120:	4b45      	ldr	r3, [pc, #276]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d1f0      	bne.n	800a10e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a12c:	4b42      	ldr	r3, [pc, #264]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a130:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	051b      	lsls	r3, r3, #20
 800a13a:	493f      	ldr	r1, [pc, #252]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a13c:	4313      	orrs	r3, r2
 800a13e:	628b      	str	r3, [r1, #40]	@ 0x28
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	685b      	ldr	r3, [r3, #4]
 800a144:	3b01      	subs	r3, #1
 800a146:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	689b      	ldr	r3, [r3, #8]
 800a14e:	3b01      	subs	r3, #1
 800a150:	025b      	lsls	r3, r3, #9
 800a152:	b29b      	uxth	r3, r3
 800a154:	431a      	orrs	r2, r3
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	3b01      	subs	r3, #1
 800a15c:	041b      	lsls	r3, r3, #16
 800a15e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a162:	431a      	orrs	r2, r3
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	3b01      	subs	r3, #1
 800a16a:	061b      	lsls	r3, r3, #24
 800a16c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a170:	4931      	ldr	r1, [pc, #196]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a172:	4313      	orrs	r3, r2
 800a174:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a176:	4b30      	ldr	r3, [pc, #192]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a17a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	695b      	ldr	r3, [r3, #20]
 800a182:	492d      	ldr	r1, [pc, #180]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a184:	4313      	orrs	r3, r2
 800a186:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a188:	4b2b      	ldr	r3, [pc, #172]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	699b      	ldr	r3, [r3, #24]
 800a194:	4928      	ldr	r1, [pc, #160]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a196:	4313      	orrs	r3, r2
 800a198:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a19a:	4b27      	ldr	r3, [pc, #156]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a19c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a19e:	4a26      	ldr	r2, [pc, #152]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a1a6:	4b24      	ldr	r3, [pc, #144]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a1aa:	4b24      	ldr	r3, [pc, #144]	@ (800a23c <RCCEx_PLL3_Config+0x160>)
 800a1ac:	4013      	ands	r3, r2
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	69d2      	ldr	r2, [r2, #28]
 800a1b2:	00d2      	lsls	r2, r2, #3
 800a1b4:	4920      	ldr	r1, [pc, #128]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a1ba:	4b1f      	ldr	r3, [pc, #124]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1be:	4a1e      	ldr	r2, [pc, #120]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a1c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d106      	bne.n	800a1da <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a1cc:	4b1a      	ldr	r3, [pc, #104]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d0:	4a19      	ldr	r2, [pc, #100]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a1d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1d8:	e00f      	b.n	800a1fa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	2b01      	cmp	r3, #1
 800a1de:	d106      	bne.n	800a1ee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a1e0:	4b15      	ldr	r3, [pc, #84]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e4:	4a14      	ldr	r2, [pc, #80]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a1ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a1ec:	e005      	b.n	800a1fa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a1ee:	4b12      	ldr	r3, [pc, #72]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f2:	4a11      	ldr	r2, [pc, #68]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1f4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a1fa:	4b0f      	ldr	r3, [pc, #60]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a0e      	ldr	r2, [pc, #56]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a200:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a204:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a206:	f7f8 f8ad 	bl	8002364 <HAL_GetTick>
 800a20a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a20c:	e008      	b.n	800a220 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a20e:	f7f8 f8a9 	bl	8002364 <HAL_GetTick>
 800a212:	4602      	mov	r2, r0
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	1ad3      	subs	r3, r2, r3
 800a218:	2b02      	cmp	r3, #2
 800a21a:	d901      	bls.n	800a220 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a21c:	2303      	movs	r3, #3
 800a21e:	e006      	b.n	800a22e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a220:	4b05      	ldr	r3, [pc, #20]	@ (800a238 <RCCEx_PLL3_Config+0x15c>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d0f0      	beq.n	800a20e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	58024400 	.word	0x58024400
 800a23c:	ffff0007 	.word	0xffff0007

0800a240 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b084      	sub	sp, #16
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e10f      	b.n	800a472 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2200      	movs	r2, #0
 800a256:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a87      	ldr	r2, [pc, #540]	@ (800a47c <HAL_SPI_Init+0x23c>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d00f      	beq.n	800a282 <HAL_SPI_Init+0x42>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	4a86      	ldr	r2, [pc, #536]	@ (800a480 <HAL_SPI_Init+0x240>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d00a      	beq.n	800a282 <HAL_SPI_Init+0x42>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	4a84      	ldr	r2, [pc, #528]	@ (800a484 <HAL_SPI_Init+0x244>)
 800a272:	4293      	cmp	r3, r2
 800a274:	d005      	beq.n	800a282 <HAL_SPI_Init+0x42>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	2b0f      	cmp	r3, #15
 800a27c:	d901      	bls.n	800a282 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a27e:	2301      	movs	r3, #1
 800a280:	e0f7      	b.n	800a472 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 f900 	bl	800a488 <SPI_GetPacketSize>
 800a288:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a7b      	ldr	r2, [pc, #492]	@ (800a47c <HAL_SPI_Init+0x23c>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d00c      	beq.n	800a2ae <HAL_SPI_Init+0x6e>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a79      	ldr	r2, [pc, #484]	@ (800a480 <HAL_SPI_Init+0x240>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d007      	beq.n	800a2ae <HAL_SPI_Init+0x6e>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	4a78      	ldr	r2, [pc, #480]	@ (800a484 <HAL_SPI_Init+0x244>)
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d002      	beq.n	800a2ae <HAL_SPI_Init+0x6e>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	2b08      	cmp	r3, #8
 800a2ac:	d811      	bhi.n	800a2d2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a2b2:	4a72      	ldr	r2, [pc, #456]	@ (800a47c <HAL_SPI_Init+0x23c>)
 800a2b4:	4293      	cmp	r3, r2
 800a2b6:	d009      	beq.n	800a2cc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a70      	ldr	r2, [pc, #448]	@ (800a480 <HAL_SPI_Init+0x240>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d004      	beq.n	800a2cc <HAL_SPI_Init+0x8c>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a6f      	ldr	r2, [pc, #444]	@ (800a484 <HAL_SPI_Init+0x244>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d104      	bne.n	800a2d6 <HAL_SPI_Init+0x96>
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	2b10      	cmp	r3, #16
 800a2d0:	d901      	bls.n	800a2d6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a2d2:	2301      	movs	r3, #1
 800a2d4:	e0cd      	b.n	800a472 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d106      	bne.n	800a2f0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f7f7 fb58 	bl	80019a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2202      	movs	r2, #2
 800a2f4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f022 0201 	bic.w	r2, r2, #1
 800a306:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a312:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	699b      	ldr	r3, [r3, #24]
 800a318:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a31c:	d119      	bne.n	800a352 <HAL_SPI_Init+0x112>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a326:	d103      	bne.n	800a330 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d008      	beq.n	800a342 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10c      	bne.n	800a352 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a33c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a340:	d107      	bne.n	800a352 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	681a      	ldr	r2, [r3, #0]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a350:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d00f      	beq.n	800a37e <HAL_SPI_Init+0x13e>
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	2b06      	cmp	r3, #6
 800a364:	d90b      	bls.n	800a37e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	430a      	orrs	r2, r1
 800a37a:	601a      	str	r2, [r3, #0]
 800a37c:	e007      	b.n	800a38e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a38c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	69da      	ldr	r2, [r3, #28]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a396:	431a      	orrs	r2, r3
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	431a      	orrs	r2, r3
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a0:	ea42 0103 	orr.w	r1, r2, r3
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	68da      	ldr	r2, [r3, #12]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3b8:	431a      	orrs	r2, r3
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3be:	431a      	orrs	r2, r3
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	699b      	ldr	r3, [r3, #24]
 800a3c4:	431a      	orrs	r2, r3
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	431a      	orrs	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	695b      	ldr	r3, [r3, #20]
 800a3d0:	431a      	orrs	r2, r3
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a1b      	ldr	r3, [r3, #32]
 800a3d6:	431a      	orrs	r2, r3
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	431a      	orrs	r2, r3
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3e2:	431a      	orrs	r2, r3
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	431a      	orrs	r2, r3
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3ee:	ea42 0103 	orr.w	r1, r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	430a      	orrs	r2, r1
 800a3fc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d113      	bne.n	800a42e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	689b      	ldr	r3, [r3, #8]
 800a40c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a418:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a42c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f022 0201 	bic.w	r2, r2, #1
 800a43c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00a      	beq.n	800a460 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	68db      	ldr	r3, [r3, #12]
 800a450:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	430a      	orrs	r2, r1
 800a45e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2201      	movs	r2, #1
 800a46c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a470:	2300      	movs	r3, #0
}
 800a472:	4618      	mov	r0, r3
 800a474:	3710      	adds	r7, #16
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	40013000 	.word	0x40013000
 800a480:	40003800 	.word	0x40003800
 800a484:	40003c00 	.word	0x40003c00

0800a488 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a488:	b480      	push	{r7}
 800a48a:	b085      	sub	sp, #20
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a494:	095b      	lsrs	r3, r3, #5
 800a496:	3301      	adds	r3, #1
 800a498:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	68db      	ldr	r3, [r3, #12]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	3307      	adds	r3, #7
 800a4a6:	08db      	lsrs	r3, r3, #3
 800a4a8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	fb02 f303 	mul.w	r3, r2, r3
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3714      	adds	r7, #20
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a4be:	b580      	push	{r7, lr}
 800a4c0:	b082      	sub	sp, #8
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d101      	bne.n	800a4d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a4cc:	2301      	movs	r3, #1
 800a4ce:	e049      	b.n	800a564 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d106      	bne.n	800a4ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f7f7 fbb1 	bl	8001c4c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2202      	movs	r2, #2
 800a4ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	3304      	adds	r3, #4
 800a4fa:	4619      	mov	r1, r3
 800a4fc:	4610      	mov	r0, r2
 800a4fe:	f000 f949 	bl	800a794 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2201      	movs	r2, #1
 800a506:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2201      	movs	r2, #1
 800a50e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2201      	movs	r2, #1
 800a516:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2201      	movs	r2, #1
 800a51e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2201      	movs	r2, #1
 800a526:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2201      	movs	r2, #1
 800a52e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2201      	movs	r2, #1
 800a536:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2201      	movs	r2, #1
 800a53e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2201      	movs	r2, #1
 800a546:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2201      	movs	r2, #1
 800a556:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2201      	movs	r2, #1
 800a55e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	3708      	adds	r7, #8
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b086      	sub	sp, #24
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a578:	2300      	movs	r3, #0
 800a57a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a582:	2b01      	cmp	r3, #1
 800a584:	d101      	bne.n	800a58a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a586:	2302      	movs	r3, #2
 800a588:	e0ff      	b.n	800a78a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2201      	movs	r2, #1
 800a58e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	2b14      	cmp	r3, #20
 800a596:	f200 80f0 	bhi.w	800a77a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a59a:	a201      	add	r2, pc, #4	@ (adr r2, 800a5a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5a0:	0800a5f5 	.word	0x0800a5f5
 800a5a4:	0800a77b 	.word	0x0800a77b
 800a5a8:	0800a77b 	.word	0x0800a77b
 800a5ac:	0800a77b 	.word	0x0800a77b
 800a5b0:	0800a635 	.word	0x0800a635
 800a5b4:	0800a77b 	.word	0x0800a77b
 800a5b8:	0800a77b 	.word	0x0800a77b
 800a5bc:	0800a77b 	.word	0x0800a77b
 800a5c0:	0800a677 	.word	0x0800a677
 800a5c4:	0800a77b 	.word	0x0800a77b
 800a5c8:	0800a77b 	.word	0x0800a77b
 800a5cc:	0800a77b 	.word	0x0800a77b
 800a5d0:	0800a6b7 	.word	0x0800a6b7
 800a5d4:	0800a77b 	.word	0x0800a77b
 800a5d8:	0800a77b 	.word	0x0800a77b
 800a5dc:	0800a77b 	.word	0x0800a77b
 800a5e0:	0800a6f9 	.word	0x0800a6f9
 800a5e4:	0800a77b 	.word	0x0800a77b
 800a5e8:	0800a77b 	.word	0x0800a77b
 800a5ec:	0800a77b 	.word	0x0800a77b
 800a5f0:	0800a739 	.word	0x0800a739
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	68b9      	ldr	r1, [r7, #8]
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f000 f976 	bl	800a8ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	699a      	ldr	r2, [r3, #24]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f042 0208 	orr.w	r2, r2, #8
 800a60e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	699a      	ldr	r2, [r3, #24]
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f022 0204 	bic.w	r2, r2, #4
 800a61e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	6999      	ldr	r1, [r3, #24]
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	691a      	ldr	r2, [r3, #16]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	430a      	orrs	r2, r1
 800a630:	619a      	str	r2, [r3, #24]
      break;
 800a632:	e0a5      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	68b9      	ldr	r1, [r7, #8]
 800a63a:	4618      	mov	r0, r3
 800a63c:	f000 f9e6 	bl	800aa0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	699a      	ldr	r2, [r3, #24]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a64e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	699a      	ldr	r2, [r3, #24]
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a65e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	6999      	ldr	r1, [r3, #24]
 800a666:	68bb      	ldr	r3, [r7, #8]
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	021a      	lsls	r2, r3, #8
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	430a      	orrs	r2, r1
 800a672:	619a      	str	r2, [r3, #24]
      break;
 800a674:	e084      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	68b9      	ldr	r1, [r7, #8]
 800a67c:	4618      	mov	r0, r3
 800a67e:	f000 fa4f 	bl	800ab20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	69da      	ldr	r2, [r3, #28]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f042 0208 	orr.w	r2, r2, #8
 800a690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	69da      	ldr	r2, [r3, #28]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 0204 	bic.w	r2, r2, #4
 800a6a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	69d9      	ldr	r1, [r3, #28]
 800a6a8:	68bb      	ldr	r3, [r7, #8]
 800a6aa:	691a      	ldr	r2, [r3, #16]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	430a      	orrs	r2, r1
 800a6b2:	61da      	str	r2, [r3, #28]
      break;
 800a6b4:	e064      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	68b9      	ldr	r1, [r7, #8]
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f000 fab7 	bl	800ac30 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	69da      	ldr	r2, [r3, #28]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a6d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	69da      	ldr	r2, [r3, #28]
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a6e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	69d9      	ldr	r1, [r3, #28]
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	021a      	lsls	r2, r3, #8
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	430a      	orrs	r2, r1
 800a6f4:	61da      	str	r2, [r3, #28]
      break;
 800a6f6:	e043      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	68b9      	ldr	r1, [r7, #8]
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 fb00 	bl	800ad04 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	f042 0208 	orr.w	r2, r2, #8
 800a712:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f022 0204 	bic.w	r2, r2, #4
 800a722:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	691a      	ldr	r2, [r3, #16]
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	430a      	orrs	r2, r1
 800a734:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a736:	e023      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	68b9      	ldr	r1, [r7, #8]
 800a73e:	4618      	mov	r0, r3
 800a740:	f000 fb44 	bl	800adcc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a752:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a762:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	691b      	ldr	r3, [r3, #16]
 800a76e:	021a      	lsls	r2, r3, #8
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	430a      	orrs	r2, r1
 800a776:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a778:	e002      	b.n	800a780 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a77a:	2301      	movs	r3, #1
 800a77c:	75fb      	strb	r3, [r7, #23]
      break;
 800a77e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	2200      	movs	r2, #0
 800a784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a788:	7dfb      	ldrb	r3, [r7, #23]
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3718      	adds	r7, #24
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
 800a792:	bf00      	nop

0800a794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a794:	b480      	push	{r7}
 800a796:	b085      	sub	sp, #20
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	4a47      	ldr	r2, [pc, #284]	@ (800a8c4 <TIM_Base_SetConfig+0x130>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d013      	beq.n	800a7d4 <TIM_Base_SetConfig+0x40>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7b2:	d00f      	beq.n	800a7d4 <TIM_Base_SetConfig+0x40>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	4a44      	ldr	r2, [pc, #272]	@ (800a8c8 <TIM_Base_SetConfig+0x134>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d00b      	beq.n	800a7d4 <TIM_Base_SetConfig+0x40>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	4a43      	ldr	r2, [pc, #268]	@ (800a8cc <TIM_Base_SetConfig+0x138>)
 800a7c0:	4293      	cmp	r3, r2
 800a7c2:	d007      	beq.n	800a7d4 <TIM_Base_SetConfig+0x40>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	4a42      	ldr	r2, [pc, #264]	@ (800a8d0 <TIM_Base_SetConfig+0x13c>)
 800a7c8:	4293      	cmp	r3, r2
 800a7ca:	d003      	beq.n	800a7d4 <TIM_Base_SetConfig+0x40>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	4a41      	ldr	r2, [pc, #260]	@ (800a8d4 <TIM_Base_SetConfig+0x140>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d108      	bne.n	800a7e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	68fa      	ldr	r2, [r7, #12]
 800a7e2:	4313      	orrs	r3, r2
 800a7e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a36      	ldr	r2, [pc, #216]	@ (800a8c4 <TIM_Base_SetConfig+0x130>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d027      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7f4:	d023      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a33      	ldr	r2, [pc, #204]	@ (800a8c8 <TIM_Base_SetConfig+0x134>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d01f      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a32      	ldr	r2, [pc, #200]	@ (800a8cc <TIM_Base_SetConfig+0x138>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d01b      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	4a31      	ldr	r2, [pc, #196]	@ (800a8d0 <TIM_Base_SetConfig+0x13c>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d017      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4a30      	ldr	r2, [pc, #192]	@ (800a8d4 <TIM_Base_SetConfig+0x140>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d013      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	4a2f      	ldr	r2, [pc, #188]	@ (800a8d8 <TIM_Base_SetConfig+0x144>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d00f      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	4a2e      	ldr	r2, [pc, #184]	@ (800a8dc <TIM_Base_SetConfig+0x148>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d00b      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	4a2d      	ldr	r2, [pc, #180]	@ (800a8e0 <TIM_Base_SetConfig+0x14c>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d007      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	4a2c      	ldr	r2, [pc, #176]	@ (800a8e4 <TIM_Base_SetConfig+0x150>)
 800a832:	4293      	cmp	r3, r2
 800a834:	d003      	beq.n	800a83e <TIM_Base_SetConfig+0xaa>
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	4a2b      	ldr	r2, [pc, #172]	@ (800a8e8 <TIM_Base_SetConfig+0x154>)
 800a83a:	4293      	cmp	r3, r2
 800a83c:	d108      	bne.n	800a850 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a844:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	68db      	ldr	r3, [r3, #12]
 800a84a:	68fa      	ldr	r2, [r7, #12]
 800a84c:	4313      	orrs	r3, r2
 800a84e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a856:	683b      	ldr	r3, [r7, #0]
 800a858:	695b      	ldr	r3, [r3, #20]
 800a85a:	4313      	orrs	r3, r2
 800a85c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	689a      	ldr	r2, [r3, #8]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4a14      	ldr	r2, [pc, #80]	@ (800a8c4 <TIM_Base_SetConfig+0x130>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d00f      	beq.n	800a896 <TIM_Base_SetConfig+0x102>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	4a16      	ldr	r2, [pc, #88]	@ (800a8d4 <TIM_Base_SetConfig+0x140>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d00b      	beq.n	800a896 <TIM_Base_SetConfig+0x102>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a15      	ldr	r2, [pc, #84]	@ (800a8d8 <TIM_Base_SetConfig+0x144>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d007      	beq.n	800a896 <TIM_Base_SetConfig+0x102>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a14      	ldr	r2, [pc, #80]	@ (800a8dc <TIM_Base_SetConfig+0x148>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d003      	beq.n	800a896 <TIM_Base_SetConfig+0x102>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a13      	ldr	r2, [pc, #76]	@ (800a8e0 <TIM_Base_SetConfig+0x14c>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d103      	bne.n	800a89e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	691a      	ldr	r2, [r3, #16]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f043 0204 	orr.w	r2, r3, #4
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	68fa      	ldr	r2, [r7, #12]
 800a8b4:	601a      	str	r2, [r3, #0]
}
 800a8b6:	bf00      	nop
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c0:	4770      	bx	lr
 800a8c2:	bf00      	nop
 800a8c4:	40010000 	.word	0x40010000
 800a8c8:	40000400 	.word	0x40000400
 800a8cc:	40000800 	.word	0x40000800
 800a8d0:	40000c00 	.word	0x40000c00
 800a8d4:	40010400 	.word	0x40010400
 800a8d8:	40014000 	.word	0x40014000
 800a8dc:	40014400 	.word	0x40014400
 800a8e0:	40014800 	.word	0x40014800
 800a8e4:	4000e000 	.word	0x4000e000
 800a8e8:	4000e400 	.word	0x4000e400

0800a8ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b087      	sub	sp, #28
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
 800a8f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a1b      	ldr	r3, [r3, #32]
 800a8fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6a1b      	ldr	r3, [r3, #32]
 800a900:	f023 0201 	bic.w	r2, r3, #1
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	699b      	ldr	r3, [r3, #24]
 800a912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a914:	68fa      	ldr	r2, [r7, #12]
 800a916:	4b37      	ldr	r3, [pc, #220]	@ (800a9f4 <TIM_OC1_SetConfig+0x108>)
 800a918:	4013      	ands	r3, r2
 800a91a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f023 0303 	bic.w	r3, r3, #3
 800a922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a92e:	697b      	ldr	r3, [r7, #20]
 800a930:	f023 0302 	bic.w	r3, r3, #2
 800a934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	689b      	ldr	r3, [r3, #8]
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	4313      	orrs	r3, r2
 800a93e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a2d      	ldr	r2, [pc, #180]	@ (800a9f8 <TIM_OC1_SetConfig+0x10c>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d00f      	beq.n	800a968 <TIM_OC1_SetConfig+0x7c>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a2c      	ldr	r2, [pc, #176]	@ (800a9fc <TIM_OC1_SetConfig+0x110>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d00b      	beq.n	800a968 <TIM_OC1_SetConfig+0x7c>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a2b      	ldr	r2, [pc, #172]	@ (800aa00 <TIM_OC1_SetConfig+0x114>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d007      	beq.n	800a968 <TIM_OC1_SetConfig+0x7c>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a2a      	ldr	r2, [pc, #168]	@ (800aa04 <TIM_OC1_SetConfig+0x118>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d003      	beq.n	800a968 <TIM_OC1_SetConfig+0x7c>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a29      	ldr	r2, [pc, #164]	@ (800aa08 <TIM_OC1_SetConfig+0x11c>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d10c      	bne.n	800a982 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	f023 0308 	bic.w	r3, r3, #8
 800a96e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	68db      	ldr	r3, [r3, #12]
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f023 0304 	bic.w	r3, r3, #4
 800a980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a1c      	ldr	r2, [pc, #112]	@ (800a9f8 <TIM_OC1_SetConfig+0x10c>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d00f      	beq.n	800a9aa <TIM_OC1_SetConfig+0xbe>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a1b      	ldr	r2, [pc, #108]	@ (800a9fc <TIM_OC1_SetConfig+0x110>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00b      	beq.n	800a9aa <TIM_OC1_SetConfig+0xbe>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a1a      	ldr	r2, [pc, #104]	@ (800aa00 <TIM_OC1_SetConfig+0x114>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d007      	beq.n	800a9aa <TIM_OC1_SetConfig+0xbe>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a19      	ldr	r2, [pc, #100]	@ (800aa04 <TIM_OC1_SetConfig+0x118>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d003      	beq.n	800a9aa <TIM_OC1_SetConfig+0xbe>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a18      	ldr	r2, [pc, #96]	@ (800aa08 <TIM_OC1_SetConfig+0x11c>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d111      	bne.n	800a9ce <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a9b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	695b      	ldr	r3, [r3, #20]
 800a9be:	693a      	ldr	r2, [r7, #16]
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	693a      	ldr	r2, [r7, #16]
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68fa      	ldr	r2, [r7, #12]
 800a9d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	621a      	str	r2, [r3, #32]
}
 800a9e8:	bf00      	nop
 800a9ea:	371c      	adds	r7, #28
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f2:	4770      	bx	lr
 800a9f4:	fffeff8f 	.word	0xfffeff8f
 800a9f8:	40010000 	.word	0x40010000
 800a9fc:	40010400 	.word	0x40010400
 800aa00:	40014000 	.word	0x40014000
 800aa04:	40014400 	.word	0x40014400
 800aa08:	40014800 	.word	0x40014800

0800aa0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b087      	sub	sp, #28
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6a1b      	ldr	r3, [r3, #32]
 800aa1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a1b      	ldr	r3, [r3, #32]
 800aa20:	f023 0210 	bic.w	r2, r3, #16
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	699b      	ldr	r3, [r3, #24]
 800aa32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aa34:	68fa      	ldr	r2, [r7, #12]
 800aa36:	4b34      	ldr	r3, [pc, #208]	@ (800ab08 <TIM_OC2_SetConfig+0xfc>)
 800aa38:	4013      	ands	r3, r2
 800aa3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	021b      	lsls	r3, r3, #8
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aa50:	697b      	ldr	r3, [r7, #20]
 800aa52:	f023 0320 	bic.w	r3, r3, #32
 800aa56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	011b      	lsls	r3, r3, #4
 800aa5e:	697a      	ldr	r2, [r7, #20]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	4a29      	ldr	r2, [pc, #164]	@ (800ab0c <TIM_OC2_SetConfig+0x100>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d003      	beq.n	800aa74 <TIM_OC2_SetConfig+0x68>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	4a28      	ldr	r2, [pc, #160]	@ (800ab10 <TIM_OC2_SetConfig+0x104>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d10d      	bne.n	800aa90 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	68db      	ldr	r3, [r3, #12]
 800aa80:	011b      	lsls	r3, r3, #4
 800aa82:	697a      	ldr	r2, [r7, #20]
 800aa84:	4313      	orrs	r3, r2
 800aa86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa8e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	4a1e      	ldr	r2, [pc, #120]	@ (800ab0c <TIM_OC2_SetConfig+0x100>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d00f      	beq.n	800aab8 <TIM_OC2_SetConfig+0xac>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	4a1d      	ldr	r2, [pc, #116]	@ (800ab10 <TIM_OC2_SetConfig+0x104>)
 800aa9c:	4293      	cmp	r3, r2
 800aa9e:	d00b      	beq.n	800aab8 <TIM_OC2_SetConfig+0xac>
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	4a1c      	ldr	r2, [pc, #112]	@ (800ab14 <TIM_OC2_SetConfig+0x108>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d007      	beq.n	800aab8 <TIM_OC2_SetConfig+0xac>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	4a1b      	ldr	r2, [pc, #108]	@ (800ab18 <TIM_OC2_SetConfig+0x10c>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d003      	beq.n	800aab8 <TIM_OC2_SetConfig+0xac>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	4a1a      	ldr	r2, [pc, #104]	@ (800ab1c <TIM_OC2_SetConfig+0x110>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d113      	bne.n	800aae0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aabe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aac0:	693b      	ldr	r3, [r7, #16]
 800aac2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aac6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	695b      	ldr	r3, [r3, #20]
 800aacc:	009b      	lsls	r3, r3, #2
 800aace:	693a      	ldr	r2, [r7, #16]
 800aad0:	4313      	orrs	r3, r2
 800aad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	699b      	ldr	r3, [r3, #24]
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	693a      	ldr	r2, [r7, #16]
 800aadc:	4313      	orrs	r3, r2
 800aade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	68fa      	ldr	r2, [r7, #12]
 800aaea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	685a      	ldr	r2, [r3, #4]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	697a      	ldr	r2, [r7, #20]
 800aaf8:	621a      	str	r2, [r3, #32]
}
 800aafa:	bf00      	nop
 800aafc:	371c      	adds	r7, #28
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	feff8fff 	.word	0xfeff8fff
 800ab0c:	40010000 	.word	0x40010000
 800ab10:	40010400 	.word	0x40010400
 800ab14:	40014000 	.word	0x40014000
 800ab18:	40014400 	.word	0x40014400
 800ab1c:	40014800 	.word	0x40014800

0800ab20 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b087      	sub	sp, #28
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
 800ab28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6a1b      	ldr	r3, [r3, #32]
 800ab2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6a1b      	ldr	r3, [r3, #32]
 800ab34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	69db      	ldr	r3, [r3, #28]
 800ab46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab48:	68fa      	ldr	r2, [r7, #12]
 800ab4a:	4b33      	ldr	r3, [pc, #204]	@ (800ac18 <TIM_OC3_SetConfig+0xf8>)
 800ab4c:	4013      	ands	r3, r2
 800ab4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	f023 0303 	bic.w	r3, r3, #3
 800ab56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	68fa      	ldr	r2, [r7, #12]
 800ab5e:	4313      	orrs	r3, r2
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ab68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	689b      	ldr	r3, [r3, #8]
 800ab6e:	021b      	lsls	r3, r3, #8
 800ab70:	697a      	ldr	r2, [r7, #20]
 800ab72:	4313      	orrs	r3, r2
 800ab74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	4a28      	ldr	r2, [pc, #160]	@ (800ac1c <TIM_OC3_SetConfig+0xfc>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d003      	beq.n	800ab86 <TIM_OC3_SetConfig+0x66>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4a27      	ldr	r2, [pc, #156]	@ (800ac20 <TIM_OC3_SetConfig+0x100>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d10d      	bne.n	800aba2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ab8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	021b      	lsls	r3, r3, #8
 800ab94:	697a      	ldr	r2, [r7, #20]
 800ab96:	4313      	orrs	r3, r2
 800ab98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aba0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	4a1d      	ldr	r2, [pc, #116]	@ (800ac1c <TIM_OC3_SetConfig+0xfc>)
 800aba6:	4293      	cmp	r3, r2
 800aba8:	d00f      	beq.n	800abca <TIM_OC3_SetConfig+0xaa>
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	4a1c      	ldr	r2, [pc, #112]	@ (800ac20 <TIM_OC3_SetConfig+0x100>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	d00b      	beq.n	800abca <TIM_OC3_SetConfig+0xaa>
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a1b      	ldr	r2, [pc, #108]	@ (800ac24 <TIM_OC3_SetConfig+0x104>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d007      	beq.n	800abca <TIM_OC3_SetConfig+0xaa>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4a1a      	ldr	r2, [pc, #104]	@ (800ac28 <TIM_OC3_SetConfig+0x108>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d003      	beq.n	800abca <TIM_OC3_SetConfig+0xaa>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a19      	ldr	r2, [pc, #100]	@ (800ac2c <TIM_OC3_SetConfig+0x10c>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d113      	bne.n	800abf2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800abd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800abd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	695b      	ldr	r3, [r3, #20]
 800abde:	011b      	lsls	r3, r3, #4
 800abe0:	693a      	ldr	r2, [r7, #16]
 800abe2:	4313      	orrs	r3, r2
 800abe4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	699b      	ldr	r3, [r3, #24]
 800abea:	011b      	lsls	r3, r3, #4
 800abec:	693a      	ldr	r2, [r7, #16]
 800abee:	4313      	orrs	r3, r2
 800abf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	693a      	ldr	r2, [r7, #16]
 800abf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	68fa      	ldr	r2, [r7, #12]
 800abfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	685a      	ldr	r2, [r3, #4]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	697a      	ldr	r2, [r7, #20]
 800ac0a:	621a      	str	r2, [r3, #32]
}
 800ac0c:	bf00      	nop
 800ac0e:	371c      	adds	r7, #28
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr
 800ac18:	fffeff8f 	.word	0xfffeff8f
 800ac1c:	40010000 	.word	0x40010000
 800ac20:	40010400 	.word	0x40010400
 800ac24:	40014000 	.word	0x40014000
 800ac28:	40014400 	.word	0x40014400
 800ac2c:	40014800 	.word	0x40014800

0800ac30 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b087      	sub	sp, #28
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6a1b      	ldr	r3, [r3, #32]
 800ac3e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6a1b      	ldr	r3, [r3, #32]
 800ac44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	69db      	ldr	r3, [r3, #28]
 800ac56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac58:	68fa      	ldr	r2, [r7, #12]
 800ac5a:	4b24      	ldr	r3, [pc, #144]	@ (800acec <TIM_OC4_SetConfig+0xbc>)
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac66:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	021b      	lsls	r3, r3, #8
 800ac6e:	68fa      	ldr	r2, [r7, #12]
 800ac70:	4313      	orrs	r3, r2
 800ac72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ac7a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	031b      	lsls	r3, r3, #12
 800ac82:	693a      	ldr	r2, [r7, #16]
 800ac84:	4313      	orrs	r3, r2
 800ac86:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	4a19      	ldr	r2, [pc, #100]	@ (800acf0 <TIM_OC4_SetConfig+0xc0>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d00f      	beq.n	800acb0 <TIM_OC4_SetConfig+0x80>
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a18      	ldr	r2, [pc, #96]	@ (800acf4 <TIM_OC4_SetConfig+0xc4>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d00b      	beq.n	800acb0 <TIM_OC4_SetConfig+0x80>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a17      	ldr	r2, [pc, #92]	@ (800acf8 <TIM_OC4_SetConfig+0xc8>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d007      	beq.n	800acb0 <TIM_OC4_SetConfig+0x80>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	4a16      	ldr	r2, [pc, #88]	@ (800acfc <TIM_OC4_SetConfig+0xcc>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d003      	beq.n	800acb0 <TIM_OC4_SetConfig+0x80>
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a15      	ldr	r2, [pc, #84]	@ (800ad00 <TIM_OC4_SetConfig+0xd0>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d109      	bne.n	800acc4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800acb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	695b      	ldr	r3, [r3, #20]
 800acbc:	019b      	lsls	r3, r3, #6
 800acbe:	697a      	ldr	r2, [r7, #20]
 800acc0:	4313      	orrs	r3, r2
 800acc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	697a      	ldr	r2, [r7, #20]
 800acc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	68fa      	ldr	r2, [r7, #12]
 800acce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800acd0:	683b      	ldr	r3, [r7, #0]
 800acd2:	685a      	ldr	r2, [r3, #4]
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	693a      	ldr	r2, [r7, #16]
 800acdc:	621a      	str	r2, [r3, #32]
}
 800acde:	bf00      	nop
 800ace0:	371c      	adds	r7, #28
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr
 800acea:	bf00      	nop
 800acec:	feff8fff 	.word	0xfeff8fff
 800acf0:	40010000 	.word	0x40010000
 800acf4:	40010400 	.word	0x40010400
 800acf8:	40014000 	.word	0x40014000
 800acfc:	40014400 	.word	0x40014400
 800ad00:	40014800 	.word	0x40014800

0800ad04 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b087      	sub	sp, #28
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6a1b      	ldr	r3, [r3, #32]
 800ad12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6a1b      	ldr	r3, [r3, #32]
 800ad18:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4b21      	ldr	r3, [pc, #132]	@ (800adb4 <TIM_OC5_SetConfig+0xb0>)
 800ad30:	4013      	ands	r3, r2
 800ad32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	68fa      	ldr	r2, [r7, #12]
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ad44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	041b      	lsls	r3, r3, #16
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a18      	ldr	r2, [pc, #96]	@ (800adb8 <TIM_OC5_SetConfig+0xb4>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d00f      	beq.n	800ad7a <TIM_OC5_SetConfig+0x76>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a17      	ldr	r2, [pc, #92]	@ (800adbc <TIM_OC5_SetConfig+0xb8>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d00b      	beq.n	800ad7a <TIM_OC5_SetConfig+0x76>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a16      	ldr	r2, [pc, #88]	@ (800adc0 <TIM_OC5_SetConfig+0xbc>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d007      	beq.n	800ad7a <TIM_OC5_SetConfig+0x76>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a15      	ldr	r2, [pc, #84]	@ (800adc4 <TIM_OC5_SetConfig+0xc0>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d003      	beq.n	800ad7a <TIM_OC5_SetConfig+0x76>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a14      	ldr	r2, [pc, #80]	@ (800adc8 <TIM_OC5_SetConfig+0xc4>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d109      	bne.n	800ad8e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ad80:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	021b      	lsls	r3, r3, #8
 800ad88:	697a      	ldr	r2, [r7, #20]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	697a      	ldr	r2, [r7, #20]
 800ad92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	685a      	ldr	r2, [r3, #4]
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	693a      	ldr	r2, [r7, #16]
 800ada6:	621a      	str	r2, [r3, #32]
}
 800ada8:	bf00      	nop
 800adaa:	371c      	adds	r7, #28
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr
 800adb4:	fffeff8f 	.word	0xfffeff8f
 800adb8:	40010000 	.word	0x40010000
 800adbc:	40010400 	.word	0x40010400
 800adc0:	40014000 	.word	0x40014000
 800adc4:	40014400 	.word	0x40014400
 800adc8:	40014800 	.word	0x40014800

0800adcc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800adcc:	b480      	push	{r7}
 800adce:	b087      	sub	sp, #28
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
 800add4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6a1b      	ldr	r3, [r3, #32]
 800adda:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6a1b      	ldr	r3, [r3, #32]
 800ade0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	685b      	ldr	r3, [r3, #4]
 800adec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800adf4:	68fa      	ldr	r2, [r7, #12]
 800adf6:	4b22      	ldr	r3, [pc, #136]	@ (800ae80 <TIM_OC6_SetConfig+0xb4>)
 800adf8:	4013      	ands	r3, r2
 800adfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	021b      	lsls	r3, r3, #8
 800ae02:	68fa      	ldr	r2, [r7, #12]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ae08:	693b      	ldr	r3, [r7, #16]
 800ae0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ae0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ae10:	683b      	ldr	r3, [r7, #0]
 800ae12:	689b      	ldr	r3, [r3, #8]
 800ae14:	051b      	lsls	r3, r3, #20
 800ae16:	693a      	ldr	r2, [r7, #16]
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a19      	ldr	r2, [pc, #100]	@ (800ae84 <TIM_OC6_SetConfig+0xb8>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d00f      	beq.n	800ae44 <TIM_OC6_SetConfig+0x78>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a18      	ldr	r2, [pc, #96]	@ (800ae88 <TIM_OC6_SetConfig+0xbc>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d00b      	beq.n	800ae44 <TIM_OC6_SetConfig+0x78>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4a17      	ldr	r2, [pc, #92]	@ (800ae8c <TIM_OC6_SetConfig+0xc0>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d007      	beq.n	800ae44 <TIM_OC6_SetConfig+0x78>
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	4a16      	ldr	r2, [pc, #88]	@ (800ae90 <TIM_OC6_SetConfig+0xc4>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d003      	beq.n	800ae44 <TIM_OC6_SetConfig+0x78>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a15      	ldr	r2, [pc, #84]	@ (800ae94 <TIM_OC6_SetConfig+0xc8>)
 800ae40:	4293      	cmp	r3, r2
 800ae42:	d109      	bne.n	800ae58 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ae44:	697b      	ldr	r3, [r7, #20]
 800ae46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ae4a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ae4c:	683b      	ldr	r3, [r7, #0]
 800ae4e:	695b      	ldr	r3, [r3, #20]
 800ae50:	029b      	lsls	r3, r3, #10
 800ae52:	697a      	ldr	r2, [r7, #20]
 800ae54:	4313      	orrs	r3, r2
 800ae56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	68fa      	ldr	r2, [r7, #12]
 800ae62:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ae64:	683b      	ldr	r3, [r7, #0]
 800ae66:	685a      	ldr	r2, [r3, #4]
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	693a      	ldr	r2, [r7, #16]
 800ae70:	621a      	str	r2, [r3, #32]
}
 800ae72:	bf00      	nop
 800ae74:	371c      	adds	r7, #28
 800ae76:	46bd      	mov	sp, r7
 800ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	feff8fff 	.word	0xfeff8fff
 800ae84:	40010000 	.word	0x40010000
 800ae88:	40010400 	.word	0x40010400
 800ae8c:	40014000 	.word	0x40014000
 800ae90:	40014400 	.word	0x40014400
 800ae94:	40014800 	.word	0x40014800

0800ae98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d101      	bne.n	800aeb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aeac:	2302      	movs	r3, #2
 800aeae:	e077      	b.n	800afa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2202      	movs	r2, #2
 800aebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a35      	ldr	r2, [pc, #212]	@ (800afac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d004      	beq.n	800aee4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a34      	ldr	r2, [pc, #208]	@ (800afb0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d108      	bne.n	800aef6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800aeea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	68fa      	ldr	r2, [r7, #12]
 800aef2:	4313      	orrs	r3, r2
 800aef4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aefc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	4313      	orrs	r3, r2
 800af06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	68fa      	ldr	r2, [r7, #12]
 800af0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4a25      	ldr	r2, [pc, #148]	@ (800afac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d02c      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af22:	d027      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a22      	ldr	r2, [pc, #136]	@ (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d022      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a21      	ldr	r2, [pc, #132]	@ (800afb8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d01d      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a1f      	ldr	r2, [pc, #124]	@ (800afbc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d018      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a1a      	ldr	r2, [pc, #104]	@ (800afb0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d013      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4a1b      	ldr	r2, [pc, #108]	@ (800afc0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d00e      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	4a1a      	ldr	r2, [pc, #104]	@ (800afc4 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d009      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4a18      	ldr	r2, [pc, #96]	@ (800afc8 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d004      	beq.n	800af74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	4a17      	ldr	r2, [pc, #92]	@ (800afcc <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d10c      	bne.n	800af8e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	689b      	ldr	r3, [r3, #8]
 800af80:	68ba      	ldr	r2, [r7, #8]
 800af82:	4313      	orrs	r3, r2
 800af84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2201      	movs	r2, #1
 800af92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800af9e:	2300      	movs	r3, #0
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3714      	adds	r7, #20
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr
 800afac:	40010000 	.word	0x40010000
 800afb0:	40010400 	.word	0x40010400
 800afb4:	40000400 	.word	0x40000400
 800afb8:	40000800 	.word	0x40000800
 800afbc:	40000c00 	.word	0x40000c00
 800afc0:	40001800 	.word	0x40001800
 800afc4:	40014000 	.word	0x40014000
 800afc8:	4000e000 	.word	0x4000e000
 800afcc:	4000e400 	.word	0x4000e400

0800afd0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b085      	sub	sp, #20
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800afda:	2300      	movs	r3, #0
 800afdc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d101      	bne.n	800afec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800afe8:	2302      	movs	r3, #2
 800afea:	e073      	b.n	800b0d4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	4313      	orrs	r3, r2
 800b000:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	4313      	orrs	r3, r2
 800b00e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	4313      	orrs	r3, r2
 800b01c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4313      	orrs	r3, r2
 800b02a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	4313      	orrs	r3, r2
 800b038:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	695b      	ldr	r3, [r3, #20]
 800b044:	4313      	orrs	r3, r2
 800b046:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b052:	4313      	orrs	r3, r2
 800b054:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	699b      	ldr	r3, [r3, #24]
 800b060:	041b      	lsls	r3, r3, #16
 800b062:	4313      	orrs	r3, r2
 800b064:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	69db      	ldr	r3, [r3, #28]
 800b070:	4313      	orrs	r3, r2
 800b072:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a19      	ldr	r2, [pc, #100]	@ (800b0e0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d004      	beq.n	800b088 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4a18      	ldr	r2, [pc, #96]	@ (800b0e4 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800b084:	4293      	cmp	r3, r2
 800b086:	d11c      	bne.n	800b0c2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b08e:	683b      	ldr	r3, [r7, #0]
 800b090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b092:	051b      	lsls	r3, r3, #20
 800b094:	4313      	orrs	r3, r2
 800b096:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	6a1b      	ldr	r3, [r3, #32]
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	68fa      	ldr	r2, [r7, #12]
 800b0c8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b0d2:	2300      	movs	r3, #0
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3714      	adds	r7, #20
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr
 800b0e0:	40010000 	.word	0x40010000
 800b0e4:	40010400 	.word	0x40010400

0800b0e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b082      	sub	sp, #8
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d101      	bne.n	800b0fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	e042      	b.n	800b180 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b100:	2b00      	cmp	r3, #0
 800b102:	d106      	bne.n	800b112 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f7f6 fe39 	bl	8001d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2224      	movs	r2, #36	@ 0x24
 800b116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f022 0201 	bic.w	r2, r2, #1
 800b128:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d002      	beq.n	800b138 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fe94 	bl	800be60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 f825 	bl	800b188 <UART_SetConfig>
 800b13e:	4603      	mov	r3, r0
 800b140:	2b01      	cmp	r3, #1
 800b142:	d101      	bne.n	800b148 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	e01b      	b.n	800b180 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	685a      	ldr	r2, [r3, #4]
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b156:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	689a      	ldr	r2, [r3, #8]
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b166:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f042 0201 	orr.w	r2, r2, #1
 800b176:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 ff13 	bl	800bfa4 <UART_CheckIdleState>
 800b17e:	4603      	mov	r3, r0
}
 800b180:	4618      	mov	r0, r3
 800b182:	3708      	adds	r7, #8
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}

0800b188 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b188:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b18c:	b092      	sub	sp, #72	@ 0x48
 800b18e:	af00      	add	r7, sp, #0
 800b190:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	689a      	ldr	r2, [r3, #8]
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	691b      	ldr	r3, [r3, #16]
 800b1a0:	431a      	orrs	r2, r3
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	695b      	ldr	r3, [r3, #20]
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	697b      	ldr	r3, [r7, #20]
 800b1aa:	69db      	ldr	r3, [r3, #28]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b1b0:	697b      	ldr	r3, [r7, #20]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	681a      	ldr	r2, [r3, #0]
 800b1b6:	4bbe      	ldr	r3, [pc, #760]	@ (800b4b0 <UART_SetConfig+0x328>)
 800b1b8:	4013      	ands	r3, r2
 800b1ba:	697a      	ldr	r2, [r7, #20]
 800b1bc:	6812      	ldr	r2, [r2, #0]
 800b1be:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b1c0:	430b      	orrs	r3, r1
 800b1c2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b1c4:	697b      	ldr	r3, [r7, #20]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b1ce:	697b      	ldr	r3, [r7, #20]
 800b1d0:	68da      	ldr	r2, [r3, #12]
 800b1d2:	697b      	ldr	r3, [r7, #20]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	430a      	orrs	r2, r1
 800b1d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	699b      	ldr	r3, [r3, #24]
 800b1de:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	4ab3      	ldr	r2, [pc, #716]	@ (800b4b4 <UART_SetConfig+0x32c>)
 800b1e6:	4293      	cmp	r3, r2
 800b1e8:	d004      	beq.n	800b1f4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	6a1b      	ldr	r3, [r3, #32]
 800b1ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1f0:	4313      	orrs	r3, r2
 800b1f2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	689a      	ldr	r2, [r3, #8]
 800b1fa:	4baf      	ldr	r3, [pc, #700]	@ (800b4b8 <UART_SetConfig+0x330>)
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	697a      	ldr	r2, [r7, #20]
 800b200:	6812      	ldr	r2, [r2, #0]
 800b202:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b204:	430b      	orrs	r3, r1
 800b206:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b20e:	f023 010f 	bic.w	r1, r3, #15
 800b212:	697b      	ldr	r3, [r7, #20]
 800b214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	430a      	orrs	r2, r1
 800b21c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	4aa6      	ldr	r2, [pc, #664]	@ (800b4bc <UART_SetConfig+0x334>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d177      	bne.n	800b318 <UART_SetConfig+0x190>
 800b228:	4ba5      	ldr	r3, [pc, #660]	@ (800b4c0 <UART_SetConfig+0x338>)
 800b22a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b22c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b230:	2b28      	cmp	r3, #40	@ 0x28
 800b232:	d86d      	bhi.n	800b310 <UART_SetConfig+0x188>
 800b234:	a201      	add	r2, pc, #4	@ (adr r2, 800b23c <UART_SetConfig+0xb4>)
 800b236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23a:	bf00      	nop
 800b23c:	0800b2e1 	.word	0x0800b2e1
 800b240:	0800b311 	.word	0x0800b311
 800b244:	0800b311 	.word	0x0800b311
 800b248:	0800b311 	.word	0x0800b311
 800b24c:	0800b311 	.word	0x0800b311
 800b250:	0800b311 	.word	0x0800b311
 800b254:	0800b311 	.word	0x0800b311
 800b258:	0800b311 	.word	0x0800b311
 800b25c:	0800b2e9 	.word	0x0800b2e9
 800b260:	0800b311 	.word	0x0800b311
 800b264:	0800b311 	.word	0x0800b311
 800b268:	0800b311 	.word	0x0800b311
 800b26c:	0800b311 	.word	0x0800b311
 800b270:	0800b311 	.word	0x0800b311
 800b274:	0800b311 	.word	0x0800b311
 800b278:	0800b311 	.word	0x0800b311
 800b27c:	0800b2f1 	.word	0x0800b2f1
 800b280:	0800b311 	.word	0x0800b311
 800b284:	0800b311 	.word	0x0800b311
 800b288:	0800b311 	.word	0x0800b311
 800b28c:	0800b311 	.word	0x0800b311
 800b290:	0800b311 	.word	0x0800b311
 800b294:	0800b311 	.word	0x0800b311
 800b298:	0800b311 	.word	0x0800b311
 800b29c:	0800b2f9 	.word	0x0800b2f9
 800b2a0:	0800b311 	.word	0x0800b311
 800b2a4:	0800b311 	.word	0x0800b311
 800b2a8:	0800b311 	.word	0x0800b311
 800b2ac:	0800b311 	.word	0x0800b311
 800b2b0:	0800b311 	.word	0x0800b311
 800b2b4:	0800b311 	.word	0x0800b311
 800b2b8:	0800b311 	.word	0x0800b311
 800b2bc:	0800b301 	.word	0x0800b301
 800b2c0:	0800b311 	.word	0x0800b311
 800b2c4:	0800b311 	.word	0x0800b311
 800b2c8:	0800b311 	.word	0x0800b311
 800b2cc:	0800b311 	.word	0x0800b311
 800b2d0:	0800b311 	.word	0x0800b311
 800b2d4:	0800b311 	.word	0x0800b311
 800b2d8:	0800b311 	.word	0x0800b311
 800b2dc:	0800b309 	.word	0x0800b309
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e6:	e326      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b2e8:	2304      	movs	r3, #4
 800b2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ee:	e322      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b2f0:	2308      	movs	r3, #8
 800b2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f6:	e31e      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b2f8:	2310      	movs	r3, #16
 800b2fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2fe:	e31a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b300:	2320      	movs	r3, #32
 800b302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b306:	e316      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b308:	2340      	movs	r3, #64	@ 0x40
 800b30a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b30e:	e312      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b310:	2380      	movs	r3, #128	@ 0x80
 800b312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b316:	e30e      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4a69      	ldr	r2, [pc, #420]	@ (800b4c4 <UART_SetConfig+0x33c>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d130      	bne.n	800b384 <UART_SetConfig+0x1fc>
 800b322:	4b67      	ldr	r3, [pc, #412]	@ (800b4c0 <UART_SetConfig+0x338>)
 800b324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	2b05      	cmp	r3, #5
 800b32c:	d826      	bhi.n	800b37c <UART_SetConfig+0x1f4>
 800b32e:	a201      	add	r2, pc, #4	@ (adr r2, 800b334 <UART_SetConfig+0x1ac>)
 800b330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b334:	0800b34d 	.word	0x0800b34d
 800b338:	0800b355 	.word	0x0800b355
 800b33c:	0800b35d 	.word	0x0800b35d
 800b340:	0800b365 	.word	0x0800b365
 800b344:	0800b36d 	.word	0x0800b36d
 800b348:	0800b375 	.word	0x0800b375
 800b34c:	2300      	movs	r3, #0
 800b34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b352:	e2f0      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b354:	2304      	movs	r3, #4
 800b356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b35a:	e2ec      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b35c:	2308      	movs	r3, #8
 800b35e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b362:	e2e8      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b364:	2310      	movs	r3, #16
 800b366:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b36a:	e2e4      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b36c:	2320      	movs	r3, #32
 800b36e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b372:	e2e0      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b374:	2340      	movs	r3, #64	@ 0x40
 800b376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b37a:	e2dc      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b37c:	2380      	movs	r3, #128	@ 0x80
 800b37e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b382:	e2d8      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	4a4f      	ldr	r2, [pc, #316]	@ (800b4c8 <UART_SetConfig+0x340>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d130      	bne.n	800b3f0 <UART_SetConfig+0x268>
 800b38e:	4b4c      	ldr	r3, [pc, #304]	@ (800b4c0 <UART_SetConfig+0x338>)
 800b390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b392:	f003 0307 	and.w	r3, r3, #7
 800b396:	2b05      	cmp	r3, #5
 800b398:	d826      	bhi.n	800b3e8 <UART_SetConfig+0x260>
 800b39a:	a201      	add	r2, pc, #4	@ (adr r2, 800b3a0 <UART_SetConfig+0x218>)
 800b39c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a0:	0800b3b9 	.word	0x0800b3b9
 800b3a4:	0800b3c1 	.word	0x0800b3c1
 800b3a8:	0800b3c9 	.word	0x0800b3c9
 800b3ac:	0800b3d1 	.word	0x0800b3d1
 800b3b0:	0800b3d9 	.word	0x0800b3d9
 800b3b4:	0800b3e1 	.word	0x0800b3e1
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3be:	e2ba      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3c0:	2304      	movs	r3, #4
 800b3c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3c6:	e2b6      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3c8:	2308      	movs	r3, #8
 800b3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ce:	e2b2      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3d0:	2310      	movs	r3, #16
 800b3d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3d6:	e2ae      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3d8:	2320      	movs	r3, #32
 800b3da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3de:	e2aa      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3e0:	2340      	movs	r3, #64	@ 0x40
 800b3e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3e6:	e2a6      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3e8:	2380      	movs	r3, #128	@ 0x80
 800b3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ee:	e2a2      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a35      	ldr	r2, [pc, #212]	@ (800b4cc <UART_SetConfig+0x344>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d130      	bne.n	800b45c <UART_SetConfig+0x2d4>
 800b3fa:	4b31      	ldr	r3, [pc, #196]	@ (800b4c0 <UART_SetConfig+0x338>)
 800b3fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3fe:	f003 0307 	and.w	r3, r3, #7
 800b402:	2b05      	cmp	r3, #5
 800b404:	d826      	bhi.n	800b454 <UART_SetConfig+0x2cc>
 800b406:	a201      	add	r2, pc, #4	@ (adr r2, 800b40c <UART_SetConfig+0x284>)
 800b408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40c:	0800b425 	.word	0x0800b425
 800b410:	0800b42d 	.word	0x0800b42d
 800b414:	0800b435 	.word	0x0800b435
 800b418:	0800b43d 	.word	0x0800b43d
 800b41c:	0800b445 	.word	0x0800b445
 800b420:	0800b44d 	.word	0x0800b44d
 800b424:	2300      	movs	r3, #0
 800b426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b42a:	e284      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b42c:	2304      	movs	r3, #4
 800b42e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b432:	e280      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b434:	2308      	movs	r3, #8
 800b436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b43a:	e27c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b43c:	2310      	movs	r3, #16
 800b43e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b442:	e278      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b444:	2320      	movs	r3, #32
 800b446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b44a:	e274      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b44c:	2340      	movs	r3, #64	@ 0x40
 800b44e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b452:	e270      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b454:	2380      	movs	r3, #128	@ 0x80
 800b456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45a:	e26c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a1b      	ldr	r2, [pc, #108]	@ (800b4d0 <UART_SetConfig+0x348>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d142      	bne.n	800b4ec <UART_SetConfig+0x364>
 800b466:	4b16      	ldr	r3, [pc, #88]	@ (800b4c0 <UART_SetConfig+0x338>)
 800b468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b46a:	f003 0307 	and.w	r3, r3, #7
 800b46e:	2b05      	cmp	r3, #5
 800b470:	d838      	bhi.n	800b4e4 <UART_SetConfig+0x35c>
 800b472:	a201      	add	r2, pc, #4	@ (adr r2, 800b478 <UART_SetConfig+0x2f0>)
 800b474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b478:	0800b491 	.word	0x0800b491
 800b47c:	0800b499 	.word	0x0800b499
 800b480:	0800b4a1 	.word	0x0800b4a1
 800b484:	0800b4a9 	.word	0x0800b4a9
 800b488:	0800b4d5 	.word	0x0800b4d5
 800b48c:	0800b4dd 	.word	0x0800b4dd
 800b490:	2300      	movs	r3, #0
 800b492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b496:	e24e      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b498:	2304      	movs	r3, #4
 800b49a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b49e:	e24a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4a0:	2308      	movs	r3, #8
 800b4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4a6:	e246      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4a8:	2310      	movs	r3, #16
 800b4aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ae:	e242      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4b0:	cfff69f3 	.word	0xcfff69f3
 800b4b4:	58000c00 	.word	0x58000c00
 800b4b8:	11fff4ff 	.word	0x11fff4ff
 800b4bc:	40011000 	.word	0x40011000
 800b4c0:	58024400 	.word	0x58024400
 800b4c4:	40004400 	.word	0x40004400
 800b4c8:	40004800 	.word	0x40004800
 800b4cc:	40004c00 	.word	0x40004c00
 800b4d0:	40005000 	.word	0x40005000
 800b4d4:	2320      	movs	r3, #32
 800b4d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4da:	e22c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4dc:	2340      	movs	r3, #64	@ 0x40
 800b4de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4e2:	e228      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4e4:	2380      	movs	r3, #128	@ 0x80
 800b4e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ea:	e224      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4ab1      	ldr	r2, [pc, #708]	@ (800b7b8 <UART_SetConfig+0x630>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d176      	bne.n	800b5e4 <UART_SetConfig+0x45c>
 800b4f6:	4bb1      	ldr	r3, [pc, #708]	@ (800b7bc <UART_SetConfig+0x634>)
 800b4f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b4fe:	2b28      	cmp	r3, #40	@ 0x28
 800b500:	d86c      	bhi.n	800b5dc <UART_SetConfig+0x454>
 800b502:	a201      	add	r2, pc, #4	@ (adr r2, 800b508 <UART_SetConfig+0x380>)
 800b504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b508:	0800b5ad 	.word	0x0800b5ad
 800b50c:	0800b5dd 	.word	0x0800b5dd
 800b510:	0800b5dd 	.word	0x0800b5dd
 800b514:	0800b5dd 	.word	0x0800b5dd
 800b518:	0800b5dd 	.word	0x0800b5dd
 800b51c:	0800b5dd 	.word	0x0800b5dd
 800b520:	0800b5dd 	.word	0x0800b5dd
 800b524:	0800b5dd 	.word	0x0800b5dd
 800b528:	0800b5b5 	.word	0x0800b5b5
 800b52c:	0800b5dd 	.word	0x0800b5dd
 800b530:	0800b5dd 	.word	0x0800b5dd
 800b534:	0800b5dd 	.word	0x0800b5dd
 800b538:	0800b5dd 	.word	0x0800b5dd
 800b53c:	0800b5dd 	.word	0x0800b5dd
 800b540:	0800b5dd 	.word	0x0800b5dd
 800b544:	0800b5dd 	.word	0x0800b5dd
 800b548:	0800b5bd 	.word	0x0800b5bd
 800b54c:	0800b5dd 	.word	0x0800b5dd
 800b550:	0800b5dd 	.word	0x0800b5dd
 800b554:	0800b5dd 	.word	0x0800b5dd
 800b558:	0800b5dd 	.word	0x0800b5dd
 800b55c:	0800b5dd 	.word	0x0800b5dd
 800b560:	0800b5dd 	.word	0x0800b5dd
 800b564:	0800b5dd 	.word	0x0800b5dd
 800b568:	0800b5c5 	.word	0x0800b5c5
 800b56c:	0800b5dd 	.word	0x0800b5dd
 800b570:	0800b5dd 	.word	0x0800b5dd
 800b574:	0800b5dd 	.word	0x0800b5dd
 800b578:	0800b5dd 	.word	0x0800b5dd
 800b57c:	0800b5dd 	.word	0x0800b5dd
 800b580:	0800b5dd 	.word	0x0800b5dd
 800b584:	0800b5dd 	.word	0x0800b5dd
 800b588:	0800b5cd 	.word	0x0800b5cd
 800b58c:	0800b5dd 	.word	0x0800b5dd
 800b590:	0800b5dd 	.word	0x0800b5dd
 800b594:	0800b5dd 	.word	0x0800b5dd
 800b598:	0800b5dd 	.word	0x0800b5dd
 800b59c:	0800b5dd 	.word	0x0800b5dd
 800b5a0:	0800b5dd 	.word	0x0800b5dd
 800b5a4:	0800b5dd 	.word	0x0800b5dd
 800b5a8:	0800b5d5 	.word	0x0800b5d5
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e1c0      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5b4:	2304      	movs	r3, #4
 800b5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ba:	e1bc      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5bc:	2308      	movs	r3, #8
 800b5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5c2:	e1b8      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5c4:	2310      	movs	r3, #16
 800b5c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ca:	e1b4      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5cc:	2320      	movs	r3, #32
 800b5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d2:	e1b0      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5d4:	2340      	movs	r3, #64	@ 0x40
 800b5d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5da:	e1ac      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5dc:	2380      	movs	r3, #128	@ 0x80
 800b5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e2:	e1a8      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	4a75      	ldr	r2, [pc, #468]	@ (800b7c0 <UART_SetConfig+0x638>)
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d130      	bne.n	800b650 <UART_SetConfig+0x4c8>
 800b5ee:	4b73      	ldr	r3, [pc, #460]	@ (800b7bc <UART_SetConfig+0x634>)
 800b5f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5f2:	f003 0307 	and.w	r3, r3, #7
 800b5f6:	2b05      	cmp	r3, #5
 800b5f8:	d826      	bhi.n	800b648 <UART_SetConfig+0x4c0>
 800b5fa:	a201      	add	r2, pc, #4	@ (adr r2, 800b600 <UART_SetConfig+0x478>)
 800b5fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b600:	0800b619 	.word	0x0800b619
 800b604:	0800b621 	.word	0x0800b621
 800b608:	0800b629 	.word	0x0800b629
 800b60c:	0800b631 	.word	0x0800b631
 800b610:	0800b639 	.word	0x0800b639
 800b614:	0800b641 	.word	0x0800b641
 800b618:	2300      	movs	r3, #0
 800b61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61e:	e18a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b620:	2304      	movs	r3, #4
 800b622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b626:	e186      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b628:	2308      	movs	r3, #8
 800b62a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b62e:	e182      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b630:	2310      	movs	r3, #16
 800b632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b636:	e17e      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b638:	2320      	movs	r3, #32
 800b63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63e:	e17a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b640:	2340      	movs	r3, #64	@ 0x40
 800b642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b646:	e176      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b648:	2380      	movs	r3, #128	@ 0x80
 800b64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b64e:	e172      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b650:	697b      	ldr	r3, [r7, #20]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a5b      	ldr	r2, [pc, #364]	@ (800b7c4 <UART_SetConfig+0x63c>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d130      	bne.n	800b6bc <UART_SetConfig+0x534>
 800b65a:	4b58      	ldr	r3, [pc, #352]	@ (800b7bc <UART_SetConfig+0x634>)
 800b65c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b65e:	f003 0307 	and.w	r3, r3, #7
 800b662:	2b05      	cmp	r3, #5
 800b664:	d826      	bhi.n	800b6b4 <UART_SetConfig+0x52c>
 800b666:	a201      	add	r2, pc, #4	@ (adr r2, 800b66c <UART_SetConfig+0x4e4>)
 800b668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66c:	0800b685 	.word	0x0800b685
 800b670:	0800b68d 	.word	0x0800b68d
 800b674:	0800b695 	.word	0x0800b695
 800b678:	0800b69d 	.word	0x0800b69d
 800b67c:	0800b6a5 	.word	0x0800b6a5
 800b680:	0800b6ad 	.word	0x0800b6ad
 800b684:	2300      	movs	r3, #0
 800b686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b68a:	e154      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b68c:	2304      	movs	r3, #4
 800b68e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b692:	e150      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b694:	2308      	movs	r3, #8
 800b696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b69a:	e14c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b69c:	2310      	movs	r3, #16
 800b69e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a2:	e148      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b6a4:	2320      	movs	r3, #32
 800b6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6aa:	e144      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b6ac:	2340      	movs	r3, #64	@ 0x40
 800b6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b2:	e140      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b6b4:	2380      	movs	r3, #128	@ 0x80
 800b6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ba:	e13c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a41      	ldr	r2, [pc, #260]	@ (800b7c8 <UART_SetConfig+0x640>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	f040 8082 	bne.w	800b7cc <UART_SetConfig+0x644>
 800b6c8:	4b3c      	ldr	r3, [pc, #240]	@ (800b7bc <UART_SetConfig+0x634>)
 800b6ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b6d0:	2b28      	cmp	r3, #40	@ 0x28
 800b6d2:	d86d      	bhi.n	800b7b0 <UART_SetConfig+0x628>
 800b6d4:	a201      	add	r2, pc, #4	@ (adr r2, 800b6dc <UART_SetConfig+0x554>)
 800b6d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6da:	bf00      	nop
 800b6dc:	0800b781 	.word	0x0800b781
 800b6e0:	0800b7b1 	.word	0x0800b7b1
 800b6e4:	0800b7b1 	.word	0x0800b7b1
 800b6e8:	0800b7b1 	.word	0x0800b7b1
 800b6ec:	0800b7b1 	.word	0x0800b7b1
 800b6f0:	0800b7b1 	.word	0x0800b7b1
 800b6f4:	0800b7b1 	.word	0x0800b7b1
 800b6f8:	0800b7b1 	.word	0x0800b7b1
 800b6fc:	0800b789 	.word	0x0800b789
 800b700:	0800b7b1 	.word	0x0800b7b1
 800b704:	0800b7b1 	.word	0x0800b7b1
 800b708:	0800b7b1 	.word	0x0800b7b1
 800b70c:	0800b7b1 	.word	0x0800b7b1
 800b710:	0800b7b1 	.word	0x0800b7b1
 800b714:	0800b7b1 	.word	0x0800b7b1
 800b718:	0800b7b1 	.word	0x0800b7b1
 800b71c:	0800b791 	.word	0x0800b791
 800b720:	0800b7b1 	.word	0x0800b7b1
 800b724:	0800b7b1 	.word	0x0800b7b1
 800b728:	0800b7b1 	.word	0x0800b7b1
 800b72c:	0800b7b1 	.word	0x0800b7b1
 800b730:	0800b7b1 	.word	0x0800b7b1
 800b734:	0800b7b1 	.word	0x0800b7b1
 800b738:	0800b7b1 	.word	0x0800b7b1
 800b73c:	0800b799 	.word	0x0800b799
 800b740:	0800b7b1 	.word	0x0800b7b1
 800b744:	0800b7b1 	.word	0x0800b7b1
 800b748:	0800b7b1 	.word	0x0800b7b1
 800b74c:	0800b7b1 	.word	0x0800b7b1
 800b750:	0800b7b1 	.word	0x0800b7b1
 800b754:	0800b7b1 	.word	0x0800b7b1
 800b758:	0800b7b1 	.word	0x0800b7b1
 800b75c:	0800b7a1 	.word	0x0800b7a1
 800b760:	0800b7b1 	.word	0x0800b7b1
 800b764:	0800b7b1 	.word	0x0800b7b1
 800b768:	0800b7b1 	.word	0x0800b7b1
 800b76c:	0800b7b1 	.word	0x0800b7b1
 800b770:	0800b7b1 	.word	0x0800b7b1
 800b774:	0800b7b1 	.word	0x0800b7b1
 800b778:	0800b7b1 	.word	0x0800b7b1
 800b77c:	0800b7a9 	.word	0x0800b7a9
 800b780:	2301      	movs	r3, #1
 800b782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b786:	e0d6      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b788:	2304      	movs	r3, #4
 800b78a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b78e:	e0d2      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b790:	2308      	movs	r3, #8
 800b792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b796:	e0ce      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b798:	2310      	movs	r3, #16
 800b79a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b79e:	e0ca      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b7a0:	2320      	movs	r3, #32
 800b7a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7a6:	e0c6      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b7a8:	2340      	movs	r3, #64	@ 0x40
 800b7aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7ae:	e0c2      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b7b0:	2380      	movs	r3, #128	@ 0x80
 800b7b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7b6:	e0be      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b7b8:	40011400 	.word	0x40011400
 800b7bc:	58024400 	.word	0x58024400
 800b7c0:	40007800 	.word	0x40007800
 800b7c4:	40007c00 	.word	0x40007c00
 800b7c8:	40011800 	.word	0x40011800
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	4aad      	ldr	r2, [pc, #692]	@ (800ba88 <UART_SetConfig+0x900>)
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	d176      	bne.n	800b8c4 <UART_SetConfig+0x73c>
 800b7d6:	4bad      	ldr	r3, [pc, #692]	@ (800ba8c <UART_SetConfig+0x904>)
 800b7d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b7de:	2b28      	cmp	r3, #40	@ 0x28
 800b7e0:	d86c      	bhi.n	800b8bc <UART_SetConfig+0x734>
 800b7e2:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e8 <UART_SetConfig+0x660>)
 800b7e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e8:	0800b88d 	.word	0x0800b88d
 800b7ec:	0800b8bd 	.word	0x0800b8bd
 800b7f0:	0800b8bd 	.word	0x0800b8bd
 800b7f4:	0800b8bd 	.word	0x0800b8bd
 800b7f8:	0800b8bd 	.word	0x0800b8bd
 800b7fc:	0800b8bd 	.word	0x0800b8bd
 800b800:	0800b8bd 	.word	0x0800b8bd
 800b804:	0800b8bd 	.word	0x0800b8bd
 800b808:	0800b895 	.word	0x0800b895
 800b80c:	0800b8bd 	.word	0x0800b8bd
 800b810:	0800b8bd 	.word	0x0800b8bd
 800b814:	0800b8bd 	.word	0x0800b8bd
 800b818:	0800b8bd 	.word	0x0800b8bd
 800b81c:	0800b8bd 	.word	0x0800b8bd
 800b820:	0800b8bd 	.word	0x0800b8bd
 800b824:	0800b8bd 	.word	0x0800b8bd
 800b828:	0800b89d 	.word	0x0800b89d
 800b82c:	0800b8bd 	.word	0x0800b8bd
 800b830:	0800b8bd 	.word	0x0800b8bd
 800b834:	0800b8bd 	.word	0x0800b8bd
 800b838:	0800b8bd 	.word	0x0800b8bd
 800b83c:	0800b8bd 	.word	0x0800b8bd
 800b840:	0800b8bd 	.word	0x0800b8bd
 800b844:	0800b8bd 	.word	0x0800b8bd
 800b848:	0800b8a5 	.word	0x0800b8a5
 800b84c:	0800b8bd 	.word	0x0800b8bd
 800b850:	0800b8bd 	.word	0x0800b8bd
 800b854:	0800b8bd 	.word	0x0800b8bd
 800b858:	0800b8bd 	.word	0x0800b8bd
 800b85c:	0800b8bd 	.word	0x0800b8bd
 800b860:	0800b8bd 	.word	0x0800b8bd
 800b864:	0800b8bd 	.word	0x0800b8bd
 800b868:	0800b8ad 	.word	0x0800b8ad
 800b86c:	0800b8bd 	.word	0x0800b8bd
 800b870:	0800b8bd 	.word	0x0800b8bd
 800b874:	0800b8bd 	.word	0x0800b8bd
 800b878:	0800b8bd 	.word	0x0800b8bd
 800b87c:	0800b8bd 	.word	0x0800b8bd
 800b880:	0800b8bd 	.word	0x0800b8bd
 800b884:	0800b8bd 	.word	0x0800b8bd
 800b888:	0800b8b5 	.word	0x0800b8b5
 800b88c:	2301      	movs	r3, #1
 800b88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b892:	e050      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b894:	2304      	movs	r3, #4
 800b896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89a:	e04c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b89c:	2308      	movs	r3, #8
 800b89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a2:	e048      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b8a4:	2310      	movs	r3, #16
 800b8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8aa:	e044      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b8ac:	2320      	movs	r3, #32
 800b8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b2:	e040      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b8b4:	2340      	movs	r3, #64	@ 0x40
 800b8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ba:	e03c      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b8bc:	2380      	movs	r3, #128	@ 0x80
 800b8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c2:	e038      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b8c4:	697b      	ldr	r3, [r7, #20]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a71      	ldr	r2, [pc, #452]	@ (800ba90 <UART_SetConfig+0x908>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d130      	bne.n	800b930 <UART_SetConfig+0x7a8>
 800b8ce:	4b6f      	ldr	r3, [pc, #444]	@ (800ba8c <UART_SetConfig+0x904>)
 800b8d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8d2:	f003 0307 	and.w	r3, r3, #7
 800b8d6:	2b05      	cmp	r3, #5
 800b8d8:	d826      	bhi.n	800b928 <UART_SetConfig+0x7a0>
 800b8da:	a201      	add	r2, pc, #4	@ (adr r2, 800b8e0 <UART_SetConfig+0x758>)
 800b8dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8e0:	0800b8f9 	.word	0x0800b8f9
 800b8e4:	0800b901 	.word	0x0800b901
 800b8e8:	0800b909 	.word	0x0800b909
 800b8ec:	0800b911 	.word	0x0800b911
 800b8f0:	0800b919 	.word	0x0800b919
 800b8f4:	0800b921 	.word	0x0800b921
 800b8f8:	2302      	movs	r3, #2
 800b8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8fe:	e01a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b900:	2304      	movs	r3, #4
 800b902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b906:	e016      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b908:	2308      	movs	r3, #8
 800b90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90e:	e012      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b910:	2310      	movs	r3, #16
 800b912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b916:	e00e      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b918:	2320      	movs	r3, #32
 800b91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91e:	e00a      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b920:	2340      	movs	r3, #64	@ 0x40
 800b922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b926:	e006      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b928:	2380      	movs	r3, #128	@ 0x80
 800b92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92e:	e002      	b.n	800b936 <UART_SetConfig+0x7ae>
 800b930:	2380      	movs	r3, #128	@ 0x80
 800b932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b936:	697b      	ldr	r3, [r7, #20]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a55      	ldr	r2, [pc, #340]	@ (800ba90 <UART_SetConfig+0x908>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	f040 80f8 	bne.w	800bb32 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b942:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b946:	2b20      	cmp	r3, #32
 800b948:	dc46      	bgt.n	800b9d8 <UART_SetConfig+0x850>
 800b94a:	2b02      	cmp	r3, #2
 800b94c:	db75      	blt.n	800ba3a <UART_SetConfig+0x8b2>
 800b94e:	3b02      	subs	r3, #2
 800b950:	2b1e      	cmp	r3, #30
 800b952:	d872      	bhi.n	800ba3a <UART_SetConfig+0x8b2>
 800b954:	a201      	add	r2, pc, #4	@ (adr r2, 800b95c <UART_SetConfig+0x7d4>)
 800b956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95a:	bf00      	nop
 800b95c:	0800b9df 	.word	0x0800b9df
 800b960:	0800ba3b 	.word	0x0800ba3b
 800b964:	0800b9e7 	.word	0x0800b9e7
 800b968:	0800ba3b 	.word	0x0800ba3b
 800b96c:	0800ba3b 	.word	0x0800ba3b
 800b970:	0800ba3b 	.word	0x0800ba3b
 800b974:	0800b9f7 	.word	0x0800b9f7
 800b978:	0800ba3b 	.word	0x0800ba3b
 800b97c:	0800ba3b 	.word	0x0800ba3b
 800b980:	0800ba3b 	.word	0x0800ba3b
 800b984:	0800ba3b 	.word	0x0800ba3b
 800b988:	0800ba3b 	.word	0x0800ba3b
 800b98c:	0800ba3b 	.word	0x0800ba3b
 800b990:	0800ba3b 	.word	0x0800ba3b
 800b994:	0800ba07 	.word	0x0800ba07
 800b998:	0800ba3b 	.word	0x0800ba3b
 800b99c:	0800ba3b 	.word	0x0800ba3b
 800b9a0:	0800ba3b 	.word	0x0800ba3b
 800b9a4:	0800ba3b 	.word	0x0800ba3b
 800b9a8:	0800ba3b 	.word	0x0800ba3b
 800b9ac:	0800ba3b 	.word	0x0800ba3b
 800b9b0:	0800ba3b 	.word	0x0800ba3b
 800b9b4:	0800ba3b 	.word	0x0800ba3b
 800b9b8:	0800ba3b 	.word	0x0800ba3b
 800b9bc:	0800ba3b 	.word	0x0800ba3b
 800b9c0:	0800ba3b 	.word	0x0800ba3b
 800b9c4:	0800ba3b 	.word	0x0800ba3b
 800b9c8:	0800ba3b 	.word	0x0800ba3b
 800b9cc:	0800ba3b 	.word	0x0800ba3b
 800b9d0:	0800ba3b 	.word	0x0800ba3b
 800b9d4:	0800ba2d 	.word	0x0800ba2d
 800b9d8:	2b40      	cmp	r3, #64	@ 0x40
 800b9da:	d02a      	beq.n	800ba32 <UART_SetConfig+0x8aa>
 800b9dc:	e02d      	b.n	800ba3a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b9de:	f7fd febb 	bl	8009758 <HAL_RCCEx_GetD3PCLK1Freq>
 800b9e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b9e4:	e02f      	b.n	800ba46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f7fd feca 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9f4:	e027      	b.n	800ba46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9f6:	f107 0318 	add.w	r3, r7, #24
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7fe f816 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba00:	69fb      	ldr	r3, [r7, #28]
 800ba02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba04:	e01f      	b.n	800ba46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba06:	4b21      	ldr	r3, [pc, #132]	@ (800ba8c <UART_SetConfig+0x904>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	f003 0320 	and.w	r3, r3, #32
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d009      	beq.n	800ba26 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba12:	4b1e      	ldr	r3, [pc, #120]	@ (800ba8c <UART_SetConfig+0x904>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	08db      	lsrs	r3, r3, #3
 800ba18:	f003 0303 	and.w	r3, r3, #3
 800ba1c:	4a1d      	ldr	r2, [pc, #116]	@ (800ba94 <UART_SetConfig+0x90c>)
 800ba1e:	fa22 f303 	lsr.w	r3, r2, r3
 800ba22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba24:	e00f      	b.n	800ba46 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ba26:	4b1b      	ldr	r3, [pc, #108]	@ (800ba94 <UART_SetConfig+0x90c>)
 800ba28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba2a:	e00c      	b.n	800ba46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ba2c:	4b1a      	ldr	r3, [pc, #104]	@ (800ba98 <UART_SetConfig+0x910>)
 800ba2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba30:	e009      	b.n	800ba46 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba38:	e005      	b.n	800ba46 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ba44:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ba46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	f000 81ee 	beq.w	800be2a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba52:	4a12      	ldr	r2, [pc, #72]	@ (800ba9c <UART_SetConfig+0x914>)
 800ba54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba58:	461a      	mov	r2, r3
 800ba5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba5c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba60:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	685a      	ldr	r2, [r3, #4]
 800ba66:	4613      	mov	r3, r2
 800ba68:	005b      	lsls	r3, r3, #1
 800ba6a:	4413      	add	r3, r2
 800ba6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d305      	bcc.n	800ba7e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ba72:	697b      	ldr	r3, [r7, #20]
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ba78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d910      	bls.n	800baa0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ba7e:	2301      	movs	r3, #1
 800ba80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ba84:	e1d1      	b.n	800be2a <UART_SetConfig+0xca2>
 800ba86:	bf00      	nop
 800ba88:	40011c00 	.word	0x40011c00
 800ba8c:	58024400 	.word	0x58024400
 800ba90:	58000c00 	.word	0x58000c00
 800ba94:	03d09000 	.word	0x03d09000
 800ba98:	003d0900 	.word	0x003d0900
 800ba9c:	0801151c 	.word	0x0801151c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baa2:	2200      	movs	r2, #0
 800baa4:	60bb      	str	r3, [r7, #8]
 800baa6:	60fa      	str	r2, [r7, #12]
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baac:	4ac0      	ldr	r2, [pc, #768]	@ (800bdb0 <UART_SetConfig+0xc28>)
 800baae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bab2:	b29b      	uxth	r3, r3
 800bab4:	2200      	movs	r2, #0
 800bab6:	603b      	str	r3, [r7, #0]
 800bab8:	607a      	str	r2, [r7, #4]
 800baba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800babe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bac2:	f7f4 fc75 	bl	80003b0 <__aeabi_uldivmod>
 800bac6:	4602      	mov	r2, r0
 800bac8:	460b      	mov	r3, r1
 800baca:	4610      	mov	r0, r2
 800bacc:	4619      	mov	r1, r3
 800bace:	f04f 0200 	mov.w	r2, #0
 800bad2:	f04f 0300 	mov.w	r3, #0
 800bad6:	020b      	lsls	r3, r1, #8
 800bad8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800badc:	0202      	lsls	r2, r0, #8
 800bade:	6979      	ldr	r1, [r7, #20]
 800bae0:	6849      	ldr	r1, [r1, #4]
 800bae2:	0849      	lsrs	r1, r1, #1
 800bae4:	2000      	movs	r0, #0
 800bae6:	460c      	mov	r4, r1
 800bae8:	4605      	mov	r5, r0
 800baea:	eb12 0804 	adds.w	r8, r2, r4
 800baee:	eb43 0905 	adc.w	r9, r3, r5
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	685b      	ldr	r3, [r3, #4]
 800baf6:	2200      	movs	r2, #0
 800baf8:	469a      	mov	sl, r3
 800bafa:	4693      	mov	fp, r2
 800bafc:	4652      	mov	r2, sl
 800bafe:	465b      	mov	r3, fp
 800bb00:	4640      	mov	r0, r8
 800bb02:	4649      	mov	r1, r9
 800bb04:	f7f4 fc54 	bl	80003b0 <__aeabi_uldivmod>
 800bb08:	4602      	mov	r2, r0
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	4613      	mov	r3, r2
 800bb0e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bb10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb16:	d308      	bcc.n	800bb2a <UART_SetConfig+0x9a2>
 800bb18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb1e:	d204      	bcs.n	800bb2a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb26:	60da      	str	r2, [r3, #12]
 800bb28:	e17f      	b.n	800be2a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb30:	e17b      	b.n	800be2a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	69db      	ldr	r3, [r3, #28]
 800bb36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bb3a:	f040 80bd 	bne.w	800bcb8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800bb3e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bb42:	2b20      	cmp	r3, #32
 800bb44:	dc48      	bgt.n	800bbd8 <UART_SetConfig+0xa50>
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	db7b      	blt.n	800bc42 <UART_SetConfig+0xaba>
 800bb4a:	2b20      	cmp	r3, #32
 800bb4c:	d879      	bhi.n	800bc42 <UART_SetConfig+0xaba>
 800bb4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bb54 <UART_SetConfig+0x9cc>)
 800bb50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb54:	0800bbdf 	.word	0x0800bbdf
 800bb58:	0800bbe7 	.word	0x0800bbe7
 800bb5c:	0800bc43 	.word	0x0800bc43
 800bb60:	0800bc43 	.word	0x0800bc43
 800bb64:	0800bbef 	.word	0x0800bbef
 800bb68:	0800bc43 	.word	0x0800bc43
 800bb6c:	0800bc43 	.word	0x0800bc43
 800bb70:	0800bc43 	.word	0x0800bc43
 800bb74:	0800bbff 	.word	0x0800bbff
 800bb78:	0800bc43 	.word	0x0800bc43
 800bb7c:	0800bc43 	.word	0x0800bc43
 800bb80:	0800bc43 	.word	0x0800bc43
 800bb84:	0800bc43 	.word	0x0800bc43
 800bb88:	0800bc43 	.word	0x0800bc43
 800bb8c:	0800bc43 	.word	0x0800bc43
 800bb90:	0800bc43 	.word	0x0800bc43
 800bb94:	0800bc0f 	.word	0x0800bc0f
 800bb98:	0800bc43 	.word	0x0800bc43
 800bb9c:	0800bc43 	.word	0x0800bc43
 800bba0:	0800bc43 	.word	0x0800bc43
 800bba4:	0800bc43 	.word	0x0800bc43
 800bba8:	0800bc43 	.word	0x0800bc43
 800bbac:	0800bc43 	.word	0x0800bc43
 800bbb0:	0800bc43 	.word	0x0800bc43
 800bbb4:	0800bc43 	.word	0x0800bc43
 800bbb8:	0800bc43 	.word	0x0800bc43
 800bbbc:	0800bc43 	.word	0x0800bc43
 800bbc0:	0800bc43 	.word	0x0800bc43
 800bbc4:	0800bc43 	.word	0x0800bc43
 800bbc8:	0800bc43 	.word	0x0800bc43
 800bbcc:	0800bc43 	.word	0x0800bc43
 800bbd0:	0800bc43 	.word	0x0800bc43
 800bbd4:	0800bc35 	.word	0x0800bc35
 800bbd8:	2b40      	cmp	r3, #64	@ 0x40
 800bbda:	d02e      	beq.n	800bc3a <UART_SetConfig+0xab2>
 800bbdc:	e031      	b.n	800bc42 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bbde:	f7fb ff1d 	bl	8007a1c <HAL_RCC_GetPCLK1Freq>
 800bbe2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bbe4:	e033      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bbe6:	f7fb ff2f 	bl	8007a48 <HAL_RCC_GetPCLK2Freq>
 800bbea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bbec:	e02f      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7fd fdc6 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bbf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbfc:	e027      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bbfe:	f107 0318 	add.w	r3, r7, #24
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7fd ff12 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc0c:	e01f      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc0e:	4b69      	ldr	r3, [pc, #420]	@ (800bdb4 <UART_SetConfig+0xc2c>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	f003 0320 	and.w	r3, r3, #32
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d009      	beq.n	800bc2e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bc1a:	4b66      	ldr	r3, [pc, #408]	@ (800bdb4 <UART_SetConfig+0xc2c>)
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	08db      	lsrs	r3, r3, #3
 800bc20:	f003 0303 	and.w	r3, r3, #3
 800bc24:	4a64      	ldr	r2, [pc, #400]	@ (800bdb8 <UART_SetConfig+0xc30>)
 800bc26:	fa22 f303 	lsr.w	r3, r2, r3
 800bc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bc2c:	e00f      	b.n	800bc4e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bc2e:	4b62      	ldr	r3, [pc, #392]	@ (800bdb8 <UART_SetConfig+0xc30>)
 800bc30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc32:	e00c      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bc34:	4b61      	ldr	r3, [pc, #388]	@ (800bdbc <UART_SetConfig+0xc34>)
 800bc36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc38:	e009      	b.n	800bc4e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bc3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bc3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc40:	e005      	b.n	800bc4e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bc42:	2300      	movs	r3, #0
 800bc44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bc46:	2301      	movs	r3, #1
 800bc48:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bc4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bc4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	f000 80ea 	beq.w	800be2a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc5a:	4a55      	ldr	r2, [pc, #340]	@ (800bdb0 <UART_SetConfig+0xc28>)
 800bc5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc60:	461a      	mov	r2, r3
 800bc62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc64:	fbb3 f3f2 	udiv	r3, r3, r2
 800bc68:	005a      	lsls	r2, r3, #1
 800bc6a:	697b      	ldr	r3, [r7, #20]
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	085b      	lsrs	r3, r3, #1
 800bc70:	441a      	add	r2, r3
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bc7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc7e:	2b0f      	cmp	r3, #15
 800bc80:	d916      	bls.n	800bcb0 <UART_SetConfig+0xb28>
 800bc82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc88:	d212      	bcs.n	800bcb0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bc8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	f023 030f 	bic.w	r3, r3, #15
 800bc92:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc96:	085b      	lsrs	r3, r3, #1
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	f003 0307 	and.w	r3, r3, #7
 800bc9e:	b29a      	uxth	r2, r3
 800bca0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bca2:	4313      	orrs	r3, r2
 800bca4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bcac:	60da      	str	r2, [r3, #12]
 800bcae:	e0bc      	b.n	800be2a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bcb6:	e0b8      	b.n	800be2a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bcb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bcbc:	2b20      	cmp	r3, #32
 800bcbe:	dc4b      	bgt.n	800bd58 <UART_SetConfig+0xbd0>
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	f2c0 8087 	blt.w	800bdd4 <UART_SetConfig+0xc4c>
 800bcc6:	2b20      	cmp	r3, #32
 800bcc8:	f200 8084 	bhi.w	800bdd4 <UART_SetConfig+0xc4c>
 800bccc:	a201      	add	r2, pc, #4	@ (adr r2, 800bcd4 <UART_SetConfig+0xb4c>)
 800bcce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcd2:	bf00      	nop
 800bcd4:	0800bd5f 	.word	0x0800bd5f
 800bcd8:	0800bd67 	.word	0x0800bd67
 800bcdc:	0800bdd5 	.word	0x0800bdd5
 800bce0:	0800bdd5 	.word	0x0800bdd5
 800bce4:	0800bd6f 	.word	0x0800bd6f
 800bce8:	0800bdd5 	.word	0x0800bdd5
 800bcec:	0800bdd5 	.word	0x0800bdd5
 800bcf0:	0800bdd5 	.word	0x0800bdd5
 800bcf4:	0800bd7f 	.word	0x0800bd7f
 800bcf8:	0800bdd5 	.word	0x0800bdd5
 800bcfc:	0800bdd5 	.word	0x0800bdd5
 800bd00:	0800bdd5 	.word	0x0800bdd5
 800bd04:	0800bdd5 	.word	0x0800bdd5
 800bd08:	0800bdd5 	.word	0x0800bdd5
 800bd0c:	0800bdd5 	.word	0x0800bdd5
 800bd10:	0800bdd5 	.word	0x0800bdd5
 800bd14:	0800bd8f 	.word	0x0800bd8f
 800bd18:	0800bdd5 	.word	0x0800bdd5
 800bd1c:	0800bdd5 	.word	0x0800bdd5
 800bd20:	0800bdd5 	.word	0x0800bdd5
 800bd24:	0800bdd5 	.word	0x0800bdd5
 800bd28:	0800bdd5 	.word	0x0800bdd5
 800bd2c:	0800bdd5 	.word	0x0800bdd5
 800bd30:	0800bdd5 	.word	0x0800bdd5
 800bd34:	0800bdd5 	.word	0x0800bdd5
 800bd38:	0800bdd5 	.word	0x0800bdd5
 800bd3c:	0800bdd5 	.word	0x0800bdd5
 800bd40:	0800bdd5 	.word	0x0800bdd5
 800bd44:	0800bdd5 	.word	0x0800bdd5
 800bd48:	0800bdd5 	.word	0x0800bdd5
 800bd4c:	0800bdd5 	.word	0x0800bdd5
 800bd50:	0800bdd5 	.word	0x0800bdd5
 800bd54:	0800bdc7 	.word	0x0800bdc7
 800bd58:	2b40      	cmp	r3, #64	@ 0x40
 800bd5a:	d037      	beq.n	800bdcc <UART_SetConfig+0xc44>
 800bd5c:	e03a      	b.n	800bdd4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd5e:	f7fb fe5d 	bl	8007a1c <HAL_RCC_GetPCLK1Freq>
 800bd62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd64:	e03c      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bd66:	f7fb fe6f 	bl	8007a48 <HAL_RCC_GetPCLK2Freq>
 800bd6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bd6c:	e038      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd72:	4618      	mov	r0, r3
 800bd74:	f7fd fd06 	bl	8009784 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bd78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd7c:	e030      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd7e:	f107 0318 	add.w	r3, r7, #24
 800bd82:	4618      	mov	r0, r3
 800bd84:	f7fd fe52 	bl	8009a2c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bd88:	69fb      	ldr	r3, [r7, #28]
 800bd8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd8c:	e028      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bd8e:	4b09      	ldr	r3, [pc, #36]	@ (800bdb4 <UART_SetConfig+0xc2c>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	f003 0320 	and.w	r3, r3, #32
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d012      	beq.n	800bdc0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd9a:	4b06      	ldr	r3, [pc, #24]	@ (800bdb4 <UART_SetConfig+0xc2c>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	08db      	lsrs	r3, r3, #3
 800bda0:	f003 0303 	and.w	r3, r3, #3
 800bda4:	4a04      	ldr	r2, [pc, #16]	@ (800bdb8 <UART_SetConfig+0xc30>)
 800bda6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bdac:	e018      	b.n	800bde0 <UART_SetConfig+0xc58>
 800bdae:	bf00      	nop
 800bdb0:	0801151c 	.word	0x0801151c
 800bdb4:	58024400 	.word	0x58024400
 800bdb8:	03d09000 	.word	0x03d09000
 800bdbc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bdc0:	4b24      	ldr	r3, [pc, #144]	@ (800be54 <UART_SetConfig+0xccc>)
 800bdc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc4:	e00c      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bdc6:	4b24      	ldr	r3, [pc, #144]	@ (800be58 <UART_SetConfig+0xcd0>)
 800bdc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdca:	e009      	b.n	800bde0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bdcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bdd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdd2:	e005      	b.n	800bde0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bdd8:	2301      	movs	r3, #1
 800bdda:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bdde:	bf00      	nop
    }

    if (pclk != 0U)
 800bde0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d021      	beq.n	800be2a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bdea:	4a1c      	ldr	r2, [pc, #112]	@ (800be5c <UART_SetConfig+0xcd4>)
 800bdec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdf4:	fbb3 f2f2 	udiv	r2, r3, r2
 800bdf8:	697b      	ldr	r3, [r7, #20]
 800bdfa:	685b      	ldr	r3, [r3, #4]
 800bdfc:	085b      	lsrs	r3, r3, #1
 800bdfe:	441a      	add	r2, r3
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	685b      	ldr	r3, [r3, #4]
 800be04:	fbb2 f3f3 	udiv	r3, r2, r3
 800be08:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be0c:	2b0f      	cmp	r3, #15
 800be0e:	d909      	bls.n	800be24 <UART_SetConfig+0xc9c>
 800be10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be16:	d205      	bcs.n	800be24 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800be18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be1a:	b29a      	uxth	r2, r3
 800be1c:	697b      	ldr	r3, [r7, #20]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	60da      	str	r2, [r3, #12]
 800be22:	e002      	b.n	800be2a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800be24:	2301      	movs	r3, #1
 800be26:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800be2a:	697b      	ldr	r3, [r7, #20]
 800be2c:	2201      	movs	r2, #1
 800be2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	2201      	movs	r2, #1
 800be36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	2200      	movs	r2, #0
 800be3e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	2200      	movs	r2, #0
 800be44:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800be46:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3748      	adds	r7, #72	@ 0x48
 800be4e:	46bd      	mov	sp, r7
 800be50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be54:	03d09000 	.word	0x03d09000
 800be58:	003d0900 	.word	0x003d0900
 800be5c:	0801151c 	.word	0x0801151c

0800be60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be6c:	f003 0308 	and.w	r3, r3, #8
 800be70:	2b00      	cmp	r3, #0
 800be72:	d00a      	beq.n	800be8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	685b      	ldr	r3, [r3, #4]
 800be7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	430a      	orrs	r2, r1
 800be88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be8e:	f003 0301 	and.w	r3, r3, #1
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00a      	beq.n	800beac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	430a      	orrs	r2, r1
 800beaa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb0:	f003 0302 	and.w	r3, r3, #2
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00a      	beq.n	800bece <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	685b      	ldr	r3, [r3, #4]
 800bebe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	430a      	orrs	r2, r1
 800becc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bed2:	f003 0304 	and.w	r3, r3, #4
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00a      	beq.n	800bef0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	685b      	ldr	r3, [r3, #4]
 800bee0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	430a      	orrs	r2, r1
 800beee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bef4:	f003 0310 	and.w	r3, r3, #16
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d00a      	beq.n	800bf12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	689b      	ldr	r3, [r3, #8]
 800bf02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	430a      	orrs	r2, r1
 800bf10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf16:	f003 0320 	and.w	r3, r3, #32
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d00a      	beq.n	800bf34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	689b      	ldr	r3, [r3, #8]
 800bf24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	430a      	orrs	r2, r1
 800bf32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d01a      	beq.n	800bf76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	685b      	ldr	r3, [r3, #4]
 800bf46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	430a      	orrs	r2, r1
 800bf54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf5e:	d10a      	bne.n	800bf76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	685b      	ldr	r3, [r3, #4]
 800bf66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	430a      	orrs	r2, r1
 800bf74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00a      	beq.n	800bf98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	685b      	ldr	r3, [r3, #4]
 800bf88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	430a      	orrs	r2, r1
 800bf96:	605a      	str	r2, [r3, #4]
  }
}
 800bf98:	bf00      	nop
 800bf9a:	370c      	adds	r7, #12
 800bf9c:	46bd      	mov	sp, r7
 800bf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa2:	4770      	bx	lr

0800bfa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b098      	sub	sp, #96	@ 0x60
 800bfa8:	af02      	add	r7, sp, #8
 800bfaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bfb4:	f7f6 f9d6 	bl	8002364 <HAL_GetTick>
 800bfb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f003 0308 	and.w	r3, r3, #8
 800bfc4:	2b08      	cmp	r3, #8
 800bfc6:	d12f      	bne.n	800c028 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bfc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f000 f88e 	bl	800c0f8 <UART_WaitOnFlagUntilTimeout>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d022      	beq.n	800c028 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfea:	e853 3f00 	ldrex	r3, [r3]
 800bfee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bff6:	653b      	str	r3, [r7, #80]	@ 0x50
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	461a      	mov	r2, r3
 800bffe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c000:	647b      	str	r3, [r7, #68]	@ 0x44
 800c002:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c004:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c006:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c008:	e841 2300 	strex	r3, r2, [r1]
 800c00c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c00e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c010:	2b00      	cmp	r3, #0
 800c012:	d1e6      	bne.n	800bfe2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2220      	movs	r2, #32
 800c018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2200      	movs	r2, #0
 800c020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c024:	2303      	movs	r3, #3
 800c026:	e063      	b.n	800c0f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f003 0304 	and.w	r3, r3, #4
 800c032:	2b04      	cmp	r3, #4
 800c034:	d149      	bne.n	800c0ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c036:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c03a:	9300      	str	r3, [sp, #0]
 800c03c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c03e:	2200      	movs	r2, #0
 800c040:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 f857 	bl	800c0f8 <UART_WaitOnFlagUntilTimeout>
 800c04a:	4603      	mov	r3, r0
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d03c      	beq.n	800c0ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c058:	e853 3f00 	ldrex	r3, [r3]
 800c05c:	623b      	str	r3, [r7, #32]
   return(result);
 800c05e:	6a3b      	ldr	r3, [r7, #32]
 800c060:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c064:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	461a      	mov	r2, r3
 800c06c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c06e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c070:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c072:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c074:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c076:	e841 2300 	strex	r3, r2, [r1]
 800c07a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1e6      	bne.n	800c050 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	3308      	adds	r3, #8
 800c088:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	e853 3f00 	ldrex	r3, [r3]
 800c090:	60fb      	str	r3, [r7, #12]
   return(result);
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f023 0301 	bic.w	r3, r3, #1
 800c098:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	3308      	adds	r3, #8
 800c0a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c0a2:	61fa      	str	r2, [r7, #28]
 800c0a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a6:	69b9      	ldr	r1, [r7, #24]
 800c0a8:	69fa      	ldr	r2, [r7, #28]
 800c0aa:	e841 2300 	strex	r3, r2, [r1]
 800c0ae:	617b      	str	r3, [r7, #20]
   return(result);
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1e5      	bne.n	800c082 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2220      	movs	r2, #32
 800c0ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c0c6:	2303      	movs	r3, #3
 800c0c8:	e012      	b.n	800c0f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2220      	movs	r2, #32
 800c0ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2220      	movs	r2, #32
 800c0d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2200      	movs	r2, #0
 800c0de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2200      	movs	r2, #0
 800c0ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c0ee:	2300      	movs	r3, #0
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3758      	adds	r7, #88	@ 0x58
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}

0800c0f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	60b9      	str	r1, [r7, #8]
 800c102:	603b      	str	r3, [r7, #0]
 800c104:	4613      	mov	r3, r2
 800c106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c108:	e04f      	b.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c10a:	69bb      	ldr	r3, [r7, #24]
 800c10c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c110:	d04b      	beq.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c112:	f7f6 f927 	bl	8002364 <HAL_GetTick>
 800c116:	4602      	mov	r2, r0
 800c118:	683b      	ldr	r3, [r7, #0]
 800c11a:	1ad3      	subs	r3, r2, r3
 800c11c:	69ba      	ldr	r2, [r7, #24]
 800c11e:	429a      	cmp	r2, r3
 800c120:	d302      	bcc.n	800c128 <UART_WaitOnFlagUntilTimeout+0x30>
 800c122:	69bb      	ldr	r3, [r7, #24]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d101      	bne.n	800c12c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c128:	2303      	movs	r3, #3
 800c12a:	e04e      	b.n	800c1ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f003 0304 	and.w	r3, r3, #4
 800c136:	2b00      	cmp	r3, #0
 800c138:	d037      	beq.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	2b80      	cmp	r3, #128	@ 0x80
 800c13e:	d034      	beq.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	2b40      	cmp	r3, #64	@ 0x40
 800c144:	d031      	beq.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	69db      	ldr	r3, [r3, #28]
 800c14c:	f003 0308 	and.w	r3, r3, #8
 800c150:	2b08      	cmp	r3, #8
 800c152:	d110      	bne.n	800c176 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2208      	movs	r2, #8
 800c15a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f000 f839 	bl	800c1d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2208      	movs	r2, #8
 800c166:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2200      	movs	r2, #0
 800c16e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c172:	2301      	movs	r3, #1
 800c174:	e029      	b.n	800c1ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	69db      	ldr	r3, [r3, #28]
 800c17c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c184:	d111      	bne.n	800c1aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c18e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c190:	68f8      	ldr	r0, [r7, #12]
 800c192:	f000 f81f 	bl	800c1d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	2220      	movs	r2, #32
 800c19a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c1a6:	2303      	movs	r3, #3
 800c1a8:	e00f      	b.n	800c1ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	69da      	ldr	r2, [r3, #28]
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	4013      	ands	r3, r2
 800c1b4:	68ba      	ldr	r2, [r7, #8]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	bf0c      	ite	eq
 800c1ba:	2301      	moveq	r3, #1
 800c1bc:	2300      	movne	r3, #0
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	79fb      	ldrb	r3, [r7, #7]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d0a0      	beq.n	800c10a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c1c8:	2300      	movs	r3, #0
}
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	3710      	adds	r7, #16
 800c1ce:	46bd      	mov	sp, r7
 800c1d0:	bd80      	pop	{r7, pc}
	...

0800c1d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b095      	sub	sp, #84	@ 0x54
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1e4:	e853 3f00 	ldrex	r3, [r3]
 800c1e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c1ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c1f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	461a      	mov	r2, r3
 800c1f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800c1fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c200:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c202:	e841 2300 	strex	r3, r2, [r1]
 800c206:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1e6      	bne.n	800c1dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	3308      	adds	r3, #8
 800c214:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c216:	6a3b      	ldr	r3, [r7, #32]
 800c218:	e853 3f00 	ldrex	r3, [r3]
 800c21c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c21e:	69fa      	ldr	r2, [r7, #28]
 800c220:	4b1e      	ldr	r3, [pc, #120]	@ (800c29c <UART_EndRxTransfer+0xc8>)
 800c222:	4013      	ands	r3, r2
 800c224:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	3308      	adds	r3, #8
 800c22c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c22e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c230:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c232:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c234:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c236:	e841 2300 	strex	r3, r2, [r1]
 800c23a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c23c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d1e5      	bne.n	800c20e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c246:	2b01      	cmp	r3, #1
 800c248:	d118      	bne.n	800c27c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	e853 3f00 	ldrex	r3, [r3]
 800c256:	60bb      	str	r3, [r7, #8]
   return(result);
 800c258:	68bb      	ldr	r3, [r7, #8]
 800c25a:	f023 0310 	bic.w	r3, r3, #16
 800c25e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	461a      	mov	r2, r3
 800c266:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c268:	61bb      	str	r3, [r7, #24]
 800c26a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c26c:	6979      	ldr	r1, [r7, #20]
 800c26e:	69ba      	ldr	r2, [r7, #24]
 800c270:	e841 2300 	strex	r3, r2, [r1]
 800c274:	613b      	str	r3, [r7, #16]
   return(result);
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d1e6      	bne.n	800c24a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	2220      	movs	r2, #32
 800c280:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2200      	movs	r2, #0
 800c288:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2200      	movs	r2, #0
 800c28e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c290:	bf00      	nop
 800c292:	3754      	adds	r7, #84	@ 0x54
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr
 800c29c:	effffffe 	.word	0xeffffffe

0800c2a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c2a0:	b480      	push	{r7}
 800c2a2:	b085      	sub	sp, #20
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c2ae:	2b01      	cmp	r3, #1
 800c2b0:	d101      	bne.n	800c2b6 <HAL_UARTEx_DisableFifoMode+0x16>
 800c2b2:	2302      	movs	r3, #2
 800c2b4:	e027      	b.n	800c306 <HAL_UARTEx_DisableFifoMode+0x66>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	2224      	movs	r2, #36	@ 0x24
 800c2c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	681a      	ldr	r2, [r3, #0]
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f022 0201 	bic.w	r2, r2, #1
 800c2dc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c2e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	68fa      	ldr	r2, [r7, #12]
 800c2f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2220      	movs	r2, #32
 800c2f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2200      	movs	r2, #0
 800c300:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c304:	2300      	movs	r3, #0
}
 800c306:	4618      	mov	r0, r3
 800c308:	3714      	adds	r7, #20
 800c30a:	46bd      	mov	sp, r7
 800c30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c310:	4770      	bx	lr

0800c312 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c312:	b580      	push	{r7, lr}
 800c314:	b084      	sub	sp, #16
 800c316:	af00      	add	r7, sp, #0
 800c318:	6078      	str	r0, [r7, #4]
 800c31a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c322:	2b01      	cmp	r3, #1
 800c324:	d101      	bne.n	800c32a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c326:	2302      	movs	r3, #2
 800c328:	e02d      	b.n	800c386 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2201      	movs	r2, #1
 800c32e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2224      	movs	r2, #36	@ 0x24
 800c336:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	681a      	ldr	r2, [r3, #0]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f022 0201 	bic.w	r2, r2, #1
 800c350:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	689b      	ldr	r3, [r3, #8]
 800c358:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	683a      	ldr	r2, [r7, #0]
 800c362:	430a      	orrs	r2, r1
 800c364:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 f850 	bl	800c40c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	68fa      	ldr	r2, [r7, #12]
 800c372:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2220      	movs	r2, #32
 800c378:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2200      	movs	r2, #0
 800c380:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c384:	2300      	movs	r3, #0
}
 800c386:	4618      	mov	r0, r3
 800c388:	3710      	adds	r7, #16
 800c38a:	46bd      	mov	sp, r7
 800c38c:	bd80      	pop	{r7, pc}

0800c38e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c38e:	b580      	push	{r7, lr}
 800c390:	b084      	sub	sp, #16
 800c392:	af00      	add	r7, sp, #0
 800c394:	6078      	str	r0, [r7, #4]
 800c396:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c39e:	2b01      	cmp	r3, #1
 800c3a0:	d101      	bne.n	800c3a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c3a2:	2302      	movs	r3, #2
 800c3a4:	e02d      	b.n	800c402 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	2201      	movs	r2, #1
 800c3aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	2224      	movs	r2, #36	@ 0x24
 800c3b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	681b      	ldr	r3, [r3, #0]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	f022 0201 	bic.w	r2, r2, #1
 800c3cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	683a      	ldr	r2, [r7, #0]
 800c3de:	430a      	orrs	r2, r1
 800c3e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 f812 	bl	800c40c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	68fa      	ldr	r2, [r7, #12]
 800c3ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	2220      	movs	r2, #32
 800c3f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c400:	2300      	movs	r3, #0
}
 800c402:	4618      	mov	r0, r3
 800c404:	3710      	adds	r7, #16
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}
	...

0800c40c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b085      	sub	sp, #20
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d108      	bne.n	800c42e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2201      	movs	r2, #1
 800c420:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	2201      	movs	r2, #1
 800c428:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c42c:	e031      	b.n	800c492 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c42e:	2310      	movs	r3, #16
 800c430:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c432:	2310      	movs	r3, #16
 800c434:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	689b      	ldr	r3, [r3, #8]
 800c43c:	0e5b      	lsrs	r3, r3, #25
 800c43e:	b2db      	uxtb	r3, r3
 800c440:	f003 0307 	and.w	r3, r3, #7
 800c444:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	689b      	ldr	r3, [r3, #8]
 800c44c:	0f5b      	lsrs	r3, r3, #29
 800c44e:	b2db      	uxtb	r3, r3
 800c450:	f003 0307 	and.w	r3, r3, #7
 800c454:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c456:	7bbb      	ldrb	r3, [r7, #14]
 800c458:	7b3a      	ldrb	r2, [r7, #12]
 800c45a:	4911      	ldr	r1, [pc, #68]	@ (800c4a0 <UARTEx_SetNbDataToProcess+0x94>)
 800c45c:	5c8a      	ldrb	r2, [r1, r2]
 800c45e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c462:	7b3a      	ldrb	r2, [r7, #12]
 800c464:	490f      	ldr	r1, [pc, #60]	@ (800c4a4 <UARTEx_SetNbDataToProcess+0x98>)
 800c466:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c468:	fb93 f3f2 	sdiv	r3, r3, r2
 800c46c:	b29a      	uxth	r2, r3
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c474:	7bfb      	ldrb	r3, [r7, #15]
 800c476:	7b7a      	ldrb	r2, [r7, #13]
 800c478:	4909      	ldr	r1, [pc, #36]	@ (800c4a0 <UARTEx_SetNbDataToProcess+0x94>)
 800c47a:	5c8a      	ldrb	r2, [r1, r2]
 800c47c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c480:	7b7a      	ldrb	r2, [r7, #13]
 800c482:	4908      	ldr	r1, [pc, #32]	@ (800c4a4 <UARTEx_SetNbDataToProcess+0x98>)
 800c484:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c486:	fb93 f3f2 	sdiv	r3, r3, r2
 800c48a:	b29a      	uxth	r2, r3
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c492:	bf00      	nop
 800c494:	3714      	adds	r7, #20
 800c496:	46bd      	mov	sp, r7
 800c498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c49c:	4770      	bx	lr
 800c49e:	bf00      	nop
 800c4a0:	08011534 	.word	0x08011534
 800c4a4:	0801153c 	.word	0x0801153c

0800c4a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c4a8:	b084      	sub	sp, #16
 800c4aa:	b580      	push	{r7, lr}
 800c4ac:	b084      	sub	sp, #16
 800c4ae:	af00      	add	r7, sp, #0
 800c4b0:	6078      	str	r0, [r7, #4]
 800c4b2:	f107 001c 	add.w	r0, r7, #28
 800c4b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c4ba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800c4be:	2b01      	cmp	r3, #1
 800c4c0:	d121      	bne.n	800c506 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	68da      	ldr	r2, [r3, #12]
 800c4d2:	4b2c      	ldr	r3, [pc, #176]	@ (800c584 <USB_CoreInit+0xdc>)
 800c4d4:	4013      	ands	r3, r2
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c4e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c4ea:	2b01      	cmp	r3, #1
 800c4ec:	d105      	bne.n	800c4fa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	68db      	ldr	r3, [r3, #12]
 800c4f2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f001 fafa 	bl	800daf4 <USB_CoreReset>
 800c500:	4603      	mov	r3, r0
 800c502:	73fb      	strb	r3, [r7, #15]
 800c504:	e01b      	b.n	800c53e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	68db      	ldr	r3, [r3, #12]
 800c50a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f001 faee 	bl	800daf4 <USB_CoreReset>
 800c518:	4603      	mov	r3, r0
 800c51a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c51c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c520:	2b00      	cmp	r3, #0
 800c522:	d106      	bne.n	800c532 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c528:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	639a      	str	r2, [r3, #56]	@ 0x38
 800c530:	e005      	b.n	800c53e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c536:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c53e:	7fbb      	ldrb	r3, [r7, #30]
 800c540:	2b01      	cmp	r3, #1
 800c542:	d116      	bne.n	800c572 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c548:	b29a      	uxth	r2, r3
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800c552:	4b0d      	ldr	r3, [pc, #52]	@ (800c588 <USB_CoreInit+0xe0>)
 800c554:	4313      	orrs	r3, r2
 800c556:	687a      	ldr	r2, [r7, #4]
 800c558:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	689b      	ldr	r3, [r3, #8]
 800c55e:	f043 0206 	orr.w	r2, r3, #6
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	689b      	ldr	r3, [r3, #8]
 800c56a:	f043 0220 	orr.w	r2, r3, #32
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c572:	7bfb      	ldrb	r3, [r7, #15]
}
 800c574:	4618      	mov	r0, r3
 800c576:	3710      	adds	r7, #16
 800c578:	46bd      	mov	sp, r7
 800c57a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c57e:	b004      	add	sp, #16
 800c580:	4770      	bx	lr
 800c582:	bf00      	nop
 800c584:	ffbdffbf 	.word	0xffbdffbf
 800c588:	03ee0000 	.word	0x03ee0000

0800c58c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c58c:	b480      	push	{r7}
 800c58e:	b087      	sub	sp, #28
 800c590:	af00      	add	r7, sp, #0
 800c592:	60f8      	str	r0, [r7, #12]
 800c594:	60b9      	str	r1, [r7, #8]
 800c596:	4613      	mov	r3, r2
 800c598:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c59a:	79fb      	ldrb	r3, [r7, #7]
 800c59c:	2b02      	cmp	r3, #2
 800c59e:	d165      	bne.n	800c66c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	4a41      	ldr	r2, [pc, #260]	@ (800c6a8 <USB_SetTurnaroundTime+0x11c>)
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d906      	bls.n	800c5b6 <USB_SetTurnaroundTime+0x2a>
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	4a40      	ldr	r2, [pc, #256]	@ (800c6ac <USB_SetTurnaroundTime+0x120>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d202      	bcs.n	800c5b6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c5b0:	230f      	movs	r3, #15
 800c5b2:	617b      	str	r3, [r7, #20]
 800c5b4:	e062      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c5b6:	68bb      	ldr	r3, [r7, #8]
 800c5b8:	4a3c      	ldr	r2, [pc, #240]	@ (800c6ac <USB_SetTurnaroundTime+0x120>)
 800c5ba:	4293      	cmp	r3, r2
 800c5bc:	d306      	bcc.n	800c5cc <USB_SetTurnaroundTime+0x40>
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	4a3b      	ldr	r2, [pc, #236]	@ (800c6b0 <USB_SetTurnaroundTime+0x124>)
 800c5c2:	4293      	cmp	r3, r2
 800c5c4:	d202      	bcs.n	800c5cc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c5c6:	230e      	movs	r3, #14
 800c5c8:	617b      	str	r3, [r7, #20]
 800c5ca:	e057      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	4a38      	ldr	r2, [pc, #224]	@ (800c6b0 <USB_SetTurnaroundTime+0x124>)
 800c5d0:	4293      	cmp	r3, r2
 800c5d2:	d306      	bcc.n	800c5e2 <USB_SetTurnaroundTime+0x56>
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	4a37      	ldr	r2, [pc, #220]	@ (800c6b4 <USB_SetTurnaroundTime+0x128>)
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d202      	bcs.n	800c5e2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c5dc:	230d      	movs	r3, #13
 800c5de:	617b      	str	r3, [r7, #20]
 800c5e0:	e04c      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	4a33      	ldr	r2, [pc, #204]	@ (800c6b4 <USB_SetTurnaroundTime+0x128>)
 800c5e6:	4293      	cmp	r3, r2
 800c5e8:	d306      	bcc.n	800c5f8 <USB_SetTurnaroundTime+0x6c>
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	4a32      	ldr	r2, [pc, #200]	@ (800c6b8 <USB_SetTurnaroundTime+0x12c>)
 800c5ee:	4293      	cmp	r3, r2
 800c5f0:	d802      	bhi.n	800c5f8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c5f2:	230c      	movs	r3, #12
 800c5f4:	617b      	str	r3, [r7, #20]
 800c5f6:	e041      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	4a2f      	ldr	r2, [pc, #188]	@ (800c6b8 <USB_SetTurnaroundTime+0x12c>)
 800c5fc:	4293      	cmp	r3, r2
 800c5fe:	d906      	bls.n	800c60e <USB_SetTurnaroundTime+0x82>
 800c600:	68bb      	ldr	r3, [r7, #8]
 800c602:	4a2e      	ldr	r2, [pc, #184]	@ (800c6bc <USB_SetTurnaroundTime+0x130>)
 800c604:	4293      	cmp	r3, r2
 800c606:	d802      	bhi.n	800c60e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c608:	230b      	movs	r3, #11
 800c60a:	617b      	str	r3, [r7, #20]
 800c60c:	e036      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	4a2a      	ldr	r2, [pc, #168]	@ (800c6bc <USB_SetTurnaroundTime+0x130>)
 800c612:	4293      	cmp	r3, r2
 800c614:	d906      	bls.n	800c624 <USB_SetTurnaroundTime+0x98>
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	4a29      	ldr	r2, [pc, #164]	@ (800c6c0 <USB_SetTurnaroundTime+0x134>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d802      	bhi.n	800c624 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c61e:	230a      	movs	r3, #10
 800c620:	617b      	str	r3, [r7, #20]
 800c622:	e02b      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	4a26      	ldr	r2, [pc, #152]	@ (800c6c0 <USB_SetTurnaroundTime+0x134>)
 800c628:	4293      	cmp	r3, r2
 800c62a:	d906      	bls.n	800c63a <USB_SetTurnaroundTime+0xae>
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	4a25      	ldr	r2, [pc, #148]	@ (800c6c4 <USB_SetTurnaroundTime+0x138>)
 800c630:	4293      	cmp	r3, r2
 800c632:	d202      	bcs.n	800c63a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c634:	2309      	movs	r3, #9
 800c636:	617b      	str	r3, [r7, #20]
 800c638:	e020      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	4a21      	ldr	r2, [pc, #132]	@ (800c6c4 <USB_SetTurnaroundTime+0x138>)
 800c63e:	4293      	cmp	r3, r2
 800c640:	d306      	bcc.n	800c650 <USB_SetTurnaroundTime+0xc4>
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	4a20      	ldr	r2, [pc, #128]	@ (800c6c8 <USB_SetTurnaroundTime+0x13c>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d802      	bhi.n	800c650 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c64a:	2308      	movs	r3, #8
 800c64c:	617b      	str	r3, [r7, #20]
 800c64e:	e015      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c650:	68bb      	ldr	r3, [r7, #8]
 800c652:	4a1d      	ldr	r2, [pc, #116]	@ (800c6c8 <USB_SetTurnaroundTime+0x13c>)
 800c654:	4293      	cmp	r3, r2
 800c656:	d906      	bls.n	800c666 <USB_SetTurnaroundTime+0xda>
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	4a1c      	ldr	r2, [pc, #112]	@ (800c6cc <USB_SetTurnaroundTime+0x140>)
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d202      	bcs.n	800c666 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c660:	2307      	movs	r3, #7
 800c662:	617b      	str	r3, [r7, #20]
 800c664:	e00a      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c666:	2306      	movs	r3, #6
 800c668:	617b      	str	r3, [r7, #20]
 800c66a:	e007      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c66c:	79fb      	ldrb	r3, [r7, #7]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d102      	bne.n	800c678 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c672:	2309      	movs	r3, #9
 800c674:	617b      	str	r3, [r7, #20]
 800c676:	e001      	b.n	800c67c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c678:	2309      	movs	r3, #9
 800c67a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	68da      	ldr	r2, [r3, #12]
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	029b      	lsls	r3, r3, #10
 800c690:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800c694:	431a      	orrs	r2, r3
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c69a:	2300      	movs	r3, #0
}
 800c69c:	4618      	mov	r0, r3
 800c69e:	371c      	adds	r7, #28
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a6:	4770      	bx	lr
 800c6a8:	00d8acbf 	.word	0x00d8acbf
 800c6ac:	00e4e1c0 	.word	0x00e4e1c0
 800c6b0:	00f42400 	.word	0x00f42400
 800c6b4:	01067380 	.word	0x01067380
 800c6b8:	011a499f 	.word	0x011a499f
 800c6bc:	01312cff 	.word	0x01312cff
 800c6c0:	014ca43f 	.word	0x014ca43f
 800c6c4:	016e3600 	.word	0x016e3600
 800c6c8:	01a6ab1f 	.word	0x01a6ab1f
 800c6cc:	01e84800 	.word	0x01e84800

0800c6d0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	689b      	ldr	r3, [r3, #8]
 800c6dc:	f043 0201 	orr.w	r2, r3, #1
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c6e4:	2300      	movs	r3, #0
}
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	370c      	adds	r7, #12
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f0:	4770      	bx	lr

0800c6f2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c6f2:	b480      	push	{r7}
 800c6f4:	b083      	sub	sp, #12
 800c6f6:	af00      	add	r7, sp, #0
 800c6f8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f023 0201 	bic.w	r2, r3, #1
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c706:	2300      	movs	r3, #0
}
 800c708:	4618      	mov	r0, r3
 800c70a:	370c      	adds	r7, #12
 800c70c:	46bd      	mov	sp, r7
 800c70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c712:	4770      	bx	lr

0800c714 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
 800c71c:	460b      	mov	r3, r1
 800c71e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c720:	2300      	movs	r3, #0
 800c722:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	68db      	ldr	r3, [r3, #12]
 800c728:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c730:	78fb      	ldrb	r3, [r7, #3]
 800c732:	2b01      	cmp	r3, #1
 800c734:	d115      	bne.n	800c762 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	68db      	ldr	r3, [r3, #12]
 800c73a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c742:	200a      	movs	r0, #10
 800c744:	f7f5 fe1a 	bl	800237c <HAL_Delay>
      ms += 10U;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	330a      	adds	r3, #10
 800c74c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f001 f93f 	bl	800d9d2 <USB_GetMode>
 800c754:	4603      	mov	r3, r0
 800c756:	2b01      	cmp	r3, #1
 800c758:	d01e      	beq.n	800c798 <USB_SetCurrentMode+0x84>
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	2bc7      	cmp	r3, #199	@ 0xc7
 800c75e:	d9f0      	bls.n	800c742 <USB_SetCurrentMode+0x2e>
 800c760:	e01a      	b.n	800c798 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c762:	78fb      	ldrb	r3, [r7, #3]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d115      	bne.n	800c794 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	68db      	ldr	r3, [r3, #12]
 800c76c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800c774:	200a      	movs	r0, #10
 800c776:	f7f5 fe01 	bl	800237c <HAL_Delay>
      ms += 10U;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	330a      	adds	r3, #10
 800c77e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f001 f926 	bl	800d9d2 <USB_GetMode>
 800c786:	4603      	mov	r3, r0
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d005      	beq.n	800c798 <USB_SetCurrentMode+0x84>
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	2bc7      	cmp	r3, #199	@ 0xc7
 800c790:	d9f0      	bls.n	800c774 <USB_SetCurrentMode+0x60>
 800c792:	e001      	b.n	800c798 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c794:	2301      	movs	r3, #1
 800c796:	e005      	b.n	800c7a4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	2bc8      	cmp	r3, #200	@ 0xc8
 800c79c:	d101      	bne.n	800c7a2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c79e:	2301      	movs	r3, #1
 800c7a0:	e000      	b.n	800c7a4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3710      	adds	r7, #16
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}

0800c7ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c7ac:	b084      	sub	sp, #16
 800c7ae:	b580      	push	{r7, lr}
 800c7b0:	b086      	sub	sp, #24
 800c7b2:	af00      	add	r7, sp, #0
 800c7b4:	6078      	str	r0, [r7, #4]
 800c7b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800c7ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	613b      	str	r3, [r7, #16]
 800c7ca:	e009      	b.n	800c7e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c7cc:	687a      	ldr	r2, [r7, #4]
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	3340      	adds	r3, #64	@ 0x40
 800c7d2:	009b      	lsls	r3, r3, #2
 800c7d4:	4413      	add	r3, r2
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c7da:	693b      	ldr	r3, [r7, #16]
 800c7dc:	3301      	adds	r3, #1
 800c7de:	613b      	str	r3, [r7, #16]
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	2b0e      	cmp	r3, #14
 800c7e4:	d9f2      	bls.n	800c7cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c7e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d11c      	bne.n	800c828 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c7f4:	685b      	ldr	r3, [r3, #4]
 800c7f6:	68fa      	ldr	r2, [r7, #12]
 800c7f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c7fc:	f043 0302 	orr.w	r3, r3, #2
 800c800:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c806:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	601a      	str	r2, [r3, #0]
 800c826:	e005      	b.n	800c834 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c82c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c83a:	461a      	mov	r2, r3
 800c83c:	2300      	movs	r3, #0
 800c83e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c840:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c844:	2b01      	cmp	r3, #1
 800c846:	d10d      	bne.n	800c864 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c848:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d104      	bne.n	800c85a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c850:	2100      	movs	r1, #0
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f000 f968 	bl	800cb28 <USB_SetDevSpeed>
 800c858:	e008      	b.n	800c86c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c85a:	2101      	movs	r1, #1
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f000 f963 	bl	800cb28 <USB_SetDevSpeed>
 800c862:	e003      	b.n	800c86c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c864:	2103      	movs	r1, #3
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f000 f95e 	bl	800cb28 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c86c:	2110      	movs	r1, #16
 800c86e:	6878      	ldr	r0, [r7, #4]
 800c870:	f000 f8fa 	bl	800ca68 <USB_FlushTxFifo>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d001      	beq.n	800c87e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800c87a:	2301      	movs	r3, #1
 800c87c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f000 f924 	bl	800cacc <USB_FlushRxFifo>
 800c884:	4603      	mov	r3, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d001      	beq.n	800c88e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800c88a:	2301      	movs	r3, #1
 800c88c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c894:	461a      	mov	r2, r3
 800c896:	2300      	movs	r3, #0
 800c898:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	613b      	str	r3, [r7, #16]
 800c8b6:	e043      	b.n	800c940 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c8b8:	693b      	ldr	r3, [r7, #16]
 800c8ba:	015a      	lsls	r2, r3, #5
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	4413      	add	r3, r2
 800c8c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c8ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c8ce:	d118      	bne.n	800c902 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800c8d0:	693b      	ldr	r3, [r7, #16]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d10a      	bne.n	800c8ec <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	015a      	lsls	r2, r3, #5
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	4413      	add	r3, r2
 800c8de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8e2:	461a      	mov	r2, r3
 800c8e4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c8e8:	6013      	str	r3, [r2, #0]
 800c8ea:	e013      	b.n	800c914 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	015a      	lsls	r2, r3, #5
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	4413      	add	r3, r2
 800c8f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c8fe:	6013      	str	r3, [r2, #0]
 800c900:	e008      	b.n	800c914 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c902:	693b      	ldr	r3, [r7, #16]
 800c904:	015a      	lsls	r2, r3, #5
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	4413      	add	r3, r2
 800c90a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c90e:	461a      	mov	r2, r3
 800c910:	2300      	movs	r3, #0
 800c912:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c914:	693b      	ldr	r3, [r7, #16]
 800c916:	015a      	lsls	r2, r3, #5
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	4413      	add	r3, r2
 800c91c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c920:	461a      	mov	r2, r3
 800c922:	2300      	movs	r3, #0
 800c924:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	015a      	lsls	r2, r3, #5
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	4413      	add	r3, r2
 800c92e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c932:	461a      	mov	r2, r3
 800c934:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c938:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c93a:	693b      	ldr	r3, [r7, #16]
 800c93c:	3301      	adds	r3, #1
 800c93e:	613b      	str	r3, [r7, #16]
 800c940:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c944:	461a      	mov	r2, r3
 800c946:	693b      	ldr	r3, [r7, #16]
 800c948:	4293      	cmp	r3, r2
 800c94a:	d3b5      	bcc.n	800c8b8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c94c:	2300      	movs	r3, #0
 800c94e:	613b      	str	r3, [r7, #16]
 800c950:	e043      	b.n	800c9da <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c952:	693b      	ldr	r3, [r7, #16]
 800c954:	015a      	lsls	r2, r3, #5
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	4413      	add	r3, r2
 800c95a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c964:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c968:	d118      	bne.n	800c99c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800c96a:	693b      	ldr	r3, [r7, #16]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d10a      	bne.n	800c986 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c970:	693b      	ldr	r3, [r7, #16]
 800c972:	015a      	lsls	r2, r3, #5
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	4413      	add	r3, r2
 800c978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c97c:	461a      	mov	r2, r3
 800c97e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800c982:	6013      	str	r3, [r2, #0]
 800c984:	e013      	b.n	800c9ae <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c986:	693b      	ldr	r3, [r7, #16]
 800c988:	015a      	lsls	r2, r3, #5
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	4413      	add	r3, r2
 800c98e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c992:	461a      	mov	r2, r3
 800c994:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800c998:	6013      	str	r3, [r2, #0]
 800c99a:	e008      	b.n	800c9ae <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	015a      	lsls	r2, r3, #5
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	4413      	add	r3, r2
 800c9a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c9ae:	693b      	ldr	r3, [r7, #16]
 800c9b0:	015a      	lsls	r2, r3, #5
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	4413      	add	r3, r2
 800c9b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9ba:	461a      	mov	r2, r3
 800c9bc:	2300      	movs	r3, #0
 800c9be:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	015a      	lsls	r2, r3, #5
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	4413      	add	r3, r2
 800c9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c9d2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c9d4:	693b      	ldr	r3, [r7, #16]
 800c9d6:	3301      	adds	r3, #1
 800c9d8:	613b      	str	r3, [r7, #16]
 800c9da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c9de:	461a      	mov	r2, r3
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d3b5      	bcc.n	800c952 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9ec:	691b      	ldr	r3, [r3, #16]
 800c9ee:	68fa      	ldr	r2, [r7, #12]
 800c9f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c9f8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ca06:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ca08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d105      	bne.n	800ca1c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	699b      	ldr	r3, [r3, #24]
 800ca14:	f043 0210 	orr.w	r2, r3, #16
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	699a      	ldr	r2, [r3, #24]
 800ca20:	4b0f      	ldr	r3, [pc, #60]	@ (800ca60 <USB_DevInit+0x2b4>)
 800ca22:	4313      	orrs	r3, r2
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ca28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d005      	beq.n	800ca3c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	699b      	ldr	r3, [r3, #24]
 800ca34:	f043 0208 	orr.w	r2, r3, #8
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ca3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ca40:	2b01      	cmp	r3, #1
 800ca42:	d105      	bne.n	800ca50 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	699a      	ldr	r2, [r3, #24]
 800ca48:	4b06      	ldr	r3, [pc, #24]	@ (800ca64 <USB_DevInit+0x2b8>)
 800ca4a:	4313      	orrs	r3, r2
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ca50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3718      	adds	r7, #24
 800ca56:	46bd      	mov	sp, r7
 800ca58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ca5c:	b004      	add	sp, #16
 800ca5e:	4770      	bx	lr
 800ca60:	803c3800 	.word	0x803c3800
 800ca64:	40000004 	.word	0x40000004

0800ca68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ca68:	b480      	push	{r7}
 800ca6a:	b085      	sub	sp, #20
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ca72:	2300      	movs	r3, #0
 800ca74:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ca82:	d901      	bls.n	800ca88 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ca84:	2303      	movs	r3, #3
 800ca86:	e01b      	b.n	800cac0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	691b      	ldr	r3, [r3, #16]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	daf2      	bge.n	800ca76 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ca90:	2300      	movs	r3, #0
 800ca92:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	019b      	lsls	r3, r3, #6
 800ca98:	f043 0220 	orr.w	r2, r3, #32
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	3301      	adds	r3, #1
 800caa4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800caac:	d901      	bls.n	800cab2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800caae:	2303      	movs	r3, #3
 800cab0:	e006      	b.n	800cac0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	691b      	ldr	r3, [r3, #16]
 800cab6:	f003 0320 	and.w	r3, r3, #32
 800caba:	2b20      	cmp	r3, #32
 800cabc:	d0f0      	beq.n	800caa0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cabe:	2300      	movs	r3, #0
}
 800cac0:	4618      	mov	r0, r3
 800cac2:	3714      	adds	r7, #20
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr

0800cacc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800cacc:	b480      	push	{r7}
 800cace:	b085      	sub	sp, #20
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800cad4:	2300      	movs	r3, #0
 800cad6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	3301      	adds	r3, #1
 800cadc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cae4:	d901      	bls.n	800caea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800cae6:	2303      	movs	r3, #3
 800cae8:	e018      	b.n	800cb1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	691b      	ldr	r3, [r3, #16]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	daf2      	bge.n	800cad8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800caf2:	2300      	movs	r3, #0
 800caf4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2210      	movs	r2, #16
 800cafa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	3301      	adds	r3, #1
 800cb00:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cb08:	d901      	bls.n	800cb0e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	e006      	b.n	800cb1c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	691b      	ldr	r3, [r3, #16]
 800cb12:	f003 0310 	and.w	r3, r3, #16
 800cb16:	2b10      	cmp	r3, #16
 800cb18:	d0f0      	beq.n	800cafc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800cb1a:	2300      	movs	r3, #0
}
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	3714      	adds	r7, #20
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr

0800cb28 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b085      	sub	sp, #20
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	460b      	mov	r3, r1
 800cb32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb3e:	681a      	ldr	r2, [r3, #0]
 800cb40:	78fb      	ldrb	r3, [r7, #3]
 800cb42:	68f9      	ldr	r1, [r7, #12]
 800cb44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800cb4c:	2300      	movs	r3, #0
}
 800cb4e:	4618      	mov	r0, r3
 800cb50:	3714      	adds	r7, #20
 800cb52:	46bd      	mov	sp, r7
 800cb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb58:	4770      	bx	lr

0800cb5a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb5a:	b480      	push	{r7}
 800cb5c:	b087      	sub	sp, #28
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800cb66:	693b      	ldr	r3, [r7, #16]
 800cb68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb6c:	689b      	ldr	r3, [r3, #8]
 800cb6e:	f003 0306 	and.w	r3, r3, #6
 800cb72:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d102      	bne.n	800cb80 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	75fb      	strb	r3, [r7, #23]
 800cb7e:	e00a      	b.n	800cb96 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2b02      	cmp	r3, #2
 800cb84:	d002      	beq.n	800cb8c <USB_GetDevSpeed+0x32>
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	2b06      	cmp	r3, #6
 800cb8a:	d102      	bne.n	800cb92 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800cb8c:	2302      	movs	r3, #2
 800cb8e:	75fb      	strb	r3, [r7, #23]
 800cb90:	e001      	b.n	800cb96 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cb92:	230f      	movs	r3, #15
 800cb94:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cb96:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb98:	4618      	mov	r0, r3
 800cb9a:	371c      	adds	r7, #28
 800cb9c:	46bd      	mov	sp, r7
 800cb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba2:	4770      	bx	lr

0800cba4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cba4:	b480      	push	{r7}
 800cba6:	b085      	sub	sp, #20
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	6078      	str	r0, [r7, #4]
 800cbac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	781b      	ldrb	r3, [r3, #0]
 800cbb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	785b      	ldrb	r3, [r3, #1]
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d139      	bne.n	800cc34 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbc6:	69da      	ldr	r2, [r3, #28]
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	f003 030f 	and.w	r3, r3, #15
 800cbd0:	2101      	movs	r1, #1
 800cbd2:	fa01 f303 	lsl.w	r3, r1, r3
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	68f9      	ldr	r1, [r7, #12]
 800cbda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cbde:	4313      	orrs	r3, r2
 800cbe0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cbe2:	68bb      	ldr	r3, [r7, #8]
 800cbe4:	015a      	lsls	r2, r3, #5
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	4413      	add	r3, r2
 800cbea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d153      	bne.n	800cca0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cbf8:	68bb      	ldr	r3, [r7, #8]
 800cbfa:	015a      	lsls	r2, r3, #5
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	4413      	add	r3, r2
 800cc00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	689b      	ldr	r3, [r3, #8]
 800cc0a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	791b      	ldrb	r3, [r3, #4]
 800cc12:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cc14:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cc16:	68bb      	ldr	r3, [r7, #8]
 800cc18:	059b      	lsls	r3, r3, #22
 800cc1a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cc1c:	431a      	orrs	r2, r3
 800cc1e:	68bb      	ldr	r3, [r7, #8]
 800cc20:	0159      	lsls	r1, r3, #5
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	440b      	add	r3, r1
 800cc26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc2a:	4619      	mov	r1, r3
 800cc2c:	4b20      	ldr	r3, [pc, #128]	@ (800ccb0 <USB_ActivateEndpoint+0x10c>)
 800cc2e:	4313      	orrs	r3, r2
 800cc30:	600b      	str	r3, [r1, #0]
 800cc32:	e035      	b.n	800cca0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc3a:	69da      	ldr	r2, [r3, #28]
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	f003 030f 	and.w	r3, r3, #15
 800cc44:	2101      	movs	r1, #1
 800cc46:	fa01 f303 	lsl.w	r3, r1, r3
 800cc4a:	041b      	lsls	r3, r3, #16
 800cc4c:	68f9      	ldr	r1, [r7, #12]
 800cc4e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cc52:	4313      	orrs	r3, r2
 800cc54:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	015a      	lsls	r2, r3, #5
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d119      	bne.n	800cca0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	015a      	lsls	r2, r3, #5
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	4413      	add	r3, r2
 800cc74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc78:	681a      	ldr	r2, [r3, #0]
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	689b      	ldr	r3, [r3, #8]
 800cc7e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	791b      	ldrb	r3, [r3, #4]
 800cc86:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cc88:	430b      	orrs	r3, r1
 800cc8a:	431a      	orrs	r2, r3
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	0159      	lsls	r1, r3, #5
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	440b      	add	r3, r1
 800cc94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc98:	4619      	mov	r1, r3
 800cc9a:	4b05      	ldr	r3, [pc, #20]	@ (800ccb0 <USB_ActivateEndpoint+0x10c>)
 800cc9c:	4313      	orrs	r3, r2
 800cc9e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cca0:	2300      	movs	r3, #0
}
 800cca2:	4618      	mov	r0, r3
 800cca4:	3714      	adds	r7, #20
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	10008000 	.word	0x10008000

0800ccb4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ccb4:	b480      	push	{r7}
 800ccb6:	b085      	sub	sp, #20
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
 800ccbc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	781b      	ldrb	r3, [r3, #0]
 800ccc6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	785b      	ldrb	r3, [r3, #1]
 800cccc:	2b01      	cmp	r3, #1
 800ccce:	d161      	bne.n	800cd94 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	015a      	lsls	r2, r3, #5
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	4413      	add	r3, r2
 800ccd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cce2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cce6:	d11f      	bne.n	800cd28 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	015a      	lsls	r2, r3, #5
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	4413      	add	r3, r2
 800ccf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	68ba      	ldr	r2, [r7, #8]
 800ccf8:	0151      	lsls	r1, r2, #5
 800ccfa:	68fa      	ldr	r2, [r7, #12]
 800ccfc:	440a      	add	r2, r1
 800ccfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cd06:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	015a      	lsls	r2, r3, #5
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	4413      	add	r3, r2
 800cd10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	68ba      	ldr	r2, [r7, #8]
 800cd18:	0151      	lsls	r1, r2, #5
 800cd1a:	68fa      	ldr	r2, [r7, #12]
 800cd1c:	440a      	add	r2, r1
 800cd1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd22:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cd26:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	f003 030f 	and.w	r3, r3, #15
 800cd38:	2101      	movs	r1, #1
 800cd3a:	fa01 f303 	lsl.w	r3, r1, r3
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	43db      	mvns	r3, r3
 800cd42:	68f9      	ldr	r1, [r7, #12]
 800cd44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd48:	4013      	ands	r3, r2
 800cd4a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd52:	69da      	ldr	r2, [r3, #28]
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	f003 030f 	and.w	r3, r3, #15
 800cd5c:	2101      	movs	r1, #1
 800cd5e:	fa01 f303 	lsl.w	r3, r1, r3
 800cd62:	b29b      	uxth	r3, r3
 800cd64:	43db      	mvns	r3, r3
 800cd66:	68f9      	ldr	r1, [r7, #12]
 800cd68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd6c:	4013      	ands	r3, r2
 800cd6e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	015a      	lsls	r2, r3, #5
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	4413      	add	r3, r2
 800cd78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd7c:	681a      	ldr	r2, [r3, #0]
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	0159      	lsls	r1, r3, #5
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	440b      	add	r3, r1
 800cd86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	4b35      	ldr	r3, [pc, #212]	@ (800ce64 <USB_DeactivateEndpoint+0x1b0>)
 800cd8e:	4013      	ands	r3, r2
 800cd90:	600b      	str	r3, [r1, #0]
 800cd92:	e060      	b.n	800ce56 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cd94:	68bb      	ldr	r3, [r7, #8]
 800cd96:	015a      	lsls	r2, r3, #5
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	4413      	add	r3, r2
 800cd9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cda6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cdaa:	d11f      	bne.n	800cdec <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cdac:	68bb      	ldr	r3, [r7, #8]
 800cdae:	015a      	lsls	r2, r3, #5
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	4413      	add	r3, r2
 800cdb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	0151      	lsls	r1, r2, #5
 800cdbe:	68fa      	ldr	r2, [r7, #12]
 800cdc0:	440a      	add	r2, r1
 800cdc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdc6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800cdca:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	015a      	lsls	r2, r3, #5
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	4413      	add	r3, r2
 800cdd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	68ba      	ldr	r2, [r7, #8]
 800cddc:	0151      	lsls	r1, r2, #5
 800cdde:	68fa      	ldr	r2, [r7, #12]
 800cde0:	440a      	add	r2, r1
 800cde2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cde6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cdea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cdf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	781b      	ldrb	r3, [r3, #0]
 800cdf8:	f003 030f 	and.w	r3, r3, #15
 800cdfc:	2101      	movs	r1, #1
 800cdfe:	fa01 f303 	lsl.w	r3, r1, r3
 800ce02:	041b      	lsls	r3, r3, #16
 800ce04:	43db      	mvns	r3, r3
 800ce06:	68f9      	ldr	r1, [r7, #12]
 800ce08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce16:	69da      	ldr	r2, [r3, #28]
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	f003 030f 	and.w	r3, r3, #15
 800ce20:	2101      	movs	r1, #1
 800ce22:	fa01 f303 	lsl.w	r3, r1, r3
 800ce26:	041b      	lsls	r3, r3, #16
 800ce28:	43db      	mvns	r3, r3
 800ce2a:	68f9      	ldr	r1, [r7, #12]
 800ce2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce30:	4013      	ands	r3, r2
 800ce32:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	015a      	lsls	r2, r3, #5
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	4413      	add	r3, r2
 800ce3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce40:	681a      	ldr	r2, [r3, #0]
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	0159      	lsls	r1, r3, #5
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	440b      	add	r3, r1
 800ce4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce4e:	4619      	mov	r1, r3
 800ce50:	4b05      	ldr	r3, [pc, #20]	@ (800ce68 <USB_DeactivateEndpoint+0x1b4>)
 800ce52:	4013      	ands	r3, r2
 800ce54:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ce56:	2300      	movs	r3, #0
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3714      	adds	r7, #20
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce62:	4770      	bx	lr
 800ce64:	ec337800 	.word	0xec337800
 800ce68:	eff37800 	.word	0xeff37800

0800ce6c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b08a      	sub	sp, #40	@ 0x28
 800ce70:	af02      	add	r7, sp, #8
 800ce72:	60f8      	str	r0, [r7, #12]
 800ce74:	60b9      	str	r1, [r7, #8]
 800ce76:	4613      	mov	r3, r2
 800ce78:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	781b      	ldrb	r3, [r3, #0]
 800ce82:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ce84:	68bb      	ldr	r3, [r7, #8]
 800ce86:	785b      	ldrb	r3, [r3, #1]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	f040 8185 	bne.w	800d198 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	691b      	ldr	r3, [r3, #16]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d132      	bne.n	800cefc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce96:	69bb      	ldr	r3, [r7, #24]
 800ce98:	015a      	lsls	r2, r3, #5
 800ce9a:	69fb      	ldr	r3, [r7, #28]
 800ce9c:	4413      	add	r3, r2
 800ce9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cea2:	691a      	ldr	r2, [r3, #16]
 800cea4:	69bb      	ldr	r3, [r7, #24]
 800cea6:	0159      	lsls	r1, r3, #5
 800cea8:	69fb      	ldr	r3, [r7, #28]
 800ceaa:	440b      	add	r3, r1
 800ceac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	4ba7      	ldr	r3, [pc, #668]	@ (800d150 <USB_EPStartXfer+0x2e4>)
 800ceb4:	4013      	ands	r3, r2
 800ceb6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ceb8:	69bb      	ldr	r3, [r7, #24]
 800ceba:	015a      	lsls	r2, r3, #5
 800cebc:	69fb      	ldr	r3, [r7, #28]
 800cebe:	4413      	add	r3, r2
 800cec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cec4:	691b      	ldr	r3, [r3, #16]
 800cec6:	69ba      	ldr	r2, [r7, #24]
 800cec8:	0151      	lsls	r1, r2, #5
 800ceca:	69fa      	ldr	r2, [r7, #28]
 800cecc:	440a      	add	r2, r1
 800cece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ced2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ced6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ced8:	69bb      	ldr	r3, [r7, #24]
 800ceda:	015a      	lsls	r2, r3, #5
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	4413      	add	r3, r2
 800cee0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cee4:	691a      	ldr	r2, [r3, #16]
 800cee6:	69bb      	ldr	r3, [r7, #24]
 800cee8:	0159      	lsls	r1, r3, #5
 800ceea:	69fb      	ldr	r3, [r7, #28]
 800ceec:	440b      	add	r3, r1
 800ceee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cef2:	4619      	mov	r1, r3
 800cef4:	4b97      	ldr	r3, [pc, #604]	@ (800d154 <USB_EPStartXfer+0x2e8>)
 800cef6:	4013      	ands	r3, r2
 800cef8:	610b      	str	r3, [r1, #16]
 800cefa:	e097      	b.n	800d02c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cefc:	69bb      	ldr	r3, [r7, #24]
 800cefe:	015a      	lsls	r2, r3, #5
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	4413      	add	r3, r2
 800cf04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf08:	691a      	ldr	r2, [r3, #16]
 800cf0a:	69bb      	ldr	r3, [r7, #24]
 800cf0c:	0159      	lsls	r1, r3, #5
 800cf0e:	69fb      	ldr	r3, [r7, #28]
 800cf10:	440b      	add	r3, r1
 800cf12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf16:	4619      	mov	r1, r3
 800cf18:	4b8e      	ldr	r3, [pc, #568]	@ (800d154 <USB_EPStartXfer+0x2e8>)
 800cf1a:	4013      	ands	r3, r2
 800cf1c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cf1e:	69bb      	ldr	r3, [r7, #24]
 800cf20:	015a      	lsls	r2, r3, #5
 800cf22:	69fb      	ldr	r3, [r7, #28]
 800cf24:	4413      	add	r3, r2
 800cf26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf2a:	691a      	ldr	r2, [r3, #16]
 800cf2c:	69bb      	ldr	r3, [r7, #24]
 800cf2e:	0159      	lsls	r1, r3, #5
 800cf30:	69fb      	ldr	r3, [r7, #28]
 800cf32:	440b      	add	r3, r1
 800cf34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf38:	4619      	mov	r1, r3
 800cf3a:	4b85      	ldr	r3, [pc, #532]	@ (800d150 <USB_EPStartXfer+0x2e4>)
 800cf3c:	4013      	ands	r3, r2
 800cf3e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800cf40:	69bb      	ldr	r3, [r7, #24]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d11a      	bne.n	800cf7c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	691a      	ldr	r2, [r3, #16]
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	429a      	cmp	r2, r3
 800cf50:	d903      	bls.n	800cf5a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	689a      	ldr	r2, [r3, #8]
 800cf56:	68bb      	ldr	r3, [r7, #8]
 800cf58:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	015a      	lsls	r2, r3, #5
 800cf5e:	69fb      	ldr	r3, [r7, #28]
 800cf60:	4413      	add	r3, r2
 800cf62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf66:	691b      	ldr	r3, [r3, #16]
 800cf68:	69ba      	ldr	r2, [r7, #24]
 800cf6a:	0151      	lsls	r1, r2, #5
 800cf6c:	69fa      	ldr	r2, [r7, #28]
 800cf6e:	440a      	add	r2, r1
 800cf70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cf78:	6113      	str	r3, [r2, #16]
 800cf7a:	e044      	b.n	800d006 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	691a      	ldr	r2, [r3, #16]
 800cf80:	68bb      	ldr	r3, [r7, #8]
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	4413      	add	r3, r2
 800cf86:	1e5a      	subs	r2, r3, #1
 800cf88:	68bb      	ldr	r3, [r7, #8]
 800cf8a:	689b      	ldr	r3, [r3, #8]
 800cf8c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf90:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800cf92:	69bb      	ldr	r3, [r7, #24]
 800cf94:	015a      	lsls	r2, r3, #5
 800cf96:	69fb      	ldr	r3, [r7, #28]
 800cf98:	4413      	add	r3, r2
 800cf9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf9e:	691a      	ldr	r2, [r3, #16]
 800cfa0:	8afb      	ldrh	r3, [r7, #22]
 800cfa2:	04d9      	lsls	r1, r3, #19
 800cfa4:	4b6c      	ldr	r3, [pc, #432]	@ (800d158 <USB_EPStartXfer+0x2ec>)
 800cfa6:	400b      	ands	r3, r1
 800cfa8:	69b9      	ldr	r1, [r7, #24]
 800cfaa:	0148      	lsls	r0, r1, #5
 800cfac:	69f9      	ldr	r1, [r7, #28]
 800cfae:	4401      	add	r1, r0
 800cfb0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	791b      	ldrb	r3, [r3, #4]
 800cfbc:	2b01      	cmp	r3, #1
 800cfbe:	d122      	bne.n	800d006 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cfc0:	69bb      	ldr	r3, [r7, #24]
 800cfc2:	015a      	lsls	r2, r3, #5
 800cfc4:	69fb      	ldr	r3, [r7, #28]
 800cfc6:	4413      	add	r3, r2
 800cfc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfcc:	691b      	ldr	r3, [r3, #16]
 800cfce:	69ba      	ldr	r2, [r7, #24]
 800cfd0:	0151      	lsls	r1, r2, #5
 800cfd2:	69fa      	ldr	r2, [r7, #28]
 800cfd4:	440a      	add	r2, r1
 800cfd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cfda:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800cfde:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800cfe0:	69bb      	ldr	r3, [r7, #24]
 800cfe2:	015a      	lsls	r2, r3, #5
 800cfe4:	69fb      	ldr	r3, [r7, #28]
 800cfe6:	4413      	add	r3, r2
 800cfe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfec:	691a      	ldr	r2, [r3, #16]
 800cfee:	8afb      	ldrh	r3, [r7, #22]
 800cff0:	075b      	lsls	r3, r3, #29
 800cff2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800cff6:	69b9      	ldr	r1, [r7, #24]
 800cff8:	0148      	lsls	r0, r1, #5
 800cffa:	69f9      	ldr	r1, [r7, #28]
 800cffc:	4401      	add	r1, r0
 800cffe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d002:	4313      	orrs	r3, r2
 800d004:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d006:	69bb      	ldr	r3, [r7, #24]
 800d008:	015a      	lsls	r2, r3, #5
 800d00a:	69fb      	ldr	r3, [r7, #28]
 800d00c:	4413      	add	r3, r2
 800d00e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d012:	691a      	ldr	r2, [r3, #16]
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	691b      	ldr	r3, [r3, #16]
 800d018:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d01c:	69b9      	ldr	r1, [r7, #24]
 800d01e:	0148      	lsls	r0, r1, #5
 800d020:	69f9      	ldr	r1, [r7, #28]
 800d022:	4401      	add	r1, r0
 800d024:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800d028:	4313      	orrs	r3, r2
 800d02a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800d02c:	79fb      	ldrb	r3, [r7, #7]
 800d02e:	2b01      	cmp	r3, #1
 800d030:	d14b      	bne.n	800d0ca <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	69db      	ldr	r3, [r3, #28]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d009      	beq.n	800d04e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	015a      	lsls	r2, r3, #5
 800d03e:	69fb      	ldr	r3, [r7, #28]
 800d040:	4413      	add	r3, r2
 800d042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d046:	461a      	mov	r2, r3
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	69db      	ldr	r3, [r3, #28]
 800d04c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800d04e:	68bb      	ldr	r3, [r7, #8]
 800d050:	791b      	ldrb	r3, [r3, #4]
 800d052:	2b01      	cmp	r3, #1
 800d054:	d128      	bne.n	800d0a8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d056:	69fb      	ldr	r3, [r7, #28]
 800d058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d05c:	689b      	ldr	r3, [r3, #8]
 800d05e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d062:	2b00      	cmp	r3, #0
 800d064:	d110      	bne.n	800d088 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	015a      	lsls	r2, r3, #5
 800d06a:	69fb      	ldr	r3, [r7, #28]
 800d06c:	4413      	add	r3, r2
 800d06e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	69ba      	ldr	r2, [r7, #24]
 800d076:	0151      	lsls	r1, r2, #5
 800d078:	69fa      	ldr	r2, [r7, #28]
 800d07a:	440a      	add	r2, r1
 800d07c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d080:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d084:	6013      	str	r3, [r2, #0]
 800d086:	e00f      	b.n	800d0a8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	015a      	lsls	r2, r3, #5
 800d08c:	69fb      	ldr	r3, [r7, #28]
 800d08e:	4413      	add	r3, r2
 800d090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	69ba      	ldr	r2, [r7, #24]
 800d098:	0151      	lsls	r1, r2, #5
 800d09a:	69fa      	ldr	r2, [r7, #28]
 800d09c:	440a      	add	r2, r1
 800d09e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d0a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d0a6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	015a      	lsls	r2, r3, #5
 800d0ac:	69fb      	ldr	r3, [r7, #28]
 800d0ae:	4413      	add	r3, r2
 800d0b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	69ba      	ldr	r2, [r7, #24]
 800d0b8:	0151      	lsls	r1, r2, #5
 800d0ba:	69fa      	ldr	r2, [r7, #28]
 800d0bc:	440a      	add	r2, r1
 800d0be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d0c2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d0c6:	6013      	str	r3, [r2, #0]
 800d0c8:	e169      	b.n	800d39e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d0ca:	69bb      	ldr	r3, [r7, #24]
 800d0cc:	015a      	lsls	r2, r3, #5
 800d0ce:	69fb      	ldr	r3, [r7, #28]
 800d0d0:	4413      	add	r3, r2
 800d0d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	69ba      	ldr	r2, [r7, #24]
 800d0da:	0151      	lsls	r1, r2, #5
 800d0dc:	69fa      	ldr	r2, [r7, #28]
 800d0de:	440a      	add	r2, r1
 800d0e0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d0e4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d0e8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d0ea:	68bb      	ldr	r3, [r7, #8]
 800d0ec:	791b      	ldrb	r3, [r3, #4]
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	d015      	beq.n	800d11e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	691b      	ldr	r3, [r3, #16]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	f000 8151 	beq.w	800d39e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d0fc:	69fb      	ldr	r3, [r7, #28]
 800d0fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d102:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	781b      	ldrb	r3, [r3, #0]
 800d108:	f003 030f 	and.w	r3, r3, #15
 800d10c:	2101      	movs	r1, #1
 800d10e:	fa01 f303 	lsl.w	r3, r1, r3
 800d112:	69f9      	ldr	r1, [r7, #28]
 800d114:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d118:	4313      	orrs	r3, r2
 800d11a:	634b      	str	r3, [r1, #52]	@ 0x34
 800d11c:	e13f      	b.n	800d39e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d11e:	69fb      	ldr	r3, [r7, #28]
 800d120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d124:	689b      	ldr	r3, [r3, #8]
 800d126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d116      	bne.n	800d15c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d12e:	69bb      	ldr	r3, [r7, #24]
 800d130:	015a      	lsls	r2, r3, #5
 800d132:	69fb      	ldr	r3, [r7, #28]
 800d134:	4413      	add	r3, r2
 800d136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	69ba      	ldr	r2, [r7, #24]
 800d13e:	0151      	lsls	r1, r2, #5
 800d140:	69fa      	ldr	r2, [r7, #28]
 800d142:	440a      	add	r2, r1
 800d144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d148:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d14c:	6013      	str	r3, [r2, #0]
 800d14e:	e015      	b.n	800d17c <USB_EPStartXfer+0x310>
 800d150:	e007ffff 	.word	0xe007ffff
 800d154:	fff80000 	.word	0xfff80000
 800d158:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d15c:	69bb      	ldr	r3, [r7, #24]
 800d15e:	015a      	lsls	r2, r3, #5
 800d160:	69fb      	ldr	r3, [r7, #28]
 800d162:	4413      	add	r3, r2
 800d164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	69ba      	ldr	r2, [r7, #24]
 800d16c:	0151      	lsls	r1, r2, #5
 800d16e:	69fa      	ldr	r2, [r7, #28]
 800d170:	440a      	add	r2, r1
 800d172:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d176:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d17a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d17c:	68bb      	ldr	r3, [r7, #8]
 800d17e:	68d9      	ldr	r1, [r3, #12]
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	781a      	ldrb	r2, [r3, #0]
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	691b      	ldr	r3, [r3, #16]
 800d188:	b298      	uxth	r0, r3
 800d18a:	79fb      	ldrb	r3, [r7, #7]
 800d18c:	9300      	str	r3, [sp, #0]
 800d18e:	4603      	mov	r3, r0
 800d190:	68f8      	ldr	r0, [r7, #12]
 800d192:	f000 f9b9 	bl	800d508 <USB_WritePacket>
 800d196:	e102      	b.n	800d39e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d198:	69bb      	ldr	r3, [r7, #24]
 800d19a:	015a      	lsls	r2, r3, #5
 800d19c:	69fb      	ldr	r3, [r7, #28]
 800d19e:	4413      	add	r3, r2
 800d1a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1a4:	691a      	ldr	r2, [r3, #16]
 800d1a6:	69bb      	ldr	r3, [r7, #24]
 800d1a8:	0159      	lsls	r1, r3, #5
 800d1aa:	69fb      	ldr	r3, [r7, #28]
 800d1ac:	440b      	add	r3, r1
 800d1ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	4b7c      	ldr	r3, [pc, #496]	@ (800d3a8 <USB_EPStartXfer+0x53c>)
 800d1b6:	4013      	ands	r3, r2
 800d1b8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d1ba:	69bb      	ldr	r3, [r7, #24]
 800d1bc:	015a      	lsls	r2, r3, #5
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	4413      	add	r3, r2
 800d1c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1c6:	691a      	ldr	r2, [r3, #16]
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	0159      	lsls	r1, r3, #5
 800d1cc:	69fb      	ldr	r3, [r7, #28]
 800d1ce:	440b      	add	r3, r1
 800d1d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1d4:	4619      	mov	r1, r3
 800d1d6:	4b75      	ldr	r3, [pc, #468]	@ (800d3ac <USB_EPStartXfer+0x540>)
 800d1d8:	4013      	ands	r3, r2
 800d1da:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d12f      	bne.n	800d242 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800d1e2:	68bb      	ldr	r3, [r7, #8]
 800d1e4:	691b      	ldr	r3, [r3, #16]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d003      	beq.n	800d1f2 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	689a      	ldr	r2, [r3, #8]
 800d1ee:	68bb      	ldr	r3, [r7, #8]
 800d1f0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	689a      	ldr	r2, [r3, #8]
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d1fa:	69bb      	ldr	r3, [r7, #24]
 800d1fc:	015a      	lsls	r2, r3, #5
 800d1fe:	69fb      	ldr	r3, [r7, #28]
 800d200:	4413      	add	r3, r2
 800d202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d206:	691a      	ldr	r2, [r3, #16]
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	6a1b      	ldr	r3, [r3, #32]
 800d20c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d210:	69b9      	ldr	r1, [r7, #24]
 800d212:	0148      	lsls	r0, r1, #5
 800d214:	69f9      	ldr	r1, [r7, #28]
 800d216:	4401      	add	r1, r0
 800d218:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d21c:	4313      	orrs	r3, r2
 800d21e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d220:	69bb      	ldr	r3, [r7, #24]
 800d222:	015a      	lsls	r2, r3, #5
 800d224:	69fb      	ldr	r3, [r7, #28]
 800d226:	4413      	add	r3, r2
 800d228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d22c:	691b      	ldr	r3, [r3, #16]
 800d22e:	69ba      	ldr	r2, [r7, #24]
 800d230:	0151      	lsls	r1, r2, #5
 800d232:	69fa      	ldr	r2, [r7, #28]
 800d234:	440a      	add	r2, r1
 800d236:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d23a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d23e:	6113      	str	r3, [r2, #16]
 800d240:	e05f      	b.n	800d302 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	691b      	ldr	r3, [r3, #16]
 800d246:	2b00      	cmp	r3, #0
 800d248:	d123      	bne.n	800d292 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d24a:	69bb      	ldr	r3, [r7, #24]
 800d24c:	015a      	lsls	r2, r3, #5
 800d24e:	69fb      	ldr	r3, [r7, #28]
 800d250:	4413      	add	r3, r2
 800d252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d256:	691a      	ldr	r2, [r3, #16]
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	689b      	ldr	r3, [r3, #8]
 800d25c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d260:	69b9      	ldr	r1, [r7, #24]
 800d262:	0148      	lsls	r0, r1, #5
 800d264:	69f9      	ldr	r1, [r7, #28]
 800d266:	4401      	add	r1, r0
 800d268:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d26c:	4313      	orrs	r3, r2
 800d26e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d270:	69bb      	ldr	r3, [r7, #24]
 800d272:	015a      	lsls	r2, r3, #5
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	4413      	add	r3, r2
 800d278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d27c:	691b      	ldr	r3, [r3, #16]
 800d27e:	69ba      	ldr	r2, [r7, #24]
 800d280:	0151      	lsls	r1, r2, #5
 800d282:	69fa      	ldr	r2, [r7, #28]
 800d284:	440a      	add	r2, r1
 800d286:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d28a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d28e:	6113      	str	r3, [r2, #16]
 800d290:	e037      	b.n	800d302 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	691a      	ldr	r2, [r3, #16]
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	4413      	add	r3, r2
 800d29c:	1e5a      	subs	r2, r3, #1
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	689b      	ldr	r3, [r3, #8]
 800d2a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2a6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	689b      	ldr	r3, [r3, #8]
 800d2ac:	8afa      	ldrh	r2, [r7, #22]
 800d2ae:	fb03 f202 	mul.w	r2, r3, r2
 800d2b2:	68bb      	ldr	r3, [r7, #8]
 800d2b4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d2b6:	69bb      	ldr	r3, [r7, #24]
 800d2b8:	015a      	lsls	r2, r3, #5
 800d2ba:	69fb      	ldr	r3, [r7, #28]
 800d2bc:	4413      	add	r3, r2
 800d2be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2c2:	691a      	ldr	r2, [r3, #16]
 800d2c4:	8afb      	ldrh	r3, [r7, #22]
 800d2c6:	04d9      	lsls	r1, r3, #19
 800d2c8:	4b39      	ldr	r3, [pc, #228]	@ (800d3b0 <USB_EPStartXfer+0x544>)
 800d2ca:	400b      	ands	r3, r1
 800d2cc:	69b9      	ldr	r1, [r7, #24]
 800d2ce:	0148      	lsls	r0, r1, #5
 800d2d0:	69f9      	ldr	r1, [r7, #28]
 800d2d2:	4401      	add	r1, r0
 800d2d4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	015a      	lsls	r2, r3, #5
 800d2e0:	69fb      	ldr	r3, [r7, #28]
 800d2e2:	4413      	add	r3, r2
 800d2e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2e8:	691a      	ldr	r2, [r3, #16]
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	6a1b      	ldr	r3, [r3, #32]
 800d2ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d2f2:	69b9      	ldr	r1, [r7, #24]
 800d2f4:	0148      	lsls	r0, r1, #5
 800d2f6:	69f9      	ldr	r1, [r7, #28]
 800d2f8:	4401      	add	r1, r0
 800d2fa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d2fe:	4313      	orrs	r3, r2
 800d300:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d302:	79fb      	ldrb	r3, [r7, #7]
 800d304:	2b01      	cmp	r3, #1
 800d306:	d10d      	bne.n	800d324 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d308:	68bb      	ldr	r3, [r7, #8]
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d009      	beq.n	800d324 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	68d9      	ldr	r1, [r3, #12]
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	015a      	lsls	r2, r3, #5
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	4413      	add	r3, r2
 800d31c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d320:	460a      	mov	r2, r1
 800d322:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d324:	68bb      	ldr	r3, [r7, #8]
 800d326:	791b      	ldrb	r3, [r3, #4]
 800d328:	2b01      	cmp	r3, #1
 800d32a:	d128      	bne.n	800d37e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d332:	689b      	ldr	r3, [r3, #8]
 800d334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d110      	bne.n	800d35e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d33c:	69bb      	ldr	r3, [r7, #24]
 800d33e:	015a      	lsls	r2, r3, #5
 800d340:	69fb      	ldr	r3, [r7, #28]
 800d342:	4413      	add	r3, r2
 800d344:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	69ba      	ldr	r2, [r7, #24]
 800d34c:	0151      	lsls	r1, r2, #5
 800d34e:	69fa      	ldr	r2, [r7, #28]
 800d350:	440a      	add	r2, r1
 800d352:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d356:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d35a:	6013      	str	r3, [r2, #0]
 800d35c:	e00f      	b.n	800d37e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	015a      	lsls	r2, r3, #5
 800d362:	69fb      	ldr	r3, [r7, #28]
 800d364:	4413      	add	r3, r2
 800d366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	69ba      	ldr	r2, [r7, #24]
 800d36e:	0151      	lsls	r1, r2, #5
 800d370:	69fa      	ldr	r2, [r7, #28]
 800d372:	440a      	add	r2, r1
 800d374:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d37c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d37e:	69bb      	ldr	r3, [r7, #24]
 800d380:	015a      	lsls	r2, r3, #5
 800d382:	69fb      	ldr	r3, [r7, #28]
 800d384:	4413      	add	r3, r2
 800d386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	69ba      	ldr	r2, [r7, #24]
 800d38e:	0151      	lsls	r1, r2, #5
 800d390:	69fa      	ldr	r2, [r7, #28]
 800d392:	440a      	add	r2, r1
 800d394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d398:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d39c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d39e:	2300      	movs	r3, #0
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3720      	adds	r7, #32
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}
 800d3a8:	fff80000 	.word	0xfff80000
 800d3ac:	e007ffff 	.word	0xe007ffff
 800d3b0:	1ff80000 	.word	0x1ff80000

0800d3b4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d3b4:	b480      	push	{r7}
 800d3b6:	b087      	sub	sp, #28
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
 800d3bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	785b      	ldrb	r3, [r3, #1]
 800d3ce:	2b01      	cmp	r3, #1
 800d3d0:	d14a      	bne.n	800d468 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d3d2:	683b      	ldr	r3, [r7, #0]
 800d3d4:	781b      	ldrb	r3, [r3, #0]
 800d3d6:	015a      	lsls	r2, r3, #5
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	4413      	add	r3, r2
 800d3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d3e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d3ea:	f040 8086 	bne.w	800d4fa <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	781b      	ldrb	r3, [r3, #0]
 800d3f2:	015a      	lsls	r2, r3, #5
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	4413      	add	r3, r2
 800d3f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	683a      	ldr	r2, [r7, #0]
 800d400:	7812      	ldrb	r2, [r2, #0]
 800d402:	0151      	lsls	r1, r2, #5
 800d404:	693a      	ldr	r2, [r7, #16]
 800d406:	440a      	add	r2, r1
 800d408:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d40c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d410:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d412:	683b      	ldr	r3, [r7, #0]
 800d414:	781b      	ldrb	r3, [r3, #0]
 800d416:	015a      	lsls	r2, r3, #5
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	4413      	add	r3, r2
 800d41c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	683a      	ldr	r2, [r7, #0]
 800d424:	7812      	ldrb	r2, [r2, #0]
 800d426:	0151      	lsls	r1, r2, #5
 800d428:	693a      	ldr	r2, [r7, #16]
 800d42a:	440a      	add	r2, r1
 800d42c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d430:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d434:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	3301      	adds	r3, #1
 800d43a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d442:	4293      	cmp	r3, r2
 800d444:	d902      	bls.n	800d44c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d446:	2301      	movs	r3, #1
 800d448:	75fb      	strb	r3, [r7, #23]
          break;
 800d44a:	e056      	b.n	800d4fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	015a      	lsls	r2, r3, #5
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	4413      	add	r3, r2
 800d456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d464:	d0e7      	beq.n	800d436 <USB_EPStopXfer+0x82>
 800d466:	e048      	b.n	800d4fa <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	781b      	ldrb	r3, [r3, #0]
 800d46c:	015a      	lsls	r2, r3, #5
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	4413      	add	r3, r2
 800d472:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d47c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d480:	d13b      	bne.n	800d4fa <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d482:	683b      	ldr	r3, [r7, #0]
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	015a      	lsls	r2, r3, #5
 800d488:	693b      	ldr	r3, [r7, #16]
 800d48a:	4413      	add	r3, r2
 800d48c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	683a      	ldr	r2, [r7, #0]
 800d494:	7812      	ldrb	r2, [r2, #0]
 800d496:	0151      	lsls	r1, r2, #5
 800d498:	693a      	ldr	r2, [r7, #16]
 800d49a:	440a      	add	r2, r1
 800d49c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d4a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d4a4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	015a      	lsls	r2, r3, #5
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	4413      	add	r3, r2
 800d4b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	683a      	ldr	r2, [r7, #0]
 800d4b8:	7812      	ldrb	r2, [r2, #0]
 800d4ba:	0151      	lsls	r1, r2, #5
 800d4bc:	693a      	ldr	r2, [r7, #16]
 800d4be:	440a      	add	r2, r1
 800d4c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d4c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d4c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	3301      	adds	r3, #1
 800d4ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	d902      	bls.n	800d4e0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d4da:	2301      	movs	r3, #1
 800d4dc:	75fb      	strb	r3, [r7, #23]
          break;
 800d4de:	e00c      	b.n	800d4fa <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	781b      	ldrb	r3, [r3, #0]
 800d4e4:	015a      	lsls	r2, r3, #5
 800d4e6:	693b      	ldr	r3, [r7, #16]
 800d4e8:	4413      	add	r3, r2
 800d4ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d4f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d4f8:	d0e7      	beq.n	800d4ca <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d4fa:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	371c      	adds	r7, #28
 800d500:	46bd      	mov	sp, r7
 800d502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d506:	4770      	bx	lr

0800d508 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d508:	b480      	push	{r7}
 800d50a:	b089      	sub	sp, #36	@ 0x24
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	4611      	mov	r1, r2
 800d514:	461a      	mov	r2, r3
 800d516:	460b      	mov	r3, r1
 800d518:	71fb      	strb	r3, [r7, #7]
 800d51a:	4613      	mov	r3, r2
 800d51c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d522:	68bb      	ldr	r3, [r7, #8]
 800d524:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d526:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d123      	bne.n	800d576 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d52e:	88bb      	ldrh	r3, [r7, #4]
 800d530:	3303      	adds	r3, #3
 800d532:	089b      	lsrs	r3, r3, #2
 800d534:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d536:	2300      	movs	r3, #0
 800d538:	61bb      	str	r3, [r7, #24]
 800d53a:	e018      	b.n	800d56e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d53c:	79fb      	ldrb	r3, [r7, #7]
 800d53e:	031a      	lsls	r2, r3, #12
 800d540:	697b      	ldr	r3, [r7, #20]
 800d542:	4413      	add	r3, r2
 800d544:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d548:	461a      	mov	r2, r3
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d550:	69fb      	ldr	r3, [r7, #28]
 800d552:	3301      	adds	r3, #1
 800d554:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d556:	69fb      	ldr	r3, [r7, #28]
 800d558:	3301      	adds	r3, #1
 800d55a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d55c:	69fb      	ldr	r3, [r7, #28]
 800d55e:	3301      	adds	r3, #1
 800d560:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d562:	69fb      	ldr	r3, [r7, #28]
 800d564:	3301      	adds	r3, #1
 800d566:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d568:	69bb      	ldr	r3, [r7, #24]
 800d56a:	3301      	adds	r3, #1
 800d56c:	61bb      	str	r3, [r7, #24]
 800d56e:	69ba      	ldr	r2, [r7, #24]
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	429a      	cmp	r2, r3
 800d574:	d3e2      	bcc.n	800d53c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d576:	2300      	movs	r3, #0
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3724      	adds	r7, #36	@ 0x24
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr

0800d584 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d584:	b480      	push	{r7}
 800d586:	b08b      	sub	sp, #44	@ 0x2c
 800d588:	af00      	add	r7, sp, #0
 800d58a:	60f8      	str	r0, [r7, #12]
 800d58c:	60b9      	str	r1, [r7, #8]
 800d58e:	4613      	mov	r3, r2
 800d590:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d596:	68bb      	ldr	r3, [r7, #8]
 800d598:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d59a:	88fb      	ldrh	r3, [r7, #6]
 800d59c:	089b      	lsrs	r3, r3, #2
 800d59e:	b29b      	uxth	r3, r3
 800d5a0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d5a2:	88fb      	ldrh	r3, [r7, #6]
 800d5a4:	f003 0303 	and.w	r3, r3, #3
 800d5a8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	623b      	str	r3, [r7, #32]
 800d5ae:	e014      	b.n	800d5da <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d5b0:	69bb      	ldr	r3, [r7, #24]
 800d5b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d5b6:	681a      	ldr	r2, [r3, #0]
 800d5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ba:	601a      	str	r2, [r3, #0]
    pDest++;
 800d5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5be:	3301      	adds	r3, #1
 800d5c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d5c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c4:	3301      	adds	r3, #1
 800d5c6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d5c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d5d4:	6a3b      	ldr	r3, [r7, #32]
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	623b      	str	r3, [r7, #32]
 800d5da:	6a3a      	ldr	r2, [r7, #32]
 800d5dc:	697b      	ldr	r3, [r7, #20]
 800d5de:	429a      	cmp	r2, r3
 800d5e0:	d3e6      	bcc.n	800d5b0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d5e2:	8bfb      	ldrh	r3, [r7, #30]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d01e      	beq.n	800d626 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d5ec:	69bb      	ldr	r3, [r7, #24]
 800d5ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d5f2:	461a      	mov	r2, r3
 800d5f4:	f107 0310 	add.w	r3, r7, #16
 800d5f8:	6812      	ldr	r2, [r2, #0]
 800d5fa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d5fc:	693a      	ldr	r2, [r7, #16]
 800d5fe:	6a3b      	ldr	r3, [r7, #32]
 800d600:	b2db      	uxtb	r3, r3
 800d602:	00db      	lsls	r3, r3, #3
 800d604:	fa22 f303 	lsr.w	r3, r2, r3
 800d608:	b2da      	uxtb	r2, r3
 800d60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d60c:	701a      	strb	r2, [r3, #0]
      i++;
 800d60e:	6a3b      	ldr	r3, [r7, #32]
 800d610:	3301      	adds	r3, #1
 800d612:	623b      	str	r3, [r7, #32]
      pDest++;
 800d614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d616:	3301      	adds	r3, #1
 800d618:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d61a:	8bfb      	ldrh	r3, [r7, #30]
 800d61c:	3b01      	subs	r3, #1
 800d61e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d620:	8bfb      	ldrh	r3, [r7, #30]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d1ea      	bne.n	800d5fc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d628:	4618      	mov	r0, r3
 800d62a:	372c      	adds	r7, #44	@ 0x2c
 800d62c:	46bd      	mov	sp, r7
 800d62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d632:	4770      	bx	lr

0800d634 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d634:	b480      	push	{r7}
 800d636:	b085      	sub	sp, #20
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	781b      	ldrb	r3, [r3, #0]
 800d646:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	785b      	ldrb	r3, [r3, #1]
 800d64c:	2b01      	cmp	r3, #1
 800d64e:	d12c      	bne.n	800d6aa <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d650:	68bb      	ldr	r3, [r7, #8]
 800d652:	015a      	lsls	r2, r3, #5
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	4413      	add	r3, r2
 800d658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	db12      	blt.n	800d688 <USB_EPSetStall+0x54>
 800d662:	68bb      	ldr	r3, [r7, #8]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d00f      	beq.n	800d688 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d668:	68bb      	ldr	r3, [r7, #8]
 800d66a:	015a      	lsls	r2, r3, #5
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	4413      	add	r3, r2
 800d670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	68ba      	ldr	r2, [r7, #8]
 800d678:	0151      	lsls	r1, r2, #5
 800d67a:	68fa      	ldr	r2, [r7, #12]
 800d67c:	440a      	add	r2, r1
 800d67e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d682:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d686:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d688:	68bb      	ldr	r3, [r7, #8]
 800d68a:	015a      	lsls	r2, r3, #5
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	4413      	add	r3, r2
 800d690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	68ba      	ldr	r2, [r7, #8]
 800d698:	0151      	lsls	r1, r2, #5
 800d69a:	68fa      	ldr	r2, [r7, #12]
 800d69c:	440a      	add	r2, r1
 800d69e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d6a6:	6013      	str	r3, [r2, #0]
 800d6a8:	e02b      	b.n	800d702 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	015a      	lsls	r2, r3, #5
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	4413      	add	r3, r2
 800d6b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	db12      	blt.n	800d6e2 <USB_EPSetStall+0xae>
 800d6bc:	68bb      	ldr	r3, [r7, #8]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d00f      	beq.n	800d6e2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d6c2:	68bb      	ldr	r3, [r7, #8]
 800d6c4:	015a      	lsls	r2, r3, #5
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	4413      	add	r3, r2
 800d6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	68ba      	ldr	r2, [r7, #8]
 800d6d2:	0151      	lsls	r1, r2, #5
 800d6d4:	68fa      	ldr	r2, [r7, #12]
 800d6d6:	440a      	add	r2, r1
 800d6d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6dc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d6e0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d6e2:	68bb      	ldr	r3, [r7, #8]
 800d6e4:	015a      	lsls	r2, r3, #5
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	4413      	add	r3, r2
 800d6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	68ba      	ldr	r2, [r7, #8]
 800d6f2:	0151      	lsls	r1, r2, #5
 800d6f4:	68fa      	ldr	r2, [r7, #12]
 800d6f6:	440a      	add	r2, r1
 800d6f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d6fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d700:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d702:	2300      	movs	r3, #0
}
 800d704:	4618      	mov	r0, r3
 800d706:	3714      	adds	r7, #20
 800d708:	46bd      	mov	sp, r7
 800d70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70e:	4770      	bx	lr

0800d710 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d710:	b480      	push	{r7}
 800d712:	b085      	sub	sp, #20
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d71e:	683b      	ldr	r3, [r7, #0]
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	785b      	ldrb	r3, [r3, #1]
 800d728:	2b01      	cmp	r3, #1
 800d72a:	d128      	bne.n	800d77e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	015a      	lsls	r2, r3, #5
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	4413      	add	r3, r2
 800d734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	68ba      	ldr	r2, [r7, #8]
 800d73c:	0151      	lsls	r1, r2, #5
 800d73e:	68fa      	ldr	r2, [r7, #12]
 800d740:	440a      	add	r2, r1
 800d742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d746:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d74a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	791b      	ldrb	r3, [r3, #4]
 800d750:	2b03      	cmp	r3, #3
 800d752:	d003      	beq.n	800d75c <USB_EPClearStall+0x4c>
 800d754:	683b      	ldr	r3, [r7, #0]
 800d756:	791b      	ldrb	r3, [r3, #4]
 800d758:	2b02      	cmp	r3, #2
 800d75a:	d138      	bne.n	800d7ce <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d75c:	68bb      	ldr	r3, [r7, #8]
 800d75e:	015a      	lsls	r2, r3, #5
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	4413      	add	r3, r2
 800d764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	68ba      	ldr	r2, [r7, #8]
 800d76c:	0151      	lsls	r1, r2, #5
 800d76e:	68fa      	ldr	r2, [r7, #12]
 800d770:	440a      	add	r2, r1
 800d772:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d77a:	6013      	str	r3, [r2, #0]
 800d77c:	e027      	b.n	800d7ce <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	015a      	lsls	r2, r3, #5
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	4413      	add	r3, r2
 800d786:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68ba      	ldr	r2, [r7, #8]
 800d78e:	0151      	lsls	r1, r2, #5
 800d790:	68fa      	ldr	r2, [r7, #12]
 800d792:	440a      	add	r2, r1
 800d794:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d798:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d79c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	791b      	ldrb	r3, [r3, #4]
 800d7a2:	2b03      	cmp	r3, #3
 800d7a4:	d003      	beq.n	800d7ae <USB_EPClearStall+0x9e>
 800d7a6:	683b      	ldr	r3, [r7, #0]
 800d7a8:	791b      	ldrb	r3, [r3, #4]
 800d7aa:	2b02      	cmp	r3, #2
 800d7ac:	d10f      	bne.n	800d7ce <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d7ae:	68bb      	ldr	r3, [r7, #8]
 800d7b0:	015a      	lsls	r2, r3, #5
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	4413      	add	r3, r2
 800d7b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	68ba      	ldr	r2, [r7, #8]
 800d7be:	0151      	lsls	r1, r2, #5
 800d7c0:	68fa      	ldr	r2, [r7, #12]
 800d7c2:	440a      	add	r2, r1
 800d7c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d7c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d7cc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d7ce:	2300      	movs	r3, #0
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3714      	adds	r7, #20
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7da:	4770      	bx	lr

0800d7dc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	68fa      	ldr	r2, [r7, #12]
 800d7f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d7fa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d7fe:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d806:	681a      	ldr	r2, [r3, #0]
 800d808:	78fb      	ldrb	r3, [r7, #3]
 800d80a:	011b      	lsls	r3, r3, #4
 800d80c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800d810:	68f9      	ldr	r1, [r7, #12]
 800d812:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d816:	4313      	orrs	r3, r2
 800d818:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d81a:	2300      	movs	r3, #0
}
 800d81c:	4618      	mov	r0, r3
 800d81e:	3714      	adds	r7, #20
 800d820:	46bd      	mov	sp, r7
 800d822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d826:	4770      	bx	lr

0800d828 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d828:	b480      	push	{r7}
 800d82a:	b085      	sub	sp, #20
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	68fa      	ldr	r2, [r7, #12]
 800d83e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d842:	f023 0303 	bic.w	r3, r3, #3
 800d846:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d84e:	685b      	ldr	r3, [r3, #4]
 800d850:	68fa      	ldr	r2, [r7, #12]
 800d852:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d856:	f023 0302 	bic.w	r3, r3, #2
 800d85a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d85c:	2300      	movs	r3, #0
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3714      	adds	r7, #20
 800d862:	46bd      	mov	sp, r7
 800d864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d868:	4770      	bx	lr

0800d86a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800d86a:	b480      	push	{r7}
 800d86c:	b085      	sub	sp, #20
 800d86e:	af00      	add	r7, sp, #0
 800d870:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	68fa      	ldr	r2, [r7, #12]
 800d880:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d884:	f023 0303 	bic.w	r3, r3, #3
 800d888:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d890:	685b      	ldr	r3, [r3, #4]
 800d892:	68fa      	ldr	r2, [r7, #12]
 800d894:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d898:	f043 0302 	orr.w	r3, r3, #2
 800d89c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d89e:	2300      	movs	r3, #0
}
 800d8a0:	4618      	mov	r0, r3
 800d8a2:	3714      	adds	r7, #20
 800d8a4:	46bd      	mov	sp, r7
 800d8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8aa:	4770      	bx	lr

0800d8ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b085      	sub	sp, #20
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	695b      	ldr	r3, [r3, #20]
 800d8b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	699b      	ldr	r3, [r3, #24]
 800d8be:	68fa      	ldr	r2, [r7, #12]
 800d8c0:	4013      	ands	r3, r2
 800d8c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d8c4:	68fb      	ldr	r3, [r7, #12]
}
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	3714      	adds	r7, #20
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d0:	4770      	bx	lr

0800d8d2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d8d2:	b480      	push	{r7}
 800d8d4:	b085      	sub	sp, #20
 800d8d6:	af00      	add	r7, sp, #0
 800d8d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8e4:	699b      	ldr	r3, [r3, #24]
 800d8e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8ee:	69db      	ldr	r3, [r3, #28]
 800d8f0:	68ba      	ldr	r2, [r7, #8]
 800d8f2:	4013      	ands	r3, r2
 800d8f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	0c1b      	lsrs	r3, r3, #16
}
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	3714      	adds	r7, #20
 800d8fe:	46bd      	mov	sp, r7
 800d900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d904:	4770      	bx	lr

0800d906 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d906:	b480      	push	{r7}
 800d908:	b085      	sub	sp, #20
 800d90a:	af00      	add	r7, sp, #0
 800d90c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d918:	699b      	ldr	r3, [r3, #24]
 800d91a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d922:	69db      	ldr	r3, [r3, #28]
 800d924:	68ba      	ldr	r2, [r7, #8]
 800d926:	4013      	ands	r3, r2
 800d928:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	b29b      	uxth	r3, r3
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3714      	adds	r7, #20
 800d932:	46bd      	mov	sp, r7
 800d934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d938:	4770      	bx	lr

0800d93a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d93a:	b480      	push	{r7}
 800d93c:	b085      	sub	sp, #20
 800d93e:	af00      	add	r7, sp, #0
 800d940:	6078      	str	r0, [r7, #4]
 800d942:	460b      	mov	r3, r1
 800d944:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d94a:	78fb      	ldrb	r3, [r7, #3]
 800d94c:	015a      	lsls	r2, r3, #5
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	4413      	add	r3, r2
 800d952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d956:	689b      	ldr	r3, [r3, #8]
 800d958:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d960:	695b      	ldr	r3, [r3, #20]
 800d962:	68ba      	ldr	r2, [r7, #8]
 800d964:	4013      	ands	r3, r2
 800d966:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d968:	68bb      	ldr	r3, [r7, #8]
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3714      	adds	r7, #20
 800d96e:	46bd      	mov	sp, r7
 800d970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d974:	4770      	bx	lr

0800d976 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d976:	b480      	push	{r7}
 800d978:	b087      	sub	sp, #28
 800d97a:	af00      	add	r7, sp, #0
 800d97c:	6078      	str	r0, [r7, #4]
 800d97e:	460b      	mov	r3, r1
 800d980:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d986:	697b      	ldr	r3, [r7, #20]
 800d988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d98c:	691b      	ldr	r3, [r3, #16]
 800d98e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d990:	697b      	ldr	r3, [r7, #20]
 800d992:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d998:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d99a:	78fb      	ldrb	r3, [r7, #3]
 800d99c:	f003 030f 	and.w	r3, r3, #15
 800d9a0:	68fa      	ldr	r2, [r7, #12]
 800d9a2:	fa22 f303 	lsr.w	r3, r2, r3
 800d9a6:	01db      	lsls	r3, r3, #7
 800d9a8:	b2db      	uxtb	r3, r3
 800d9aa:	693a      	ldr	r2, [r7, #16]
 800d9ac:	4313      	orrs	r3, r2
 800d9ae:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d9b0:	78fb      	ldrb	r3, [r7, #3]
 800d9b2:	015a      	lsls	r2, r3, #5
 800d9b4:	697b      	ldr	r3, [r7, #20]
 800d9b6:	4413      	add	r3, r2
 800d9b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d9bc:	689b      	ldr	r3, [r3, #8]
 800d9be:	693a      	ldr	r2, [r7, #16]
 800d9c0:	4013      	ands	r3, r2
 800d9c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d9c4:	68bb      	ldr	r3, [r7, #8]
}
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	371c      	adds	r7, #28
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr

0800d9d2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d9d2:	b480      	push	{r7}
 800d9d4:	b083      	sub	sp, #12
 800d9d6:	af00      	add	r7, sp, #0
 800d9d8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	695b      	ldr	r3, [r3, #20]
 800d9de:	f003 0301 	and.w	r3, r3, #1
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	370c      	adds	r7, #12
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
	...

0800d9f0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d9f0:	b480      	push	{r7}
 800d9f2:	b085      	sub	sp, #20
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da02:	681a      	ldr	r2, [r3, #0]
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800da0a:	4619      	mov	r1, r3
 800da0c:	4b09      	ldr	r3, [pc, #36]	@ (800da34 <USB_ActivateSetup+0x44>)
 800da0e:	4013      	ands	r3, r2
 800da10:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800da18:	685b      	ldr	r3, [r3, #4]
 800da1a:	68fa      	ldr	r2, [r7, #12]
 800da1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800da20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800da26:	2300      	movs	r3, #0
}
 800da28:	4618      	mov	r0, r3
 800da2a:	3714      	adds	r7, #20
 800da2c:	46bd      	mov	sp, r7
 800da2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da32:	4770      	bx	lr
 800da34:	fffff800 	.word	0xfffff800

0800da38 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800da38:	b480      	push	{r7}
 800da3a:	b087      	sub	sp, #28
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	60f8      	str	r0, [r7, #12]
 800da40:	460b      	mov	r3, r1
 800da42:	607a      	str	r2, [r7, #4]
 800da44:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	333c      	adds	r3, #60	@ 0x3c
 800da4e:	3304      	adds	r3, #4
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800da54:	693b      	ldr	r3, [r7, #16]
 800da56:	4a26      	ldr	r2, [pc, #152]	@ (800daf0 <USB_EP0_OutStart+0xb8>)
 800da58:	4293      	cmp	r3, r2
 800da5a:	d90a      	bls.n	800da72 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800da68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800da6c:	d101      	bne.n	800da72 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800da6e:	2300      	movs	r3, #0
 800da70:	e037      	b.n	800dae2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800da72:	697b      	ldr	r3, [r7, #20]
 800da74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da78:	461a      	mov	r2, r3
 800da7a:	2300      	movs	r3, #0
 800da7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800da7e:	697b      	ldr	r3, [r7, #20]
 800da80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da84:	691b      	ldr	r3, [r3, #16]
 800da86:	697a      	ldr	r2, [r7, #20]
 800da88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800da8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800da90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800da92:	697b      	ldr	r3, [r7, #20]
 800da94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800da98:	691b      	ldr	r3, [r3, #16]
 800da9a:	697a      	ldr	r2, [r7, #20]
 800da9c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800daa0:	f043 0318 	orr.w	r3, r3, #24
 800daa4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800daac:	691b      	ldr	r3, [r3, #16]
 800daae:	697a      	ldr	r2, [r7, #20]
 800dab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dab4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800dab8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800daba:	7afb      	ldrb	r3, [r7, #11]
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d10f      	bne.n	800dae0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800dac0:	697b      	ldr	r3, [r7, #20]
 800dac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dac6:	461a      	mov	r2, r3
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	697a      	ldr	r2, [r7, #20]
 800dad6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800dada:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800dade:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dae0:	2300      	movs	r3, #0
}
 800dae2:	4618      	mov	r0, r3
 800dae4:	371c      	adds	r7, #28
 800dae6:	46bd      	mov	sp, r7
 800dae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daec:	4770      	bx	lr
 800daee:	bf00      	nop
 800daf0:	4f54300a 	.word	0x4f54300a

0800daf4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800daf4:	b480      	push	{r7}
 800daf6:	b085      	sub	sp, #20
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dafc:	2300      	movs	r3, #0
 800dafe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	3301      	adds	r3, #1
 800db04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db0c:	d901      	bls.n	800db12 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800db0e:	2303      	movs	r3, #3
 800db10:	e01b      	b.n	800db4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	691b      	ldr	r3, [r3, #16]
 800db16:	2b00      	cmp	r3, #0
 800db18:	daf2      	bge.n	800db00 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800db1a:	2300      	movs	r3, #0
 800db1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	691b      	ldr	r3, [r3, #16]
 800db22:	f043 0201 	orr.w	r2, r3, #1
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	3301      	adds	r3, #1
 800db2e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800db36:	d901      	bls.n	800db3c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800db38:	2303      	movs	r3, #3
 800db3a:	e006      	b.n	800db4a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	691b      	ldr	r3, [r3, #16]
 800db40:	f003 0301 	and.w	r3, r3, #1
 800db44:	2b01      	cmp	r3, #1
 800db46:	d0f0      	beq.n	800db2a <USB_CoreReset+0x36>

  return HAL_OK;
 800db48:	2300      	movs	r3, #0
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3714      	adds	r7, #20
 800db4e:	46bd      	mov	sp, r7
 800db50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db54:	4770      	bx	lr
	...

0800db58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b084      	sub	sp, #16
 800db5c:	af00      	add	r7, sp, #0
 800db5e:	6078      	str	r0, [r7, #4]
 800db60:	460b      	mov	r3, r1
 800db62:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800db64:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800db68:	f002 fcf2 	bl	8010550 <USBD_static_malloc>
 800db6c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d109      	bne.n	800db88 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	32b0      	adds	r2, #176	@ 0xb0
 800db7e:	2100      	movs	r1, #0
 800db80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800db84:	2302      	movs	r3, #2
 800db86:	e0d4      	b.n	800dd32 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800db88:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800db8c:	2100      	movs	r1, #0
 800db8e:	68f8      	ldr	r0, [r7, #12]
 800db90:	f002 fe39 	bl	8010806 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	32b0      	adds	r2, #176	@ 0xb0
 800db9e:	68f9      	ldr	r1, [r7, #12]
 800dba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	32b0      	adds	r2, #176	@ 0xb0
 800dbae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	7c1b      	ldrb	r3, [r3, #16]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d138      	bne.n	800dc32 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800dbc0:	4b5e      	ldr	r3, [pc, #376]	@ (800dd3c <USBD_CDC_Init+0x1e4>)
 800dbc2:	7819      	ldrb	r1, [r3, #0]
 800dbc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dbc8:	2202      	movs	r2, #2
 800dbca:	6878      	ldr	r0, [r7, #4]
 800dbcc:	f002 fb9d 	bl	801030a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800dbd0:	4b5a      	ldr	r3, [pc, #360]	@ (800dd3c <USBD_CDC_Init+0x1e4>)
 800dbd2:	781b      	ldrb	r3, [r3, #0]
 800dbd4:	f003 020f 	and.w	r2, r3, #15
 800dbd8:	6879      	ldr	r1, [r7, #4]
 800dbda:	4613      	mov	r3, r2
 800dbdc:	009b      	lsls	r3, r3, #2
 800dbde:	4413      	add	r3, r2
 800dbe0:	009b      	lsls	r3, r3, #2
 800dbe2:	440b      	add	r3, r1
 800dbe4:	3324      	adds	r3, #36	@ 0x24
 800dbe6:	2201      	movs	r2, #1
 800dbe8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800dbea:	4b55      	ldr	r3, [pc, #340]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dbec:	7819      	ldrb	r1, [r3, #0]
 800dbee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dbf2:	2202      	movs	r2, #2
 800dbf4:	6878      	ldr	r0, [r7, #4]
 800dbf6:	f002 fb88 	bl	801030a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800dbfa:	4b51      	ldr	r3, [pc, #324]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dbfc:	781b      	ldrb	r3, [r3, #0]
 800dbfe:	f003 020f 	and.w	r2, r3, #15
 800dc02:	6879      	ldr	r1, [r7, #4]
 800dc04:	4613      	mov	r3, r2
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	009b      	lsls	r3, r3, #2
 800dc0c:	440b      	add	r3, r1
 800dc0e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dc12:	2201      	movs	r2, #1
 800dc14:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dc16:	4b4b      	ldr	r3, [pc, #300]	@ (800dd44 <USBD_CDC_Init+0x1ec>)
 800dc18:	781b      	ldrb	r3, [r3, #0]
 800dc1a:	f003 020f 	and.w	r2, r3, #15
 800dc1e:	6879      	ldr	r1, [r7, #4]
 800dc20:	4613      	mov	r3, r2
 800dc22:	009b      	lsls	r3, r3, #2
 800dc24:	4413      	add	r3, r2
 800dc26:	009b      	lsls	r3, r3, #2
 800dc28:	440b      	add	r3, r1
 800dc2a:	3326      	adds	r3, #38	@ 0x26
 800dc2c:	2210      	movs	r2, #16
 800dc2e:	801a      	strh	r2, [r3, #0]
 800dc30:	e035      	b.n	800dc9e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800dc32:	4b42      	ldr	r3, [pc, #264]	@ (800dd3c <USBD_CDC_Init+0x1e4>)
 800dc34:	7819      	ldrb	r1, [r3, #0]
 800dc36:	2340      	movs	r3, #64	@ 0x40
 800dc38:	2202      	movs	r2, #2
 800dc3a:	6878      	ldr	r0, [r7, #4]
 800dc3c:	f002 fb65 	bl	801030a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800dc40:	4b3e      	ldr	r3, [pc, #248]	@ (800dd3c <USBD_CDC_Init+0x1e4>)
 800dc42:	781b      	ldrb	r3, [r3, #0]
 800dc44:	f003 020f 	and.w	r2, r3, #15
 800dc48:	6879      	ldr	r1, [r7, #4]
 800dc4a:	4613      	mov	r3, r2
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	4413      	add	r3, r2
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	440b      	add	r3, r1
 800dc54:	3324      	adds	r3, #36	@ 0x24
 800dc56:	2201      	movs	r2, #1
 800dc58:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800dc5a:	4b39      	ldr	r3, [pc, #228]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dc5c:	7819      	ldrb	r1, [r3, #0]
 800dc5e:	2340      	movs	r3, #64	@ 0x40
 800dc60:	2202      	movs	r2, #2
 800dc62:	6878      	ldr	r0, [r7, #4]
 800dc64:	f002 fb51 	bl	801030a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800dc68:	4b35      	ldr	r3, [pc, #212]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dc6a:	781b      	ldrb	r3, [r3, #0]
 800dc6c:	f003 020f 	and.w	r2, r3, #15
 800dc70:	6879      	ldr	r1, [r7, #4]
 800dc72:	4613      	mov	r3, r2
 800dc74:	009b      	lsls	r3, r3, #2
 800dc76:	4413      	add	r3, r2
 800dc78:	009b      	lsls	r3, r3, #2
 800dc7a:	440b      	add	r3, r1
 800dc7c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dc80:	2201      	movs	r2, #1
 800dc82:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800dc84:	4b2f      	ldr	r3, [pc, #188]	@ (800dd44 <USBD_CDC_Init+0x1ec>)
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	f003 020f 	and.w	r2, r3, #15
 800dc8c:	6879      	ldr	r1, [r7, #4]
 800dc8e:	4613      	mov	r3, r2
 800dc90:	009b      	lsls	r3, r3, #2
 800dc92:	4413      	add	r3, r2
 800dc94:	009b      	lsls	r3, r3, #2
 800dc96:	440b      	add	r3, r1
 800dc98:	3326      	adds	r3, #38	@ 0x26
 800dc9a:	2210      	movs	r2, #16
 800dc9c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800dc9e:	4b29      	ldr	r3, [pc, #164]	@ (800dd44 <USBD_CDC_Init+0x1ec>)
 800dca0:	7819      	ldrb	r1, [r3, #0]
 800dca2:	2308      	movs	r3, #8
 800dca4:	2203      	movs	r2, #3
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f002 fb2f 	bl	801030a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800dcac:	4b25      	ldr	r3, [pc, #148]	@ (800dd44 <USBD_CDC_Init+0x1ec>)
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	f003 020f 	and.w	r2, r3, #15
 800dcb4:	6879      	ldr	r1, [r7, #4]
 800dcb6:	4613      	mov	r3, r2
 800dcb8:	009b      	lsls	r3, r3, #2
 800dcba:	4413      	add	r3, r2
 800dcbc:	009b      	lsls	r3, r3, #2
 800dcbe:	440b      	add	r3, r1
 800dcc0:	3324      	adds	r3, #36	@ 0x24
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	2200      	movs	r2, #0
 800dcca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dcd4:	687a      	ldr	r2, [r7, #4]
 800dcd6:	33b0      	adds	r3, #176	@ 0xb0
 800dcd8:	009b      	lsls	r3, r3, #2
 800dcda:	4413      	add	r3, r2
 800dcdc:	685b      	ldr	r3, [r3, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	2200      	movs	r2, #0
 800dce6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	2200      	movs	r2, #0
 800dcee:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d101      	bne.n	800dd00 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800dcfc:	2302      	movs	r3, #2
 800dcfe:	e018      	b.n	800dd32 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	7c1b      	ldrb	r3, [r3, #16]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d10a      	bne.n	800dd1e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dd08:	4b0d      	ldr	r3, [pc, #52]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dd0a:	7819      	ldrb	r1, [r3, #0]
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f002 fbe6 	bl	80104e8 <USBD_LL_PrepareReceive>
 800dd1c:	e008      	b.n	800dd30 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800dd1e:	4b08      	ldr	r3, [pc, #32]	@ (800dd40 <USBD_CDC_Init+0x1e8>)
 800dd20:	7819      	ldrb	r1, [r3, #0]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800dd28:	2340      	movs	r3, #64	@ 0x40
 800dd2a:	6878      	ldr	r0, [r7, #4]
 800dd2c:	f002 fbdc 	bl	80104e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800dd30:	2300      	movs	r3, #0
}
 800dd32:	4618      	mov	r0, r3
 800dd34:	3710      	adds	r7, #16
 800dd36:	46bd      	mov	sp, r7
 800dd38:	bd80      	pop	{r7, pc}
 800dd3a:	bf00      	nop
 800dd3c:	24000097 	.word	0x24000097
 800dd40:	24000098 	.word	0x24000098
 800dd44:	24000099 	.word	0x24000099

0800dd48 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b082      	sub	sp, #8
 800dd4c:	af00      	add	r7, sp, #0
 800dd4e:	6078      	str	r0, [r7, #4]
 800dd50:	460b      	mov	r3, r1
 800dd52:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800dd54:	4b3a      	ldr	r3, [pc, #232]	@ (800de40 <USBD_CDC_DeInit+0xf8>)
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	4619      	mov	r1, r3
 800dd5a:	6878      	ldr	r0, [r7, #4]
 800dd5c:	f002 fafb 	bl	8010356 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800dd60:	4b37      	ldr	r3, [pc, #220]	@ (800de40 <USBD_CDC_DeInit+0xf8>)
 800dd62:	781b      	ldrb	r3, [r3, #0]
 800dd64:	f003 020f 	and.w	r2, r3, #15
 800dd68:	6879      	ldr	r1, [r7, #4]
 800dd6a:	4613      	mov	r3, r2
 800dd6c:	009b      	lsls	r3, r3, #2
 800dd6e:	4413      	add	r3, r2
 800dd70:	009b      	lsls	r3, r3, #2
 800dd72:	440b      	add	r3, r1
 800dd74:	3324      	adds	r3, #36	@ 0x24
 800dd76:	2200      	movs	r2, #0
 800dd78:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800dd7a:	4b32      	ldr	r3, [pc, #200]	@ (800de44 <USBD_CDC_DeInit+0xfc>)
 800dd7c:	781b      	ldrb	r3, [r3, #0]
 800dd7e:	4619      	mov	r1, r3
 800dd80:	6878      	ldr	r0, [r7, #4]
 800dd82:	f002 fae8 	bl	8010356 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800dd86:	4b2f      	ldr	r3, [pc, #188]	@ (800de44 <USBD_CDC_DeInit+0xfc>)
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	f003 020f 	and.w	r2, r3, #15
 800dd8e:	6879      	ldr	r1, [r7, #4]
 800dd90:	4613      	mov	r3, r2
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	4413      	add	r3, r2
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	440b      	add	r3, r1
 800dd9a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dd9e:	2200      	movs	r2, #0
 800dda0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800dda2:	4b29      	ldr	r3, [pc, #164]	@ (800de48 <USBD_CDC_DeInit+0x100>)
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	4619      	mov	r1, r3
 800dda8:	6878      	ldr	r0, [r7, #4]
 800ddaa:	f002 fad4 	bl	8010356 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ddae:	4b26      	ldr	r3, [pc, #152]	@ (800de48 <USBD_CDC_DeInit+0x100>)
 800ddb0:	781b      	ldrb	r3, [r3, #0]
 800ddb2:	f003 020f 	and.w	r2, r3, #15
 800ddb6:	6879      	ldr	r1, [r7, #4]
 800ddb8:	4613      	mov	r3, r2
 800ddba:	009b      	lsls	r3, r3, #2
 800ddbc:	4413      	add	r3, r2
 800ddbe:	009b      	lsls	r3, r3, #2
 800ddc0:	440b      	add	r3, r1
 800ddc2:	3324      	adds	r3, #36	@ 0x24
 800ddc4:	2200      	movs	r2, #0
 800ddc6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ddc8:	4b1f      	ldr	r3, [pc, #124]	@ (800de48 <USBD_CDC_DeInit+0x100>)
 800ddca:	781b      	ldrb	r3, [r3, #0]
 800ddcc:	f003 020f 	and.w	r2, r3, #15
 800ddd0:	6879      	ldr	r1, [r7, #4]
 800ddd2:	4613      	mov	r3, r2
 800ddd4:	009b      	lsls	r3, r3, #2
 800ddd6:	4413      	add	r3, r2
 800ddd8:	009b      	lsls	r3, r3, #2
 800ddda:	440b      	add	r3, r1
 800dddc:	3326      	adds	r3, #38	@ 0x26
 800ddde:	2200      	movs	r2, #0
 800dde0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	32b0      	adds	r2, #176	@ 0xb0
 800ddec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d01f      	beq.n	800de34 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ddfa:	687a      	ldr	r2, [r7, #4]
 800ddfc:	33b0      	adds	r3, #176	@ 0xb0
 800ddfe:	009b      	lsls	r3, r3, #2
 800de00:	4413      	add	r3, r2
 800de02:	685b      	ldr	r3, [r3, #4]
 800de04:	685b      	ldr	r3, [r3, #4]
 800de06:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	32b0      	adds	r2, #176	@ 0xb0
 800de12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de16:	4618      	mov	r0, r3
 800de18:	f002 fba8 	bl	801056c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	32b0      	adds	r2, #176	@ 0xb0
 800de26:	2100      	movs	r1, #0
 800de28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2200      	movs	r2, #0
 800de30:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3708      	adds	r7, #8
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	24000097 	.word	0x24000097
 800de44:	24000098 	.word	0x24000098
 800de48:	24000099 	.word	0x24000099

0800de4c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b086      	sub	sp, #24
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	32b0      	adds	r2, #176	@ 0xb0
 800de60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de64:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800de66:	2300      	movs	r3, #0
 800de68:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800de6a:	2300      	movs	r3, #0
 800de6c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800de6e:	2300      	movs	r3, #0
 800de70:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	2b00      	cmp	r3, #0
 800de76:	d101      	bne.n	800de7c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800de78:	2303      	movs	r3, #3
 800de7a:	e0bf      	b.n	800dffc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de84:	2b00      	cmp	r3, #0
 800de86:	d050      	beq.n	800df2a <USBD_CDC_Setup+0xde>
 800de88:	2b20      	cmp	r3, #32
 800de8a:	f040 80af 	bne.w	800dfec <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	88db      	ldrh	r3, [r3, #6]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d03a      	beq.n	800df0c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800de96:	683b      	ldr	r3, [r7, #0]
 800de98:	781b      	ldrb	r3, [r3, #0]
 800de9a:	b25b      	sxtb	r3, r3
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	da1b      	bge.n	800ded8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800dea6:	687a      	ldr	r2, [r7, #4]
 800dea8:	33b0      	adds	r3, #176	@ 0xb0
 800deaa:	009b      	lsls	r3, r3, #2
 800deac:	4413      	add	r3, r2
 800deae:	685b      	ldr	r3, [r3, #4]
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	683a      	ldr	r2, [r7, #0]
 800deb4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800deb6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800deb8:	683a      	ldr	r2, [r7, #0]
 800deba:	88d2      	ldrh	r2, [r2, #6]
 800debc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	88db      	ldrh	r3, [r3, #6]
 800dec2:	2b07      	cmp	r3, #7
 800dec4:	bf28      	it	cs
 800dec6:	2307      	movcs	r3, #7
 800dec8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	89fa      	ldrh	r2, [r7, #14]
 800dece:	4619      	mov	r1, r3
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f001 fd7d 	bl	800f9d0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ded6:	e090      	b.n	800dffa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	785a      	ldrb	r2, [r3, #1]
 800dedc:	693b      	ldr	r3, [r7, #16]
 800dede:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	88db      	ldrh	r3, [r3, #6]
 800dee6:	2b3f      	cmp	r3, #63	@ 0x3f
 800dee8:	d803      	bhi.n	800def2 <USBD_CDC_Setup+0xa6>
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	88db      	ldrh	r3, [r3, #6]
 800deee:	b2da      	uxtb	r2, r3
 800def0:	e000      	b.n	800def4 <USBD_CDC_Setup+0xa8>
 800def2:	2240      	movs	r2, #64	@ 0x40
 800def4:	693b      	ldr	r3, [r7, #16]
 800def6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800defa:	6939      	ldr	r1, [r7, #16]
 800defc:	693b      	ldr	r3, [r7, #16]
 800defe:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800df02:	461a      	mov	r2, r3
 800df04:	6878      	ldr	r0, [r7, #4]
 800df06:	f001 fd8f 	bl	800fa28 <USBD_CtlPrepareRx>
      break;
 800df0a:	e076      	b.n	800dffa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800df12:	687a      	ldr	r2, [r7, #4]
 800df14:	33b0      	adds	r3, #176	@ 0xb0
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	4413      	add	r3, r2
 800df1a:	685b      	ldr	r3, [r3, #4]
 800df1c:	689b      	ldr	r3, [r3, #8]
 800df1e:	683a      	ldr	r2, [r7, #0]
 800df20:	7850      	ldrb	r0, [r2, #1]
 800df22:	2200      	movs	r2, #0
 800df24:	6839      	ldr	r1, [r7, #0]
 800df26:	4798      	blx	r3
      break;
 800df28:	e067      	b.n	800dffa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	785b      	ldrb	r3, [r3, #1]
 800df2e:	2b0b      	cmp	r3, #11
 800df30:	d851      	bhi.n	800dfd6 <USBD_CDC_Setup+0x18a>
 800df32:	a201      	add	r2, pc, #4	@ (adr r2, 800df38 <USBD_CDC_Setup+0xec>)
 800df34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df38:	0800df69 	.word	0x0800df69
 800df3c:	0800dfe5 	.word	0x0800dfe5
 800df40:	0800dfd7 	.word	0x0800dfd7
 800df44:	0800dfd7 	.word	0x0800dfd7
 800df48:	0800dfd7 	.word	0x0800dfd7
 800df4c:	0800dfd7 	.word	0x0800dfd7
 800df50:	0800dfd7 	.word	0x0800dfd7
 800df54:	0800dfd7 	.word	0x0800dfd7
 800df58:	0800dfd7 	.word	0x0800dfd7
 800df5c:	0800dfd7 	.word	0x0800dfd7
 800df60:	0800df93 	.word	0x0800df93
 800df64:	0800dfbd 	.word	0x0800dfbd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df6e:	b2db      	uxtb	r3, r3
 800df70:	2b03      	cmp	r3, #3
 800df72:	d107      	bne.n	800df84 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800df74:	f107 030a 	add.w	r3, r7, #10
 800df78:	2202      	movs	r2, #2
 800df7a:	4619      	mov	r1, r3
 800df7c:	6878      	ldr	r0, [r7, #4]
 800df7e:	f001 fd27 	bl	800f9d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800df82:	e032      	b.n	800dfea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800df84:	6839      	ldr	r1, [r7, #0]
 800df86:	6878      	ldr	r0, [r7, #4]
 800df88:	f001 fca5 	bl	800f8d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800df8c:	2303      	movs	r3, #3
 800df8e:	75fb      	strb	r3, [r7, #23]
          break;
 800df90:	e02b      	b.n	800dfea <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df98:	b2db      	uxtb	r3, r3
 800df9a:	2b03      	cmp	r3, #3
 800df9c:	d107      	bne.n	800dfae <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800df9e:	f107 030d 	add.w	r3, r7, #13
 800dfa2:	2201      	movs	r2, #1
 800dfa4:	4619      	mov	r1, r3
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	f001 fd12 	bl	800f9d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800dfac:	e01d      	b.n	800dfea <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800dfae:	6839      	ldr	r1, [r7, #0]
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f001 fc90 	bl	800f8d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800dfb6:	2303      	movs	r3, #3
 800dfb8:	75fb      	strb	r3, [r7, #23]
          break;
 800dfba:	e016      	b.n	800dfea <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfc2:	b2db      	uxtb	r3, r3
 800dfc4:	2b03      	cmp	r3, #3
 800dfc6:	d00f      	beq.n	800dfe8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800dfc8:	6839      	ldr	r1, [r7, #0]
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f001 fc83 	bl	800f8d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800dfd0:	2303      	movs	r3, #3
 800dfd2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800dfd4:	e008      	b.n	800dfe8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800dfd6:	6839      	ldr	r1, [r7, #0]
 800dfd8:	6878      	ldr	r0, [r7, #4]
 800dfda:	f001 fc7c 	bl	800f8d6 <USBD_CtlError>
          ret = USBD_FAIL;
 800dfde:	2303      	movs	r3, #3
 800dfe0:	75fb      	strb	r3, [r7, #23]
          break;
 800dfe2:	e002      	b.n	800dfea <USBD_CDC_Setup+0x19e>
          break;
 800dfe4:	bf00      	nop
 800dfe6:	e008      	b.n	800dffa <USBD_CDC_Setup+0x1ae>
          break;
 800dfe8:	bf00      	nop
      }
      break;
 800dfea:	e006      	b.n	800dffa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800dfec:	6839      	ldr	r1, [r7, #0]
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f001 fc71 	bl	800f8d6 <USBD_CtlError>
      ret = USBD_FAIL;
 800dff4:	2303      	movs	r3, #3
 800dff6:	75fb      	strb	r3, [r7, #23]
      break;
 800dff8:	bf00      	nop
  }

  return (uint8_t)ret;
 800dffa:	7dfb      	ldrb	r3, [r7, #23]
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3718      	adds	r7, #24
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e004:	b580      	push	{r7, lr}
 800e006:	b084      	sub	sp, #16
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	460b      	mov	r3, r1
 800e00e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e016:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	32b0      	adds	r2, #176	@ 0xb0
 800e022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d101      	bne.n	800e02e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800e02a:	2303      	movs	r3, #3
 800e02c:	e065      	b.n	800e0fa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	32b0      	adds	r2, #176	@ 0xb0
 800e038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e03c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e03e:	78fb      	ldrb	r3, [r7, #3]
 800e040:	f003 020f 	and.w	r2, r3, #15
 800e044:	6879      	ldr	r1, [r7, #4]
 800e046:	4613      	mov	r3, r2
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	009b      	lsls	r3, r3, #2
 800e04e:	440b      	add	r3, r1
 800e050:	3318      	adds	r3, #24
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d02f      	beq.n	800e0b8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800e058:	78fb      	ldrb	r3, [r7, #3]
 800e05a:	f003 020f 	and.w	r2, r3, #15
 800e05e:	6879      	ldr	r1, [r7, #4]
 800e060:	4613      	mov	r3, r2
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	4413      	add	r3, r2
 800e066:	009b      	lsls	r3, r3, #2
 800e068:	440b      	add	r3, r1
 800e06a:	3318      	adds	r3, #24
 800e06c:	681a      	ldr	r2, [r3, #0]
 800e06e:	78fb      	ldrb	r3, [r7, #3]
 800e070:	f003 010f 	and.w	r1, r3, #15
 800e074:	68f8      	ldr	r0, [r7, #12]
 800e076:	460b      	mov	r3, r1
 800e078:	00db      	lsls	r3, r3, #3
 800e07a:	440b      	add	r3, r1
 800e07c:	009b      	lsls	r3, r3, #2
 800e07e:	4403      	add	r3, r0
 800e080:	331c      	adds	r3, #28
 800e082:	681b      	ldr	r3, [r3, #0]
 800e084:	fbb2 f1f3 	udiv	r1, r2, r3
 800e088:	fb01 f303 	mul.w	r3, r1, r3
 800e08c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d112      	bne.n	800e0b8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800e092:	78fb      	ldrb	r3, [r7, #3]
 800e094:	f003 020f 	and.w	r2, r3, #15
 800e098:	6879      	ldr	r1, [r7, #4]
 800e09a:	4613      	mov	r3, r2
 800e09c:	009b      	lsls	r3, r3, #2
 800e09e:	4413      	add	r3, r2
 800e0a0:	009b      	lsls	r3, r3, #2
 800e0a2:	440b      	add	r3, r1
 800e0a4:	3318      	adds	r3, #24
 800e0a6:	2200      	movs	r2, #0
 800e0a8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e0aa:	78f9      	ldrb	r1, [r7, #3]
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f002 f9f8 	bl	80104a6 <USBD_LL_Transmit>
 800e0b6:	e01f      	b.n	800e0f8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800e0b8:	68bb      	ldr	r3, [r7, #8]
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e0c6:	687a      	ldr	r2, [r7, #4]
 800e0c8:	33b0      	adds	r3, #176	@ 0xb0
 800e0ca:	009b      	lsls	r3, r3, #2
 800e0cc:	4413      	add	r3, r2
 800e0ce:	685b      	ldr	r3, [r3, #4]
 800e0d0:	691b      	ldr	r3, [r3, #16]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d010      	beq.n	800e0f8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e0dc:	687a      	ldr	r2, [r7, #4]
 800e0de:	33b0      	adds	r3, #176	@ 0xb0
 800e0e0:	009b      	lsls	r3, r3, #2
 800e0e2:	4413      	add	r3, r2
 800e0e4:	685b      	ldr	r3, [r3, #4]
 800e0e6:	691b      	ldr	r3, [r3, #16]
 800e0e8:	68ba      	ldr	r2, [r7, #8]
 800e0ea:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800e0ee:	68ba      	ldr	r2, [r7, #8]
 800e0f0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800e0f4:	78fa      	ldrb	r2, [r7, #3]
 800e0f6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e0f8:	2300      	movs	r3, #0
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3710      	adds	r7, #16
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}

0800e102 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e102:	b580      	push	{r7, lr}
 800e104:	b084      	sub	sp, #16
 800e106:	af00      	add	r7, sp, #0
 800e108:	6078      	str	r0, [r7, #4]
 800e10a:	460b      	mov	r3, r1
 800e10c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	32b0      	adds	r2, #176	@ 0xb0
 800e118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e11c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	32b0      	adds	r2, #176	@ 0xb0
 800e128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d101      	bne.n	800e134 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800e130:	2303      	movs	r3, #3
 800e132:	e01a      	b.n	800e16a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e134:	78fb      	ldrb	r3, [r7, #3]
 800e136:	4619      	mov	r1, r3
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	f002 f9f6 	bl	801052a <USBD_LL_GetRxDataSize>
 800e13e:	4602      	mov	r2, r0
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	33b0      	adds	r3, #176	@ 0xb0
 800e150:	009b      	lsls	r3, r3, #2
 800e152:	4413      	add	r3, r2
 800e154:	685b      	ldr	r3, [r3, #4]
 800e156:	68db      	ldr	r3, [r3, #12]
 800e158:	68fa      	ldr	r2, [r7, #12]
 800e15a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800e15e:	68fa      	ldr	r2, [r7, #12]
 800e160:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800e164:	4611      	mov	r1, r2
 800e166:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800e168:	2300      	movs	r3, #0
}
 800e16a:	4618      	mov	r0, r3
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}

0800e172 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800e172:	b580      	push	{r7, lr}
 800e174:	b084      	sub	sp, #16
 800e176:	af00      	add	r7, sp, #0
 800e178:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	32b0      	adds	r2, #176	@ 0xb0
 800e184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e188:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d101      	bne.n	800e194 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e190:	2303      	movs	r3, #3
 800e192:	e024      	b.n	800e1de <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e19a:	687a      	ldr	r2, [r7, #4]
 800e19c:	33b0      	adds	r3, #176	@ 0xb0
 800e19e:	009b      	lsls	r3, r3, #2
 800e1a0:	4413      	add	r3, r2
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d019      	beq.n	800e1dc <USBD_CDC_EP0_RxReady+0x6a>
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800e1ae:	2bff      	cmp	r3, #255	@ 0xff
 800e1b0:	d014      	beq.n	800e1dc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e1b8:	687a      	ldr	r2, [r7, #4]
 800e1ba:	33b0      	adds	r3, #176	@ 0xb0
 800e1bc:	009b      	lsls	r3, r3, #2
 800e1be:	4413      	add	r3, r2
 800e1c0:	685b      	ldr	r3, [r3, #4]
 800e1c2:	689b      	ldr	r3, [r3, #8]
 800e1c4:	68fa      	ldr	r2, [r7, #12]
 800e1c6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800e1ca:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800e1cc:	68fa      	ldr	r2, [r7, #12]
 800e1ce:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800e1d2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	22ff      	movs	r2, #255	@ 0xff
 800e1d8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800e1dc:	2300      	movs	r3, #0
}
 800e1de:	4618      	mov	r0, r3
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}
	...

0800e1e8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b086      	sub	sp, #24
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e1f0:	2182      	movs	r1, #130	@ 0x82
 800e1f2:	4818      	ldr	r0, [pc, #96]	@ (800e254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e1f4:	f000 fd0f 	bl	800ec16 <USBD_GetEpDesc>
 800e1f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e1fa:	2101      	movs	r1, #1
 800e1fc:	4815      	ldr	r0, [pc, #84]	@ (800e254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e1fe:	f000 fd0a 	bl	800ec16 <USBD_GetEpDesc>
 800e202:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e204:	2181      	movs	r1, #129	@ 0x81
 800e206:	4813      	ldr	r0, [pc, #76]	@ (800e254 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800e208:	f000 fd05 	bl	800ec16 <USBD_GetEpDesc>
 800e20c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d002      	beq.n	800e21a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e214:	697b      	ldr	r3, [r7, #20]
 800e216:	2210      	movs	r2, #16
 800e218:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d006      	beq.n	800e22e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	2200      	movs	r2, #0
 800e224:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e228:	711a      	strb	r2, [r3, #4]
 800e22a:	2200      	movs	r2, #0
 800e22c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d006      	beq.n	800e242 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2200      	movs	r2, #0
 800e238:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e23c:	711a      	strb	r2, [r3, #4]
 800e23e:	2200      	movs	r2, #0
 800e240:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	2243      	movs	r2, #67	@ 0x43
 800e246:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e248:	4b02      	ldr	r3, [pc, #8]	@ (800e254 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}
 800e252:	bf00      	nop
 800e254:	24000054 	.word	0x24000054

0800e258 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b086      	sub	sp, #24
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e260:	2182      	movs	r1, #130	@ 0x82
 800e262:	4818      	ldr	r0, [pc, #96]	@ (800e2c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e264:	f000 fcd7 	bl	800ec16 <USBD_GetEpDesc>
 800e268:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e26a:	2101      	movs	r1, #1
 800e26c:	4815      	ldr	r0, [pc, #84]	@ (800e2c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e26e:	f000 fcd2 	bl	800ec16 <USBD_GetEpDesc>
 800e272:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e274:	2181      	movs	r1, #129	@ 0x81
 800e276:	4813      	ldr	r0, [pc, #76]	@ (800e2c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800e278:	f000 fccd 	bl	800ec16 <USBD_GetEpDesc>
 800e27c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	2b00      	cmp	r3, #0
 800e282:	d002      	beq.n	800e28a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800e284:	697b      	ldr	r3, [r7, #20]
 800e286:	2210      	movs	r2, #16
 800e288:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e28a:	693b      	ldr	r3, [r7, #16]
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d006      	beq.n	800e29e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	2200      	movs	r2, #0
 800e294:	711a      	strb	r2, [r3, #4]
 800e296:	2200      	movs	r2, #0
 800e298:	f042 0202 	orr.w	r2, r2, #2
 800e29c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d006      	beq.n	800e2b2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	711a      	strb	r2, [r3, #4]
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	f042 0202 	orr.w	r2, r2, #2
 800e2b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2243      	movs	r2, #67	@ 0x43
 800e2b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e2b8:	4b02      	ldr	r3, [pc, #8]	@ (800e2c4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800e2ba:	4618      	mov	r0, r3
 800e2bc:	3718      	adds	r7, #24
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	bd80      	pop	{r7, pc}
 800e2c2:	bf00      	nop
 800e2c4:	24000054 	.word	0x24000054

0800e2c8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b086      	sub	sp, #24
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800e2d0:	2182      	movs	r1, #130	@ 0x82
 800e2d2:	4818      	ldr	r0, [pc, #96]	@ (800e334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e2d4:	f000 fc9f 	bl	800ec16 <USBD_GetEpDesc>
 800e2d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800e2da:	2101      	movs	r1, #1
 800e2dc:	4815      	ldr	r0, [pc, #84]	@ (800e334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e2de:	f000 fc9a 	bl	800ec16 <USBD_GetEpDesc>
 800e2e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800e2e4:	2181      	movs	r1, #129	@ 0x81
 800e2e6:	4813      	ldr	r0, [pc, #76]	@ (800e334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800e2e8:	f000 fc95 	bl	800ec16 <USBD_GetEpDesc>
 800e2ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d002      	beq.n	800e2fa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800e2f4:	697b      	ldr	r3, [r7, #20]
 800e2f6:	2210      	movs	r2, #16
 800e2f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800e2fa:	693b      	ldr	r3, [r7, #16]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d006      	beq.n	800e30e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e300:	693b      	ldr	r3, [r7, #16]
 800e302:	2200      	movs	r2, #0
 800e304:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e308:	711a      	strb	r2, [r3, #4]
 800e30a:	2200      	movs	r2, #0
 800e30c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d006      	beq.n	800e322 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	2200      	movs	r2, #0
 800e318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e31c:	711a      	strb	r2, [r3, #4]
 800e31e:	2200      	movs	r2, #0
 800e320:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2243      	movs	r2, #67	@ 0x43
 800e326:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800e328:	4b02      	ldr	r3, [pc, #8]	@ (800e334 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3718      	adds	r7, #24
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
 800e332:	bf00      	nop
 800e334:	24000054 	.word	0x24000054

0800e338 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e338:	b480      	push	{r7}
 800e33a:	b083      	sub	sp, #12
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	220a      	movs	r2, #10
 800e344:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800e346:	4b03      	ldr	r3, [pc, #12]	@ (800e354 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e348:	4618      	mov	r0, r3
 800e34a:	370c      	adds	r7, #12
 800e34c:	46bd      	mov	sp, r7
 800e34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e352:	4770      	bx	lr
 800e354:	24000010 	.word	0x24000010

0800e358 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800e358:	b480      	push	{r7}
 800e35a:	b083      	sub	sp, #12
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
 800e360:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800e362:	683b      	ldr	r3, [r7, #0]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d101      	bne.n	800e36c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800e368:	2303      	movs	r3, #3
 800e36a:	e009      	b.n	800e380 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800e372:	687a      	ldr	r2, [r7, #4]
 800e374:	33b0      	adds	r3, #176	@ 0xb0
 800e376:	009b      	lsls	r3, r3, #2
 800e378:	4413      	add	r3, r2
 800e37a:	683a      	ldr	r2, [r7, #0]
 800e37c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800e37e:	2300      	movs	r3, #0
}
 800e380:	4618      	mov	r0, r3
 800e382:	370c      	adds	r7, #12
 800e384:	46bd      	mov	sp, r7
 800e386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38a:	4770      	bx	lr

0800e38c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800e38c:	b480      	push	{r7}
 800e38e:	b087      	sub	sp, #28
 800e390:	af00      	add	r7, sp, #0
 800e392:	60f8      	str	r0, [r7, #12]
 800e394:	60b9      	str	r1, [r7, #8]
 800e396:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	32b0      	adds	r2, #176	@ 0xb0
 800e3a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3a6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800e3a8:	697b      	ldr	r3, [r7, #20]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d101      	bne.n	800e3b2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800e3ae:	2303      	movs	r3, #3
 800e3b0:	e008      	b.n	800e3c4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800e3b2:	697b      	ldr	r3, [r7, #20]
 800e3b4:	68ba      	ldr	r2, [r7, #8]
 800e3b6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	687a      	ldr	r2, [r7, #4]
 800e3be:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800e3c2:	2300      	movs	r3, #0
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	371c      	adds	r7, #28
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ce:	4770      	bx	lr

0800e3d0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800e3d0:	b480      	push	{r7}
 800e3d2:	b085      	sub	sp, #20
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
 800e3d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	32b0      	adds	r2, #176	@ 0xb0
 800e3e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e3e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d101      	bne.n	800e3f4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800e3f0:	2303      	movs	r3, #3
 800e3f2:	e004      	b.n	800e3fe <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	683a      	ldr	r2, [r7, #0]
 800e3f8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800e3fc:	2300      	movs	r3, #0
}
 800e3fe:	4618      	mov	r0, r3
 800e400:	3714      	adds	r7, #20
 800e402:	46bd      	mov	sp, r7
 800e404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e408:	4770      	bx	lr
	...

0800e40c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800e40c:	b580      	push	{r7, lr}
 800e40e:	b084      	sub	sp, #16
 800e410:	af00      	add	r7, sp, #0
 800e412:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	32b0      	adds	r2, #176	@ 0xb0
 800e41e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e422:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	32b0      	adds	r2, #176	@ 0xb0
 800e42e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d101      	bne.n	800e43a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800e436:	2303      	movs	r3, #3
 800e438:	e018      	b.n	800e46c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	7c1b      	ldrb	r3, [r3, #16]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10a      	bne.n	800e458 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e442:	4b0c      	ldr	r3, [pc, #48]	@ (800e474 <USBD_CDC_ReceivePacket+0x68>)
 800e444:	7819      	ldrb	r1, [r3, #0]
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e44c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e450:	6878      	ldr	r0, [r7, #4]
 800e452:	f002 f849 	bl	80104e8 <USBD_LL_PrepareReceive>
 800e456:	e008      	b.n	800e46a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800e458:	4b06      	ldr	r3, [pc, #24]	@ (800e474 <USBD_CDC_ReceivePacket+0x68>)
 800e45a:	7819      	ldrb	r1, [r3, #0]
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800e462:	2340      	movs	r3, #64	@ 0x40
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f002 f83f 	bl	80104e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e46a:	2300      	movs	r3, #0
}
 800e46c:	4618      	mov	r0, r3
 800e46e:	3710      	adds	r7, #16
 800e470:	46bd      	mov	sp, r7
 800e472:	bd80      	pop	{r7, pc}
 800e474:	24000098 	.word	0x24000098

0800e478 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b086      	sub	sp, #24
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	60f8      	str	r0, [r7, #12]
 800e480:	60b9      	str	r1, [r7, #8]
 800e482:	4613      	mov	r3, r2
 800e484:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d101      	bne.n	800e490 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e48c:	2303      	movs	r3, #3
 800e48e:	e01f      	b.n	800e4d0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	2200      	movs	r2, #0
 800e494:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	2200      	movs	r2, #0
 800e49c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e4a8:	68bb      	ldr	r3, [r7, #8]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d003      	beq.n	800e4b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	68ba      	ldr	r2, [r7, #8]
 800e4b2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2201      	movs	r2, #1
 800e4ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	79fa      	ldrb	r2, [r7, #7]
 800e4c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e4c4:	68f8      	ldr	r0, [r7, #12]
 800e4c6:	f001 feb3 	bl	8010230 <USBD_LL_Init>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e4ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	3718      	adds	r7, #24
 800e4d4:	46bd      	mov	sp, r7
 800e4d6:	bd80      	pop	{r7, pc}

0800e4d8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b084      	sub	sp, #16
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
 800e4e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d101      	bne.n	800e4f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800e4ec:	2303      	movs	r3, #3
 800e4ee:	e025      	b.n	800e53c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	683a      	ldr	r2, [r7, #0]
 800e4f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	32ae      	adds	r2, #174	@ 0xae
 800e502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d00f      	beq.n	800e52c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	32ae      	adds	r2, #174	@ 0xae
 800e516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e51c:	f107 020e 	add.w	r2, r7, #14
 800e520:	4610      	mov	r0, r2
 800e522:	4798      	blx	r3
 800e524:	4602      	mov	r2, r0
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e532:	1c5a      	adds	r2, r3, #1
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800e53a:	2300      	movs	r3, #0
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	3710      	adds	r7, #16
 800e540:	46bd      	mov	sp, r7
 800e542:	bd80      	pop	{r7, pc}

0800e544 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b082      	sub	sp, #8
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f001 fec1 	bl	80102d4 <USBD_LL_Start>
 800e552:	4603      	mov	r3, r0
}
 800e554:	4618      	mov	r0, r3
 800e556:	3708      	adds	r7, #8
 800e558:	46bd      	mov	sp, r7
 800e55a:	bd80      	pop	{r7, pc}

0800e55c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800e55c:	b480      	push	{r7}
 800e55e:	b083      	sub	sp, #12
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e564:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800e566:	4618      	mov	r0, r3
 800e568:	370c      	adds	r7, #12
 800e56a:	46bd      	mov	sp, r7
 800e56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e570:	4770      	bx	lr

0800e572 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b084      	sub	sp, #16
 800e576:	af00      	add	r7, sp, #0
 800e578:	6078      	str	r0, [r7, #4]
 800e57a:	460b      	mov	r3, r1
 800e57c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e57e:	2300      	movs	r3, #0
 800e580:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d009      	beq.n	800e5a0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	78fa      	ldrb	r2, [r7, #3]
 800e596:	4611      	mov	r1, r2
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	4798      	blx	r3
 800e59c:	4603      	mov	r3, r0
 800e59e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e5a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	3710      	adds	r7, #16
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}

0800e5aa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e5aa:	b580      	push	{r7, lr}
 800e5ac:	b084      	sub	sp, #16
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
 800e5b2:	460b      	mov	r3, r1
 800e5b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e5c0:	685b      	ldr	r3, [r3, #4]
 800e5c2:	78fa      	ldrb	r2, [r7, #3]
 800e5c4:	4611      	mov	r1, r2
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	4798      	blx	r3
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d001      	beq.n	800e5d4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800e5d0:	2303      	movs	r3, #3
 800e5d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e5d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	3710      	adds	r7, #16
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bd80      	pop	{r7, pc}

0800e5de <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e5de:	b580      	push	{r7, lr}
 800e5e0:	b084      	sub	sp, #16
 800e5e2:	af00      	add	r7, sp, #0
 800e5e4:	6078      	str	r0, [r7, #4]
 800e5e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e5ee:	6839      	ldr	r1, [r7, #0]
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	f001 f936 	bl	800f862 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2201      	movs	r2, #1
 800e5fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800e604:	461a      	mov	r2, r3
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e612:	f003 031f 	and.w	r3, r3, #31
 800e616:	2b02      	cmp	r3, #2
 800e618:	d01a      	beq.n	800e650 <USBD_LL_SetupStage+0x72>
 800e61a:	2b02      	cmp	r3, #2
 800e61c:	d822      	bhi.n	800e664 <USBD_LL_SetupStage+0x86>
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d002      	beq.n	800e628 <USBD_LL_SetupStage+0x4a>
 800e622:	2b01      	cmp	r3, #1
 800e624:	d00a      	beq.n	800e63c <USBD_LL_SetupStage+0x5e>
 800e626:	e01d      	b.n	800e664 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e62e:	4619      	mov	r1, r3
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f000 fb63 	bl	800ecfc <USBD_StdDevReq>
 800e636:	4603      	mov	r3, r0
 800e638:	73fb      	strb	r3, [r7, #15]
      break;
 800e63a:	e020      	b.n	800e67e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e642:	4619      	mov	r1, r3
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f000 fbcb 	bl	800ede0 <USBD_StdItfReq>
 800e64a:	4603      	mov	r3, r0
 800e64c:	73fb      	strb	r3, [r7, #15]
      break;
 800e64e:	e016      	b.n	800e67e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800e656:	4619      	mov	r1, r3
 800e658:	6878      	ldr	r0, [r7, #4]
 800e65a:	f000 fc2d 	bl	800eeb8 <USBD_StdEPReq>
 800e65e:	4603      	mov	r3, r0
 800e660:	73fb      	strb	r3, [r7, #15]
      break;
 800e662:	e00c      	b.n	800e67e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e66a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e66e:	b2db      	uxtb	r3, r3
 800e670:	4619      	mov	r1, r3
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f001 fe8e 	bl	8010394 <USBD_LL_StallEP>
 800e678:	4603      	mov	r3, r0
 800e67a:	73fb      	strb	r3, [r7, #15]
      break;
 800e67c:	bf00      	nop
  }

  return ret;
 800e67e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e680:	4618      	mov	r0, r3
 800e682:	3710      	adds	r7, #16
 800e684:	46bd      	mov	sp, r7
 800e686:	bd80      	pop	{r7, pc}

0800e688 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e688:	b580      	push	{r7, lr}
 800e68a:	b086      	sub	sp, #24
 800e68c:	af00      	add	r7, sp, #0
 800e68e:	60f8      	str	r0, [r7, #12]
 800e690:	460b      	mov	r3, r1
 800e692:	607a      	str	r2, [r7, #4]
 800e694:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800e696:	2300      	movs	r3, #0
 800e698:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800e69a:	7afb      	ldrb	r3, [r7, #11]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d16e      	bne.n	800e77e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800e6a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e6ae:	2b03      	cmp	r3, #3
 800e6b0:	f040 8098 	bne.w	800e7e4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800e6b4:	693b      	ldr	r3, [r7, #16]
 800e6b6:	689a      	ldr	r2, [r3, #8]
 800e6b8:	693b      	ldr	r3, [r7, #16]
 800e6ba:	68db      	ldr	r3, [r3, #12]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d913      	bls.n	800e6e8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800e6c0:	693b      	ldr	r3, [r7, #16]
 800e6c2:	689a      	ldr	r2, [r3, #8]
 800e6c4:	693b      	ldr	r3, [r7, #16]
 800e6c6:	68db      	ldr	r3, [r3, #12]
 800e6c8:	1ad2      	subs	r2, r2, r3
 800e6ca:	693b      	ldr	r3, [r7, #16]
 800e6cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e6ce:	693b      	ldr	r3, [r7, #16]
 800e6d0:	68da      	ldr	r2, [r3, #12]
 800e6d2:	693b      	ldr	r3, [r7, #16]
 800e6d4:	689b      	ldr	r3, [r3, #8]
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	bf28      	it	cs
 800e6da:	4613      	movcs	r3, r2
 800e6dc:	461a      	mov	r2, r3
 800e6de:	6879      	ldr	r1, [r7, #4]
 800e6e0:	68f8      	ldr	r0, [r7, #12]
 800e6e2:	f001 f9be 	bl	800fa62 <USBD_CtlContinueRx>
 800e6e6:	e07d      	b.n	800e7e4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800e6ee:	f003 031f 	and.w	r3, r3, #31
 800e6f2:	2b02      	cmp	r3, #2
 800e6f4:	d014      	beq.n	800e720 <USBD_LL_DataOutStage+0x98>
 800e6f6:	2b02      	cmp	r3, #2
 800e6f8:	d81d      	bhi.n	800e736 <USBD_LL_DataOutStage+0xae>
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d002      	beq.n	800e704 <USBD_LL_DataOutStage+0x7c>
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	d003      	beq.n	800e70a <USBD_LL_DataOutStage+0x82>
 800e702:	e018      	b.n	800e736 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800e704:	2300      	movs	r3, #0
 800e706:	75bb      	strb	r3, [r7, #22]
            break;
 800e708:	e018      	b.n	800e73c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e710:	b2db      	uxtb	r3, r3
 800e712:	4619      	mov	r1, r3
 800e714:	68f8      	ldr	r0, [r7, #12]
 800e716:	f000 fa64 	bl	800ebe2 <USBD_CoreFindIF>
 800e71a:	4603      	mov	r3, r0
 800e71c:	75bb      	strb	r3, [r7, #22]
            break;
 800e71e:	e00d      	b.n	800e73c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800e726:	b2db      	uxtb	r3, r3
 800e728:	4619      	mov	r1, r3
 800e72a:	68f8      	ldr	r0, [r7, #12]
 800e72c:	f000 fa66 	bl	800ebfc <USBD_CoreFindEP>
 800e730:	4603      	mov	r3, r0
 800e732:	75bb      	strb	r3, [r7, #22]
            break;
 800e734:	e002      	b.n	800e73c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800e736:	2300      	movs	r3, #0
 800e738:	75bb      	strb	r3, [r7, #22]
            break;
 800e73a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800e73c:	7dbb      	ldrb	r3, [r7, #22]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d119      	bne.n	800e776 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e748:	b2db      	uxtb	r3, r3
 800e74a:	2b03      	cmp	r3, #3
 800e74c:	d113      	bne.n	800e776 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800e74e:	7dba      	ldrb	r2, [r7, #22]
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	32ae      	adds	r2, #174	@ 0xae
 800e754:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e758:	691b      	ldr	r3, [r3, #16]
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d00b      	beq.n	800e776 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800e75e:	7dba      	ldrb	r2, [r7, #22]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800e766:	7dba      	ldrb	r2, [r7, #22]
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	32ae      	adds	r2, #174	@ 0xae
 800e76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e770:	691b      	ldr	r3, [r3, #16]
 800e772:	68f8      	ldr	r0, [r7, #12]
 800e774:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800e776:	68f8      	ldr	r0, [r7, #12]
 800e778:	f001 f984 	bl	800fa84 <USBD_CtlSendStatus>
 800e77c:	e032      	b.n	800e7e4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800e77e:	7afb      	ldrb	r3, [r7, #11]
 800e780:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e784:	b2db      	uxtb	r3, r3
 800e786:	4619      	mov	r1, r3
 800e788:	68f8      	ldr	r0, [r7, #12]
 800e78a:	f000 fa37 	bl	800ebfc <USBD_CoreFindEP>
 800e78e:	4603      	mov	r3, r0
 800e790:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e792:	7dbb      	ldrb	r3, [r7, #22]
 800e794:	2bff      	cmp	r3, #255	@ 0xff
 800e796:	d025      	beq.n	800e7e4 <USBD_LL_DataOutStage+0x15c>
 800e798:	7dbb      	ldrb	r3, [r7, #22]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	d122      	bne.n	800e7e4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e7a4:	b2db      	uxtb	r3, r3
 800e7a6:	2b03      	cmp	r3, #3
 800e7a8:	d117      	bne.n	800e7da <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800e7aa:	7dba      	ldrb	r2, [r7, #22]
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	32ae      	adds	r2, #174	@ 0xae
 800e7b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7b4:	699b      	ldr	r3, [r3, #24]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d00f      	beq.n	800e7da <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800e7ba:	7dba      	ldrb	r2, [r7, #22]
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800e7c2:	7dba      	ldrb	r2, [r7, #22]
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	32ae      	adds	r2, #174	@ 0xae
 800e7c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e7cc:	699b      	ldr	r3, [r3, #24]
 800e7ce:	7afa      	ldrb	r2, [r7, #11]
 800e7d0:	4611      	mov	r1, r2
 800e7d2:	68f8      	ldr	r0, [r7, #12]
 800e7d4:	4798      	blx	r3
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800e7da:	7dfb      	ldrb	r3, [r7, #23]
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	d001      	beq.n	800e7e4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800e7e0:	7dfb      	ldrb	r3, [r7, #23]
 800e7e2:	e000      	b.n	800e7e6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800e7e4:	2300      	movs	r3, #0
}
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	3718      	adds	r7, #24
 800e7ea:	46bd      	mov	sp, r7
 800e7ec:	bd80      	pop	{r7, pc}

0800e7ee <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e7ee:	b580      	push	{r7, lr}
 800e7f0:	b086      	sub	sp, #24
 800e7f2:	af00      	add	r7, sp, #0
 800e7f4:	60f8      	str	r0, [r7, #12]
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	607a      	str	r2, [r7, #4]
 800e7fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800e7fc:	7afb      	ldrb	r3, [r7, #11]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d16f      	bne.n	800e8e2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	3314      	adds	r3, #20
 800e806:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800e80e:	2b02      	cmp	r3, #2
 800e810:	d15a      	bne.n	800e8c8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	689a      	ldr	r2, [r3, #8]
 800e816:	693b      	ldr	r3, [r7, #16]
 800e818:	68db      	ldr	r3, [r3, #12]
 800e81a:	429a      	cmp	r2, r3
 800e81c:	d914      	bls.n	800e848 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	689a      	ldr	r2, [r3, #8]
 800e822:	693b      	ldr	r3, [r7, #16]
 800e824:	68db      	ldr	r3, [r3, #12]
 800e826:	1ad2      	subs	r2, r2, r3
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	461a      	mov	r2, r3
 800e832:	6879      	ldr	r1, [r7, #4]
 800e834:	68f8      	ldr	r0, [r7, #12]
 800e836:	f001 f8e6 	bl	800fa06 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e83a:	2300      	movs	r3, #0
 800e83c:	2200      	movs	r2, #0
 800e83e:	2100      	movs	r1, #0
 800e840:	68f8      	ldr	r0, [r7, #12]
 800e842:	f001 fe51 	bl	80104e8 <USBD_LL_PrepareReceive>
 800e846:	e03f      	b.n	800e8c8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e848:	693b      	ldr	r3, [r7, #16]
 800e84a:	68da      	ldr	r2, [r3, #12]
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	689b      	ldr	r3, [r3, #8]
 800e850:	429a      	cmp	r2, r3
 800e852:	d11c      	bne.n	800e88e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e854:	693b      	ldr	r3, [r7, #16]
 800e856:	685a      	ldr	r2, [r3, #4]
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d316      	bcc.n	800e88e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e860:	693b      	ldr	r3, [r7, #16]
 800e862:	685a      	ldr	r2, [r3, #4]
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d20f      	bcs.n	800e88e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e86e:	2200      	movs	r2, #0
 800e870:	2100      	movs	r1, #0
 800e872:	68f8      	ldr	r0, [r7, #12]
 800e874:	f001 f8c7 	bl	800fa06 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	2200      	movs	r2, #0
 800e87c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e880:	2300      	movs	r3, #0
 800e882:	2200      	movs	r2, #0
 800e884:	2100      	movs	r1, #0
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f001 fe2e 	bl	80104e8 <USBD_LL_PrepareReceive>
 800e88c:	e01c      	b.n	800e8c8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e894:	b2db      	uxtb	r3, r3
 800e896:	2b03      	cmp	r3, #3
 800e898:	d10f      	bne.n	800e8ba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8a0:	68db      	ldr	r3, [r3, #12]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d009      	beq.n	800e8ba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8b4:	68db      	ldr	r3, [r3, #12]
 800e8b6:	68f8      	ldr	r0, [r7, #12]
 800e8b8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e8ba:	2180      	movs	r1, #128	@ 0x80
 800e8bc:	68f8      	ldr	r0, [r7, #12]
 800e8be:	f001 fd69 	bl	8010394 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e8c2:	68f8      	ldr	r0, [r7, #12]
 800e8c4:	f001 f8f1 	bl	800faaa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d03a      	beq.n	800e948 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800e8d2:	68f8      	ldr	r0, [r7, #12]
 800e8d4:	f7ff fe42 	bl	800e55c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800e8e0:	e032      	b.n	800e948 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800e8e2:	7afb      	ldrb	r3, [r7, #11]
 800e8e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e8e8:	b2db      	uxtb	r3, r3
 800e8ea:	4619      	mov	r1, r3
 800e8ec:	68f8      	ldr	r0, [r7, #12]
 800e8ee:	f000 f985 	bl	800ebfc <USBD_CoreFindEP>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e8f6:	7dfb      	ldrb	r3, [r7, #23]
 800e8f8:	2bff      	cmp	r3, #255	@ 0xff
 800e8fa:	d025      	beq.n	800e948 <USBD_LL_DataInStage+0x15a>
 800e8fc:	7dfb      	ldrb	r3, [r7, #23]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d122      	bne.n	800e948 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e908:	b2db      	uxtb	r3, r3
 800e90a:	2b03      	cmp	r3, #3
 800e90c:	d11c      	bne.n	800e948 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800e90e:	7dfa      	ldrb	r2, [r7, #23]
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	32ae      	adds	r2, #174	@ 0xae
 800e914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e918:	695b      	ldr	r3, [r3, #20]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d014      	beq.n	800e948 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800e91e:	7dfa      	ldrb	r2, [r7, #23]
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800e926:	7dfa      	ldrb	r2, [r7, #23]
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	32ae      	adds	r2, #174	@ 0xae
 800e92c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e930:	695b      	ldr	r3, [r3, #20]
 800e932:	7afa      	ldrb	r2, [r7, #11]
 800e934:	4611      	mov	r1, r2
 800e936:	68f8      	ldr	r0, [r7, #12]
 800e938:	4798      	blx	r3
 800e93a:	4603      	mov	r3, r0
 800e93c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800e93e:	7dbb      	ldrb	r3, [r7, #22]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d001      	beq.n	800e948 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800e944:	7dbb      	ldrb	r3, [r7, #22]
 800e946:	e000      	b.n	800e94a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800e948:	2300      	movs	r3, #0
}
 800e94a:	4618      	mov	r0, r3
 800e94c:	3718      	adds	r7, #24
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}

0800e952 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e952:	b580      	push	{r7, lr}
 800e954:	b084      	sub	sp, #16
 800e956:	af00      	add	r7, sp, #0
 800e958:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800e95a:	2300      	movs	r3, #0
 800e95c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2201      	movs	r2, #1
 800e962:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	2200      	movs	r2, #0
 800e96a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	2200      	movs	r2, #0
 800e972:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2200      	movs	r2, #0
 800e978:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d014      	beq.n	800e9b8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e994:	685b      	ldr	r3, [r3, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d00e      	beq.n	800e9b8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e9a0:	685b      	ldr	r3, [r3, #4]
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	6852      	ldr	r2, [r2, #4]
 800e9a6:	b2d2      	uxtb	r2, r2
 800e9a8:	4611      	mov	r1, r2
 800e9aa:	6878      	ldr	r0, [r7, #4]
 800e9ac:	4798      	blx	r3
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d001      	beq.n	800e9b8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800e9b4:	2303      	movs	r3, #3
 800e9b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9b8:	2340      	movs	r3, #64	@ 0x40
 800e9ba:	2200      	movs	r2, #0
 800e9bc:	2100      	movs	r1, #0
 800e9be:	6878      	ldr	r0, [r7, #4]
 800e9c0:	f001 fca3 	bl	801030a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2240      	movs	r2, #64	@ 0x40
 800e9d0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e9d4:	2340      	movs	r3, #64	@ 0x40
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	2180      	movs	r1, #128	@ 0x80
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f001 fc95 	bl	801030a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2240      	movs	r2, #64	@ 0x40
 800e9ea:	621a      	str	r2, [r3, #32]

  return ret;
 800e9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3710      	adds	r7, #16
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}

0800e9f6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e9f6:	b480      	push	{r7}
 800e9f8:	b083      	sub	sp, #12
 800e9fa:	af00      	add	r7, sp, #0
 800e9fc:	6078      	str	r0, [r7, #4]
 800e9fe:	460b      	mov	r3, r1
 800ea00:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	78fa      	ldrb	r2, [r7, #3]
 800ea06:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ea08:	2300      	movs	r3, #0
}
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	370c      	adds	r7, #12
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea14:	4770      	bx	lr

0800ea16 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ea16:	b480      	push	{r7}
 800ea18:	b083      	sub	sp, #12
 800ea1a:	af00      	add	r7, sp, #0
 800ea1c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea24:	b2db      	uxtb	r3, r3
 800ea26:	2b04      	cmp	r3, #4
 800ea28:	d006      	beq.n	800ea38 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea30:	b2da      	uxtb	r2, r3
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	2204      	movs	r2, #4
 800ea3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ea40:	2300      	movs	r3, #0
}
 800ea42:	4618      	mov	r0, r3
 800ea44:	370c      	adds	r7, #12
 800ea46:	46bd      	mov	sp, r7
 800ea48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4c:	4770      	bx	lr

0800ea4e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ea4e:	b480      	push	{r7}
 800ea50:	b083      	sub	sp, #12
 800ea52:	af00      	add	r7, sp, #0
 800ea54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea5c:	b2db      	uxtb	r3, r3
 800ea5e:	2b04      	cmp	r3, #4
 800ea60:	d106      	bne.n	800ea70 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ea68:	b2da      	uxtb	r2, r3
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ea70:	2300      	movs	r3, #0
}
 800ea72:	4618      	mov	r0, r3
 800ea74:	370c      	adds	r7, #12
 800ea76:	46bd      	mov	sp, r7
 800ea78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7c:	4770      	bx	lr

0800ea7e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ea7e:	b580      	push	{r7, lr}
 800ea80:	b082      	sub	sp, #8
 800ea82:	af00      	add	r7, sp, #0
 800ea84:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea8c:	b2db      	uxtb	r3, r3
 800ea8e:	2b03      	cmp	r3, #3
 800ea90:	d110      	bne.n	800eab4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d00b      	beq.n	800eab4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eaa2:	69db      	ldr	r3, [r3, #28]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d005      	beq.n	800eab4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800eaae:	69db      	ldr	r3, [r3, #28]
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800eab4:	2300      	movs	r3, #0
}
 800eab6:	4618      	mov	r0, r3
 800eab8:	3708      	adds	r7, #8
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}

0800eabe <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800eabe:	b580      	push	{r7, lr}
 800eac0:	b082      	sub	sp, #8
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
 800eac6:	460b      	mov	r3, r1
 800eac8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	32ae      	adds	r2, #174	@ 0xae
 800ead4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ead8:	2b00      	cmp	r3, #0
 800eada:	d101      	bne.n	800eae0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800eadc:	2303      	movs	r3, #3
 800eade:	e01c      	b.n	800eb1a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eae6:	b2db      	uxtb	r3, r3
 800eae8:	2b03      	cmp	r3, #3
 800eaea:	d115      	bne.n	800eb18 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	32ae      	adds	r2, #174	@ 0xae
 800eaf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eafa:	6a1b      	ldr	r3, [r3, #32]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d00b      	beq.n	800eb18 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	32ae      	adds	r2, #174	@ 0xae
 800eb0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb0e:	6a1b      	ldr	r3, [r3, #32]
 800eb10:	78fa      	ldrb	r2, [r7, #3]
 800eb12:	4611      	mov	r1, r2
 800eb14:	6878      	ldr	r0, [r7, #4]
 800eb16:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eb18:	2300      	movs	r3, #0
}
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	3708      	adds	r7, #8
 800eb1e:	46bd      	mov	sp, r7
 800eb20:	bd80      	pop	{r7, pc}

0800eb22 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800eb22:	b580      	push	{r7, lr}
 800eb24:	b082      	sub	sp, #8
 800eb26:	af00      	add	r7, sp, #0
 800eb28:	6078      	str	r0, [r7, #4]
 800eb2a:	460b      	mov	r3, r1
 800eb2c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	32ae      	adds	r2, #174	@ 0xae
 800eb38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d101      	bne.n	800eb44 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800eb40:	2303      	movs	r3, #3
 800eb42:	e01c      	b.n	800eb7e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb4a:	b2db      	uxtb	r3, r3
 800eb4c:	2b03      	cmp	r3, #3
 800eb4e:	d115      	bne.n	800eb7c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	32ae      	adds	r2, #174	@ 0xae
 800eb5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d00b      	beq.n	800eb7c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	32ae      	adds	r2, #174	@ 0xae
 800eb6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eb72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb74:	78fa      	ldrb	r2, [r7, #3]
 800eb76:	4611      	mov	r1, r2
 800eb78:	6878      	ldr	r0, [r7, #4]
 800eb7a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800eb7c:	2300      	movs	r3, #0
}
 800eb7e:	4618      	mov	r0, r3
 800eb80:	3708      	adds	r7, #8
 800eb82:	46bd      	mov	sp, r7
 800eb84:	bd80      	pop	{r7, pc}

0800eb86 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800eb86:	b480      	push	{r7}
 800eb88:	b083      	sub	sp, #12
 800eb8a:	af00      	add	r7, sp, #0
 800eb8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800eb8e:	2300      	movs	r3, #0
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	370c      	adds	r7, #12
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr

0800eb9c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800eb9c:	b580      	push	{r7, lr}
 800eb9e:	b084      	sub	sp, #16
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800eba4:	2300      	movs	r3, #0
 800eba6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d00e      	beq.n	800ebd8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ebc0:	685b      	ldr	r3, [r3, #4]
 800ebc2:	687a      	ldr	r2, [r7, #4]
 800ebc4:	6852      	ldr	r2, [r2, #4]
 800ebc6:	b2d2      	uxtb	r2, r2
 800ebc8:	4611      	mov	r1, r2
 800ebca:	6878      	ldr	r0, [r7, #4]
 800ebcc:	4798      	blx	r3
 800ebce:	4603      	mov	r3, r0
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d001      	beq.n	800ebd8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ebd4:	2303      	movs	r3, #3
 800ebd6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ebd8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebda:	4618      	mov	r0, r3
 800ebdc:	3710      	adds	r7, #16
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	bd80      	pop	{r7, pc}

0800ebe2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ebe2:	b480      	push	{r7}
 800ebe4:	b083      	sub	sp, #12
 800ebe6:	af00      	add	r7, sp, #0
 800ebe8:	6078      	str	r0, [r7, #4]
 800ebea:	460b      	mov	r3, r1
 800ebec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ebee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	370c      	adds	r7, #12
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfa:	4770      	bx	lr

0800ebfc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ebfc:	b480      	push	{r7}
 800ebfe:	b083      	sub	sp, #12
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
 800ec04:	460b      	mov	r3, r1
 800ec06:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ec08:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	370c      	adds	r7, #12
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec14:	4770      	bx	lr

0800ec16 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ec16:	b580      	push	{r7, lr}
 800ec18:	b086      	sub	sp, #24
 800ec1a:	af00      	add	r7, sp, #0
 800ec1c:	6078      	str	r0, [r7, #4]
 800ec1e:	460b      	mov	r3, r1
 800ec20:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	885b      	ldrh	r3, [r3, #2]
 800ec32:	b29b      	uxth	r3, r3
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	7812      	ldrb	r2, [r2, #0]
 800ec38:	4293      	cmp	r3, r2
 800ec3a:	d91f      	bls.n	800ec7c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800ec42:	e013      	b.n	800ec6c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800ec44:	f107 030a 	add.w	r3, r7, #10
 800ec48:	4619      	mov	r1, r3
 800ec4a:	6978      	ldr	r0, [r7, #20]
 800ec4c:	f000 f81b 	bl	800ec86 <USBD_GetNextDesc>
 800ec50:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	785b      	ldrb	r3, [r3, #1]
 800ec56:	2b05      	cmp	r3, #5
 800ec58:	d108      	bne.n	800ec6c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800ec5a:	697b      	ldr	r3, [r7, #20]
 800ec5c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800ec5e:	693b      	ldr	r3, [r7, #16]
 800ec60:	789b      	ldrb	r3, [r3, #2]
 800ec62:	78fa      	ldrb	r2, [r7, #3]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d008      	beq.n	800ec7a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800ec68:	2300      	movs	r3, #0
 800ec6a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	885b      	ldrh	r3, [r3, #2]
 800ec70:	b29a      	uxth	r2, r3
 800ec72:	897b      	ldrh	r3, [r7, #10]
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d8e5      	bhi.n	800ec44 <USBD_GetEpDesc+0x2e>
 800ec78:	e000      	b.n	800ec7c <USBD_GetEpDesc+0x66>
          break;
 800ec7a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800ec7c:	693b      	ldr	r3, [r7, #16]
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3718      	adds	r7, #24
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800ec86:	b480      	push	{r7}
 800ec88:	b085      	sub	sp, #20
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	6078      	str	r0, [r7, #4]
 800ec8e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	881b      	ldrh	r3, [r3, #0]
 800ec98:	68fa      	ldr	r2, [r7, #12]
 800ec9a:	7812      	ldrb	r2, [r2, #0]
 800ec9c:	4413      	add	r3, r2
 800ec9e:	b29a      	uxth	r2, r3
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	781b      	ldrb	r3, [r3, #0]
 800eca8:	461a      	mov	r2, r3
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	4413      	add	r3, r2
 800ecae:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ecb0:	68fb      	ldr	r3, [r7, #12]
}
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	3714      	adds	r7, #20
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbc:	4770      	bx	lr

0800ecbe <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ecbe:	b480      	push	{r7}
 800ecc0:	b087      	sub	sp, #28
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ecca:	697b      	ldr	r3, [r7, #20]
 800eccc:	781b      	ldrb	r3, [r3, #0]
 800ecce:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	3301      	adds	r3, #1
 800ecd4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ecd6:	697b      	ldr	r3, [r7, #20]
 800ecd8:	781b      	ldrb	r3, [r3, #0]
 800ecda:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ecdc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ece0:	021b      	lsls	r3, r3, #8
 800ece2:	b21a      	sxth	r2, r3
 800ece4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ece8:	4313      	orrs	r3, r2
 800ecea:	b21b      	sxth	r3, r3
 800ecec:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ecee:	89fb      	ldrh	r3, [r7, #14]
}
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	371c      	adds	r7, #28
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfa:	4770      	bx	lr

0800ecfc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b084      	sub	sp, #16
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ed06:	2300      	movs	r3, #0
 800ed08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ed12:	2b40      	cmp	r3, #64	@ 0x40
 800ed14:	d005      	beq.n	800ed22 <USBD_StdDevReq+0x26>
 800ed16:	2b40      	cmp	r3, #64	@ 0x40
 800ed18:	d857      	bhi.n	800edca <USBD_StdDevReq+0xce>
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d00f      	beq.n	800ed3e <USBD_StdDevReq+0x42>
 800ed1e:	2b20      	cmp	r3, #32
 800ed20:	d153      	bne.n	800edca <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	32ae      	adds	r2, #174	@ 0xae
 800ed2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ed30:	689b      	ldr	r3, [r3, #8]
 800ed32:	6839      	ldr	r1, [r7, #0]
 800ed34:	6878      	ldr	r0, [r7, #4]
 800ed36:	4798      	blx	r3
 800ed38:	4603      	mov	r3, r0
 800ed3a:	73fb      	strb	r3, [r7, #15]
      break;
 800ed3c:	e04a      	b.n	800edd4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	785b      	ldrb	r3, [r3, #1]
 800ed42:	2b09      	cmp	r3, #9
 800ed44:	d83b      	bhi.n	800edbe <USBD_StdDevReq+0xc2>
 800ed46:	a201      	add	r2, pc, #4	@ (adr r2, 800ed4c <USBD_StdDevReq+0x50>)
 800ed48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed4c:	0800eda1 	.word	0x0800eda1
 800ed50:	0800edb5 	.word	0x0800edb5
 800ed54:	0800edbf 	.word	0x0800edbf
 800ed58:	0800edab 	.word	0x0800edab
 800ed5c:	0800edbf 	.word	0x0800edbf
 800ed60:	0800ed7f 	.word	0x0800ed7f
 800ed64:	0800ed75 	.word	0x0800ed75
 800ed68:	0800edbf 	.word	0x0800edbf
 800ed6c:	0800ed97 	.word	0x0800ed97
 800ed70:	0800ed89 	.word	0x0800ed89
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ed74:	6839      	ldr	r1, [r7, #0]
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	f000 fa3c 	bl	800f1f4 <USBD_GetDescriptor>
          break;
 800ed7c:	e024      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ed7e:	6839      	ldr	r1, [r7, #0]
 800ed80:	6878      	ldr	r0, [r7, #4]
 800ed82:	f000 fbcb 	bl	800f51c <USBD_SetAddress>
          break;
 800ed86:	e01f      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ed88:	6839      	ldr	r1, [r7, #0]
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f000 fc0a 	bl	800f5a4 <USBD_SetConfig>
 800ed90:	4603      	mov	r3, r0
 800ed92:	73fb      	strb	r3, [r7, #15]
          break;
 800ed94:	e018      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ed96:	6839      	ldr	r1, [r7, #0]
 800ed98:	6878      	ldr	r0, [r7, #4]
 800ed9a:	f000 fcad 	bl	800f6f8 <USBD_GetConfig>
          break;
 800ed9e:	e013      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800eda0:	6839      	ldr	r1, [r7, #0]
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 fcde 	bl	800f764 <USBD_GetStatus>
          break;
 800eda8:	e00e      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800edaa:	6839      	ldr	r1, [r7, #0]
 800edac:	6878      	ldr	r0, [r7, #4]
 800edae:	f000 fd0d 	bl	800f7cc <USBD_SetFeature>
          break;
 800edb2:	e009      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800edb4:	6839      	ldr	r1, [r7, #0]
 800edb6:	6878      	ldr	r0, [r7, #4]
 800edb8:	f000 fd31 	bl	800f81e <USBD_ClrFeature>
          break;
 800edbc:	e004      	b.n	800edc8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800edbe:	6839      	ldr	r1, [r7, #0]
 800edc0:	6878      	ldr	r0, [r7, #4]
 800edc2:	f000 fd88 	bl	800f8d6 <USBD_CtlError>
          break;
 800edc6:	bf00      	nop
      }
      break;
 800edc8:	e004      	b.n	800edd4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800edca:	6839      	ldr	r1, [r7, #0]
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f000 fd82 	bl	800f8d6 <USBD_CtlError>
      break;
 800edd2:	bf00      	nop
  }

  return ret;
 800edd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800edd6:	4618      	mov	r0, r3
 800edd8:	3710      	adds	r7, #16
 800edda:	46bd      	mov	sp, r7
 800eddc:	bd80      	pop	{r7, pc}
 800edde:	bf00      	nop

0800ede0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b084      	sub	sp, #16
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	6078      	str	r0, [r7, #4]
 800ede8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800edea:	2300      	movs	r3, #0
 800edec:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800edee:	683b      	ldr	r3, [r7, #0]
 800edf0:	781b      	ldrb	r3, [r3, #0]
 800edf2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800edf6:	2b40      	cmp	r3, #64	@ 0x40
 800edf8:	d005      	beq.n	800ee06 <USBD_StdItfReq+0x26>
 800edfa:	2b40      	cmp	r3, #64	@ 0x40
 800edfc:	d852      	bhi.n	800eea4 <USBD_StdItfReq+0xc4>
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d001      	beq.n	800ee06 <USBD_StdItfReq+0x26>
 800ee02:	2b20      	cmp	r3, #32
 800ee04:	d14e      	bne.n	800eea4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee0c:	b2db      	uxtb	r3, r3
 800ee0e:	3b01      	subs	r3, #1
 800ee10:	2b02      	cmp	r3, #2
 800ee12:	d840      	bhi.n	800ee96 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	889b      	ldrh	r3, [r3, #4]
 800ee18:	b2db      	uxtb	r3, r3
 800ee1a:	2b01      	cmp	r3, #1
 800ee1c:	d836      	bhi.n	800ee8c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	889b      	ldrh	r3, [r3, #4]
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	4619      	mov	r1, r3
 800ee26:	6878      	ldr	r0, [r7, #4]
 800ee28:	f7ff fedb 	bl	800ebe2 <USBD_CoreFindIF>
 800ee2c:	4603      	mov	r3, r0
 800ee2e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ee30:	7bbb      	ldrb	r3, [r7, #14]
 800ee32:	2bff      	cmp	r3, #255	@ 0xff
 800ee34:	d01d      	beq.n	800ee72 <USBD_StdItfReq+0x92>
 800ee36:	7bbb      	ldrb	r3, [r7, #14]
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d11a      	bne.n	800ee72 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ee3c:	7bba      	ldrb	r2, [r7, #14]
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	32ae      	adds	r2, #174	@ 0xae
 800ee42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee46:	689b      	ldr	r3, [r3, #8]
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d00f      	beq.n	800ee6c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ee4c:	7bba      	ldrb	r2, [r7, #14]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ee54:	7bba      	ldrb	r2, [r7, #14]
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	32ae      	adds	r2, #174	@ 0xae
 800ee5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee5e:	689b      	ldr	r3, [r3, #8]
 800ee60:	6839      	ldr	r1, [r7, #0]
 800ee62:	6878      	ldr	r0, [r7, #4]
 800ee64:	4798      	blx	r3
 800ee66:	4603      	mov	r3, r0
 800ee68:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ee6a:	e004      	b.n	800ee76 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ee6c:	2303      	movs	r3, #3
 800ee6e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ee70:	e001      	b.n	800ee76 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ee72:	2303      	movs	r3, #3
 800ee74:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ee76:	683b      	ldr	r3, [r7, #0]
 800ee78:	88db      	ldrh	r3, [r3, #6]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d110      	bne.n	800eea0 <USBD_StdItfReq+0xc0>
 800ee7e:	7bfb      	ldrb	r3, [r7, #15]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d10d      	bne.n	800eea0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f000 fdfd 	bl	800fa84 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ee8a:	e009      	b.n	800eea0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ee8c:	6839      	ldr	r1, [r7, #0]
 800ee8e:	6878      	ldr	r0, [r7, #4]
 800ee90:	f000 fd21 	bl	800f8d6 <USBD_CtlError>
          break;
 800ee94:	e004      	b.n	800eea0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ee96:	6839      	ldr	r1, [r7, #0]
 800ee98:	6878      	ldr	r0, [r7, #4]
 800ee9a:	f000 fd1c 	bl	800f8d6 <USBD_CtlError>
          break;
 800ee9e:	e000      	b.n	800eea2 <USBD_StdItfReq+0xc2>
          break;
 800eea0:	bf00      	nop
      }
      break;
 800eea2:	e004      	b.n	800eeae <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800eea4:	6839      	ldr	r1, [r7, #0]
 800eea6:	6878      	ldr	r0, [r7, #4]
 800eea8:	f000 fd15 	bl	800f8d6 <USBD_CtlError>
      break;
 800eeac:	bf00      	nop
  }

  return ret;
 800eeae:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	3710      	adds	r7, #16
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}

0800eeb8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b084      	sub	sp, #16
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
 800eec0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800eec2:	2300      	movs	r3, #0
 800eec4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800eec6:	683b      	ldr	r3, [r7, #0]
 800eec8:	889b      	ldrh	r3, [r3, #4]
 800eeca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eed4:	2b40      	cmp	r3, #64	@ 0x40
 800eed6:	d007      	beq.n	800eee8 <USBD_StdEPReq+0x30>
 800eed8:	2b40      	cmp	r3, #64	@ 0x40
 800eeda:	f200 817f 	bhi.w	800f1dc <USBD_StdEPReq+0x324>
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d02a      	beq.n	800ef38 <USBD_StdEPReq+0x80>
 800eee2:	2b20      	cmp	r3, #32
 800eee4:	f040 817a 	bne.w	800f1dc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800eee8:	7bbb      	ldrb	r3, [r7, #14]
 800eeea:	4619      	mov	r1, r3
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f7ff fe85 	bl	800ebfc <USBD_CoreFindEP>
 800eef2:	4603      	mov	r3, r0
 800eef4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800eef6:	7b7b      	ldrb	r3, [r7, #13]
 800eef8:	2bff      	cmp	r3, #255	@ 0xff
 800eefa:	f000 8174 	beq.w	800f1e6 <USBD_StdEPReq+0x32e>
 800eefe:	7b7b      	ldrb	r3, [r7, #13]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	f040 8170 	bne.w	800f1e6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ef06:	7b7a      	ldrb	r2, [r7, #13]
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ef0e:	7b7a      	ldrb	r2, [r7, #13]
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	32ae      	adds	r2, #174	@ 0xae
 800ef14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef18:	689b      	ldr	r3, [r3, #8]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	f000 8163 	beq.w	800f1e6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ef20:	7b7a      	ldrb	r2, [r7, #13]
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	32ae      	adds	r2, #174	@ 0xae
 800ef26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef2a:	689b      	ldr	r3, [r3, #8]
 800ef2c:	6839      	ldr	r1, [r7, #0]
 800ef2e:	6878      	ldr	r0, [r7, #4]
 800ef30:	4798      	blx	r3
 800ef32:	4603      	mov	r3, r0
 800ef34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ef36:	e156      	b.n	800f1e6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	785b      	ldrb	r3, [r3, #1]
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d008      	beq.n	800ef52 <USBD_StdEPReq+0x9a>
 800ef40:	2b03      	cmp	r3, #3
 800ef42:	f300 8145 	bgt.w	800f1d0 <USBD_StdEPReq+0x318>
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	f000 809b 	beq.w	800f082 <USBD_StdEPReq+0x1ca>
 800ef4c:	2b01      	cmp	r3, #1
 800ef4e:	d03c      	beq.n	800efca <USBD_StdEPReq+0x112>
 800ef50:	e13e      	b.n	800f1d0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef58:	b2db      	uxtb	r3, r3
 800ef5a:	2b02      	cmp	r3, #2
 800ef5c:	d002      	beq.n	800ef64 <USBD_StdEPReq+0xac>
 800ef5e:	2b03      	cmp	r3, #3
 800ef60:	d016      	beq.n	800ef90 <USBD_StdEPReq+0xd8>
 800ef62:	e02c      	b.n	800efbe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ef64:	7bbb      	ldrb	r3, [r7, #14]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d00d      	beq.n	800ef86 <USBD_StdEPReq+0xce>
 800ef6a:	7bbb      	ldrb	r3, [r7, #14]
 800ef6c:	2b80      	cmp	r3, #128	@ 0x80
 800ef6e:	d00a      	beq.n	800ef86 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ef70:	7bbb      	ldrb	r3, [r7, #14]
 800ef72:	4619      	mov	r1, r3
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f001 fa0d 	bl	8010394 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ef7a:	2180      	movs	r1, #128	@ 0x80
 800ef7c:	6878      	ldr	r0, [r7, #4]
 800ef7e:	f001 fa09 	bl	8010394 <USBD_LL_StallEP>
 800ef82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ef84:	e020      	b.n	800efc8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ef86:	6839      	ldr	r1, [r7, #0]
 800ef88:	6878      	ldr	r0, [r7, #4]
 800ef8a:	f000 fca4 	bl	800f8d6 <USBD_CtlError>
              break;
 800ef8e:	e01b      	b.n	800efc8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	885b      	ldrh	r3, [r3, #2]
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d10e      	bne.n	800efb6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ef98:	7bbb      	ldrb	r3, [r7, #14]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d00b      	beq.n	800efb6 <USBD_StdEPReq+0xfe>
 800ef9e:	7bbb      	ldrb	r3, [r7, #14]
 800efa0:	2b80      	cmp	r3, #128	@ 0x80
 800efa2:	d008      	beq.n	800efb6 <USBD_StdEPReq+0xfe>
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	88db      	ldrh	r3, [r3, #6]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d104      	bne.n	800efb6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800efac:	7bbb      	ldrb	r3, [r7, #14]
 800efae:	4619      	mov	r1, r3
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f001 f9ef 	bl	8010394 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800efb6:	6878      	ldr	r0, [r7, #4]
 800efb8:	f000 fd64 	bl	800fa84 <USBD_CtlSendStatus>

              break;
 800efbc:	e004      	b.n	800efc8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800efbe:	6839      	ldr	r1, [r7, #0]
 800efc0:	6878      	ldr	r0, [r7, #4]
 800efc2:	f000 fc88 	bl	800f8d6 <USBD_CtlError>
              break;
 800efc6:	bf00      	nop
          }
          break;
 800efc8:	e107      	b.n	800f1da <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efd0:	b2db      	uxtb	r3, r3
 800efd2:	2b02      	cmp	r3, #2
 800efd4:	d002      	beq.n	800efdc <USBD_StdEPReq+0x124>
 800efd6:	2b03      	cmp	r3, #3
 800efd8:	d016      	beq.n	800f008 <USBD_StdEPReq+0x150>
 800efda:	e04b      	b.n	800f074 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800efdc:	7bbb      	ldrb	r3, [r7, #14]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d00d      	beq.n	800effe <USBD_StdEPReq+0x146>
 800efe2:	7bbb      	ldrb	r3, [r7, #14]
 800efe4:	2b80      	cmp	r3, #128	@ 0x80
 800efe6:	d00a      	beq.n	800effe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800efe8:	7bbb      	ldrb	r3, [r7, #14]
 800efea:	4619      	mov	r1, r3
 800efec:	6878      	ldr	r0, [r7, #4]
 800efee:	f001 f9d1 	bl	8010394 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800eff2:	2180      	movs	r1, #128	@ 0x80
 800eff4:	6878      	ldr	r0, [r7, #4]
 800eff6:	f001 f9cd 	bl	8010394 <USBD_LL_StallEP>
 800effa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800effc:	e040      	b.n	800f080 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800effe:	6839      	ldr	r1, [r7, #0]
 800f000:	6878      	ldr	r0, [r7, #4]
 800f002:	f000 fc68 	bl	800f8d6 <USBD_CtlError>
              break;
 800f006:	e03b      	b.n	800f080 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f008:	683b      	ldr	r3, [r7, #0]
 800f00a:	885b      	ldrh	r3, [r3, #2]
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d136      	bne.n	800f07e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f010:	7bbb      	ldrb	r3, [r7, #14]
 800f012:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f016:	2b00      	cmp	r3, #0
 800f018:	d004      	beq.n	800f024 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f01a:	7bbb      	ldrb	r3, [r7, #14]
 800f01c:	4619      	mov	r1, r3
 800f01e:	6878      	ldr	r0, [r7, #4]
 800f020:	f001 f9d7 	bl	80103d2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f024:	6878      	ldr	r0, [r7, #4]
 800f026:	f000 fd2d 	bl	800fa84 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800f02a:	7bbb      	ldrb	r3, [r7, #14]
 800f02c:	4619      	mov	r1, r3
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f7ff fde4 	bl	800ebfc <USBD_CoreFindEP>
 800f034:	4603      	mov	r3, r0
 800f036:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800f038:	7b7b      	ldrb	r3, [r7, #13]
 800f03a:	2bff      	cmp	r3, #255	@ 0xff
 800f03c:	d01f      	beq.n	800f07e <USBD_StdEPReq+0x1c6>
 800f03e:	7b7b      	ldrb	r3, [r7, #13]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d11c      	bne.n	800f07e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800f044:	7b7a      	ldrb	r2, [r7, #13]
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800f04c:	7b7a      	ldrb	r2, [r7, #13]
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	32ae      	adds	r2, #174	@ 0xae
 800f052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f056:	689b      	ldr	r3, [r3, #8]
 800f058:	2b00      	cmp	r3, #0
 800f05a:	d010      	beq.n	800f07e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800f05c:	7b7a      	ldrb	r2, [r7, #13]
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	32ae      	adds	r2, #174	@ 0xae
 800f062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f066:	689b      	ldr	r3, [r3, #8]
 800f068:	6839      	ldr	r1, [r7, #0]
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	4798      	blx	r3
 800f06e:	4603      	mov	r3, r0
 800f070:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800f072:	e004      	b.n	800f07e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800f074:	6839      	ldr	r1, [r7, #0]
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f000 fc2d 	bl	800f8d6 <USBD_CtlError>
              break;
 800f07c:	e000      	b.n	800f080 <USBD_StdEPReq+0x1c8>
              break;
 800f07e:	bf00      	nop
          }
          break;
 800f080:	e0ab      	b.n	800f1da <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f088:	b2db      	uxtb	r3, r3
 800f08a:	2b02      	cmp	r3, #2
 800f08c:	d002      	beq.n	800f094 <USBD_StdEPReq+0x1dc>
 800f08e:	2b03      	cmp	r3, #3
 800f090:	d032      	beq.n	800f0f8 <USBD_StdEPReq+0x240>
 800f092:	e097      	b.n	800f1c4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f094:	7bbb      	ldrb	r3, [r7, #14]
 800f096:	2b00      	cmp	r3, #0
 800f098:	d007      	beq.n	800f0aa <USBD_StdEPReq+0x1f2>
 800f09a:	7bbb      	ldrb	r3, [r7, #14]
 800f09c:	2b80      	cmp	r3, #128	@ 0x80
 800f09e:	d004      	beq.n	800f0aa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800f0a0:	6839      	ldr	r1, [r7, #0]
 800f0a2:	6878      	ldr	r0, [r7, #4]
 800f0a4:	f000 fc17 	bl	800f8d6 <USBD_CtlError>
                break;
 800f0a8:	e091      	b.n	800f1ce <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f0aa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	da0b      	bge.n	800f0ca <USBD_StdEPReq+0x212>
 800f0b2:	7bbb      	ldrb	r3, [r7, #14]
 800f0b4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f0b8:	4613      	mov	r3, r2
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	4413      	add	r3, r2
 800f0be:	009b      	lsls	r3, r3, #2
 800f0c0:	3310      	adds	r3, #16
 800f0c2:	687a      	ldr	r2, [r7, #4]
 800f0c4:	4413      	add	r3, r2
 800f0c6:	3304      	adds	r3, #4
 800f0c8:	e00b      	b.n	800f0e2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f0ca:	7bbb      	ldrb	r3, [r7, #14]
 800f0cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f0d0:	4613      	mov	r3, r2
 800f0d2:	009b      	lsls	r3, r3, #2
 800f0d4:	4413      	add	r3, r2
 800f0d6:	009b      	lsls	r3, r3, #2
 800f0d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f0dc:	687a      	ldr	r2, [r7, #4]
 800f0de:	4413      	add	r3, r2
 800f0e0:	3304      	adds	r3, #4
 800f0e2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	2200      	movs	r2, #0
 800f0e8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f0ea:	68bb      	ldr	r3, [r7, #8]
 800f0ec:	2202      	movs	r2, #2
 800f0ee:	4619      	mov	r1, r3
 800f0f0:	6878      	ldr	r0, [r7, #4]
 800f0f2:	f000 fc6d 	bl	800f9d0 <USBD_CtlSendData>
              break;
 800f0f6:	e06a      	b.n	800f1ce <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f0f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	da11      	bge.n	800f124 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f100:	7bbb      	ldrb	r3, [r7, #14]
 800f102:	f003 020f 	and.w	r2, r3, #15
 800f106:	6879      	ldr	r1, [r7, #4]
 800f108:	4613      	mov	r3, r2
 800f10a:	009b      	lsls	r3, r3, #2
 800f10c:	4413      	add	r3, r2
 800f10e:	009b      	lsls	r3, r3, #2
 800f110:	440b      	add	r3, r1
 800f112:	3324      	adds	r3, #36	@ 0x24
 800f114:	881b      	ldrh	r3, [r3, #0]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d117      	bne.n	800f14a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f11a:	6839      	ldr	r1, [r7, #0]
 800f11c:	6878      	ldr	r0, [r7, #4]
 800f11e:	f000 fbda 	bl	800f8d6 <USBD_CtlError>
                  break;
 800f122:	e054      	b.n	800f1ce <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f124:	7bbb      	ldrb	r3, [r7, #14]
 800f126:	f003 020f 	and.w	r2, r3, #15
 800f12a:	6879      	ldr	r1, [r7, #4]
 800f12c:	4613      	mov	r3, r2
 800f12e:	009b      	lsls	r3, r3, #2
 800f130:	4413      	add	r3, r2
 800f132:	009b      	lsls	r3, r3, #2
 800f134:	440b      	add	r3, r1
 800f136:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f13a:	881b      	ldrh	r3, [r3, #0]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d104      	bne.n	800f14a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800f140:	6839      	ldr	r1, [r7, #0]
 800f142:	6878      	ldr	r0, [r7, #4]
 800f144:	f000 fbc7 	bl	800f8d6 <USBD_CtlError>
                  break;
 800f148:	e041      	b.n	800f1ce <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f14a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	da0b      	bge.n	800f16a <USBD_StdEPReq+0x2b2>
 800f152:	7bbb      	ldrb	r3, [r7, #14]
 800f154:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f158:	4613      	mov	r3, r2
 800f15a:	009b      	lsls	r3, r3, #2
 800f15c:	4413      	add	r3, r2
 800f15e:	009b      	lsls	r3, r3, #2
 800f160:	3310      	adds	r3, #16
 800f162:	687a      	ldr	r2, [r7, #4]
 800f164:	4413      	add	r3, r2
 800f166:	3304      	adds	r3, #4
 800f168:	e00b      	b.n	800f182 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f16a:	7bbb      	ldrb	r3, [r7, #14]
 800f16c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f170:	4613      	mov	r3, r2
 800f172:	009b      	lsls	r3, r3, #2
 800f174:	4413      	add	r3, r2
 800f176:	009b      	lsls	r3, r3, #2
 800f178:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800f17c:	687a      	ldr	r2, [r7, #4]
 800f17e:	4413      	add	r3, r2
 800f180:	3304      	adds	r3, #4
 800f182:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f184:	7bbb      	ldrb	r3, [r7, #14]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d002      	beq.n	800f190 <USBD_StdEPReq+0x2d8>
 800f18a:	7bbb      	ldrb	r3, [r7, #14]
 800f18c:	2b80      	cmp	r3, #128	@ 0x80
 800f18e:	d103      	bne.n	800f198 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	2200      	movs	r2, #0
 800f194:	601a      	str	r2, [r3, #0]
 800f196:	e00e      	b.n	800f1b6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f198:	7bbb      	ldrb	r3, [r7, #14]
 800f19a:	4619      	mov	r1, r3
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	f001 f937 	bl	8010410 <USBD_LL_IsStallEP>
 800f1a2:	4603      	mov	r3, r0
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d003      	beq.n	800f1b0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800f1a8:	68bb      	ldr	r3, [r7, #8]
 800f1aa:	2201      	movs	r2, #1
 800f1ac:	601a      	str	r2, [r3, #0]
 800f1ae:	e002      	b.n	800f1b6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800f1b0:	68bb      	ldr	r3, [r7, #8]
 800f1b2:	2200      	movs	r2, #0
 800f1b4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f1b6:	68bb      	ldr	r3, [r7, #8]
 800f1b8:	2202      	movs	r2, #2
 800f1ba:	4619      	mov	r1, r3
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f000 fc07 	bl	800f9d0 <USBD_CtlSendData>
              break;
 800f1c2:	e004      	b.n	800f1ce <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800f1c4:	6839      	ldr	r1, [r7, #0]
 800f1c6:	6878      	ldr	r0, [r7, #4]
 800f1c8:	f000 fb85 	bl	800f8d6 <USBD_CtlError>
              break;
 800f1cc:	bf00      	nop
          }
          break;
 800f1ce:	e004      	b.n	800f1da <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800f1d0:	6839      	ldr	r1, [r7, #0]
 800f1d2:	6878      	ldr	r0, [r7, #4]
 800f1d4:	f000 fb7f 	bl	800f8d6 <USBD_CtlError>
          break;
 800f1d8:	bf00      	nop
      }
      break;
 800f1da:	e005      	b.n	800f1e8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800f1dc:	6839      	ldr	r1, [r7, #0]
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f000 fb79 	bl	800f8d6 <USBD_CtlError>
      break;
 800f1e4:	e000      	b.n	800f1e8 <USBD_StdEPReq+0x330>
      break;
 800f1e6:	bf00      	nop
  }

  return ret;
 800f1e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	3710      	adds	r7, #16
 800f1ee:	46bd      	mov	sp, r7
 800f1f0:	bd80      	pop	{r7, pc}
	...

0800f1f4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b084      	sub	sp, #16
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]
 800f1fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f1fe:	2300      	movs	r3, #0
 800f200:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f202:	2300      	movs	r3, #0
 800f204:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f206:	2300      	movs	r3, #0
 800f208:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	885b      	ldrh	r3, [r3, #2]
 800f20e:	0a1b      	lsrs	r3, r3, #8
 800f210:	b29b      	uxth	r3, r3
 800f212:	3b01      	subs	r3, #1
 800f214:	2b0e      	cmp	r3, #14
 800f216:	f200 8152 	bhi.w	800f4be <USBD_GetDescriptor+0x2ca>
 800f21a:	a201      	add	r2, pc, #4	@ (adr r2, 800f220 <USBD_GetDescriptor+0x2c>)
 800f21c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f220:	0800f291 	.word	0x0800f291
 800f224:	0800f2a9 	.word	0x0800f2a9
 800f228:	0800f2e9 	.word	0x0800f2e9
 800f22c:	0800f4bf 	.word	0x0800f4bf
 800f230:	0800f4bf 	.word	0x0800f4bf
 800f234:	0800f45f 	.word	0x0800f45f
 800f238:	0800f48b 	.word	0x0800f48b
 800f23c:	0800f4bf 	.word	0x0800f4bf
 800f240:	0800f4bf 	.word	0x0800f4bf
 800f244:	0800f4bf 	.word	0x0800f4bf
 800f248:	0800f4bf 	.word	0x0800f4bf
 800f24c:	0800f4bf 	.word	0x0800f4bf
 800f250:	0800f4bf 	.word	0x0800f4bf
 800f254:	0800f4bf 	.word	0x0800f4bf
 800f258:	0800f25d 	.word	0x0800f25d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f262:	69db      	ldr	r3, [r3, #28]
 800f264:	2b00      	cmp	r3, #0
 800f266:	d00b      	beq.n	800f280 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f26e:	69db      	ldr	r3, [r3, #28]
 800f270:	687a      	ldr	r2, [r7, #4]
 800f272:	7c12      	ldrb	r2, [r2, #16]
 800f274:	f107 0108 	add.w	r1, r7, #8
 800f278:	4610      	mov	r0, r2
 800f27a:	4798      	blx	r3
 800f27c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f27e:	e126      	b.n	800f4ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f280:	6839      	ldr	r1, [r7, #0]
 800f282:	6878      	ldr	r0, [r7, #4]
 800f284:	f000 fb27 	bl	800f8d6 <USBD_CtlError>
        err++;
 800f288:	7afb      	ldrb	r3, [r7, #11]
 800f28a:	3301      	adds	r3, #1
 800f28c:	72fb      	strb	r3, [r7, #11]
      break;
 800f28e:	e11e      	b.n	800f4ce <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	687a      	ldr	r2, [r7, #4]
 800f29a:	7c12      	ldrb	r2, [r2, #16]
 800f29c:	f107 0108 	add.w	r1, r7, #8
 800f2a0:	4610      	mov	r0, r2
 800f2a2:	4798      	blx	r3
 800f2a4:	60f8      	str	r0, [r7, #12]
      break;
 800f2a6:	e112      	b.n	800f4ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	7c1b      	ldrb	r3, [r3, #16]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d10d      	bne.n	800f2cc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f2b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f2b8:	f107 0208 	add.w	r2, r7, #8
 800f2bc:	4610      	mov	r0, r2
 800f2be:	4798      	blx	r3
 800f2c0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	3301      	adds	r3, #1
 800f2c6:	2202      	movs	r2, #2
 800f2c8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f2ca:	e100      	b.n	800f4ce <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f2d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2d4:	f107 0208 	add.w	r2, r7, #8
 800f2d8:	4610      	mov	r0, r2
 800f2da:	4798      	blx	r3
 800f2dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	3301      	adds	r3, #1
 800f2e2:	2202      	movs	r2, #2
 800f2e4:	701a      	strb	r2, [r3, #0]
      break;
 800f2e6:	e0f2      	b.n	800f4ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	885b      	ldrh	r3, [r3, #2]
 800f2ec:	b2db      	uxtb	r3, r3
 800f2ee:	2b05      	cmp	r3, #5
 800f2f0:	f200 80ac 	bhi.w	800f44c <USBD_GetDescriptor+0x258>
 800f2f4:	a201      	add	r2, pc, #4	@ (adr r2, 800f2fc <USBD_GetDescriptor+0x108>)
 800f2f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2fa:	bf00      	nop
 800f2fc:	0800f315 	.word	0x0800f315
 800f300:	0800f349 	.word	0x0800f349
 800f304:	0800f37d 	.word	0x0800f37d
 800f308:	0800f3b1 	.word	0x0800f3b1
 800f30c:	0800f3e5 	.word	0x0800f3e5
 800f310:	0800f419 	.word	0x0800f419
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d00b      	beq.n	800f338 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	687a      	ldr	r2, [r7, #4]
 800f32a:	7c12      	ldrb	r2, [r2, #16]
 800f32c:	f107 0108 	add.w	r1, r7, #8
 800f330:	4610      	mov	r0, r2
 800f332:	4798      	blx	r3
 800f334:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f336:	e091      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f338:	6839      	ldr	r1, [r7, #0]
 800f33a:	6878      	ldr	r0, [r7, #4]
 800f33c:	f000 facb 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f340:	7afb      	ldrb	r3, [r7, #11]
 800f342:	3301      	adds	r3, #1
 800f344:	72fb      	strb	r3, [r7, #11]
          break;
 800f346:	e089      	b.n	800f45c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f34e:	689b      	ldr	r3, [r3, #8]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d00b      	beq.n	800f36c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f35a:	689b      	ldr	r3, [r3, #8]
 800f35c:	687a      	ldr	r2, [r7, #4]
 800f35e:	7c12      	ldrb	r2, [r2, #16]
 800f360:	f107 0108 	add.w	r1, r7, #8
 800f364:	4610      	mov	r0, r2
 800f366:	4798      	blx	r3
 800f368:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f36a:	e077      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f36c:	6839      	ldr	r1, [r7, #0]
 800f36e:	6878      	ldr	r0, [r7, #4]
 800f370:	f000 fab1 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f374:	7afb      	ldrb	r3, [r7, #11]
 800f376:	3301      	adds	r3, #1
 800f378:	72fb      	strb	r3, [r7, #11]
          break;
 800f37a:	e06f      	b.n	800f45c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f382:	68db      	ldr	r3, [r3, #12]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d00b      	beq.n	800f3a0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f38e:	68db      	ldr	r3, [r3, #12]
 800f390:	687a      	ldr	r2, [r7, #4]
 800f392:	7c12      	ldrb	r2, [r2, #16]
 800f394:	f107 0108 	add.w	r1, r7, #8
 800f398:	4610      	mov	r0, r2
 800f39a:	4798      	blx	r3
 800f39c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f39e:	e05d      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f3a0:	6839      	ldr	r1, [r7, #0]
 800f3a2:	6878      	ldr	r0, [r7, #4]
 800f3a4:	f000 fa97 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f3a8:	7afb      	ldrb	r3, [r7, #11]
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	72fb      	strb	r3, [r7, #11]
          break;
 800f3ae:	e055      	b.n	800f45c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f3b6:	691b      	ldr	r3, [r3, #16]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d00b      	beq.n	800f3d4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f3c2:	691b      	ldr	r3, [r3, #16]
 800f3c4:	687a      	ldr	r2, [r7, #4]
 800f3c6:	7c12      	ldrb	r2, [r2, #16]
 800f3c8:	f107 0108 	add.w	r1, r7, #8
 800f3cc:	4610      	mov	r0, r2
 800f3ce:	4798      	blx	r3
 800f3d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f3d2:	e043      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f3d4:	6839      	ldr	r1, [r7, #0]
 800f3d6:	6878      	ldr	r0, [r7, #4]
 800f3d8:	f000 fa7d 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f3dc:	7afb      	ldrb	r3, [r7, #11]
 800f3de:	3301      	adds	r3, #1
 800f3e0:	72fb      	strb	r3, [r7, #11]
          break;
 800f3e2:	e03b      	b.n	800f45c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f3ea:	695b      	ldr	r3, [r3, #20]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d00b      	beq.n	800f408 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f3f6:	695b      	ldr	r3, [r3, #20]
 800f3f8:	687a      	ldr	r2, [r7, #4]
 800f3fa:	7c12      	ldrb	r2, [r2, #16]
 800f3fc:	f107 0108 	add.w	r1, r7, #8
 800f400:	4610      	mov	r0, r2
 800f402:	4798      	blx	r3
 800f404:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f406:	e029      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f408:	6839      	ldr	r1, [r7, #0]
 800f40a:	6878      	ldr	r0, [r7, #4]
 800f40c:	f000 fa63 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f410:	7afb      	ldrb	r3, [r7, #11]
 800f412:	3301      	adds	r3, #1
 800f414:	72fb      	strb	r3, [r7, #11]
          break;
 800f416:	e021      	b.n	800f45c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f41e:	699b      	ldr	r3, [r3, #24]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d00b      	beq.n	800f43c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800f42a:	699b      	ldr	r3, [r3, #24]
 800f42c:	687a      	ldr	r2, [r7, #4]
 800f42e:	7c12      	ldrb	r2, [r2, #16]
 800f430:	f107 0108 	add.w	r1, r7, #8
 800f434:	4610      	mov	r0, r2
 800f436:	4798      	blx	r3
 800f438:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f43a:	e00f      	b.n	800f45c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f43c:	6839      	ldr	r1, [r7, #0]
 800f43e:	6878      	ldr	r0, [r7, #4]
 800f440:	f000 fa49 	bl	800f8d6 <USBD_CtlError>
            err++;
 800f444:	7afb      	ldrb	r3, [r7, #11]
 800f446:	3301      	adds	r3, #1
 800f448:	72fb      	strb	r3, [r7, #11]
          break;
 800f44a:	e007      	b.n	800f45c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f44c:	6839      	ldr	r1, [r7, #0]
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	f000 fa41 	bl	800f8d6 <USBD_CtlError>
          err++;
 800f454:	7afb      	ldrb	r3, [r7, #11]
 800f456:	3301      	adds	r3, #1
 800f458:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800f45a:	bf00      	nop
      }
      break;
 800f45c:	e037      	b.n	800f4ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	7c1b      	ldrb	r3, [r3, #16]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d109      	bne.n	800f47a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f46c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f46e:	f107 0208 	add.w	r2, r7, #8
 800f472:	4610      	mov	r0, r2
 800f474:	4798      	blx	r3
 800f476:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f478:	e029      	b.n	800f4ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f47a:	6839      	ldr	r1, [r7, #0]
 800f47c:	6878      	ldr	r0, [r7, #4]
 800f47e:	f000 fa2a 	bl	800f8d6 <USBD_CtlError>
        err++;
 800f482:	7afb      	ldrb	r3, [r7, #11]
 800f484:	3301      	adds	r3, #1
 800f486:	72fb      	strb	r3, [r7, #11]
      break;
 800f488:	e021      	b.n	800f4ce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	7c1b      	ldrb	r3, [r3, #16]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d10d      	bne.n	800f4ae <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f49a:	f107 0208 	add.w	r2, r7, #8
 800f49e:	4610      	mov	r0, r2
 800f4a0:	4798      	blx	r3
 800f4a2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	3301      	adds	r3, #1
 800f4a8:	2207      	movs	r2, #7
 800f4aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f4ac:	e00f      	b.n	800f4ce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f4ae:	6839      	ldr	r1, [r7, #0]
 800f4b0:	6878      	ldr	r0, [r7, #4]
 800f4b2:	f000 fa10 	bl	800f8d6 <USBD_CtlError>
        err++;
 800f4b6:	7afb      	ldrb	r3, [r7, #11]
 800f4b8:	3301      	adds	r3, #1
 800f4ba:	72fb      	strb	r3, [r7, #11]
      break;
 800f4bc:	e007      	b.n	800f4ce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f4be:	6839      	ldr	r1, [r7, #0]
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f000 fa08 	bl	800f8d6 <USBD_CtlError>
      err++;
 800f4c6:	7afb      	ldrb	r3, [r7, #11]
 800f4c8:	3301      	adds	r3, #1
 800f4ca:	72fb      	strb	r3, [r7, #11]
      break;
 800f4cc:	bf00      	nop
  }

  if (err != 0U)
 800f4ce:	7afb      	ldrb	r3, [r7, #11]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d11e      	bne.n	800f512 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	88db      	ldrh	r3, [r3, #6]
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d016      	beq.n	800f50a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f4dc:	893b      	ldrh	r3, [r7, #8]
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d00e      	beq.n	800f500 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f4e2:	683b      	ldr	r3, [r7, #0]
 800f4e4:	88da      	ldrh	r2, [r3, #6]
 800f4e6:	893b      	ldrh	r3, [r7, #8]
 800f4e8:	4293      	cmp	r3, r2
 800f4ea:	bf28      	it	cs
 800f4ec:	4613      	movcs	r3, r2
 800f4ee:	b29b      	uxth	r3, r3
 800f4f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f4f2:	893b      	ldrh	r3, [r7, #8]
 800f4f4:	461a      	mov	r2, r3
 800f4f6:	68f9      	ldr	r1, [r7, #12]
 800f4f8:	6878      	ldr	r0, [r7, #4]
 800f4fa:	f000 fa69 	bl	800f9d0 <USBD_CtlSendData>
 800f4fe:	e009      	b.n	800f514 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f500:	6839      	ldr	r1, [r7, #0]
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	f000 f9e7 	bl	800f8d6 <USBD_CtlError>
 800f508:	e004      	b.n	800f514 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f50a:	6878      	ldr	r0, [r7, #4]
 800f50c:	f000 faba 	bl	800fa84 <USBD_CtlSendStatus>
 800f510:	e000      	b.n	800f514 <USBD_GetDescriptor+0x320>
    return;
 800f512:	bf00      	nop
  }
}
 800f514:	3710      	adds	r7, #16
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop

0800f51c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b084      	sub	sp, #16
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	889b      	ldrh	r3, [r3, #4]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d131      	bne.n	800f592 <USBD_SetAddress+0x76>
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	88db      	ldrh	r3, [r3, #6]
 800f532:	2b00      	cmp	r3, #0
 800f534:	d12d      	bne.n	800f592 <USBD_SetAddress+0x76>
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	885b      	ldrh	r3, [r3, #2]
 800f53a:	2b7f      	cmp	r3, #127	@ 0x7f
 800f53c:	d829      	bhi.n	800f592 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	885b      	ldrh	r3, [r3, #2]
 800f542:	b2db      	uxtb	r3, r3
 800f544:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f548:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f550:	b2db      	uxtb	r3, r3
 800f552:	2b03      	cmp	r3, #3
 800f554:	d104      	bne.n	800f560 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800f556:	6839      	ldr	r1, [r7, #0]
 800f558:	6878      	ldr	r0, [r7, #4]
 800f55a:	f000 f9bc 	bl	800f8d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f55e:	e01d      	b.n	800f59c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	7bfa      	ldrb	r2, [r7, #15]
 800f564:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800f568:	7bfb      	ldrb	r3, [r7, #15]
 800f56a:	4619      	mov	r1, r3
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f000 ff7b 	bl	8010468 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800f572:	6878      	ldr	r0, [r7, #4]
 800f574:	f000 fa86 	bl	800fa84 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800f578:	7bfb      	ldrb	r3, [r7, #15]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	d004      	beq.n	800f588 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	2202      	movs	r2, #2
 800f582:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f586:	e009      	b.n	800f59c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2201      	movs	r2, #1
 800f58c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f590:	e004      	b.n	800f59c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800f592:	6839      	ldr	r1, [r7, #0]
 800f594:	6878      	ldr	r0, [r7, #4]
 800f596:	f000 f99e 	bl	800f8d6 <USBD_CtlError>
  }
}
 800f59a:	bf00      	nop
 800f59c:	bf00      	nop
 800f59e:	3710      	adds	r7, #16
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}

0800f5a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f5a4:	b580      	push	{r7, lr}
 800f5a6:	b084      	sub	sp, #16
 800f5a8:	af00      	add	r7, sp, #0
 800f5aa:	6078      	str	r0, [r7, #4]
 800f5ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800f5b2:	683b      	ldr	r3, [r7, #0]
 800f5b4:	885b      	ldrh	r3, [r3, #2]
 800f5b6:	b2da      	uxtb	r2, r3
 800f5b8:	4b4e      	ldr	r3, [pc, #312]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f5ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800f5bc:	4b4d      	ldr	r3, [pc, #308]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f5be:	781b      	ldrb	r3, [r3, #0]
 800f5c0:	2b01      	cmp	r3, #1
 800f5c2:	d905      	bls.n	800f5d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800f5c4:	6839      	ldr	r1, [r7, #0]
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f000 f985 	bl	800f8d6 <USBD_CtlError>
    return USBD_FAIL;
 800f5cc:	2303      	movs	r3, #3
 800f5ce:	e08c      	b.n	800f6ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5d6:	b2db      	uxtb	r3, r3
 800f5d8:	2b02      	cmp	r3, #2
 800f5da:	d002      	beq.n	800f5e2 <USBD_SetConfig+0x3e>
 800f5dc:	2b03      	cmp	r3, #3
 800f5de:	d029      	beq.n	800f634 <USBD_SetConfig+0x90>
 800f5e0:	e075      	b.n	800f6ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800f5e2:	4b44      	ldr	r3, [pc, #272]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f5e4:	781b      	ldrb	r3, [r3, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d020      	beq.n	800f62c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800f5ea:	4b42      	ldr	r3, [pc, #264]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f5ec:	781b      	ldrb	r3, [r3, #0]
 800f5ee:	461a      	mov	r2, r3
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f5f4:	4b3f      	ldr	r3, [pc, #252]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f5f6:	781b      	ldrb	r3, [r3, #0]
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	6878      	ldr	r0, [r7, #4]
 800f5fc:	f7fe ffb9 	bl	800e572 <USBD_SetClassConfig>
 800f600:	4603      	mov	r3, r0
 800f602:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800f604:	7bfb      	ldrb	r3, [r7, #15]
 800f606:	2b00      	cmp	r3, #0
 800f608:	d008      	beq.n	800f61c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800f60a:	6839      	ldr	r1, [r7, #0]
 800f60c:	6878      	ldr	r0, [r7, #4]
 800f60e:	f000 f962 	bl	800f8d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	2202      	movs	r2, #2
 800f616:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f61a:	e065      	b.n	800f6e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f000 fa31 	bl	800fa84 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	2203      	movs	r2, #3
 800f626:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f62a:	e05d      	b.n	800f6e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f62c:	6878      	ldr	r0, [r7, #4]
 800f62e:	f000 fa29 	bl	800fa84 <USBD_CtlSendStatus>
      break;
 800f632:	e059      	b.n	800f6e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800f634:	4b2f      	ldr	r3, [pc, #188]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f636:	781b      	ldrb	r3, [r3, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d112      	bne.n	800f662 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	2202      	movs	r2, #2
 800f640:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800f644:	4b2b      	ldr	r3, [pc, #172]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f646:	781b      	ldrb	r3, [r3, #0]
 800f648:	461a      	mov	r2, r3
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f64e:	4b29      	ldr	r3, [pc, #164]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f650:	781b      	ldrb	r3, [r3, #0]
 800f652:	4619      	mov	r1, r3
 800f654:	6878      	ldr	r0, [r7, #4]
 800f656:	f7fe ffa8 	bl	800e5aa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f000 fa12 	bl	800fa84 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800f660:	e042      	b.n	800f6e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800f662:	4b24      	ldr	r3, [pc, #144]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f664:	781b      	ldrb	r3, [r3, #0]
 800f666:	461a      	mov	r2, r3
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	685b      	ldr	r3, [r3, #4]
 800f66c:	429a      	cmp	r2, r3
 800f66e:	d02a      	beq.n	800f6c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	b2db      	uxtb	r3, r3
 800f676:	4619      	mov	r1, r3
 800f678:	6878      	ldr	r0, [r7, #4]
 800f67a:	f7fe ff96 	bl	800e5aa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800f67e:	4b1d      	ldr	r3, [pc, #116]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f680:	781b      	ldrb	r3, [r3, #0]
 800f682:	461a      	mov	r2, r3
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800f688:	4b1a      	ldr	r3, [pc, #104]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f68a:	781b      	ldrb	r3, [r3, #0]
 800f68c:	4619      	mov	r1, r3
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f7fe ff6f 	bl	800e572 <USBD_SetClassConfig>
 800f694:	4603      	mov	r3, r0
 800f696:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800f698:	7bfb      	ldrb	r3, [r7, #15]
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00f      	beq.n	800f6be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800f69e:	6839      	ldr	r1, [r7, #0]
 800f6a0:	6878      	ldr	r0, [r7, #4]
 800f6a2:	f000 f918 	bl	800f8d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	b2db      	uxtb	r3, r3
 800f6ac:	4619      	mov	r1, r3
 800f6ae:	6878      	ldr	r0, [r7, #4]
 800f6b0:	f7fe ff7b 	bl	800e5aa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2202      	movs	r2, #2
 800f6b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800f6bc:	e014      	b.n	800f6e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800f6be:	6878      	ldr	r0, [r7, #4]
 800f6c0:	f000 f9e0 	bl	800fa84 <USBD_CtlSendStatus>
      break;
 800f6c4:	e010      	b.n	800f6e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800f6c6:	6878      	ldr	r0, [r7, #4]
 800f6c8:	f000 f9dc 	bl	800fa84 <USBD_CtlSendStatus>
      break;
 800f6cc:	e00c      	b.n	800f6e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800f6ce:	6839      	ldr	r1, [r7, #0]
 800f6d0:	6878      	ldr	r0, [r7, #4]
 800f6d2:	f000 f900 	bl	800f8d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800f6d6:	4b07      	ldr	r3, [pc, #28]	@ (800f6f4 <USBD_SetConfig+0x150>)
 800f6d8:	781b      	ldrb	r3, [r3, #0]
 800f6da:	4619      	mov	r1, r3
 800f6dc:	6878      	ldr	r0, [r7, #4]
 800f6de:	f7fe ff64 	bl	800e5aa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800f6e2:	2303      	movs	r3, #3
 800f6e4:	73fb      	strb	r3, [r7, #15]
      break;
 800f6e6:	bf00      	nop
  }

  return ret;
 800f6e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	3710      	adds	r7, #16
 800f6ee:	46bd      	mov	sp, r7
 800f6f0:	bd80      	pop	{r7, pc}
 800f6f2:	bf00      	nop
 800f6f4:	240006fc 	.word	0x240006fc

0800f6f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b082      	sub	sp, #8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
 800f700:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	88db      	ldrh	r3, [r3, #6]
 800f706:	2b01      	cmp	r3, #1
 800f708:	d004      	beq.n	800f714 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800f70a:	6839      	ldr	r1, [r7, #0]
 800f70c:	6878      	ldr	r0, [r7, #4]
 800f70e:	f000 f8e2 	bl	800f8d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800f712:	e023      	b.n	800f75c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f71a:	b2db      	uxtb	r3, r3
 800f71c:	2b02      	cmp	r3, #2
 800f71e:	dc02      	bgt.n	800f726 <USBD_GetConfig+0x2e>
 800f720:	2b00      	cmp	r3, #0
 800f722:	dc03      	bgt.n	800f72c <USBD_GetConfig+0x34>
 800f724:	e015      	b.n	800f752 <USBD_GetConfig+0x5a>
 800f726:	2b03      	cmp	r3, #3
 800f728:	d00b      	beq.n	800f742 <USBD_GetConfig+0x4a>
 800f72a:	e012      	b.n	800f752 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	2200      	movs	r2, #0
 800f730:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	3308      	adds	r3, #8
 800f736:	2201      	movs	r2, #1
 800f738:	4619      	mov	r1, r3
 800f73a:	6878      	ldr	r0, [r7, #4]
 800f73c:	f000 f948 	bl	800f9d0 <USBD_CtlSendData>
        break;
 800f740:	e00c      	b.n	800f75c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	3304      	adds	r3, #4
 800f746:	2201      	movs	r2, #1
 800f748:	4619      	mov	r1, r3
 800f74a:	6878      	ldr	r0, [r7, #4]
 800f74c:	f000 f940 	bl	800f9d0 <USBD_CtlSendData>
        break;
 800f750:	e004      	b.n	800f75c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800f752:	6839      	ldr	r1, [r7, #0]
 800f754:	6878      	ldr	r0, [r7, #4]
 800f756:	f000 f8be 	bl	800f8d6 <USBD_CtlError>
        break;
 800f75a:	bf00      	nop
}
 800f75c:	bf00      	nop
 800f75e:	3708      	adds	r7, #8
 800f760:	46bd      	mov	sp, r7
 800f762:	bd80      	pop	{r7, pc}

0800f764 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b082      	sub	sp, #8
 800f768:	af00      	add	r7, sp, #0
 800f76a:	6078      	str	r0, [r7, #4]
 800f76c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f774:	b2db      	uxtb	r3, r3
 800f776:	3b01      	subs	r3, #1
 800f778:	2b02      	cmp	r3, #2
 800f77a:	d81e      	bhi.n	800f7ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800f77c:	683b      	ldr	r3, [r7, #0]
 800f77e:	88db      	ldrh	r3, [r3, #6]
 800f780:	2b02      	cmp	r3, #2
 800f782:	d004      	beq.n	800f78e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800f784:	6839      	ldr	r1, [r7, #0]
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 f8a5 	bl	800f8d6 <USBD_CtlError>
        break;
 800f78c:	e01a      	b.n	800f7c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	2201      	movs	r2, #1
 800f792:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d005      	beq.n	800f7aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	68db      	ldr	r3, [r3, #12]
 800f7a2:	f043 0202 	orr.w	r2, r3, #2
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	330c      	adds	r3, #12
 800f7ae:	2202      	movs	r2, #2
 800f7b0:	4619      	mov	r1, r3
 800f7b2:	6878      	ldr	r0, [r7, #4]
 800f7b4:	f000 f90c 	bl	800f9d0 <USBD_CtlSendData>
      break;
 800f7b8:	e004      	b.n	800f7c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800f7ba:	6839      	ldr	r1, [r7, #0]
 800f7bc:	6878      	ldr	r0, [r7, #4]
 800f7be:	f000 f88a 	bl	800f8d6 <USBD_CtlError>
      break;
 800f7c2:	bf00      	nop
  }
}
 800f7c4:	bf00      	nop
 800f7c6:	3708      	adds	r7, #8
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	bd80      	pop	{r7, pc}

0800f7cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f7cc:	b580      	push	{r7, lr}
 800f7ce:	b082      	sub	sp, #8
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
 800f7d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f7d6:	683b      	ldr	r3, [r7, #0]
 800f7d8:	885b      	ldrh	r3, [r3, #2]
 800f7da:	2b01      	cmp	r3, #1
 800f7dc:	d107      	bne.n	800f7ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	2201      	movs	r2, #1
 800f7e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800f7e6:	6878      	ldr	r0, [r7, #4]
 800f7e8:	f000 f94c 	bl	800fa84 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800f7ec:	e013      	b.n	800f816 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	885b      	ldrh	r3, [r3, #2]
 800f7f2:	2b02      	cmp	r3, #2
 800f7f4:	d10b      	bne.n	800f80e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800f7f6:	683b      	ldr	r3, [r7, #0]
 800f7f8:	889b      	ldrh	r3, [r3, #4]
 800f7fa:	0a1b      	lsrs	r3, r3, #8
 800f7fc:	b29b      	uxth	r3, r3
 800f7fe:	b2da      	uxtb	r2, r3
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800f806:	6878      	ldr	r0, [r7, #4]
 800f808:	f000 f93c 	bl	800fa84 <USBD_CtlSendStatus>
}
 800f80c:	e003      	b.n	800f816 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800f80e:	6839      	ldr	r1, [r7, #0]
 800f810:	6878      	ldr	r0, [r7, #4]
 800f812:	f000 f860 	bl	800f8d6 <USBD_CtlError>
}
 800f816:	bf00      	nop
 800f818:	3708      	adds	r7, #8
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}

0800f81e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f81e:	b580      	push	{r7, lr}
 800f820:	b082      	sub	sp, #8
 800f822:	af00      	add	r7, sp, #0
 800f824:	6078      	str	r0, [r7, #4]
 800f826:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f82e:	b2db      	uxtb	r3, r3
 800f830:	3b01      	subs	r3, #1
 800f832:	2b02      	cmp	r3, #2
 800f834:	d80b      	bhi.n	800f84e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800f836:	683b      	ldr	r3, [r7, #0]
 800f838:	885b      	ldrh	r3, [r3, #2]
 800f83a:	2b01      	cmp	r3, #1
 800f83c:	d10c      	bne.n	800f858 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2200      	movs	r2, #0
 800f842:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f846:	6878      	ldr	r0, [r7, #4]
 800f848:	f000 f91c 	bl	800fa84 <USBD_CtlSendStatus>
      }
      break;
 800f84c:	e004      	b.n	800f858 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800f84e:	6839      	ldr	r1, [r7, #0]
 800f850:	6878      	ldr	r0, [r7, #4]
 800f852:	f000 f840 	bl	800f8d6 <USBD_CtlError>
      break;
 800f856:	e000      	b.n	800f85a <USBD_ClrFeature+0x3c>
      break;
 800f858:	bf00      	nop
  }
}
 800f85a:	bf00      	nop
 800f85c:	3708      	adds	r7, #8
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}

0800f862 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f862:	b580      	push	{r7, lr}
 800f864:	b084      	sub	sp, #16
 800f866:	af00      	add	r7, sp, #0
 800f868:	6078      	str	r0, [r7, #4]
 800f86a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	781a      	ldrb	r2, [r3, #0]
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f878:	68fb      	ldr	r3, [r7, #12]
 800f87a:	3301      	adds	r3, #1
 800f87c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f87e:	68fb      	ldr	r3, [r7, #12]
 800f880:	781a      	ldrb	r2, [r3, #0]
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	3301      	adds	r3, #1
 800f88a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f88c:	68f8      	ldr	r0, [r7, #12]
 800f88e:	f7ff fa16 	bl	800ecbe <SWAPBYTE>
 800f892:	4603      	mov	r3, r0
 800f894:	461a      	mov	r2, r3
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	3301      	adds	r3, #1
 800f89e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	3301      	adds	r3, #1
 800f8a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f8a6:	68f8      	ldr	r0, [r7, #12]
 800f8a8:	f7ff fa09 	bl	800ecbe <SWAPBYTE>
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	461a      	mov	r2, r3
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	3301      	adds	r3, #1
 800f8b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	3301      	adds	r3, #1
 800f8be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f8c0:	68f8      	ldr	r0, [r7, #12]
 800f8c2:	f7ff f9fc 	bl	800ecbe <SWAPBYTE>
 800f8c6:	4603      	mov	r3, r0
 800f8c8:	461a      	mov	r2, r3
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	80da      	strh	r2, [r3, #6]
}
 800f8ce:	bf00      	nop
 800f8d0:	3710      	adds	r7, #16
 800f8d2:	46bd      	mov	sp, r7
 800f8d4:	bd80      	pop	{r7, pc}

0800f8d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8d6:	b580      	push	{r7, lr}
 800f8d8:	b082      	sub	sp, #8
 800f8da:	af00      	add	r7, sp, #0
 800f8dc:	6078      	str	r0, [r7, #4]
 800f8de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f8e0:	2180      	movs	r1, #128	@ 0x80
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f000 fd56 	bl	8010394 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f8e8:	2100      	movs	r1, #0
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f000 fd52 	bl	8010394 <USBD_LL_StallEP>
}
 800f8f0:	bf00      	nop
 800f8f2:	3708      	adds	r7, #8
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	bd80      	pop	{r7, pc}

0800f8f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b086      	sub	sp, #24
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	60f8      	str	r0, [r7, #12]
 800f900:	60b9      	str	r1, [r7, #8]
 800f902:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f904:	2300      	movs	r3, #0
 800f906:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d042      	beq.n	800f994 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800f912:	6938      	ldr	r0, [r7, #16]
 800f914:	f000 f842 	bl	800f99c <USBD_GetLen>
 800f918:	4603      	mov	r3, r0
 800f91a:	3301      	adds	r3, #1
 800f91c:	005b      	lsls	r3, r3, #1
 800f91e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f922:	d808      	bhi.n	800f936 <USBD_GetString+0x3e>
 800f924:	6938      	ldr	r0, [r7, #16]
 800f926:	f000 f839 	bl	800f99c <USBD_GetLen>
 800f92a:	4603      	mov	r3, r0
 800f92c:	3301      	adds	r3, #1
 800f92e:	b29b      	uxth	r3, r3
 800f930:	005b      	lsls	r3, r3, #1
 800f932:	b29a      	uxth	r2, r3
 800f934:	e001      	b.n	800f93a <USBD_GetString+0x42>
 800f936:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f93e:	7dfb      	ldrb	r3, [r7, #23]
 800f940:	68ba      	ldr	r2, [r7, #8]
 800f942:	4413      	add	r3, r2
 800f944:	687a      	ldr	r2, [r7, #4]
 800f946:	7812      	ldrb	r2, [r2, #0]
 800f948:	701a      	strb	r2, [r3, #0]
  idx++;
 800f94a:	7dfb      	ldrb	r3, [r7, #23]
 800f94c:	3301      	adds	r3, #1
 800f94e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f950:	7dfb      	ldrb	r3, [r7, #23]
 800f952:	68ba      	ldr	r2, [r7, #8]
 800f954:	4413      	add	r3, r2
 800f956:	2203      	movs	r2, #3
 800f958:	701a      	strb	r2, [r3, #0]
  idx++;
 800f95a:	7dfb      	ldrb	r3, [r7, #23]
 800f95c:	3301      	adds	r3, #1
 800f95e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f960:	e013      	b.n	800f98a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800f962:	7dfb      	ldrb	r3, [r7, #23]
 800f964:	68ba      	ldr	r2, [r7, #8]
 800f966:	4413      	add	r3, r2
 800f968:	693a      	ldr	r2, [r7, #16]
 800f96a:	7812      	ldrb	r2, [r2, #0]
 800f96c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f96e:	693b      	ldr	r3, [r7, #16]
 800f970:	3301      	adds	r3, #1
 800f972:	613b      	str	r3, [r7, #16]
    idx++;
 800f974:	7dfb      	ldrb	r3, [r7, #23]
 800f976:	3301      	adds	r3, #1
 800f978:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f97a:	7dfb      	ldrb	r3, [r7, #23]
 800f97c:	68ba      	ldr	r2, [r7, #8]
 800f97e:	4413      	add	r3, r2
 800f980:	2200      	movs	r2, #0
 800f982:	701a      	strb	r2, [r3, #0]
    idx++;
 800f984:	7dfb      	ldrb	r3, [r7, #23]
 800f986:	3301      	adds	r3, #1
 800f988:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f98a:	693b      	ldr	r3, [r7, #16]
 800f98c:	781b      	ldrb	r3, [r3, #0]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d1e7      	bne.n	800f962 <USBD_GetString+0x6a>
 800f992:	e000      	b.n	800f996 <USBD_GetString+0x9e>
    return;
 800f994:	bf00      	nop
  }
}
 800f996:	3718      	adds	r7, #24
 800f998:	46bd      	mov	sp, r7
 800f99a:	bd80      	pop	{r7, pc}

0800f99c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f99c:	b480      	push	{r7}
 800f99e:	b085      	sub	sp, #20
 800f9a0:	af00      	add	r7, sp, #0
 800f9a2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f9ac:	e005      	b.n	800f9ba <USBD_GetLen+0x1e>
  {
    len++;
 800f9ae:	7bfb      	ldrb	r3, [r7, #15]
 800f9b0:	3301      	adds	r3, #1
 800f9b2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	3301      	adds	r3, #1
 800f9b8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	781b      	ldrb	r3, [r3, #0]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d1f5      	bne.n	800f9ae <USBD_GetLen+0x12>
  }

  return len;
 800f9c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	3714      	adds	r7, #20
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ce:	4770      	bx	lr

0800f9d0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b084      	sub	sp, #16
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	60f8      	str	r0, [r7, #12]
 800f9d8:	60b9      	str	r1, [r7, #8]
 800f9da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f9dc:	68fb      	ldr	r3, [r7, #12]
 800f9de:	2202      	movs	r2, #2
 800f9e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800f9e4:	68fb      	ldr	r3, [r7, #12]
 800f9e6:	687a      	ldr	r2, [r7, #4]
 800f9e8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	687a      	ldr	r2, [r7, #4]
 800f9ee:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	68ba      	ldr	r2, [r7, #8]
 800f9f4:	2100      	movs	r1, #0
 800f9f6:	68f8      	ldr	r0, [r7, #12]
 800f9f8:	f000 fd55 	bl	80104a6 <USBD_LL_Transmit>

  return USBD_OK;
 800f9fc:	2300      	movs	r3, #0
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3710      	adds	r7, #16
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bd80      	pop	{r7, pc}

0800fa06 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fa06:	b580      	push	{r7, lr}
 800fa08:	b084      	sub	sp, #16
 800fa0a:	af00      	add	r7, sp, #0
 800fa0c:	60f8      	str	r0, [r7, #12]
 800fa0e:	60b9      	str	r1, [r7, #8]
 800fa10:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	68ba      	ldr	r2, [r7, #8]
 800fa16:	2100      	movs	r1, #0
 800fa18:	68f8      	ldr	r0, [r7, #12]
 800fa1a:	f000 fd44 	bl	80104a6 <USBD_LL_Transmit>

  return USBD_OK;
 800fa1e:	2300      	movs	r3, #0
}
 800fa20:	4618      	mov	r0, r3
 800fa22:	3710      	adds	r7, #16
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}

0800fa28 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800fa28:	b580      	push	{r7, lr}
 800fa2a:	b084      	sub	sp, #16
 800fa2c:	af00      	add	r7, sp, #0
 800fa2e:	60f8      	str	r0, [r7, #12]
 800fa30:	60b9      	str	r1, [r7, #8]
 800fa32:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	2203      	movs	r2, #3
 800fa38:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	687a      	ldr	r2, [r7, #4]
 800fa40:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	687a      	ldr	r2, [r7, #4]
 800fa48:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	68ba      	ldr	r2, [r7, #8]
 800fa50:	2100      	movs	r1, #0
 800fa52:	68f8      	ldr	r0, [r7, #12]
 800fa54:	f000 fd48 	bl	80104e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fa58:	2300      	movs	r3, #0
}
 800fa5a:	4618      	mov	r0, r3
 800fa5c:	3710      	adds	r7, #16
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}

0800fa62 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fa62:	b580      	push	{r7, lr}
 800fa64:	b084      	sub	sp, #16
 800fa66:	af00      	add	r7, sp, #0
 800fa68:	60f8      	str	r0, [r7, #12]
 800fa6a:	60b9      	str	r1, [r7, #8]
 800fa6c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	68ba      	ldr	r2, [r7, #8]
 800fa72:	2100      	movs	r1, #0
 800fa74:	68f8      	ldr	r0, [r7, #12]
 800fa76:	f000 fd37 	bl	80104e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fa7a:	2300      	movs	r3, #0
}
 800fa7c:	4618      	mov	r0, r3
 800fa7e:	3710      	adds	r7, #16
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	2204      	movs	r2, #4
 800fa90:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800fa94:	2300      	movs	r3, #0
 800fa96:	2200      	movs	r2, #0
 800fa98:	2100      	movs	r1, #0
 800fa9a:	6878      	ldr	r0, [r7, #4]
 800fa9c:	f000 fd03 	bl	80104a6 <USBD_LL_Transmit>

  return USBD_OK;
 800faa0:	2300      	movs	r3, #0
}
 800faa2:	4618      	mov	r0, r3
 800faa4:	3708      	adds	r7, #8
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b082      	sub	sp, #8
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	2205      	movs	r2, #5
 800fab6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800faba:	2300      	movs	r3, #0
 800fabc:	2200      	movs	r2, #0
 800fabe:	2100      	movs	r1, #0
 800fac0:	6878      	ldr	r0, [r7, #4]
 800fac2:	f000 fd11 	bl	80104e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800fac6:	2300      	movs	r3, #0
}
 800fac8:	4618      	mov	r0, r3
 800faca:	3708      	adds	r7, #8
 800facc:	46bd      	mov	sp, r7
 800face:	bd80      	pop	{r7, pc}

0800fad0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 800fad4:	2201      	movs	r2, #1
 800fad6:	4913      	ldr	r1, [pc, #76]	@ (800fb24 <MX_USB_DEVICE_Init+0x54>)
 800fad8:	4813      	ldr	r0, [pc, #76]	@ (800fb28 <MX_USB_DEVICE_Init+0x58>)
 800fada:	f7fe fccd 	bl	800e478 <USBD_Init>
 800fade:	4603      	mov	r3, r0
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d001      	beq.n	800fae8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fae4:	f7f1 fc9b 	bl	800141e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 800fae8:	4910      	ldr	r1, [pc, #64]	@ (800fb2c <MX_USB_DEVICE_Init+0x5c>)
 800faea:	480f      	ldr	r0, [pc, #60]	@ (800fb28 <MX_USB_DEVICE_Init+0x58>)
 800faec:	f7fe fcf4 	bl	800e4d8 <USBD_RegisterClass>
 800faf0:	4603      	mov	r3, r0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d001      	beq.n	800fafa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800faf6:	f7f1 fc92 	bl	800141e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800fafa:	490d      	ldr	r1, [pc, #52]	@ (800fb30 <MX_USB_DEVICE_Init+0x60>)
 800fafc:	480a      	ldr	r0, [pc, #40]	@ (800fb28 <MX_USB_DEVICE_Init+0x58>)
 800fafe:	f7fe fc2b 	bl	800e358 <USBD_CDC_RegisterInterface>
 800fb02:	4603      	mov	r3, r0
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d001      	beq.n	800fb0c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fb08:	f7f1 fc89 	bl	800141e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800fb0c:	4806      	ldr	r0, [pc, #24]	@ (800fb28 <MX_USB_DEVICE_Init+0x58>)
 800fb0e:	f7fe fd19 	bl	800e544 <USBD_Start>
 800fb12:	4603      	mov	r3, r0
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d001      	beq.n	800fb1c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fb18:	f7f1 fc81 	bl	800141e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800fb1c:	f7f7 f834 	bl	8006b88 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fb20:	bf00      	nop
 800fb22:	bd80      	pop	{r7, pc}
 800fb24:	240000b8 	.word	0x240000b8
 800fb28:	24000700 	.word	0x24000700
 800fb2c:	2400001c 	.word	0x2400001c
 800fb30:	240000a4 	.word	0x240000a4

0800fb34 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 800fb38:	2200      	movs	r2, #0
 800fb3a:	4905      	ldr	r1, [pc, #20]	@ (800fb50 <CDC_Init_HS+0x1c>)
 800fb3c:	4805      	ldr	r0, [pc, #20]	@ (800fb54 <CDC_Init_HS+0x20>)
 800fb3e:	f7fe fc25 	bl	800e38c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 800fb42:	4905      	ldr	r1, [pc, #20]	@ (800fb58 <CDC_Init_HS+0x24>)
 800fb44:	4803      	ldr	r0, [pc, #12]	@ (800fb54 <CDC_Init_HS+0x20>)
 800fb46:	f7fe fc43 	bl	800e3d0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fb4a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	bd80      	pop	{r7, pc}
 800fb50:	30000800 	.word	0x30000800
 800fb54:	24000700 	.word	0x24000700
 800fb58:	30000000 	.word	0x30000000

0800fb5c <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800fb5c:	b480      	push	{r7}
 800fb5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 800fb60:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 800fb62:	4618      	mov	r0, r3
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	b083      	sub	sp, #12
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	4603      	mov	r3, r0
 800fb74:	6039      	str	r1, [r7, #0]
 800fb76:	71fb      	strb	r3, [r7, #7]
 800fb78:	4613      	mov	r3, r2
 800fb7a:	80bb      	strh	r3, [r7, #4]
  switch(cmd)
 800fb7c:	79fb      	ldrb	r3, [r7, #7]
 800fb7e:	2b20      	cmp	r3, #32
 800fb80:	d002      	beq.n	800fb88 <CDC_Control_HS+0x1c>
 800fb82:	2b21      	cmp	r3, #33	@ 0x21
 800fb84:	d022      	beq.n	800fbcc <CDC_Control_HS+0x60>
    pbuf[5] = LineCoding.paritytype;
    pbuf[6] = LineCoding.datatype;
    break;

  default:
    break;
 800fb86:	e04b      	b.n	800fc20 <CDC_Control_HS+0xb4>
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800fb88:	683b      	ldr	r3, [r7, #0]
 800fb8a:	781b      	ldrb	r3, [r3, #0]
 800fb8c:	461a      	mov	r2, r3
 800fb8e:	683b      	ldr	r3, [r7, #0]
 800fb90:	3301      	adds	r3, #1
 800fb92:	781b      	ldrb	r3, [r3, #0]
 800fb94:	021b      	lsls	r3, r3, #8
 800fb96:	431a      	orrs	r2, r3
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	3302      	adds	r3, #2
 800fb9c:	781b      	ldrb	r3, [r3, #0]
 800fb9e:	041b      	lsls	r3, r3, #16
 800fba0:	431a      	orrs	r2, r3
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	3303      	adds	r3, #3
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	061b      	lsls	r3, r3, #24
 800fbaa:	4313      	orrs	r3, r2
 800fbac:	461a      	mov	r2, r3
 800fbae:	4b20      	ldr	r3, [pc, #128]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbb0:	601a      	str	r2, [r3, #0]
    LineCoding.format     = pbuf[4];
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	791a      	ldrb	r2, [r3, #4]
 800fbb6:	4b1e      	ldr	r3, [pc, #120]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbb8:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 800fbba:	683b      	ldr	r3, [r7, #0]
 800fbbc:	795a      	ldrb	r2, [r3, #5]
 800fbbe:	4b1c      	ldr	r3, [pc, #112]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbc0:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 800fbc2:	683b      	ldr	r3, [r7, #0]
 800fbc4:	799a      	ldrb	r2, [r3, #6]
 800fbc6:	4b1a      	ldr	r3, [pc, #104]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbc8:	719a      	strb	r2, [r3, #6]
    break;
 800fbca:	e029      	b.n	800fc20 <CDC_Control_HS+0xb4>
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800fbcc:	4b18      	ldr	r3, [pc, #96]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	b2da      	uxtb	r2, r3
 800fbd2:	683b      	ldr	r3, [r7, #0]
 800fbd4:	701a      	strb	r2, [r3, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800fbd6:	4b16      	ldr	r3, [pc, #88]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbd8:	681b      	ldr	r3, [r3, #0]
 800fbda:	0a1a      	lsrs	r2, r3, #8
 800fbdc:	683b      	ldr	r3, [r7, #0]
 800fbde:	3301      	adds	r3, #1
 800fbe0:	b2d2      	uxtb	r2, r2
 800fbe2:	701a      	strb	r2, [r3, #0]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800fbe4:	4b12      	ldr	r3, [pc, #72]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	0c1a      	lsrs	r2, r3, #16
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	3302      	adds	r3, #2
 800fbee:	b2d2      	uxtb	r2, r2
 800fbf0:	701a      	strb	r2, [r3, #0]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800fbf2:	4b0f      	ldr	r3, [pc, #60]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	0e1a      	lsrs	r2, r3, #24
 800fbf8:	683b      	ldr	r3, [r7, #0]
 800fbfa:	3303      	adds	r3, #3
 800fbfc:	b2d2      	uxtb	r2, r2
 800fbfe:	701a      	strb	r2, [r3, #0]
    pbuf[4] = LineCoding.format;
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	3304      	adds	r3, #4
 800fc04:	4a0a      	ldr	r2, [pc, #40]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fc06:	7912      	ldrb	r2, [r2, #4]
 800fc08:	701a      	strb	r2, [r3, #0]
    pbuf[5] = LineCoding.paritytype;
 800fc0a:	683b      	ldr	r3, [r7, #0]
 800fc0c:	3305      	adds	r3, #5
 800fc0e:	4a08      	ldr	r2, [pc, #32]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fc10:	7952      	ldrb	r2, [r2, #5]
 800fc12:	701a      	strb	r2, [r3, #0]
    pbuf[6] = LineCoding.datatype;
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	3306      	adds	r3, #6
 800fc18:	4a05      	ldr	r2, [pc, #20]	@ (800fc30 <CDC_Control_HS+0xc4>)
 800fc1a:	7992      	ldrb	r2, [r2, #6]
 800fc1c:	701a      	strb	r2, [r3, #0]
    break;
 800fc1e:	bf00      	nop
  }

  return (USBD_OK);
 800fc20:	2300      	movs	r3, #0
}
 800fc22:	4618      	mov	r0, r3
 800fc24:	370c      	adds	r7, #12
 800fc26:	46bd      	mov	sp, r7
 800fc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc2c:	4770      	bx	lr
 800fc2e:	bf00      	nop
 800fc30:	2400009c 	.word	0x2400009c

0800fc34 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	b082      	sub	sp, #8
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
 800fc3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */

  /* FIX: Do NOT transmit here. Just re-enable reception. */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 800fc3e:	6879      	ldr	r1, [r7, #4]
 800fc40:	4805      	ldr	r0, [pc, #20]	@ (800fc58 <CDC_Receive_HS+0x24>)
 800fc42:	f7fe fbc5 	bl	800e3d0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800fc46:	4804      	ldr	r0, [pc, #16]	@ (800fc58 <CDC_Receive_HS+0x24>)
 800fc48:	f7fe fbe0 	bl	800e40c <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800fc4c:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 800fc4e:	4618      	mov	r0, r3
 800fc50:	3708      	adds	r7, #8
 800fc52:	46bd      	mov	sp, r7
 800fc54:	bd80      	pop	{r7, pc}
 800fc56:	bf00      	nop
 800fc58:	24000700 	.word	0x24000700

0800fc5c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	b087      	sub	sp, #28
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	60f8      	str	r0, [r7, #12]
 800fc64:	60b9      	str	r1, [r7, #8]
 800fc66:	4613      	mov	r3, r2
 800fc68:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 800fc6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fc72:	4618      	mov	r0, r3
 800fc74:	371c      	adds	r7, #28
 800fc76:	46bd      	mov	sp, r7
 800fc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7c:	4770      	bx	lr
	...

0800fc80 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fc80:	b480      	push	{r7}
 800fc82:	b083      	sub	sp, #12
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	4603      	mov	r3, r0
 800fc88:	6039      	str	r1, [r7, #0]
 800fc8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	2212      	movs	r2, #18
 800fc90:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 800fc92:	4b03      	ldr	r3, [pc, #12]	@ (800fca0 <USBD_HS_DeviceDescriptor+0x20>)
}
 800fc94:	4618      	mov	r0, r3
 800fc96:	370c      	adds	r7, #12
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc9e:	4770      	bx	lr
 800fca0:	240000d8 	.word	0x240000d8

0800fca4 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b083      	sub	sp, #12
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	4603      	mov	r3, r0
 800fcac:	6039      	str	r1, [r7, #0]
 800fcae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fcb0:	683b      	ldr	r3, [r7, #0]
 800fcb2:	2204      	movs	r2, #4
 800fcb4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fcb6:	4b03      	ldr	r3, [pc, #12]	@ (800fcc4 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 800fcb8:	4618      	mov	r0, r3
 800fcba:	370c      	adds	r7, #12
 800fcbc:	46bd      	mov	sp, r7
 800fcbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc2:	4770      	bx	lr
 800fcc4:	240000ec 	.word	0x240000ec

0800fcc8 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	b082      	sub	sp, #8
 800fccc:	af00      	add	r7, sp, #0
 800fcce:	4603      	mov	r3, r0
 800fcd0:	6039      	str	r1, [r7, #0]
 800fcd2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fcd4:	79fb      	ldrb	r3, [r7, #7]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d105      	bne.n	800fce6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800fcda:	683a      	ldr	r2, [r7, #0]
 800fcdc:	4907      	ldr	r1, [pc, #28]	@ (800fcfc <USBD_HS_ProductStrDescriptor+0x34>)
 800fcde:	4808      	ldr	r0, [pc, #32]	@ (800fd00 <USBD_HS_ProductStrDescriptor+0x38>)
 800fce0:	f7ff fe0a 	bl	800f8f8 <USBD_GetString>
 800fce4:	e004      	b.n	800fcf0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800fce6:	683a      	ldr	r2, [r7, #0]
 800fce8:	4904      	ldr	r1, [pc, #16]	@ (800fcfc <USBD_HS_ProductStrDescriptor+0x34>)
 800fcea:	4805      	ldr	r0, [pc, #20]	@ (800fd00 <USBD_HS_ProductStrDescriptor+0x38>)
 800fcec:	f7ff fe04 	bl	800f8f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fcf0:	4b02      	ldr	r3, [pc, #8]	@ (800fcfc <USBD_HS_ProductStrDescriptor+0x34>)
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3708      	adds	r7, #8
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	240009dc 	.word	0x240009dc
 800fd00:	080114c4 	.word	0x080114c4

0800fd04 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b082      	sub	sp, #8
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	6039      	str	r1, [r7, #0]
 800fd0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fd10:	683a      	ldr	r2, [r7, #0]
 800fd12:	4904      	ldr	r1, [pc, #16]	@ (800fd24 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 800fd14:	4804      	ldr	r0, [pc, #16]	@ (800fd28 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800fd16:	f7ff fdef 	bl	800f8f8 <USBD_GetString>
  return USBD_StrDesc;
 800fd1a:	4b02      	ldr	r3, [pc, #8]	@ (800fd24 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	3708      	adds	r7, #8
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}
 800fd24:	240009dc 	.word	0x240009dc
 800fd28:	080114dc 	.word	0x080114dc

0800fd2c <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd2c:	b580      	push	{r7, lr}
 800fd2e:	b082      	sub	sp, #8
 800fd30:	af00      	add	r7, sp, #0
 800fd32:	4603      	mov	r3, r0
 800fd34:	6039      	str	r1, [r7, #0]
 800fd36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fd38:	683b      	ldr	r3, [r7, #0]
 800fd3a:	221a      	movs	r2, #26
 800fd3c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fd3e:	f000 f843 	bl	800fdc8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800fd42:	4b02      	ldr	r3, [pc, #8]	@ (800fd4c <USBD_HS_SerialStrDescriptor+0x20>)
}
 800fd44:	4618      	mov	r0, r3
 800fd46:	3708      	adds	r7, #8
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	bd80      	pop	{r7, pc}
 800fd4c:	240000f0 	.word	0x240000f0

0800fd50 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	b082      	sub	sp, #8
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	4603      	mov	r3, r0
 800fd58:	6039      	str	r1, [r7, #0]
 800fd5a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fd5c:	79fb      	ldrb	r3, [r7, #7]
 800fd5e:	2b00      	cmp	r3, #0
 800fd60:	d105      	bne.n	800fd6e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800fd62:	683a      	ldr	r2, [r7, #0]
 800fd64:	4907      	ldr	r1, [pc, #28]	@ (800fd84 <USBD_HS_ConfigStrDescriptor+0x34>)
 800fd66:	4808      	ldr	r0, [pc, #32]	@ (800fd88 <USBD_HS_ConfigStrDescriptor+0x38>)
 800fd68:	f7ff fdc6 	bl	800f8f8 <USBD_GetString>
 800fd6c:	e004      	b.n	800fd78 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800fd6e:	683a      	ldr	r2, [r7, #0]
 800fd70:	4904      	ldr	r1, [pc, #16]	@ (800fd84 <USBD_HS_ConfigStrDescriptor+0x34>)
 800fd72:	4805      	ldr	r0, [pc, #20]	@ (800fd88 <USBD_HS_ConfigStrDescriptor+0x38>)
 800fd74:	f7ff fdc0 	bl	800f8f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fd78:	4b02      	ldr	r3, [pc, #8]	@ (800fd84 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3708      	adds	r7, #8
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	240009dc 	.word	0x240009dc
 800fd88:	080114f0 	.word	0x080114f0

0800fd8c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b082      	sub	sp, #8
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	4603      	mov	r3, r0
 800fd94:	6039      	str	r1, [r7, #0]
 800fd96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fd98:	79fb      	ldrb	r3, [r7, #7]
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d105      	bne.n	800fdaa <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800fd9e:	683a      	ldr	r2, [r7, #0]
 800fda0:	4907      	ldr	r1, [pc, #28]	@ (800fdc0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800fda2:	4808      	ldr	r0, [pc, #32]	@ (800fdc4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800fda4:	f7ff fda8 	bl	800f8f8 <USBD_GetString>
 800fda8:	e004      	b.n	800fdb4 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800fdaa:	683a      	ldr	r2, [r7, #0]
 800fdac:	4904      	ldr	r1, [pc, #16]	@ (800fdc0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800fdae:	4805      	ldr	r0, [pc, #20]	@ (800fdc4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 800fdb0:	f7ff fda2 	bl	800f8f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800fdb4:	4b02      	ldr	r3, [pc, #8]	@ (800fdc0 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3708      	adds	r7, #8
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}
 800fdbe:	bf00      	nop
 800fdc0:	240009dc 	.word	0x240009dc
 800fdc4:	080114fc 	.word	0x080114fc

0800fdc8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b084      	sub	sp, #16
 800fdcc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fdce:	4b0f      	ldr	r3, [pc, #60]	@ (800fe0c <Get_SerialNum+0x44>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fdd4:	4b0e      	ldr	r3, [pc, #56]	@ (800fe10 <Get_SerialNum+0x48>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fdda:	4b0e      	ldr	r3, [pc, #56]	@ (800fe14 <Get_SerialNum+0x4c>)
 800fddc:	681b      	ldr	r3, [r3, #0]
 800fdde:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	4413      	add	r3, r2
 800fde6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fde8:	68fb      	ldr	r3, [r7, #12]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d009      	beq.n	800fe02 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fdee:	2208      	movs	r2, #8
 800fdf0:	4909      	ldr	r1, [pc, #36]	@ (800fe18 <Get_SerialNum+0x50>)
 800fdf2:	68f8      	ldr	r0, [r7, #12]
 800fdf4:	f000 f814 	bl	800fe20 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fdf8:	2204      	movs	r2, #4
 800fdfa:	4908      	ldr	r1, [pc, #32]	@ (800fe1c <Get_SerialNum+0x54>)
 800fdfc:	68b8      	ldr	r0, [r7, #8]
 800fdfe:	f000 f80f 	bl	800fe20 <IntToUnicode>
  }
}
 800fe02:	bf00      	nop
 800fe04:	3710      	adds	r7, #16
 800fe06:	46bd      	mov	sp, r7
 800fe08:	bd80      	pop	{r7, pc}
 800fe0a:	bf00      	nop
 800fe0c:	1ff1e800 	.word	0x1ff1e800
 800fe10:	1ff1e804 	.word	0x1ff1e804
 800fe14:	1ff1e808 	.word	0x1ff1e808
 800fe18:	240000f2 	.word	0x240000f2
 800fe1c:	24000102 	.word	0x24000102

0800fe20 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fe20:	b480      	push	{r7}
 800fe22:	b087      	sub	sp, #28
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	60f8      	str	r0, [r7, #12]
 800fe28:	60b9      	str	r1, [r7, #8]
 800fe2a:	4613      	mov	r3, r2
 800fe2c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fe32:	2300      	movs	r3, #0
 800fe34:	75fb      	strb	r3, [r7, #23]
 800fe36:	e027      	b.n	800fe88 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	0f1b      	lsrs	r3, r3, #28
 800fe3c:	2b09      	cmp	r3, #9
 800fe3e:	d80b      	bhi.n	800fe58 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fe40:	68fb      	ldr	r3, [r7, #12]
 800fe42:	0f1b      	lsrs	r3, r3, #28
 800fe44:	b2da      	uxtb	r2, r3
 800fe46:	7dfb      	ldrb	r3, [r7, #23]
 800fe48:	005b      	lsls	r3, r3, #1
 800fe4a:	4619      	mov	r1, r3
 800fe4c:	68bb      	ldr	r3, [r7, #8]
 800fe4e:	440b      	add	r3, r1
 800fe50:	3230      	adds	r2, #48	@ 0x30
 800fe52:	b2d2      	uxtb	r2, r2
 800fe54:	701a      	strb	r2, [r3, #0]
 800fe56:	e00a      	b.n	800fe6e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	0f1b      	lsrs	r3, r3, #28
 800fe5c:	b2da      	uxtb	r2, r3
 800fe5e:	7dfb      	ldrb	r3, [r7, #23]
 800fe60:	005b      	lsls	r3, r3, #1
 800fe62:	4619      	mov	r1, r3
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	440b      	add	r3, r1
 800fe68:	3237      	adds	r2, #55	@ 0x37
 800fe6a:	b2d2      	uxtb	r2, r2
 800fe6c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	011b      	lsls	r3, r3, #4
 800fe72:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800fe74:	7dfb      	ldrb	r3, [r7, #23]
 800fe76:	005b      	lsls	r3, r3, #1
 800fe78:	3301      	adds	r3, #1
 800fe7a:	68ba      	ldr	r2, [r7, #8]
 800fe7c:	4413      	add	r3, r2
 800fe7e:	2200      	movs	r2, #0
 800fe80:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800fe82:	7dfb      	ldrb	r3, [r7, #23]
 800fe84:	3301      	adds	r3, #1
 800fe86:	75fb      	strb	r3, [r7, #23]
 800fe88:	7dfa      	ldrb	r2, [r7, #23]
 800fe8a:	79fb      	ldrb	r3, [r7, #7]
 800fe8c:	429a      	cmp	r2, r3
 800fe8e:	d3d3      	bcc.n	800fe38 <IntToUnicode+0x18>
  }
}
 800fe90:	bf00      	nop
 800fe92:	bf00      	nop
 800fe94:	371c      	adds	r7, #28
 800fe96:	46bd      	mov	sp, r7
 800fe98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe9c:	4770      	bx	lr
	...

0800fea0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800fea0:	b580      	push	{r7, lr}
 800fea2:	b0bc      	sub	sp, #240	@ 0xf0
 800fea4:	af00      	add	r7, sp, #0
 800fea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fea8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800feac:	2200      	movs	r2, #0
 800feae:	601a      	str	r2, [r3, #0]
 800feb0:	605a      	str	r2, [r3, #4]
 800feb2:	609a      	str	r2, [r3, #8]
 800feb4:	60da      	str	r2, [r3, #12]
 800feb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800feb8:	f107 0320 	add.w	r3, r7, #32
 800febc:	22b8      	movs	r2, #184	@ 0xb8
 800febe:	2100      	movs	r1, #0
 800fec0:	4618      	mov	r0, r3
 800fec2:	f000 fca0 	bl	8010806 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	4a61      	ldr	r2, [pc, #388]	@ (8010050 <HAL_PCD_MspInit+0x1b0>)
 800fecc:	4293      	cmp	r3, r2
 800fece:	f040 80bb 	bne.w	8010048 <HAL_PCD_MspInit+0x1a8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800fed2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800fed6:	f04f 0300 	mov.w	r3, #0
 800feda:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 800fede:	2305      	movs	r3, #5
 800fee0:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 800fee2:	2360      	movs	r3, #96	@ 0x60
 800fee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800fee6:	2302      	movs	r3, #2
 800fee8:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 800feea:	230a      	movs	r3, #10
 800feec:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800feee:	2302      	movs	r3, #2
 800fef0:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 800fef2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800fef6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800fef8:	2300      	movs	r3, #0
 800fefa:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800fefc:	2300      	movs	r3, #0
 800fefe:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800ff00:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ff04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800ff08:	f107 0320 	add.w	r3, r7, #32
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7f7 fdb1 	bl	8007a74 <HAL_RCCEx_PeriphCLKConfig>
 800ff12:	4603      	mov	r3, r0
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d001      	beq.n	800ff1c <HAL_PCD_MspInit+0x7c>
    {
      Error_Handler();
 800ff18:	f7f1 fa81 	bl	800141e <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800ff1c:	f7f6 fe34 	bl	8006b88 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ff20:	4b4c      	ldr	r3, [pc, #304]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff26:	4a4b      	ldr	r2, [pc, #300]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff28:	f043 0304 	orr.w	r3, r3, #4
 800ff2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ff30:	4b48      	ldr	r3, [pc, #288]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff36:	f003 0304 	and.w	r3, r3, #4
 800ff3a:	61fb      	str	r3, [r7, #28]
 800ff3c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ff3e:	4b45      	ldr	r3, [pc, #276]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff44:	4a43      	ldr	r2, [pc, #268]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff46:	f043 0301 	orr.w	r3, r3, #1
 800ff4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ff4e:	4b41      	ldr	r3, [pc, #260]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff54:	f003 0301 	and.w	r3, r3, #1
 800ff58:	61bb      	str	r3, [r7, #24]
 800ff5a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ff5c:	4b3d      	ldr	r3, [pc, #244]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff62:	4a3c      	ldr	r2, [pc, #240]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff64:	f043 0302 	orr.w	r3, r3, #2
 800ff68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ff6c:	4b39      	ldr	r3, [pc, #228]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800ff6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ff72:	f003 0302 	and.w	r3, r3, #2
 800ff76:	617b      	str	r3, [r7, #20]
 800ff78:	697b      	ldr	r3, [r7, #20]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PA8     ------> USB_OTG_HS_SOF
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800ff7a:	230d      	movs	r3, #13
 800ff7c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff80:	2302      	movs	r3, #2
 800ff82:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff86:	2300      	movs	r3, #0
 800ff88:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff8c:	2303      	movs	r3, #3
 800ff8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800ff92:	230a      	movs	r3, #10
 800ff94:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ff98:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	482e      	ldr	r0, [pc, #184]	@ (8010058 <HAL_PCD_MspInit+0x1b8>)
 800ffa0:	f7f4 fa4e 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8;
 800ffa4:	f44f 7394 	mov.w	r3, #296	@ 0x128
 800ffa8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffac:	2302      	movs	r3, #2
 800ffae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ffb8:	2303      	movs	r3, #3
 800ffba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800ffbe:	230a      	movs	r3, #10
 800ffc0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ffc4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800ffc8:	4619      	mov	r1, r3
 800ffca:	4824      	ldr	r0, [pc, #144]	@ (801005c <HAL_PCD_MspInit+0x1bc>)
 800ffcc:	f7f4 fa38 	bl	8004440 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800ffd0:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800ffd4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ffd8:	2302      	movs	r3, #2
 800ffda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ffde:	2300      	movs	r3, #0
 800ffe0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ffe4:	2303      	movs	r3, #3
 800ffe6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800ffea:	230a      	movs	r3, #10
 800ffec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fff0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800fff4:	4619      	mov	r1, r3
 800fff6:	481a      	ldr	r0, [pc, #104]	@ (8010060 <HAL_PCD_MspInit+0x1c0>)
 800fff8:	f7f4 fa22 	bl	8004440 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800fffc:	4b15      	ldr	r3, [pc, #84]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 800fffe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010002:	4a14      	ldr	r2, [pc, #80]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 8010004:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8010008:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801000c:	4b11      	ldr	r3, [pc, #68]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 801000e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010016:	613b      	str	r3, [r7, #16]
 8010018:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 801001a:	4b0e      	ldr	r3, [pc, #56]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 801001c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010020:	4a0c      	ldr	r2, [pc, #48]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 8010022:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010026:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801002a:	4b0a      	ldr	r3, [pc, #40]	@ (8010054 <HAL_PCD_MspInit+0x1b4>)
 801002c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010030:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010034:	60fb      	str	r3, [r7, #12]
 8010036:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8010038:	2200      	movs	r2, #0
 801003a:	2100      	movs	r1, #0
 801003c:	204d      	movs	r0, #77	@ 0x4d
 801003e:	f7f3 fdee 	bl	8003c1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8010042:	204d      	movs	r0, #77	@ 0x4d
 8010044:	f7f3 fe05 	bl	8003c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8010048:	bf00      	nop
 801004a:	37f0      	adds	r7, #240	@ 0xf0
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}
 8010050:	40040000 	.word	0x40040000
 8010054:	58024400 	.word	0x58024400
 8010058:	58020800 	.word	0x58020800
 801005c:	58020000 	.word	0x58020000
 8010060:	58020400 	.word	0x58020400

08010064 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b082      	sub	sp, #8
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010078:	4619      	mov	r1, r3
 801007a:	4610      	mov	r0, r2
 801007c:	f7fe faaf 	bl	800e5de <USBD_LL_SetupStage>
}
 8010080:	bf00      	nop
 8010082:	3708      	adds	r7, #8
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}

08010088 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010088:	b580      	push	{r7, lr}
 801008a:	b082      	sub	sp, #8
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
 8010090:	460b      	mov	r3, r1
 8010092:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801009a:	78fa      	ldrb	r2, [r7, #3]
 801009c:	6879      	ldr	r1, [r7, #4]
 801009e:	4613      	mov	r3, r2
 80100a0:	00db      	lsls	r3, r3, #3
 80100a2:	4413      	add	r3, r2
 80100a4:	009b      	lsls	r3, r3, #2
 80100a6:	440b      	add	r3, r1
 80100a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80100ac:	681a      	ldr	r2, [r3, #0]
 80100ae:	78fb      	ldrb	r3, [r7, #3]
 80100b0:	4619      	mov	r1, r3
 80100b2:	f7fe fae9 	bl	800e688 <USBD_LL_DataOutStage>
}
 80100b6:	bf00      	nop
 80100b8:	3708      	adds	r7, #8
 80100ba:	46bd      	mov	sp, r7
 80100bc:	bd80      	pop	{r7, pc}

080100be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100be:	b580      	push	{r7, lr}
 80100c0:	b082      	sub	sp, #8
 80100c2:	af00      	add	r7, sp, #0
 80100c4:	6078      	str	r0, [r7, #4]
 80100c6:	460b      	mov	r3, r1
 80100c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80100d0:	78fa      	ldrb	r2, [r7, #3]
 80100d2:	6879      	ldr	r1, [r7, #4]
 80100d4:	4613      	mov	r3, r2
 80100d6:	00db      	lsls	r3, r3, #3
 80100d8:	4413      	add	r3, r2
 80100da:	009b      	lsls	r3, r3, #2
 80100dc:	440b      	add	r3, r1
 80100de:	3320      	adds	r3, #32
 80100e0:	681a      	ldr	r2, [r3, #0]
 80100e2:	78fb      	ldrb	r3, [r7, #3]
 80100e4:	4619      	mov	r1, r3
 80100e6:	f7fe fb82 	bl	800e7ee <USBD_LL_DataInStage>
}
 80100ea:	bf00      	nop
 80100ec:	3708      	adds	r7, #8
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}

080100f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100f2:	b580      	push	{r7, lr}
 80100f4:	b082      	sub	sp, #8
 80100f6:	af00      	add	r7, sp, #0
 80100f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80100fa:	687b      	ldr	r3, [r7, #4]
 80100fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010100:	4618      	mov	r0, r3
 8010102:	f7fe fcbc 	bl	800ea7e <USBD_LL_SOF>
}
 8010106:	bf00      	nop
 8010108:	3708      	adds	r7, #8
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}

0801010e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801010e:	b580      	push	{r7, lr}
 8010110:	b084      	sub	sp, #16
 8010112:	af00      	add	r7, sp, #0
 8010114:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010116:	2301      	movs	r3, #1
 8010118:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	79db      	ldrb	r3, [r3, #7]
 801011e:	2b00      	cmp	r3, #0
 8010120:	d102      	bne.n	8010128 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010122:	2300      	movs	r3, #0
 8010124:	73fb      	strb	r3, [r7, #15]
 8010126:	e008      	b.n	801013a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	79db      	ldrb	r3, [r3, #7]
 801012c:	2b02      	cmp	r3, #2
 801012e:	d102      	bne.n	8010136 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010130:	2301      	movs	r3, #1
 8010132:	73fb      	strb	r3, [r7, #15]
 8010134:	e001      	b.n	801013a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010136:	f7f1 f972 	bl	800141e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010140:	7bfa      	ldrb	r2, [r7, #15]
 8010142:	4611      	mov	r1, r2
 8010144:	4618      	mov	r0, r3
 8010146:	f7fe fc56 	bl	800e9f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010150:	4618      	mov	r0, r3
 8010152:	f7fe fbfe 	bl	800e952 <USBD_LL_Reset>
}
 8010156:	bf00      	nop
 8010158:	3710      	adds	r7, #16
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}

0801015e <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801015e:	b580      	push	{r7, lr}
 8010160:	b082      	sub	sp, #8
 8010162:	af00      	add	r7, sp, #0
 8010164:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010166:	687b      	ldr	r3, [r7, #4]
 8010168:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801016c:	4618      	mov	r0, r3
 801016e:	f7fe fc52 	bl	800ea16 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801017a:	681b      	ldr	r3, [r3, #0]
 801017c:	687a      	ldr	r2, [r7, #4]
 801017e:	6812      	ldr	r2, [r2, #0]
 8010180:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010184:	f043 0301 	orr.w	r3, r3, #1
 8010188:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
}
 801018a:	bf00      	nop
 801018c:	3708      	adds	r7, #8
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}

08010192 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010192:	b580      	push	{r7, lr}
 8010194:	b082      	sub	sp, #8
 8010196:	af00      	add	r7, sp, #0
 8010198:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101a0:	4618      	mov	r0, r3
 80101a2:	f7fe fc54 	bl	800ea4e <USBD_LL_Resume>
}
 80101a6:	bf00      	nop
 80101a8:	3708      	adds	r7, #8
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}

080101ae <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101ae:	b580      	push	{r7, lr}
 80101b0:	b082      	sub	sp, #8
 80101b2:	af00      	add	r7, sp, #0
 80101b4:	6078      	str	r0, [r7, #4]
 80101b6:	460b      	mov	r3, r1
 80101b8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101c0:	78fa      	ldrb	r2, [r7, #3]
 80101c2:	4611      	mov	r1, r2
 80101c4:	4618      	mov	r0, r3
 80101c6:	f7fe fcac 	bl	800eb22 <USBD_LL_IsoOUTIncomplete>
}
 80101ca:	bf00      	nop
 80101cc:	3708      	adds	r7, #8
 80101ce:	46bd      	mov	sp, r7
 80101d0:	bd80      	pop	{r7, pc}

080101d2 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101d2:	b580      	push	{r7, lr}
 80101d4:	b082      	sub	sp, #8
 80101d6:	af00      	add	r7, sp, #0
 80101d8:	6078      	str	r0, [r7, #4]
 80101da:	460b      	mov	r3, r1
 80101dc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80101e4:	78fa      	ldrb	r2, [r7, #3]
 80101e6:	4611      	mov	r1, r2
 80101e8:	4618      	mov	r0, r3
 80101ea:	f7fe fc68 	bl	800eabe <USBD_LL_IsoINIncomplete>
}
 80101ee:	bf00      	nop
 80101f0:	3708      	adds	r7, #8
 80101f2:	46bd      	mov	sp, r7
 80101f4:	bd80      	pop	{r7, pc}

080101f6 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101f6:	b580      	push	{r7, lr}
 80101f8:	b082      	sub	sp, #8
 80101fa:	af00      	add	r7, sp, #0
 80101fc:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010204:	4618      	mov	r0, r3
 8010206:	f7fe fcbe 	bl	800eb86 <USBD_LL_DevConnected>
}
 801020a:	bf00      	nop
 801020c:	3708      	adds	r7, #8
 801020e:	46bd      	mov	sp, r7
 8010210:	bd80      	pop	{r7, pc}

08010212 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010212:	b580      	push	{r7, lr}
 8010214:	b082      	sub	sp, #8
 8010216:	af00      	add	r7, sp, #0
 8010218:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010220:	4618      	mov	r0, r3
 8010222:	f7fe fcbb 	bl	800eb9c <USBD_LL_DevDisconnected>
}
 8010226:	bf00      	nop
 8010228:	3708      	adds	r7, #8
 801022a:	46bd      	mov	sp, r7
 801022c:	bd80      	pop	{r7, pc}
	...

08010230 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010230:	b580      	push	{r7, lr}
 8010232:	b082      	sub	sp, #8
 8010234:	af00      	add	r7, sp, #0
 8010236:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8010238:	687b      	ldr	r3, [r7, #4]
 801023a:	781b      	ldrb	r3, [r3, #0]
 801023c:	2b01      	cmp	r3, #1
 801023e:	d140      	bne.n	80102c2 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8010240:	4a22      	ldr	r2, [pc, #136]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	4a20      	ldr	r2, [pc, #128]	@ (80102cc <USBD_LL_Init+0x9c>)
 801024c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8010250:	4b1e      	ldr	r3, [pc, #120]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010252:	4a1f      	ldr	r2, [pc, #124]	@ (80102d0 <USBD_LL_Init+0xa0>)
 8010254:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8010256:	4b1d      	ldr	r3, [pc, #116]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010258:	2209      	movs	r2, #9
 801025a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 801025c:	4b1b      	ldr	r3, [pc, #108]	@ (80102cc <USBD_LL_Init+0x9c>)
 801025e:	2200      	movs	r2, #0
 8010260:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8010262:	4b1a      	ldr	r3, [pc, #104]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010264:	2200      	movs	r2, #0
 8010266:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8010268:	4b18      	ldr	r3, [pc, #96]	@ (80102cc <USBD_LL_Init+0x9c>)
 801026a:	2201      	movs	r2, #1
 801026c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 801026e:	4b17      	ldr	r3, [pc, #92]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010270:	2201      	movs	r2, #1
 8010272:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8010274:	4b15      	ldr	r3, [pc, #84]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010276:	2200      	movs	r2, #0
 8010278:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801027a:	4b14      	ldr	r3, [pc, #80]	@ (80102cc <USBD_LL_Init+0x9c>)
 801027c:	2200      	movs	r2, #0
 801027e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8010280:	4b12      	ldr	r3, [pc, #72]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010282:	2200      	movs	r2, #0
 8010284:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8010286:	4b11      	ldr	r3, [pc, #68]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010288:	2200      	movs	r2, #0
 801028a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801028c:	4b0f      	ldr	r3, [pc, #60]	@ (80102cc <USBD_LL_Init+0x9c>)
 801028e:	2200      	movs	r2, #0
 8010290:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8010292:	480e      	ldr	r0, [pc, #56]	@ (80102cc <USBD_LL_Init+0x9c>)
 8010294:	f7f5 f95a 	bl	800554c <HAL_PCD_Init>
 8010298:	4603      	mov	r3, r0
 801029a:	2b00      	cmp	r3, #0
 801029c:	d001      	beq.n	80102a2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801029e:	f7f1 f8be 	bl	800141e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80102a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80102a6:	4809      	ldr	r0, [pc, #36]	@ (80102cc <USBD_LL_Init+0x9c>)
 80102a8:	f7f6 fbaf 	bl	8006a0a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80102ac:	2280      	movs	r2, #128	@ 0x80
 80102ae:	2100      	movs	r1, #0
 80102b0:	4806      	ldr	r0, [pc, #24]	@ (80102cc <USBD_LL_Init+0x9c>)
 80102b2:	f7f6 fb63 	bl	800697c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80102b6:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80102ba:	2101      	movs	r1, #1
 80102bc:	4803      	ldr	r0, [pc, #12]	@ (80102cc <USBD_LL_Init+0x9c>)
 80102be:	f7f6 fb5d 	bl	800697c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 80102c2:	2300      	movs	r3, #0
}
 80102c4:	4618      	mov	r0, r3
 80102c6:	3708      	adds	r7, #8
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}
 80102cc:	24000bdc 	.word	0x24000bdc
 80102d0:	40040000 	.word	0x40040000

080102d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b084      	sub	sp, #16
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80102dc:	2300      	movs	r3, #0
 80102de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80102e0:	2300      	movs	r3, #0
 80102e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80102ea:	4618      	mov	r0, r3
 80102ec:	f7f5 fa3a 	bl	8005764 <HAL_PCD_Start>
 80102f0:	4603      	mov	r3, r0
 80102f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80102f4:	7bfb      	ldrb	r3, [r7, #15]
 80102f6:	4618      	mov	r0, r3
 80102f8:	f000 f942 	bl	8010580 <USBD_Get_USB_Status>
 80102fc:	4603      	mov	r3, r0
 80102fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010300:	7bbb      	ldrb	r3, [r7, #14]
}
 8010302:	4618      	mov	r0, r3
 8010304:	3710      	adds	r7, #16
 8010306:	46bd      	mov	sp, r7
 8010308:	bd80      	pop	{r7, pc}

0801030a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801030a:	b580      	push	{r7, lr}
 801030c:	b084      	sub	sp, #16
 801030e:	af00      	add	r7, sp, #0
 8010310:	6078      	str	r0, [r7, #4]
 8010312:	4608      	mov	r0, r1
 8010314:	4611      	mov	r1, r2
 8010316:	461a      	mov	r2, r3
 8010318:	4603      	mov	r3, r0
 801031a:	70fb      	strb	r3, [r7, #3]
 801031c:	460b      	mov	r3, r1
 801031e:	70bb      	strb	r3, [r7, #2]
 8010320:	4613      	mov	r3, r2
 8010322:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010324:	2300      	movs	r3, #0
 8010326:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010328:	2300      	movs	r3, #0
 801032a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010332:	78bb      	ldrb	r3, [r7, #2]
 8010334:	883a      	ldrh	r2, [r7, #0]
 8010336:	78f9      	ldrb	r1, [r7, #3]
 8010338:	f7f5 ff3b 	bl	80061b2 <HAL_PCD_EP_Open>
 801033c:	4603      	mov	r3, r0
 801033e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010340:	7bfb      	ldrb	r3, [r7, #15]
 8010342:	4618      	mov	r0, r3
 8010344:	f000 f91c 	bl	8010580 <USBD_Get_USB_Status>
 8010348:	4603      	mov	r3, r0
 801034a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801034c:	7bbb      	ldrb	r3, [r7, #14]
}
 801034e:	4618      	mov	r0, r3
 8010350:	3710      	adds	r7, #16
 8010352:	46bd      	mov	sp, r7
 8010354:	bd80      	pop	{r7, pc}

08010356 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010356:	b580      	push	{r7, lr}
 8010358:	b084      	sub	sp, #16
 801035a:	af00      	add	r7, sp, #0
 801035c:	6078      	str	r0, [r7, #4]
 801035e:	460b      	mov	r3, r1
 8010360:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010362:	2300      	movs	r3, #0
 8010364:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010366:	2300      	movs	r3, #0
 8010368:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010370:	78fa      	ldrb	r2, [r7, #3]
 8010372:	4611      	mov	r1, r2
 8010374:	4618      	mov	r0, r3
 8010376:	f7f5 ff86 	bl	8006286 <HAL_PCD_EP_Close>
 801037a:	4603      	mov	r3, r0
 801037c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801037e:	7bfb      	ldrb	r3, [r7, #15]
 8010380:	4618      	mov	r0, r3
 8010382:	f000 f8fd 	bl	8010580 <USBD_Get_USB_Status>
 8010386:	4603      	mov	r3, r0
 8010388:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801038a:	7bbb      	ldrb	r3, [r7, #14]
}
 801038c:	4618      	mov	r0, r3
 801038e:	3710      	adds	r7, #16
 8010390:	46bd      	mov	sp, r7
 8010392:	bd80      	pop	{r7, pc}

08010394 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b084      	sub	sp, #16
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
 801039c:	460b      	mov	r3, r1
 801039e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103a0:	2300      	movs	r3, #0
 80103a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103a4:	2300      	movs	r3, #0
 80103a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80103ae:	78fa      	ldrb	r2, [r7, #3]
 80103b0:	4611      	mov	r1, r2
 80103b2:	4618      	mov	r0, r3
 80103b4:	f7f6 f83e 	bl	8006434 <HAL_PCD_EP_SetStall>
 80103b8:	4603      	mov	r3, r0
 80103ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103bc:	7bfb      	ldrb	r3, [r7, #15]
 80103be:	4618      	mov	r0, r3
 80103c0:	f000 f8de 	bl	8010580 <USBD_Get_USB_Status>
 80103c4:	4603      	mov	r3, r0
 80103c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3710      	adds	r7, #16
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}

080103d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103d2:	b580      	push	{r7, lr}
 80103d4:	b084      	sub	sp, #16
 80103d6:	af00      	add	r7, sp, #0
 80103d8:	6078      	str	r0, [r7, #4]
 80103da:	460b      	mov	r3, r1
 80103dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103de:	2300      	movs	r3, #0
 80103e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103e2:	2300      	movs	r3, #0
 80103e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80103ec:	78fa      	ldrb	r2, [r7, #3]
 80103ee:	4611      	mov	r1, r2
 80103f0:	4618      	mov	r0, r3
 80103f2:	f7f6 f882 	bl	80064fa <HAL_PCD_EP_ClrStall>
 80103f6:	4603      	mov	r3, r0
 80103f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103fa:	7bfb      	ldrb	r3, [r7, #15]
 80103fc:	4618      	mov	r0, r3
 80103fe:	f000 f8bf 	bl	8010580 <USBD_Get_USB_Status>
 8010402:	4603      	mov	r3, r0
 8010404:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010406:	7bbb      	ldrb	r3, [r7, #14]
}
 8010408:	4618      	mov	r0, r3
 801040a:	3710      	adds	r7, #16
 801040c:	46bd      	mov	sp, r7
 801040e:	bd80      	pop	{r7, pc}

08010410 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010410:	b480      	push	{r7}
 8010412:	b085      	sub	sp, #20
 8010414:	af00      	add	r7, sp, #0
 8010416:	6078      	str	r0, [r7, #4]
 8010418:	460b      	mov	r3, r1
 801041a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010422:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010424:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010428:	2b00      	cmp	r3, #0
 801042a:	da0b      	bge.n	8010444 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801042c:	78fb      	ldrb	r3, [r7, #3]
 801042e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010432:	68f9      	ldr	r1, [r7, #12]
 8010434:	4613      	mov	r3, r2
 8010436:	00db      	lsls	r3, r3, #3
 8010438:	4413      	add	r3, r2
 801043a:	009b      	lsls	r3, r3, #2
 801043c:	440b      	add	r3, r1
 801043e:	3316      	adds	r3, #22
 8010440:	781b      	ldrb	r3, [r3, #0]
 8010442:	e00b      	b.n	801045c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010444:	78fb      	ldrb	r3, [r7, #3]
 8010446:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801044a:	68f9      	ldr	r1, [r7, #12]
 801044c:	4613      	mov	r3, r2
 801044e:	00db      	lsls	r3, r3, #3
 8010450:	4413      	add	r3, r2
 8010452:	009b      	lsls	r3, r3, #2
 8010454:	440b      	add	r3, r1
 8010456:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801045a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801045c:	4618      	mov	r0, r3
 801045e:	3714      	adds	r7, #20
 8010460:	46bd      	mov	sp, r7
 8010462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010466:	4770      	bx	lr

08010468 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010468:	b580      	push	{r7, lr}
 801046a:	b084      	sub	sp, #16
 801046c:	af00      	add	r7, sp, #0
 801046e:	6078      	str	r0, [r7, #4]
 8010470:	460b      	mov	r3, r1
 8010472:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010474:	2300      	movs	r3, #0
 8010476:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010478:	2300      	movs	r3, #0
 801047a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010482:	78fa      	ldrb	r2, [r7, #3]
 8010484:	4611      	mov	r1, r2
 8010486:	4618      	mov	r0, r3
 8010488:	f7f5 fe6f 	bl	800616a <HAL_PCD_SetAddress>
 801048c:	4603      	mov	r3, r0
 801048e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010490:	7bfb      	ldrb	r3, [r7, #15]
 8010492:	4618      	mov	r0, r3
 8010494:	f000 f874 	bl	8010580 <USBD_Get_USB_Status>
 8010498:	4603      	mov	r3, r0
 801049a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801049c:	7bbb      	ldrb	r3, [r7, #14]
}
 801049e:	4618      	mov	r0, r3
 80104a0:	3710      	adds	r7, #16
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}

080104a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80104a6:	b580      	push	{r7, lr}
 80104a8:	b086      	sub	sp, #24
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	60f8      	str	r0, [r7, #12]
 80104ae:	607a      	str	r2, [r7, #4]
 80104b0:	603b      	str	r3, [r7, #0]
 80104b2:	460b      	mov	r3, r1
 80104b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104b6:	2300      	movs	r3, #0
 80104b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104ba:	2300      	movs	r3, #0
 80104bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80104c4:	7af9      	ldrb	r1, [r7, #11]
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	687a      	ldr	r2, [r7, #4]
 80104ca:	f7f5 ff79 	bl	80063c0 <HAL_PCD_EP_Transmit>
 80104ce:	4603      	mov	r3, r0
 80104d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104d2:	7dfb      	ldrb	r3, [r7, #23]
 80104d4:	4618      	mov	r0, r3
 80104d6:	f000 f853 	bl	8010580 <USBD_Get_USB_Status>
 80104da:	4603      	mov	r3, r0
 80104dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80104de:	7dbb      	ldrb	r3, [r7, #22]
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3718      	adds	r7, #24
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b086      	sub	sp, #24
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	60f8      	str	r0, [r7, #12]
 80104f0:	607a      	str	r2, [r7, #4]
 80104f2:	603b      	str	r3, [r7, #0]
 80104f4:	460b      	mov	r3, r1
 80104f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104f8:	2300      	movs	r3, #0
 80104fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104fc:	2300      	movs	r3, #0
 80104fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010506:	7af9      	ldrb	r1, [r7, #11]
 8010508:	683b      	ldr	r3, [r7, #0]
 801050a:	687a      	ldr	r2, [r7, #4]
 801050c:	f7f5 ff05 	bl	800631a <HAL_PCD_EP_Receive>
 8010510:	4603      	mov	r3, r0
 8010512:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010514:	7dfb      	ldrb	r3, [r7, #23]
 8010516:	4618      	mov	r0, r3
 8010518:	f000 f832 	bl	8010580 <USBD_Get_USB_Status>
 801051c:	4603      	mov	r3, r0
 801051e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010520:	7dbb      	ldrb	r3, [r7, #22]
}
 8010522:	4618      	mov	r0, r3
 8010524:	3718      	adds	r7, #24
 8010526:	46bd      	mov	sp, r7
 8010528:	bd80      	pop	{r7, pc}

0801052a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801052a:	b580      	push	{r7, lr}
 801052c:	b082      	sub	sp, #8
 801052e:	af00      	add	r7, sp, #0
 8010530:	6078      	str	r0, [r7, #4]
 8010532:	460b      	mov	r3, r1
 8010534:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801053c:	78fa      	ldrb	r2, [r7, #3]
 801053e:	4611      	mov	r1, r2
 8010540:	4618      	mov	r0, r3
 8010542:	f7f5 ff25 	bl	8006390 <HAL_PCD_EP_GetRxCount>
 8010546:	4603      	mov	r3, r0
}
 8010548:	4618      	mov	r0, r3
 801054a:	3708      	adds	r7, #8
 801054c:	46bd      	mov	sp, r7
 801054e:	bd80      	pop	{r7, pc}

08010550 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010550:	b480      	push	{r7}
 8010552:	b083      	sub	sp, #12
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010558:	4b03      	ldr	r3, [pc, #12]	@ (8010568 <USBD_static_malloc+0x18>)
}
 801055a:	4618      	mov	r0, r3
 801055c:	370c      	adds	r7, #12
 801055e:	46bd      	mov	sp, r7
 8010560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010564:	4770      	bx	lr
 8010566:	bf00      	nop
 8010568:	240010c0 	.word	0x240010c0

0801056c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801056c:	b480      	push	{r7}
 801056e:	b083      	sub	sp, #12
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8010574:	bf00      	nop
 8010576:	370c      	adds	r7, #12
 8010578:	46bd      	mov	sp, r7
 801057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057e:	4770      	bx	lr

08010580 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010580:	b480      	push	{r7}
 8010582:	b085      	sub	sp, #20
 8010584:	af00      	add	r7, sp, #0
 8010586:	4603      	mov	r3, r0
 8010588:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801058a:	2300      	movs	r3, #0
 801058c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801058e:	79fb      	ldrb	r3, [r7, #7]
 8010590:	2b03      	cmp	r3, #3
 8010592:	d817      	bhi.n	80105c4 <USBD_Get_USB_Status+0x44>
 8010594:	a201      	add	r2, pc, #4	@ (adr r2, 801059c <USBD_Get_USB_Status+0x1c>)
 8010596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801059a:	bf00      	nop
 801059c:	080105ad 	.word	0x080105ad
 80105a0:	080105b3 	.word	0x080105b3
 80105a4:	080105b9 	.word	0x080105b9
 80105a8:	080105bf 	.word	0x080105bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80105ac:	2300      	movs	r3, #0
 80105ae:	73fb      	strb	r3, [r7, #15]
    break;
 80105b0:	e00b      	b.n	80105ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80105b2:	2303      	movs	r3, #3
 80105b4:	73fb      	strb	r3, [r7, #15]
    break;
 80105b6:	e008      	b.n	80105ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80105b8:	2301      	movs	r3, #1
 80105ba:	73fb      	strb	r3, [r7, #15]
    break;
 80105bc:	e005      	b.n	80105ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80105be:	2303      	movs	r3, #3
 80105c0:	73fb      	strb	r3, [r7, #15]
    break;
 80105c2:	e002      	b.n	80105ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80105c4:	2303      	movs	r3, #3
 80105c6:	73fb      	strb	r3, [r7, #15]
    break;
 80105c8:	bf00      	nop
  }
  return usb_status;
 80105ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80105cc:	4618      	mov	r0, r3
 80105ce:	3714      	adds	r7, #20
 80105d0:	46bd      	mov	sp, r7
 80105d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d6:	4770      	bx	lr

080105d8 <std>:
 80105d8:	2300      	movs	r3, #0
 80105da:	b510      	push	{r4, lr}
 80105dc:	4604      	mov	r4, r0
 80105de:	e9c0 3300 	strd	r3, r3, [r0]
 80105e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80105e6:	6083      	str	r3, [r0, #8]
 80105e8:	8181      	strh	r1, [r0, #12]
 80105ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80105ec:	81c2      	strh	r2, [r0, #14]
 80105ee:	6183      	str	r3, [r0, #24]
 80105f0:	4619      	mov	r1, r3
 80105f2:	2208      	movs	r2, #8
 80105f4:	305c      	adds	r0, #92	@ 0x5c
 80105f6:	f000 f906 	bl	8010806 <memset>
 80105fa:	4b0d      	ldr	r3, [pc, #52]	@ (8010630 <std+0x58>)
 80105fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80105fe:	4b0d      	ldr	r3, [pc, #52]	@ (8010634 <std+0x5c>)
 8010600:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010602:	4b0d      	ldr	r3, [pc, #52]	@ (8010638 <std+0x60>)
 8010604:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010606:	4b0d      	ldr	r3, [pc, #52]	@ (801063c <std+0x64>)
 8010608:	6323      	str	r3, [r4, #48]	@ 0x30
 801060a:	4b0d      	ldr	r3, [pc, #52]	@ (8010640 <std+0x68>)
 801060c:	6224      	str	r4, [r4, #32]
 801060e:	429c      	cmp	r4, r3
 8010610:	d006      	beq.n	8010620 <std+0x48>
 8010612:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010616:	4294      	cmp	r4, r2
 8010618:	d002      	beq.n	8010620 <std+0x48>
 801061a:	33d0      	adds	r3, #208	@ 0xd0
 801061c:	429c      	cmp	r4, r3
 801061e:	d105      	bne.n	801062c <std+0x54>
 8010620:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010628:	f000 b966 	b.w	80108f8 <__retarget_lock_init_recursive>
 801062c:	bd10      	pop	{r4, pc}
 801062e:	bf00      	nop
 8010630:	08010781 	.word	0x08010781
 8010634:	080107a3 	.word	0x080107a3
 8010638:	080107db 	.word	0x080107db
 801063c:	080107ff 	.word	0x080107ff
 8010640:	240012e0 	.word	0x240012e0

08010644 <stdio_exit_handler>:
 8010644:	4a02      	ldr	r2, [pc, #8]	@ (8010650 <stdio_exit_handler+0xc>)
 8010646:	4903      	ldr	r1, [pc, #12]	@ (8010654 <stdio_exit_handler+0x10>)
 8010648:	4803      	ldr	r0, [pc, #12]	@ (8010658 <stdio_exit_handler+0x14>)
 801064a:	f000 b869 	b.w	8010720 <_fwalk_sglue>
 801064e:	bf00      	nop
 8010650:	2400010c 	.word	0x2400010c
 8010654:	080111b1 	.word	0x080111b1
 8010658:	2400011c 	.word	0x2400011c

0801065c <cleanup_stdio>:
 801065c:	6841      	ldr	r1, [r0, #4]
 801065e:	4b0c      	ldr	r3, [pc, #48]	@ (8010690 <cleanup_stdio+0x34>)
 8010660:	4299      	cmp	r1, r3
 8010662:	b510      	push	{r4, lr}
 8010664:	4604      	mov	r4, r0
 8010666:	d001      	beq.n	801066c <cleanup_stdio+0x10>
 8010668:	f000 fda2 	bl	80111b0 <_fflush_r>
 801066c:	68a1      	ldr	r1, [r4, #8]
 801066e:	4b09      	ldr	r3, [pc, #36]	@ (8010694 <cleanup_stdio+0x38>)
 8010670:	4299      	cmp	r1, r3
 8010672:	d002      	beq.n	801067a <cleanup_stdio+0x1e>
 8010674:	4620      	mov	r0, r4
 8010676:	f000 fd9b 	bl	80111b0 <_fflush_r>
 801067a:	68e1      	ldr	r1, [r4, #12]
 801067c:	4b06      	ldr	r3, [pc, #24]	@ (8010698 <cleanup_stdio+0x3c>)
 801067e:	4299      	cmp	r1, r3
 8010680:	d004      	beq.n	801068c <cleanup_stdio+0x30>
 8010682:	4620      	mov	r0, r4
 8010684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010688:	f000 bd92 	b.w	80111b0 <_fflush_r>
 801068c:	bd10      	pop	{r4, pc}
 801068e:	bf00      	nop
 8010690:	240012e0 	.word	0x240012e0
 8010694:	24001348 	.word	0x24001348
 8010698:	240013b0 	.word	0x240013b0

0801069c <global_stdio_init.part.0>:
 801069c:	b510      	push	{r4, lr}
 801069e:	4b0b      	ldr	r3, [pc, #44]	@ (80106cc <global_stdio_init.part.0+0x30>)
 80106a0:	4c0b      	ldr	r4, [pc, #44]	@ (80106d0 <global_stdio_init.part.0+0x34>)
 80106a2:	4a0c      	ldr	r2, [pc, #48]	@ (80106d4 <global_stdio_init.part.0+0x38>)
 80106a4:	601a      	str	r2, [r3, #0]
 80106a6:	4620      	mov	r0, r4
 80106a8:	2200      	movs	r2, #0
 80106aa:	2104      	movs	r1, #4
 80106ac:	f7ff ff94 	bl	80105d8 <std>
 80106b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80106b4:	2201      	movs	r2, #1
 80106b6:	2109      	movs	r1, #9
 80106b8:	f7ff ff8e 	bl	80105d8 <std>
 80106bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80106c0:	2202      	movs	r2, #2
 80106c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80106c6:	2112      	movs	r1, #18
 80106c8:	f7ff bf86 	b.w	80105d8 <std>
 80106cc:	24001418 	.word	0x24001418
 80106d0:	240012e0 	.word	0x240012e0
 80106d4:	08010645 	.word	0x08010645

080106d8 <__sfp_lock_acquire>:
 80106d8:	4801      	ldr	r0, [pc, #4]	@ (80106e0 <__sfp_lock_acquire+0x8>)
 80106da:	f000 b90e 	b.w	80108fa <__retarget_lock_acquire_recursive>
 80106de:	bf00      	nop
 80106e0:	24001421 	.word	0x24001421

080106e4 <__sfp_lock_release>:
 80106e4:	4801      	ldr	r0, [pc, #4]	@ (80106ec <__sfp_lock_release+0x8>)
 80106e6:	f000 b909 	b.w	80108fc <__retarget_lock_release_recursive>
 80106ea:	bf00      	nop
 80106ec:	24001421 	.word	0x24001421

080106f0 <__sinit>:
 80106f0:	b510      	push	{r4, lr}
 80106f2:	4604      	mov	r4, r0
 80106f4:	f7ff fff0 	bl	80106d8 <__sfp_lock_acquire>
 80106f8:	6a23      	ldr	r3, [r4, #32]
 80106fa:	b11b      	cbz	r3, 8010704 <__sinit+0x14>
 80106fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010700:	f7ff bff0 	b.w	80106e4 <__sfp_lock_release>
 8010704:	4b04      	ldr	r3, [pc, #16]	@ (8010718 <__sinit+0x28>)
 8010706:	6223      	str	r3, [r4, #32]
 8010708:	4b04      	ldr	r3, [pc, #16]	@ (801071c <__sinit+0x2c>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d1f5      	bne.n	80106fc <__sinit+0xc>
 8010710:	f7ff ffc4 	bl	801069c <global_stdio_init.part.0>
 8010714:	e7f2      	b.n	80106fc <__sinit+0xc>
 8010716:	bf00      	nop
 8010718:	0801065d 	.word	0x0801065d
 801071c:	24001418 	.word	0x24001418

08010720 <_fwalk_sglue>:
 8010720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010724:	4607      	mov	r7, r0
 8010726:	4688      	mov	r8, r1
 8010728:	4614      	mov	r4, r2
 801072a:	2600      	movs	r6, #0
 801072c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010730:	f1b9 0901 	subs.w	r9, r9, #1
 8010734:	d505      	bpl.n	8010742 <_fwalk_sglue+0x22>
 8010736:	6824      	ldr	r4, [r4, #0]
 8010738:	2c00      	cmp	r4, #0
 801073a:	d1f7      	bne.n	801072c <_fwalk_sglue+0xc>
 801073c:	4630      	mov	r0, r6
 801073e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010742:	89ab      	ldrh	r3, [r5, #12]
 8010744:	2b01      	cmp	r3, #1
 8010746:	d907      	bls.n	8010758 <_fwalk_sglue+0x38>
 8010748:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801074c:	3301      	adds	r3, #1
 801074e:	d003      	beq.n	8010758 <_fwalk_sglue+0x38>
 8010750:	4629      	mov	r1, r5
 8010752:	4638      	mov	r0, r7
 8010754:	47c0      	blx	r8
 8010756:	4306      	orrs	r6, r0
 8010758:	3568      	adds	r5, #104	@ 0x68
 801075a:	e7e9      	b.n	8010730 <_fwalk_sglue+0x10>

0801075c <iprintf>:
 801075c:	b40f      	push	{r0, r1, r2, r3}
 801075e:	b507      	push	{r0, r1, r2, lr}
 8010760:	4906      	ldr	r1, [pc, #24]	@ (801077c <iprintf+0x20>)
 8010762:	ab04      	add	r3, sp, #16
 8010764:	6808      	ldr	r0, [r1, #0]
 8010766:	f853 2b04 	ldr.w	r2, [r3], #4
 801076a:	6881      	ldr	r1, [r0, #8]
 801076c:	9301      	str	r3, [sp, #4]
 801076e:	f000 f9f7 	bl	8010b60 <_vfiprintf_r>
 8010772:	b003      	add	sp, #12
 8010774:	f85d eb04 	ldr.w	lr, [sp], #4
 8010778:	b004      	add	sp, #16
 801077a:	4770      	bx	lr
 801077c:	24000118 	.word	0x24000118

08010780 <__sread>:
 8010780:	b510      	push	{r4, lr}
 8010782:	460c      	mov	r4, r1
 8010784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010788:	f000 f868 	bl	801085c <_read_r>
 801078c:	2800      	cmp	r0, #0
 801078e:	bfab      	itete	ge
 8010790:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010792:	89a3      	ldrhlt	r3, [r4, #12]
 8010794:	181b      	addge	r3, r3, r0
 8010796:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801079a:	bfac      	ite	ge
 801079c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801079e:	81a3      	strhlt	r3, [r4, #12]
 80107a0:	bd10      	pop	{r4, pc}

080107a2 <__swrite>:
 80107a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107a6:	461f      	mov	r7, r3
 80107a8:	898b      	ldrh	r3, [r1, #12]
 80107aa:	05db      	lsls	r3, r3, #23
 80107ac:	4605      	mov	r5, r0
 80107ae:	460c      	mov	r4, r1
 80107b0:	4616      	mov	r6, r2
 80107b2:	d505      	bpl.n	80107c0 <__swrite+0x1e>
 80107b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107b8:	2302      	movs	r3, #2
 80107ba:	2200      	movs	r2, #0
 80107bc:	f000 f83c 	bl	8010838 <_lseek_r>
 80107c0:	89a3      	ldrh	r3, [r4, #12]
 80107c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80107c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80107ca:	81a3      	strh	r3, [r4, #12]
 80107cc:	4632      	mov	r2, r6
 80107ce:	463b      	mov	r3, r7
 80107d0:	4628      	mov	r0, r5
 80107d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80107d6:	f000 b853 	b.w	8010880 <_write_r>

080107da <__sseek>:
 80107da:	b510      	push	{r4, lr}
 80107dc:	460c      	mov	r4, r1
 80107de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80107e2:	f000 f829 	bl	8010838 <_lseek_r>
 80107e6:	1c43      	adds	r3, r0, #1
 80107e8:	89a3      	ldrh	r3, [r4, #12]
 80107ea:	bf15      	itete	ne
 80107ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80107ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80107f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80107f6:	81a3      	strheq	r3, [r4, #12]
 80107f8:	bf18      	it	ne
 80107fa:	81a3      	strhne	r3, [r4, #12]
 80107fc:	bd10      	pop	{r4, pc}

080107fe <__sclose>:
 80107fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010802:	f000 b809 	b.w	8010818 <_close_r>

08010806 <memset>:
 8010806:	4402      	add	r2, r0
 8010808:	4603      	mov	r3, r0
 801080a:	4293      	cmp	r3, r2
 801080c:	d100      	bne.n	8010810 <memset+0xa>
 801080e:	4770      	bx	lr
 8010810:	f803 1b01 	strb.w	r1, [r3], #1
 8010814:	e7f9      	b.n	801080a <memset+0x4>
	...

08010818 <_close_r>:
 8010818:	b538      	push	{r3, r4, r5, lr}
 801081a:	4d06      	ldr	r5, [pc, #24]	@ (8010834 <_close_r+0x1c>)
 801081c:	2300      	movs	r3, #0
 801081e:	4604      	mov	r4, r0
 8010820:	4608      	mov	r0, r1
 8010822:	602b      	str	r3, [r5, #0]
 8010824:	f7f1 fbd9 	bl	8001fda <_close>
 8010828:	1c43      	adds	r3, r0, #1
 801082a:	d102      	bne.n	8010832 <_close_r+0x1a>
 801082c:	682b      	ldr	r3, [r5, #0]
 801082e:	b103      	cbz	r3, 8010832 <_close_r+0x1a>
 8010830:	6023      	str	r3, [r4, #0]
 8010832:	bd38      	pop	{r3, r4, r5, pc}
 8010834:	2400141c 	.word	0x2400141c

08010838 <_lseek_r>:
 8010838:	b538      	push	{r3, r4, r5, lr}
 801083a:	4d07      	ldr	r5, [pc, #28]	@ (8010858 <_lseek_r+0x20>)
 801083c:	4604      	mov	r4, r0
 801083e:	4608      	mov	r0, r1
 8010840:	4611      	mov	r1, r2
 8010842:	2200      	movs	r2, #0
 8010844:	602a      	str	r2, [r5, #0]
 8010846:	461a      	mov	r2, r3
 8010848:	f7f1 fbee 	bl	8002028 <_lseek>
 801084c:	1c43      	adds	r3, r0, #1
 801084e:	d102      	bne.n	8010856 <_lseek_r+0x1e>
 8010850:	682b      	ldr	r3, [r5, #0]
 8010852:	b103      	cbz	r3, 8010856 <_lseek_r+0x1e>
 8010854:	6023      	str	r3, [r4, #0]
 8010856:	bd38      	pop	{r3, r4, r5, pc}
 8010858:	2400141c 	.word	0x2400141c

0801085c <_read_r>:
 801085c:	b538      	push	{r3, r4, r5, lr}
 801085e:	4d07      	ldr	r5, [pc, #28]	@ (801087c <_read_r+0x20>)
 8010860:	4604      	mov	r4, r0
 8010862:	4608      	mov	r0, r1
 8010864:	4611      	mov	r1, r2
 8010866:	2200      	movs	r2, #0
 8010868:	602a      	str	r2, [r5, #0]
 801086a:	461a      	mov	r2, r3
 801086c:	f7f1 fb7c 	bl	8001f68 <_read>
 8010870:	1c43      	adds	r3, r0, #1
 8010872:	d102      	bne.n	801087a <_read_r+0x1e>
 8010874:	682b      	ldr	r3, [r5, #0]
 8010876:	b103      	cbz	r3, 801087a <_read_r+0x1e>
 8010878:	6023      	str	r3, [r4, #0]
 801087a:	bd38      	pop	{r3, r4, r5, pc}
 801087c:	2400141c 	.word	0x2400141c

08010880 <_write_r>:
 8010880:	b538      	push	{r3, r4, r5, lr}
 8010882:	4d07      	ldr	r5, [pc, #28]	@ (80108a0 <_write_r+0x20>)
 8010884:	4604      	mov	r4, r0
 8010886:	4608      	mov	r0, r1
 8010888:	4611      	mov	r1, r2
 801088a:	2200      	movs	r2, #0
 801088c:	602a      	str	r2, [r5, #0]
 801088e:	461a      	mov	r2, r3
 8010890:	f7f1 fb87 	bl	8001fa2 <_write>
 8010894:	1c43      	adds	r3, r0, #1
 8010896:	d102      	bne.n	801089e <_write_r+0x1e>
 8010898:	682b      	ldr	r3, [r5, #0]
 801089a:	b103      	cbz	r3, 801089e <_write_r+0x1e>
 801089c:	6023      	str	r3, [r4, #0]
 801089e:	bd38      	pop	{r3, r4, r5, pc}
 80108a0:	2400141c 	.word	0x2400141c

080108a4 <__errno>:
 80108a4:	4b01      	ldr	r3, [pc, #4]	@ (80108ac <__errno+0x8>)
 80108a6:	6818      	ldr	r0, [r3, #0]
 80108a8:	4770      	bx	lr
 80108aa:	bf00      	nop
 80108ac:	24000118 	.word	0x24000118

080108b0 <__libc_init_array>:
 80108b0:	b570      	push	{r4, r5, r6, lr}
 80108b2:	4d0d      	ldr	r5, [pc, #52]	@ (80108e8 <__libc_init_array+0x38>)
 80108b4:	4c0d      	ldr	r4, [pc, #52]	@ (80108ec <__libc_init_array+0x3c>)
 80108b6:	1b64      	subs	r4, r4, r5
 80108b8:	10a4      	asrs	r4, r4, #2
 80108ba:	2600      	movs	r6, #0
 80108bc:	42a6      	cmp	r6, r4
 80108be:	d109      	bne.n	80108d4 <__libc_init_array+0x24>
 80108c0:	4d0b      	ldr	r5, [pc, #44]	@ (80108f0 <__libc_init_array+0x40>)
 80108c2:	4c0c      	ldr	r4, [pc, #48]	@ (80108f4 <__libc_init_array+0x44>)
 80108c4:	f000 fdc4 	bl	8011450 <_init>
 80108c8:	1b64      	subs	r4, r4, r5
 80108ca:	10a4      	asrs	r4, r4, #2
 80108cc:	2600      	movs	r6, #0
 80108ce:	42a6      	cmp	r6, r4
 80108d0:	d105      	bne.n	80108de <__libc_init_array+0x2e>
 80108d2:	bd70      	pop	{r4, r5, r6, pc}
 80108d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80108d8:	4798      	blx	r3
 80108da:	3601      	adds	r6, #1
 80108dc:	e7ee      	b.n	80108bc <__libc_init_array+0xc>
 80108de:	f855 3b04 	ldr.w	r3, [r5], #4
 80108e2:	4798      	blx	r3
 80108e4:	3601      	adds	r6, #1
 80108e6:	e7f2      	b.n	80108ce <__libc_init_array+0x1e>
 80108e8:	08011580 	.word	0x08011580
 80108ec:	08011580 	.word	0x08011580
 80108f0:	08011580 	.word	0x08011580
 80108f4:	08011584 	.word	0x08011584

080108f8 <__retarget_lock_init_recursive>:
 80108f8:	4770      	bx	lr

080108fa <__retarget_lock_acquire_recursive>:
 80108fa:	4770      	bx	lr

080108fc <__retarget_lock_release_recursive>:
 80108fc:	4770      	bx	lr

080108fe <memcpy>:
 80108fe:	440a      	add	r2, r1
 8010900:	4291      	cmp	r1, r2
 8010902:	f100 33ff 	add.w	r3, r0, #4294967295
 8010906:	d100      	bne.n	801090a <memcpy+0xc>
 8010908:	4770      	bx	lr
 801090a:	b510      	push	{r4, lr}
 801090c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010910:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010914:	4291      	cmp	r1, r2
 8010916:	d1f9      	bne.n	801090c <memcpy+0xe>
 8010918:	bd10      	pop	{r4, pc}
	...

0801091c <_free_r>:
 801091c:	b538      	push	{r3, r4, r5, lr}
 801091e:	4605      	mov	r5, r0
 8010920:	2900      	cmp	r1, #0
 8010922:	d041      	beq.n	80109a8 <_free_r+0x8c>
 8010924:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010928:	1f0c      	subs	r4, r1, #4
 801092a:	2b00      	cmp	r3, #0
 801092c:	bfb8      	it	lt
 801092e:	18e4      	addlt	r4, r4, r3
 8010930:	f000 f8e0 	bl	8010af4 <__malloc_lock>
 8010934:	4a1d      	ldr	r2, [pc, #116]	@ (80109ac <_free_r+0x90>)
 8010936:	6813      	ldr	r3, [r2, #0]
 8010938:	b933      	cbnz	r3, 8010948 <_free_r+0x2c>
 801093a:	6063      	str	r3, [r4, #4]
 801093c:	6014      	str	r4, [r2, #0]
 801093e:	4628      	mov	r0, r5
 8010940:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010944:	f000 b8dc 	b.w	8010b00 <__malloc_unlock>
 8010948:	42a3      	cmp	r3, r4
 801094a:	d908      	bls.n	801095e <_free_r+0x42>
 801094c:	6820      	ldr	r0, [r4, #0]
 801094e:	1821      	adds	r1, r4, r0
 8010950:	428b      	cmp	r3, r1
 8010952:	bf01      	itttt	eq
 8010954:	6819      	ldreq	r1, [r3, #0]
 8010956:	685b      	ldreq	r3, [r3, #4]
 8010958:	1809      	addeq	r1, r1, r0
 801095a:	6021      	streq	r1, [r4, #0]
 801095c:	e7ed      	b.n	801093a <_free_r+0x1e>
 801095e:	461a      	mov	r2, r3
 8010960:	685b      	ldr	r3, [r3, #4]
 8010962:	b10b      	cbz	r3, 8010968 <_free_r+0x4c>
 8010964:	42a3      	cmp	r3, r4
 8010966:	d9fa      	bls.n	801095e <_free_r+0x42>
 8010968:	6811      	ldr	r1, [r2, #0]
 801096a:	1850      	adds	r0, r2, r1
 801096c:	42a0      	cmp	r0, r4
 801096e:	d10b      	bne.n	8010988 <_free_r+0x6c>
 8010970:	6820      	ldr	r0, [r4, #0]
 8010972:	4401      	add	r1, r0
 8010974:	1850      	adds	r0, r2, r1
 8010976:	4283      	cmp	r3, r0
 8010978:	6011      	str	r1, [r2, #0]
 801097a:	d1e0      	bne.n	801093e <_free_r+0x22>
 801097c:	6818      	ldr	r0, [r3, #0]
 801097e:	685b      	ldr	r3, [r3, #4]
 8010980:	6053      	str	r3, [r2, #4]
 8010982:	4408      	add	r0, r1
 8010984:	6010      	str	r0, [r2, #0]
 8010986:	e7da      	b.n	801093e <_free_r+0x22>
 8010988:	d902      	bls.n	8010990 <_free_r+0x74>
 801098a:	230c      	movs	r3, #12
 801098c:	602b      	str	r3, [r5, #0]
 801098e:	e7d6      	b.n	801093e <_free_r+0x22>
 8010990:	6820      	ldr	r0, [r4, #0]
 8010992:	1821      	adds	r1, r4, r0
 8010994:	428b      	cmp	r3, r1
 8010996:	bf04      	itt	eq
 8010998:	6819      	ldreq	r1, [r3, #0]
 801099a:	685b      	ldreq	r3, [r3, #4]
 801099c:	6063      	str	r3, [r4, #4]
 801099e:	bf04      	itt	eq
 80109a0:	1809      	addeq	r1, r1, r0
 80109a2:	6021      	streq	r1, [r4, #0]
 80109a4:	6054      	str	r4, [r2, #4]
 80109a6:	e7ca      	b.n	801093e <_free_r+0x22>
 80109a8:	bd38      	pop	{r3, r4, r5, pc}
 80109aa:	bf00      	nop
 80109ac:	24001428 	.word	0x24001428

080109b0 <sbrk_aligned>:
 80109b0:	b570      	push	{r4, r5, r6, lr}
 80109b2:	4e0f      	ldr	r6, [pc, #60]	@ (80109f0 <sbrk_aligned+0x40>)
 80109b4:	460c      	mov	r4, r1
 80109b6:	6831      	ldr	r1, [r6, #0]
 80109b8:	4605      	mov	r5, r0
 80109ba:	b911      	cbnz	r1, 80109c2 <sbrk_aligned+0x12>
 80109bc:	f000 fcb4 	bl	8011328 <_sbrk_r>
 80109c0:	6030      	str	r0, [r6, #0]
 80109c2:	4621      	mov	r1, r4
 80109c4:	4628      	mov	r0, r5
 80109c6:	f000 fcaf 	bl	8011328 <_sbrk_r>
 80109ca:	1c43      	adds	r3, r0, #1
 80109cc:	d103      	bne.n	80109d6 <sbrk_aligned+0x26>
 80109ce:	f04f 34ff 	mov.w	r4, #4294967295
 80109d2:	4620      	mov	r0, r4
 80109d4:	bd70      	pop	{r4, r5, r6, pc}
 80109d6:	1cc4      	adds	r4, r0, #3
 80109d8:	f024 0403 	bic.w	r4, r4, #3
 80109dc:	42a0      	cmp	r0, r4
 80109de:	d0f8      	beq.n	80109d2 <sbrk_aligned+0x22>
 80109e0:	1a21      	subs	r1, r4, r0
 80109e2:	4628      	mov	r0, r5
 80109e4:	f000 fca0 	bl	8011328 <_sbrk_r>
 80109e8:	3001      	adds	r0, #1
 80109ea:	d1f2      	bne.n	80109d2 <sbrk_aligned+0x22>
 80109ec:	e7ef      	b.n	80109ce <sbrk_aligned+0x1e>
 80109ee:	bf00      	nop
 80109f0:	24001424 	.word	0x24001424

080109f4 <_malloc_r>:
 80109f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109f8:	1ccd      	adds	r5, r1, #3
 80109fa:	f025 0503 	bic.w	r5, r5, #3
 80109fe:	3508      	adds	r5, #8
 8010a00:	2d0c      	cmp	r5, #12
 8010a02:	bf38      	it	cc
 8010a04:	250c      	movcc	r5, #12
 8010a06:	2d00      	cmp	r5, #0
 8010a08:	4606      	mov	r6, r0
 8010a0a:	db01      	blt.n	8010a10 <_malloc_r+0x1c>
 8010a0c:	42a9      	cmp	r1, r5
 8010a0e:	d904      	bls.n	8010a1a <_malloc_r+0x26>
 8010a10:	230c      	movs	r3, #12
 8010a12:	6033      	str	r3, [r6, #0]
 8010a14:	2000      	movs	r0, #0
 8010a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010a1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010af0 <_malloc_r+0xfc>
 8010a1e:	f000 f869 	bl	8010af4 <__malloc_lock>
 8010a22:	f8d8 3000 	ldr.w	r3, [r8]
 8010a26:	461c      	mov	r4, r3
 8010a28:	bb44      	cbnz	r4, 8010a7c <_malloc_r+0x88>
 8010a2a:	4629      	mov	r1, r5
 8010a2c:	4630      	mov	r0, r6
 8010a2e:	f7ff ffbf 	bl	80109b0 <sbrk_aligned>
 8010a32:	1c43      	adds	r3, r0, #1
 8010a34:	4604      	mov	r4, r0
 8010a36:	d158      	bne.n	8010aea <_malloc_r+0xf6>
 8010a38:	f8d8 4000 	ldr.w	r4, [r8]
 8010a3c:	4627      	mov	r7, r4
 8010a3e:	2f00      	cmp	r7, #0
 8010a40:	d143      	bne.n	8010aca <_malloc_r+0xd6>
 8010a42:	2c00      	cmp	r4, #0
 8010a44:	d04b      	beq.n	8010ade <_malloc_r+0xea>
 8010a46:	6823      	ldr	r3, [r4, #0]
 8010a48:	4639      	mov	r1, r7
 8010a4a:	4630      	mov	r0, r6
 8010a4c:	eb04 0903 	add.w	r9, r4, r3
 8010a50:	f000 fc6a 	bl	8011328 <_sbrk_r>
 8010a54:	4581      	cmp	r9, r0
 8010a56:	d142      	bne.n	8010ade <_malloc_r+0xea>
 8010a58:	6821      	ldr	r1, [r4, #0]
 8010a5a:	1a6d      	subs	r5, r5, r1
 8010a5c:	4629      	mov	r1, r5
 8010a5e:	4630      	mov	r0, r6
 8010a60:	f7ff ffa6 	bl	80109b0 <sbrk_aligned>
 8010a64:	3001      	adds	r0, #1
 8010a66:	d03a      	beq.n	8010ade <_malloc_r+0xea>
 8010a68:	6823      	ldr	r3, [r4, #0]
 8010a6a:	442b      	add	r3, r5
 8010a6c:	6023      	str	r3, [r4, #0]
 8010a6e:	f8d8 3000 	ldr.w	r3, [r8]
 8010a72:	685a      	ldr	r2, [r3, #4]
 8010a74:	bb62      	cbnz	r2, 8010ad0 <_malloc_r+0xdc>
 8010a76:	f8c8 7000 	str.w	r7, [r8]
 8010a7a:	e00f      	b.n	8010a9c <_malloc_r+0xa8>
 8010a7c:	6822      	ldr	r2, [r4, #0]
 8010a7e:	1b52      	subs	r2, r2, r5
 8010a80:	d420      	bmi.n	8010ac4 <_malloc_r+0xd0>
 8010a82:	2a0b      	cmp	r2, #11
 8010a84:	d917      	bls.n	8010ab6 <_malloc_r+0xc2>
 8010a86:	1961      	adds	r1, r4, r5
 8010a88:	42a3      	cmp	r3, r4
 8010a8a:	6025      	str	r5, [r4, #0]
 8010a8c:	bf18      	it	ne
 8010a8e:	6059      	strne	r1, [r3, #4]
 8010a90:	6863      	ldr	r3, [r4, #4]
 8010a92:	bf08      	it	eq
 8010a94:	f8c8 1000 	streq.w	r1, [r8]
 8010a98:	5162      	str	r2, [r4, r5]
 8010a9a:	604b      	str	r3, [r1, #4]
 8010a9c:	4630      	mov	r0, r6
 8010a9e:	f000 f82f 	bl	8010b00 <__malloc_unlock>
 8010aa2:	f104 000b 	add.w	r0, r4, #11
 8010aa6:	1d23      	adds	r3, r4, #4
 8010aa8:	f020 0007 	bic.w	r0, r0, #7
 8010aac:	1ac2      	subs	r2, r0, r3
 8010aae:	bf1c      	itt	ne
 8010ab0:	1a1b      	subne	r3, r3, r0
 8010ab2:	50a3      	strne	r3, [r4, r2]
 8010ab4:	e7af      	b.n	8010a16 <_malloc_r+0x22>
 8010ab6:	6862      	ldr	r2, [r4, #4]
 8010ab8:	42a3      	cmp	r3, r4
 8010aba:	bf0c      	ite	eq
 8010abc:	f8c8 2000 	streq.w	r2, [r8]
 8010ac0:	605a      	strne	r2, [r3, #4]
 8010ac2:	e7eb      	b.n	8010a9c <_malloc_r+0xa8>
 8010ac4:	4623      	mov	r3, r4
 8010ac6:	6864      	ldr	r4, [r4, #4]
 8010ac8:	e7ae      	b.n	8010a28 <_malloc_r+0x34>
 8010aca:	463c      	mov	r4, r7
 8010acc:	687f      	ldr	r7, [r7, #4]
 8010ace:	e7b6      	b.n	8010a3e <_malloc_r+0x4a>
 8010ad0:	461a      	mov	r2, r3
 8010ad2:	685b      	ldr	r3, [r3, #4]
 8010ad4:	42a3      	cmp	r3, r4
 8010ad6:	d1fb      	bne.n	8010ad0 <_malloc_r+0xdc>
 8010ad8:	2300      	movs	r3, #0
 8010ada:	6053      	str	r3, [r2, #4]
 8010adc:	e7de      	b.n	8010a9c <_malloc_r+0xa8>
 8010ade:	230c      	movs	r3, #12
 8010ae0:	6033      	str	r3, [r6, #0]
 8010ae2:	4630      	mov	r0, r6
 8010ae4:	f000 f80c 	bl	8010b00 <__malloc_unlock>
 8010ae8:	e794      	b.n	8010a14 <_malloc_r+0x20>
 8010aea:	6005      	str	r5, [r0, #0]
 8010aec:	e7d6      	b.n	8010a9c <_malloc_r+0xa8>
 8010aee:	bf00      	nop
 8010af0:	24001428 	.word	0x24001428

08010af4 <__malloc_lock>:
 8010af4:	4801      	ldr	r0, [pc, #4]	@ (8010afc <__malloc_lock+0x8>)
 8010af6:	f7ff bf00 	b.w	80108fa <__retarget_lock_acquire_recursive>
 8010afa:	bf00      	nop
 8010afc:	24001420 	.word	0x24001420

08010b00 <__malloc_unlock>:
 8010b00:	4801      	ldr	r0, [pc, #4]	@ (8010b08 <__malloc_unlock+0x8>)
 8010b02:	f7ff befb 	b.w	80108fc <__retarget_lock_release_recursive>
 8010b06:	bf00      	nop
 8010b08:	24001420 	.word	0x24001420

08010b0c <__sfputc_r>:
 8010b0c:	6893      	ldr	r3, [r2, #8]
 8010b0e:	3b01      	subs	r3, #1
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	b410      	push	{r4}
 8010b14:	6093      	str	r3, [r2, #8]
 8010b16:	da08      	bge.n	8010b2a <__sfputc_r+0x1e>
 8010b18:	6994      	ldr	r4, [r2, #24]
 8010b1a:	42a3      	cmp	r3, r4
 8010b1c:	db01      	blt.n	8010b22 <__sfputc_r+0x16>
 8010b1e:	290a      	cmp	r1, #10
 8010b20:	d103      	bne.n	8010b2a <__sfputc_r+0x1e>
 8010b22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b26:	f000 bb6b 	b.w	8011200 <__swbuf_r>
 8010b2a:	6813      	ldr	r3, [r2, #0]
 8010b2c:	1c58      	adds	r0, r3, #1
 8010b2e:	6010      	str	r0, [r2, #0]
 8010b30:	7019      	strb	r1, [r3, #0]
 8010b32:	4608      	mov	r0, r1
 8010b34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010b38:	4770      	bx	lr

08010b3a <__sfputs_r>:
 8010b3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b3c:	4606      	mov	r6, r0
 8010b3e:	460f      	mov	r7, r1
 8010b40:	4614      	mov	r4, r2
 8010b42:	18d5      	adds	r5, r2, r3
 8010b44:	42ac      	cmp	r4, r5
 8010b46:	d101      	bne.n	8010b4c <__sfputs_r+0x12>
 8010b48:	2000      	movs	r0, #0
 8010b4a:	e007      	b.n	8010b5c <__sfputs_r+0x22>
 8010b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b50:	463a      	mov	r2, r7
 8010b52:	4630      	mov	r0, r6
 8010b54:	f7ff ffda 	bl	8010b0c <__sfputc_r>
 8010b58:	1c43      	adds	r3, r0, #1
 8010b5a:	d1f3      	bne.n	8010b44 <__sfputs_r+0xa>
 8010b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010b60 <_vfiprintf_r>:
 8010b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b64:	460d      	mov	r5, r1
 8010b66:	b09d      	sub	sp, #116	@ 0x74
 8010b68:	4614      	mov	r4, r2
 8010b6a:	4698      	mov	r8, r3
 8010b6c:	4606      	mov	r6, r0
 8010b6e:	b118      	cbz	r0, 8010b78 <_vfiprintf_r+0x18>
 8010b70:	6a03      	ldr	r3, [r0, #32]
 8010b72:	b90b      	cbnz	r3, 8010b78 <_vfiprintf_r+0x18>
 8010b74:	f7ff fdbc 	bl	80106f0 <__sinit>
 8010b78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010b7a:	07d9      	lsls	r1, r3, #31
 8010b7c:	d405      	bmi.n	8010b8a <_vfiprintf_r+0x2a>
 8010b7e:	89ab      	ldrh	r3, [r5, #12]
 8010b80:	059a      	lsls	r2, r3, #22
 8010b82:	d402      	bmi.n	8010b8a <_vfiprintf_r+0x2a>
 8010b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010b86:	f7ff feb8 	bl	80108fa <__retarget_lock_acquire_recursive>
 8010b8a:	89ab      	ldrh	r3, [r5, #12]
 8010b8c:	071b      	lsls	r3, r3, #28
 8010b8e:	d501      	bpl.n	8010b94 <_vfiprintf_r+0x34>
 8010b90:	692b      	ldr	r3, [r5, #16]
 8010b92:	b99b      	cbnz	r3, 8010bbc <_vfiprintf_r+0x5c>
 8010b94:	4629      	mov	r1, r5
 8010b96:	4630      	mov	r0, r6
 8010b98:	f000 fb70 	bl	801127c <__swsetup_r>
 8010b9c:	b170      	cbz	r0, 8010bbc <_vfiprintf_r+0x5c>
 8010b9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010ba0:	07dc      	lsls	r4, r3, #31
 8010ba2:	d504      	bpl.n	8010bae <_vfiprintf_r+0x4e>
 8010ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8010ba8:	b01d      	add	sp, #116	@ 0x74
 8010baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010bae:	89ab      	ldrh	r3, [r5, #12]
 8010bb0:	0598      	lsls	r0, r3, #22
 8010bb2:	d4f7      	bmi.n	8010ba4 <_vfiprintf_r+0x44>
 8010bb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010bb6:	f7ff fea1 	bl	80108fc <__retarget_lock_release_recursive>
 8010bba:	e7f3      	b.n	8010ba4 <_vfiprintf_r+0x44>
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8010bc0:	2320      	movs	r3, #32
 8010bc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010bc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8010bca:	2330      	movs	r3, #48	@ 0x30
 8010bcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010d7c <_vfiprintf_r+0x21c>
 8010bd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010bd4:	f04f 0901 	mov.w	r9, #1
 8010bd8:	4623      	mov	r3, r4
 8010bda:	469a      	mov	sl, r3
 8010bdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010be0:	b10a      	cbz	r2, 8010be6 <_vfiprintf_r+0x86>
 8010be2:	2a25      	cmp	r2, #37	@ 0x25
 8010be4:	d1f9      	bne.n	8010bda <_vfiprintf_r+0x7a>
 8010be6:	ebba 0b04 	subs.w	fp, sl, r4
 8010bea:	d00b      	beq.n	8010c04 <_vfiprintf_r+0xa4>
 8010bec:	465b      	mov	r3, fp
 8010bee:	4622      	mov	r2, r4
 8010bf0:	4629      	mov	r1, r5
 8010bf2:	4630      	mov	r0, r6
 8010bf4:	f7ff ffa1 	bl	8010b3a <__sfputs_r>
 8010bf8:	3001      	adds	r0, #1
 8010bfa:	f000 80a7 	beq.w	8010d4c <_vfiprintf_r+0x1ec>
 8010bfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c00:	445a      	add	r2, fp
 8010c02:	9209      	str	r2, [sp, #36]	@ 0x24
 8010c04:	f89a 3000 	ldrb.w	r3, [sl]
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	f000 809f 	beq.w	8010d4c <_vfiprintf_r+0x1ec>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	f04f 32ff 	mov.w	r2, #4294967295
 8010c14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010c18:	f10a 0a01 	add.w	sl, sl, #1
 8010c1c:	9304      	str	r3, [sp, #16]
 8010c1e:	9307      	str	r3, [sp, #28]
 8010c20:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010c24:	931a      	str	r3, [sp, #104]	@ 0x68
 8010c26:	4654      	mov	r4, sl
 8010c28:	2205      	movs	r2, #5
 8010c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010c2e:	4853      	ldr	r0, [pc, #332]	@ (8010d7c <_vfiprintf_r+0x21c>)
 8010c30:	f7ef fb6e 	bl	8000310 <memchr>
 8010c34:	9a04      	ldr	r2, [sp, #16]
 8010c36:	b9d8      	cbnz	r0, 8010c70 <_vfiprintf_r+0x110>
 8010c38:	06d1      	lsls	r1, r2, #27
 8010c3a:	bf44      	itt	mi
 8010c3c:	2320      	movmi	r3, #32
 8010c3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c42:	0713      	lsls	r3, r2, #28
 8010c44:	bf44      	itt	mi
 8010c46:	232b      	movmi	r3, #43	@ 0x2b
 8010c48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010c4c:	f89a 3000 	ldrb.w	r3, [sl]
 8010c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8010c52:	d015      	beq.n	8010c80 <_vfiprintf_r+0x120>
 8010c54:	9a07      	ldr	r2, [sp, #28]
 8010c56:	4654      	mov	r4, sl
 8010c58:	2000      	movs	r0, #0
 8010c5a:	f04f 0c0a 	mov.w	ip, #10
 8010c5e:	4621      	mov	r1, r4
 8010c60:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010c64:	3b30      	subs	r3, #48	@ 0x30
 8010c66:	2b09      	cmp	r3, #9
 8010c68:	d94b      	bls.n	8010d02 <_vfiprintf_r+0x1a2>
 8010c6a:	b1b0      	cbz	r0, 8010c9a <_vfiprintf_r+0x13a>
 8010c6c:	9207      	str	r2, [sp, #28]
 8010c6e:	e014      	b.n	8010c9a <_vfiprintf_r+0x13a>
 8010c70:	eba0 0308 	sub.w	r3, r0, r8
 8010c74:	fa09 f303 	lsl.w	r3, r9, r3
 8010c78:	4313      	orrs	r3, r2
 8010c7a:	9304      	str	r3, [sp, #16]
 8010c7c:	46a2      	mov	sl, r4
 8010c7e:	e7d2      	b.n	8010c26 <_vfiprintf_r+0xc6>
 8010c80:	9b03      	ldr	r3, [sp, #12]
 8010c82:	1d19      	adds	r1, r3, #4
 8010c84:	681b      	ldr	r3, [r3, #0]
 8010c86:	9103      	str	r1, [sp, #12]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	bfbb      	ittet	lt
 8010c8c:	425b      	neglt	r3, r3
 8010c8e:	f042 0202 	orrlt.w	r2, r2, #2
 8010c92:	9307      	strge	r3, [sp, #28]
 8010c94:	9307      	strlt	r3, [sp, #28]
 8010c96:	bfb8      	it	lt
 8010c98:	9204      	strlt	r2, [sp, #16]
 8010c9a:	7823      	ldrb	r3, [r4, #0]
 8010c9c:	2b2e      	cmp	r3, #46	@ 0x2e
 8010c9e:	d10a      	bne.n	8010cb6 <_vfiprintf_r+0x156>
 8010ca0:	7863      	ldrb	r3, [r4, #1]
 8010ca2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ca4:	d132      	bne.n	8010d0c <_vfiprintf_r+0x1ac>
 8010ca6:	9b03      	ldr	r3, [sp, #12]
 8010ca8:	1d1a      	adds	r2, r3, #4
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	9203      	str	r2, [sp, #12]
 8010cae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010cb2:	3402      	adds	r4, #2
 8010cb4:	9305      	str	r3, [sp, #20]
 8010cb6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010d8c <_vfiprintf_r+0x22c>
 8010cba:	7821      	ldrb	r1, [r4, #0]
 8010cbc:	2203      	movs	r2, #3
 8010cbe:	4650      	mov	r0, sl
 8010cc0:	f7ef fb26 	bl	8000310 <memchr>
 8010cc4:	b138      	cbz	r0, 8010cd6 <_vfiprintf_r+0x176>
 8010cc6:	9b04      	ldr	r3, [sp, #16]
 8010cc8:	eba0 000a 	sub.w	r0, r0, sl
 8010ccc:	2240      	movs	r2, #64	@ 0x40
 8010cce:	4082      	lsls	r2, r0
 8010cd0:	4313      	orrs	r3, r2
 8010cd2:	3401      	adds	r4, #1
 8010cd4:	9304      	str	r3, [sp, #16]
 8010cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cda:	4829      	ldr	r0, [pc, #164]	@ (8010d80 <_vfiprintf_r+0x220>)
 8010cdc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010ce0:	2206      	movs	r2, #6
 8010ce2:	f7ef fb15 	bl	8000310 <memchr>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	d03f      	beq.n	8010d6a <_vfiprintf_r+0x20a>
 8010cea:	4b26      	ldr	r3, [pc, #152]	@ (8010d84 <_vfiprintf_r+0x224>)
 8010cec:	bb1b      	cbnz	r3, 8010d36 <_vfiprintf_r+0x1d6>
 8010cee:	9b03      	ldr	r3, [sp, #12]
 8010cf0:	3307      	adds	r3, #7
 8010cf2:	f023 0307 	bic.w	r3, r3, #7
 8010cf6:	3308      	adds	r3, #8
 8010cf8:	9303      	str	r3, [sp, #12]
 8010cfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cfc:	443b      	add	r3, r7
 8010cfe:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d00:	e76a      	b.n	8010bd8 <_vfiprintf_r+0x78>
 8010d02:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d06:	460c      	mov	r4, r1
 8010d08:	2001      	movs	r0, #1
 8010d0a:	e7a8      	b.n	8010c5e <_vfiprintf_r+0xfe>
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	3401      	adds	r4, #1
 8010d10:	9305      	str	r3, [sp, #20]
 8010d12:	4619      	mov	r1, r3
 8010d14:	f04f 0c0a 	mov.w	ip, #10
 8010d18:	4620      	mov	r0, r4
 8010d1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010d1e:	3a30      	subs	r2, #48	@ 0x30
 8010d20:	2a09      	cmp	r2, #9
 8010d22:	d903      	bls.n	8010d2c <_vfiprintf_r+0x1cc>
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d0c6      	beq.n	8010cb6 <_vfiprintf_r+0x156>
 8010d28:	9105      	str	r1, [sp, #20]
 8010d2a:	e7c4      	b.n	8010cb6 <_vfiprintf_r+0x156>
 8010d2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010d30:	4604      	mov	r4, r0
 8010d32:	2301      	movs	r3, #1
 8010d34:	e7f0      	b.n	8010d18 <_vfiprintf_r+0x1b8>
 8010d36:	ab03      	add	r3, sp, #12
 8010d38:	9300      	str	r3, [sp, #0]
 8010d3a:	462a      	mov	r2, r5
 8010d3c:	4b12      	ldr	r3, [pc, #72]	@ (8010d88 <_vfiprintf_r+0x228>)
 8010d3e:	a904      	add	r1, sp, #16
 8010d40:	4630      	mov	r0, r6
 8010d42:	f3af 8000 	nop.w
 8010d46:	4607      	mov	r7, r0
 8010d48:	1c78      	adds	r0, r7, #1
 8010d4a:	d1d6      	bne.n	8010cfa <_vfiprintf_r+0x19a>
 8010d4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010d4e:	07d9      	lsls	r1, r3, #31
 8010d50:	d405      	bmi.n	8010d5e <_vfiprintf_r+0x1fe>
 8010d52:	89ab      	ldrh	r3, [r5, #12]
 8010d54:	059a      	lsls	r2, r3, #22
 8010d56:	d402      	bmi.n	8010d5e <_vfiprintf_r+0x1fe>
 8010d58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010d5a:	f7ff fdcf 	bl	80108fc <__retarget_lock_release_recursive>
 8010d5e:	89ab      	ldrh	r3, [r5, #12]
 8010d60:	065b      	lsls	r3, r3, #25
 8010d62:	f53f af1f 	bmi.w	8010ba4 <_vfiprintf_r+0x44>
 8010d66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010d68:	e71e      	b.n	8010ba8 <_vfiprintf_r+0x48>
 8010d6a:	ab03      	add	r3, sp, #12
 8010d6c:	9300      	str	r3, [sp, #0]
 8010d6e:	462a      	mov	r2, r5
 8010d70:	4b05      	ldr	r3, [pc, #20]	@ (8010d88 <_vfiprintf_r+0x228>)
 8010d72:	a904      	add	r1, sp, #16
 8010d74:	4630      	mov	r0, r6
 8010d76:	f000 f879 	bl	8010e6c <_printf_i>
 8010d7a:	e7e4      	b.n	8010d46 <_vfiprintf_r+0x1e6>
 8010d7c:	08011544 	.word	0x08011544
 8010d80:	0801154e 	.word	0x0801154e
 8010d84:	00000000 	.word	0x00000000
 8010d88:	08010b3b 	.word	0x08010b3b
 8010d8c:	0801154a 	.word	0x0801154a

08010d90 <_printf_common>:
 8010d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d94:	4616      	mov	r6, r2
 8010d96:	4698      	mov	r8, r3
 8010d98:	688a      	ldr	r2, [r1, #8]
 8010d9a:	690b      	ldr	r3, [r1, #16]
 8010d9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010da0:	4293      	cmp	r3, r2
 8010da2:	bfb8      	it	lt
 8010da4:	4613      	movlt	r3, r2
 8010da6:	6033      	str	r3, [r6, #0]
 8010da8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010dac:	4607      	mov	r7, r0
 8010dae:	460c      	mov	r4, r1
 8010db0:	b10a      	cbz	r2, 8010db6 <_printf_common+0x26>
 8010db2:	3301      	adds	r3, #1
 8010db4:	6033      	str	r3, [r6, #0]
 8010db6:	6823      	ldr	r3, [r4, #0]
 8010db8:	0699      	lsls	r1, r3, #26
 8010dba:	bf42      	ittt	mi
 8010dbc:	6833      	ldrmi	r3, [r6, #0]
 8010dbe:	3302      	addmi	r3, #2
 8010dc0:	6033      	strmi	r3, [r6, #0]
 8010dc2:	6825      	ldr	r5, [r4, #0]
 8010dc4:	f015 0506 	ands.w	r5, r5, #6
 8010dc8:	d106      	bne.n	8010dd8 <_printf_common+0x48>
 8010dca:	f104 0a19 	add.w	sl, r4, #25
 8010dce:	68e3      	ldr	r3, [r4, #12]
 8010dd0:	6832      	ldr	r2, [r6, #0]
 8010dd2:	1a9b      	subs	r3, r3, r2
 8010dd4:	42ab      	cmp	r3, r5
 8010dd6:	dc26      	bgt.n	8010e26 <_printf_common+0x96>
 8010dd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010ddc:	6822      	ldr	r2, [r4, #0]
 8010dde:	3b00      	subs	r3, #0
 8010de0:	bf18      	it	ne
 8010de2:	2301      	movne	r3, #1
 8010de4:	0692      	lsls	r2, r2, #26
 8010de6:	d42b      	bmi.n	8010e40 <_printf_common+0xb0>
 8010de8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010dec:	4641      	mov	r1, r8
 8010dee:	4638      	mov	r0, r7
 8010df0:	47c8      	blx	r9
 8010df2:	3001      	adds	r0, #1
 8010df4:	d01e      	beq.n	8010e34 <_printf_common+0xa4>
 8010df6:	6823      	ldr	r3, [r4, #0]
 8010df8:	6922      	ldr	r2, [r4, #16]
 8010dfa:	f003 0306 	and.w	r3, r3, #6
 8010dfe:	2b04      	cmp	r3, #4
 8010e00:	bf02      	ittt	eq
 8010e02:	68e5      	ldreq	r5, [r4, #12]
 8010e04:	6833      	ldreq	r3, [r6, #0]
 8010e06:	1aed      	subeq	r5, r5, r3
 8010e08:	68a3      	ldr	r3, [r4, #8]
 8010e0a:	bf0c      	ite	eq
 8010e0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010e10:	2500      	movne	r5, #0
 8010e12:	4293      	cmp	r3, r2
 8010e14:	bfc4      	itt	gt
 8010e16:	1a9b      	subgt	r3, r3, r2
 8010e18:	18ed      	addgt	r5, r5, r3
 8010e1a:	2600      	movs	r6, #0
 8010e1c:	341a      	adds	r4, #26
 8010e1e:	42b5      	cmp	r5, r6
 8010e20:	d11a      	bne.n	8010e58 <_printf_common+0xc8>
 8010e22:	2000      	movs	r0, #0
 8010e24:	e008      	b.n	8010e38 <_printf_common+0xa8>
 8010e26:	2301      	movs	r3, #1
 8010e28:	4652      	mov	r2, sl
 8010e2a:	4641      	mov	r1, r8
 8010e2c:	4638      	mov	r0, r7
 8010e2e:	47c8      	blx	r9
 8010e30:	3001      	adds	r0, #1
 8010e32:	d103      	bne.n	8010e3c <_printf_common+0xac>
 8010e34:	f04f 30ff 	mov.w	r0, #4294967295
 8010e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e3c:	3501      	adds	r5, #1
 8010e3e:	e7c6      	b.n	8010dce <_printf_common+0x3e>
 8010e40:	18e1      	adds	r1, r4, r3
 8010e42:	1c5a      	adds	r2, r3, #1
 8010e44:	2030      	movs	r0, #48	@ 0x30
 8010e46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010e4a:	4422      	add	r2, r4
 8010e4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010e50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010e54:	3302      	adds	r3, #2
 8010e56:	e7c7      	b.n	8010de8 <_printf_common+0x58>
 8010e58:	2301      	movs	r3, #1
 8010e5a:	4622      	mov	r2, r4
 8010e5c:	4641      	mov	r1, r8
 8010e5e:	4638      	mov	r0, r7
 8010e60:	47c8      	blx	r9
 8010e62:	3001      	adds	r0, #1
 8010e64:	d0e6      	beq.n	8010e34 <_printf_common+0xa4>
 8010e66:	3601      	adds	r6, #1
 8010e68:	e7d9      	b.n	8010e1e <_printf_common+0x8e>
	...

08010e6c <_printf_i>:
 8010e6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010e70:	7e0f      	ldrb	r7, [r1, #24]
 8010e72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010e74:	2f78      	cmp	r7, #120	@ 0x78
 8010e76:	4691      	mov	r9, r2
 8010e78:	4680      	mov	r8, r0
 8010e7a:	460c      	mov	r4, r1
 8010e7c:	469a      	mov	sl, r3
 8010e7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010e82:	d807      	bhi.n	8010e94 <_printf_i+0x28>
 8010e84:	2f62      	cmp	r7, #98	@ 0x62
 8010e86:	d80a      	bhi.n	8010e9e <_printf_i+0x32>
 8010e88:	2f00      	cmp	r7, #0
 8010e8a:	f000 80d1 	beq.w	8011030 <_printf_i+0x1c4>
 8010e8e:	2f58      	cmp	r7, #88	@ 0x58
 8010e90:	f000 80b8 	beq.w	8011004 <_printf_i+0x198>
 8010e94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010e98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010e9c:	e03a      	b.n	8010f14 <_printf_i+0xa8>
 8010e9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010ea2:	2b15      	cmp	r3, #21
 8010ea4:	d8f6      	bhi.n	8010e94 <_printf_i+0x28>
 8010ea6:	a101      	add	r1, pc, #4	@ (adr r1, 8010eac <_printf_i+0x40>)
 8010ea8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010eac:	08010f05 	.word	0x08010f05
 8010eb0:	08010f19 	.word	0x08010f19
 8010eb4:	08010e95 	.word	0x08010e95
 8010eb8:	08010e95 	.word	0x08010e95
 8010ebc:	08010e95 	.word	0x08010e95
 8010ec0:	08010e95 	.word	0x08010e95
 8010ec4:	08010f19 	.word	0x08010f19
 8010ec8:	08010e95 	.word	0x08010e95
 8010ecc:	08010e95 	.word	0x08010e95
 8010ed0:	08010e95 	.word	0x08010e95
 8010ed4:	08010e95 	.word	0x08010e95
 8010ed8:	08011017 	.word	0x08011017
 8010edc:	08010f43 	.word	0x08010f43
 8010ee0:	08010fd1 	.word	0x08010fd1
 8010ee4:	08010e95 	.word	0x08010e95
 8010ee8:	08010e95 	.word	0x08010e95
 8010eec:	08011039 	.word	0x08011039
 8010ef0:	08010e95 	.word	0x08010e95
 8010ef4:	08010f43 	.word	0x08010f43
 8010ef8:	08010e95 	.word	0x08010e95
 8010efc:	08010e95 	.word	0x08010e95
 8010f00:	08010fd9 	.word	0x08010fd9
 8010f04:	6833      	ldr	r3, [r6, #0]
 8010f06:	1d1a      	adds	r2, r3, #4
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	6032      	str	r2, [r6, #0]
 8010f0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010f14:	2301      	movs	r3, #1
 8010f16:	e09c      	b.n	8011052 <_printf_i+0x1e6>
 8010f18:	6833      	ldr	r3, [r6, #0]
 8010f1a:	6820      	ldr	r0, [r4, #0]
 8010f1c:	1d19      	adds	r1, r3, #4
 8010f1e:	6031      	str	r1, [r6, #0]
 8010f20:	0606      	lsls	r6, r0, #24
 8010f22:	d501      	bpl.n	8010f28 <_printf_i+0xbc>
 8010f24:	681d      	ldr	r5, [r3, #0]
 8010f26:	e003      	b.n	8010f30 <_printf_i+0xc4>
 8010f28:	0645      	lsls	r5, r0, #25
 8010f2a:	d5fb      	bpl.n	8010f24 <_printf_i+0xb8>
 8010f2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010f30:	2d00      	cmp	r5, #0
 8010f32:	da03      	bge.n	8010f3c <_printf_i+0xd0>
 8010f34:	232d      	movs	r3, #45	@ 0x2d
 8010f36:	426d      	negs	r5, r5
 8010f38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010f3c:	4858      	ldr	r0, [pc, #352]	@ (80110a0 <_printf_i+0x234>)
 8010f3e:	230a      	movs	r3, #10
 8010f40:	e011      	b.n	8010f66 <_printf_i+0xfa>
 8010f42:	6821      	ldr	r1, [r4, #0]
 8010f44:	6833      	ldr	r3, [r6, #0]
 8010f46:	0608      	lsls	r0, r1, #24
 8010f48:	f853 5b04 	ldr.w	r5, [r3], #4
 8010f4c:	d402      	bmi.n	8010f54 <_printf_i+0xe8>
 8010f4e:	0649      	lsls	r1, r1, #25
 8010f50:	bf48      	it	mi
 8010f52:	b2ad      	uxthmi	r5, r5
 8010f54:	2f6f      	cmp	r7, #111	@ 0x6f
 8010f56:	4852      	ldr	r0, [pc, #328]	@ (80110a0 <_printf_i+0x234>)
 8010f58:	6033      	str	r3, [r6, #0]
 8010f5a:	bf14      	ite	ne
 8010f5c:	230a      	movne	r3, #10
 8010f5e:	2308      	moveq	r3, #8
 8010f60:	2100      	movs	r1, #0
 8010f62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010f66:	6866      	ldr	r6, [r4, #4]
 8010f68:	60a6      	str	r6, [r4, #8]
 8010f6a:	2e00      	cmp	r6, #0
 8010f6c:	db05      	blt.n	8010f7a <_printf_i+0x10e>
 8010f6e:	6821      	ldr	r1, [r4, #0]
 8010f70:	432e      	orrs	r6, r5
 8010f72:	f021 0104 	bic.w	r1, r1, #4
 8010f76:	6021      	str	r1, [r4, #0]
 8010f78:	d04b      	beq.n	8011012 <_printf_i+0x1a6>
 8010f7a:	4616      	mov	r6, r2
 8010f7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010f80:	fb03 5711 	mls	r7, r3, r1, r5
 8010f84:	5dc7      	ldrb	r7, [r0, r7]
 8010f86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010f8a:	462f      	mov	r7, r5
 8010f8c:	42bb      	cmp	r3, r7
 8010f8e:	460d      	mov	r5, r1
 8010f90:	d9f4      	bls.n	8010f7c <_printf_i+0x110>
 8010f92:	2b08      	cmp	r3, #8
 8010f94:	d10b      	bne.n	8010fae <_printf_i+0x142>
 8010f96:	6823      	ldr	r3, [r4, #0]
 8010f98:	07df      	lsls	r7, r3, #31
 8010f9a:	d508      	bpl.n	8010fae <_printf_i+0x142>
 8010f9c:	6923      	ldr	r3, [r4, #16]
 8010f9e:	6861      	ldr	r1, [r4, #4]
 8010fa0:	4299      	cmp	r1, r3
 8010fa2:	bfde      	ittt	le
 8010fa4:	2330      	movle	r3, #48	@ 0x30
 8010fa6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010faa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010fae:	1b92      	subs	r2, r2, r6
 8010fb0:	6122      	str	r2, [r4, #16]
 8010fb2:	f8cd a000 	str.w	sl, [sp]
 8010fb6:	464b      	mov	r3, r9
 8010fb8:	aa03      	add	r2, sp, #12
 8010fba:	4621      	mov	r1, r4
 8010fbc:	4640      	mov	r0, r8
 8010fbe:	f7ff fee7 	bl	8010d90 <_printf_common>
 8010fc2:	3001      	adds	r0, #1
 8010fc4:	d14a      	bne.n	801105c <_printf_i+0x1f0>
 8010fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8010fca:	b004      	add	sp, #16
 8010fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010fd0:	6823      	ldr	r3, [r4, #0]
 8010fd2:	f043 0320 	orr.w	r3, r3, #32
 8010fd6:	6023      	str	r3, [r4, #0]
 8010fd8:	4832      	ldr	r0, [pc, #200]	@ (80110a4 <_printf_i+0x238>)
 8010fda:	2778      	movs	r7, #120	@ 0x78
 8010fdc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010fe0:	6823      	ldr	r3, [r4, #0]
 8010fe2:	6831      	ldr	r1, [r6, #0]
 8010fe4:	061f      	lsls	r7, r3, #24
 8010fe6:	f851 5b04 	ldr.w	r5, [r1], #4
 8010fea:	d402      	bmi.n	8010ff2 <_printf_i+0x186>
 8010fec:	065f      	lsls	r7, r3, #25
 8010fee:	bf48      	it	mi
 8010ff0:	b2ad      	uxthmi	r5, r5
 8010ff2:	6031      	str	r1, [r6, #0]
 8010ff4:	07d9      	lsls	r1, r3, #31
 8010ff6:	bf44      	itt	mi
 8010ff8:	f043 0320 	orrmi.w	r3, r3, #32
 8010ffc:	6023      	strmi	r3, [r4, #0]
 8010ffe:	b11d      	cbz	r5, 8011008 <_printf_i+0x19c>
 8011000:	2310      	movs	r3, #16
 8011002:	e7ad      	b.n	8010f60 <_printf_i+0xf4>
 8011004:	4826      	ldr	r0, [pc, #152]	@ (80110a0 <_printf_i+0x234>)
 8011006:	e7e9      	b.n	8010fdc <_printf_i+0x170>
 8011008:	6823      	ldr	r3, [r4, #0]
 801100a:	f023 0320 	bic.w	r3, r3, #32
 801100e:	6023      	str	r3, [r4, #0]
 8011010:	e7f6      	b.n	8011000 <_printf_i+0x194>
 8011012:	4616      	mov	r6, r2
 8011014:	e7bd      	b.n	8010f92 <_printf_i+0x126>
 8011016:	6833      	ldr	r3, [r6, #0]
 8011018:	6825      	ldr	r5, [r4, #0]
 801101a:	6961      	ldr	r1, [r4, #20]
 801101c:	1d18      	adds	r0, r3, #4
 801101e:	6030      	str	r0, [r6, #0]
 8011020:	062e      	lsls	r6, r5, #24
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	d501      	bpl.n	801102a <_printf_i+0x1be>
 8011026:	6019      	str	r1, [r3, #0]
 8011028:	e002      	b.n	8011030 <_printf_i+0x1c4>
 801102a:	0668      	lsls	r0, r5, #25
 801102c:	d5fb      	bpl.n	8011026 <_printf_i+0x1ba>
 801102e:	8019      	strh	r1, [r3, #0]
 8011030:	2300      	movs	r3, #0
 8011032:	6123      	str	r3, [r4, #16]
 8011034:	4616      	mov	r6, r2
 8011036:	e7bc      	b.n	8010fb2 <_printf_i+0x146>
 8011038:	6833      	ldr	r3, [r6, #0]
 801103a:	1d1a      	adds	r2, r3, #4
 801103c:	6032      	str	r2, [r6, #0]
 801103e:	681e      	ldr	r6, [r3, #0]
 8011040:	6862      	ldr	r2, [r4, #4]
 8011042:	2100      	movs	r1, #0
 8011044:	4630      	mov	r0, r6
 8011046:	f7ef f963 	bl	8000310 <memchr>
 801104a:	b108      	cbz	r0, 8011050 <_printf_i+0x1e4>
 801104c:	1b80      	subs	r0, r0, r6
 801104e:	6060      	str	r0, [r4, #4]
 8011050:	6863      	ldr	r3, [r4, #4]
 8011052:	6123      	str	r3, [r4, #16]
 8011054:	2300      	movs	r3, #0
 8011056:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801105a:	e7aa      	b.n	8010fb2 <_printf_i+0x146>
 801105c:	6923      	ldr	r3, [r4, #16]
 801105e:	4632      	mov	r2, r6
 8011060:	4649      	mov	r1, r9
 8011062:	4640      	mov	r0, r8
 8011064:	47d0      	blx	sl
 8011066:	3001      	adds	r0, #1
 8011068:	d0ad      	beq.n	8010fc6 <_printf_i+0x15a>
 801106a:	6823      	ldr	r3, [r4, #0]
 801106c:	079b      	lsls	r3, r3, #30
 801106e:	d413      	bmi.n	8011098 <_printf_i+0x22c>
 8011070:	68e0      	ldr	r0, [r4, #12]
 8011072:	9b03      	ldr	r3, [sp, #12]
 8011074:	4298      	cmp	r0, r3
 8011076:	bfb8      	it	lt
 8011078:	4618      	movlt	r0, r3
 801107a:	e7a6      	b.n	8010fca <_printf_i+0x15e>
 801107c:	2301      	movs	r3, #1
 801107e:	4632      	mov	r2, r6
 8011080:	4649      	mov	r1, r9
 8011082:	4640      	mov	r0, r8
 8011084:	47d0      	blx	sl
 8011086:	3001      	adds	r0, #1
 8011088:	d09d      	beq.n	8010fc6 <_printf_i+0x15a>
 801108a:	3501      	adds	r5, #1
 801108c:	68e3      	ldr	r3, [r4, #12]
 801108e:	9903      	ldr	r1, [sp, #12]
 8011090:	1a5b      	subs	r3, r3, r1
 8011092:	42ab      	cmp	r3, r5
 8011094:	dcf2      	bgt.n	801107c <_printf_i+0x210>
 8011096:	e7eb      	b.n	8011070 <_printf_i+0x204>
 8011098:	2500      	movs	r5, #0
 801109a:	f104 0619 	add.w	r6, r4, #25
 801109e:	e7f5      	b.n	801108c <_printf_i+0x220>
 80110a0:	08011555 	.word	0x08011555
 80110a4:	08011566 	.word	0x08011566

080110a8 <__sflush_r>:
 80110a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110b0:	0716      	lsls	r6, r2, #28
 80110b2:	4605      	mov	r5, r0
 80110b4:	460c      	mov	r4, r1
 80110b6:	d454      	bmi.n	8011162 <__sflush_r+0xba>
 80110b8:	684b      	ldr	r3, [r1, #4]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	dc02      	bgt.n	80110c4 <__sflush_r+0x1c>
 80110be:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	dd48      	ble.n	8011156 <__sflush_r+0xae>
 80110c4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110c6:	2e00      	cmp	r6, #0
 80110c8:	d045      	beq.n	8011156 <__sflush_r+0xae>
 80110ca:	2300      	movs	r3, #0
 80110cc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80110d0:	682f      	ldr	r7, [r5, #0]
 80110d2:	6a21      	ldr	r1, [r4, #32]
 80110d4:	602b      	str	r3, [r5, #0]
 80110d6:	d030      	beq.n	801113a <__sflush_r+0x92>
 80110d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80110da:	89a3      	ldrh	r3, [r4, #12]
 80110dc:	0759      	lsls	r1, r3, #29
 80110de:	d505      	bpl.n	80110ec <__sflush_r+0x44>
 80110e0:	6863      	ldr	r3, [r4, #4]
 80110e2:	1ad2      	subs	r2, r2, r3
 80110e4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80110e6:	b10b      	cbz	r3, 80110ec <__sflush_r+0x44>
 80110e8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80110ea:	1ad2      	subs	r2, r2, r3
 80110ec:	2300      	movs	r3, #0
 80110ee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110f0:	6a21      	ldr	r1, [r4, #32]
 80110f2:	4628      	mov	r0, r5
 80110f4:	47b0      	blx	r6
 80110f6:	1c43      	adds	r3, r0, #1
 80110f8:	89a3      	ldrh	r3, [r4, #12]
 80110fa:	d106      	bne.n	801110a <__sflush_r+0x62>
 80110fc:	6829      	ldr	r1, [r5, #0]
 80110fe:	291d      	cmp	r1, #29
 8011100:	d82b      	bhi.n	801115a <__sflush_r+0xb2>
 8011102:	4a2a      	ldr	r2, [pc, #168]	@ (80111ac <__sflush_r+0x104>)
 8011104:	40ca      	lsrs	r2, r1
 8011106:	07d6      	lsls	r6, r2, #31
 8011108:	d527      	bpl.n	801115a <__sflush_r+0xb2>
 801110a:	2200      	movs	r2, #0
 801110c:	6062      	str	r2, [r4, #4]
 801110e:	04d9      	lsls	r1, r3, #19
 8011110:	6922      	ldr	r2, [r4, #16]
 8011112:	6022      	str	r2, [r4, #0]
 8011114:	d504      	bpl.n	8011120 <__sflush_r+0x78>
 8011116:	1c42      	adds	r2, r0, #1
 8011118:	d101      	bne.n	801111e <__sflush_r+0x76>
 801111a:	682b      	ldr	r3, [r5, #0]
 801111c:	b903      	cbnz	r3, 8011120 <__sflush_r+0x78>
 801111e:	6560      	str	r0, [r4, #84]	@ 0x54
 8011120:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011122:	602f      	str	r7, [r5, #0]
 8011124:	b1b9      	cbz	r1, 8011156 <__sflush_r+0xae>
 8011126:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801112a:	4299      	cmp	r1, r3
 801112c:	d002      	beq.n	8011134 <__sflush_r+0x8c>
 801112e:	4628      	mov	r0, r5
 8011130:	f7ff fbf4 	bl	801091c <_free_r>
 8011134:	2300      	movs	r3, #0
 8011136:	6363      	str	r3, [r4, #52]	@ 0x34
 8011138:	e00d      	b.n	8011156 <__sflush_r+0xae>
 801113a:	2301      	movs	r3, #1
 801113c:	4628      	mov	r0, r5
 801113e:	47b0      	blx	r6
 8011140:	4602      	mov	r2, r0
 8011142:	1c50      	adds	r0, r2, #1
 8011144:	d1c9      	bne.n	80110da <__sflush_r+0x32>
 8011146:	682b      	ldr	r3, [r5, #0]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d0c6      	beq.n	80110da <__sflush_r+0x32>
 801114c:	2b1d      	cmp	r3, #29
 801114e:	d001      	beq.n	8011154 <__sflush_r+0xac>
 8011150:	2b16      	cmp	r3, #22
 8011152:	d11e      	bne.n	8011192 <__sflush_r+0xea>
 8011154:	602f      	str	r7, [r5, #0]
 8011156:	2000      	movs	r0, #0
 8011158:	e022      	b.n	80111a0 <__sflush_r+0xf8>
 801115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801115e:	b21b      	sxth	r3, r3
 8011160:	e01b      	b.n	801119a <__sflush_r+0xf2>
 8011162:	690f      	ldr	r7, [r1, #16]
 8011164:	2f00      	cmp	r7, #0
 8011166:	d0f6      	beq.n	8011156 <__sflush_r+0xae>
 8011168:	0793      	lsls	r3, r2, #30
 801116a:	680e      	ldr	r6, [r1, #0]
 801116c:	bf08      	it	eq
 801116e:	694b      	ldreq	r3, [r1, #20]
 8011170:	600f      	str	r7, [r1, #0]
 8011172:	bf18      	it	ne
 8011174:	2300      	movne	r3, #0
 8011176:	eba6 0807 	sub.w	r8, r6, r7
 801117a:	608b      	str	r3, [r1, #8]
 801117c:	f1b8 0f00 	cmp.w	r8, #0
 8011180:	dde9      	ble.n	8011156 <__sflush_r+0xae>
 8011182:	6a21      	ldr	r1, [r4, #32]
 8011184:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011186:	4643      	mov	r3, r8
 8011188:	463a      	mov	r2, r7
 801118a:	4628      	mov	r0, r5
 801118c:	47b0      	blx	r6
 801118e:	2800      	cmp	r0, #0
 8011190:	dc08      	bgt.n	80111a4 <__sflush_r+0xfc>
 8011192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801119a:	81a3      	strh	r3, [r4, #12]
 801119c:	f04f 30ff 	mov.w	r0, #4294967295
 80111a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111a4:	4407      	add	r7, r0
 80111a6:	eba8 0800 	sub.w	r8, r8, r0
 80111aa:	e7e7      	b.n	801117c <__sflush_r+0xd4>
 80111ac:	20400001 	.word	0x20400001

080111b0 <_fflush_r>:
 80111b0:	b538      	push	{r3, r4, r5, lr}
 80111b2:	690b      	ldr	r3, [r1, #16]
 80111b4:	4605      	mov	r5, r0
 80111b6:	460c      	mov	r4, r1
 80111b8:	b913      	cbnz	r3, 80111c0 <_fflush_r+0x10>
 80111ba:	2500      	movs	r5, #0
 80111bc:	4628      	mov	r0, r5
 80111be:	bd38      	pop	{r3, r4, r5, pc}
 80111c0:	b118      	cbz	r0, 80111ca <_fflush_r+0x1a>
 80111c2:	6a03      	ldr	r3, [r0, #32]
 80111c4:	b90b      	cbnz	r3, 80111ca <_fflush_r+0x1a>
 80111c6:	f7ff fa93 	bl	80106f0 <__sinit>
 80111ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d0f3      	beq.n	80111ba <_fflush_r+0xa>
 80111d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80111d4:	07d0      	lsls	r0, r2, #31
 80111d6:	d404      	bmi.n	80111e2 <_fflush_r+0x32>
 80111d8:	0599      	lsls	r1, r3, #22
 80111da:	d402      	bmi.n	80111e2 <_fflush_r+0x32>
 80111dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111de:	f7ff fb8c 	bl	80108fa <__retarget_lock_acquire_recursive>
 80111e2:	4628      	mov	r0, r5
 80111e4:	4621      	mov	r1, r4
 80111e6:	f7ff ff5f 	bl	80110a8 <__sflush_r>
 80111ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80111ec:	07da      	lsls	r2, r3, #31
 80111ee:	4605      	mov	r5, r0
 80111f0:	d4e4      	bmi.n	80111bc <_fflush_r+0xc>
 80111f2:	89a3      	ldrh	r3, [r4, #12]
 80111f4:	059b      	lsls	r3, r3, #22
 80111f6:	d4e1      	bmi.n	80111bc <_fflush_r+0xc>
 80111f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111fa:	f7ff fb7f 	bl	80108fc <__retarget_lock_release_recursive>
 80111fe:	e7dd      	b.n	80111bc <_fflush_r+0xc>

08011200 <__swbuf_r>:
 8011200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011202:	460e      	mov	r6, r1
 8011204:	4614      	mov	r4, r2
 8011206:	4605      	mov	r5, r0
 8011208:	b118      	cbz	r0, 8011212 <__swbuf_r+0x12>
 801120a:	6a03      	ldr	r3, [r0, #32]
 801120c:	b90b      	cbnz	r3, 8011212 <__swbuf_r+0x12>
 801120e:	f7ff fa6f 	bl	80106f0 <__sinit>
 8011212:	69a3      	ldr	r3, [r4, #24]
 8011214:	60a3      	str	r3, [r4, #8]
 8011216:	89a3      	ldrh	r3, [r4, #12]
 8011218:	071a      	lsls	r2, r3, #28
 801121a:	d501      	bpl.n	8011220 <__swbuf_r+0x20>
 801121c:	6923      	ldr	r3, [r4, #16]
 801121e:	b943      	cbnz	r3, 8011232 <__swbuf_r+0x32>
 8011220:	4621      	mov	r1, r4
 8011222:	4628      	mov	r0, r5
 8011224:	f000 f82a 	bl	801127c <__swsetup_r>
 8011228:	b118      	cbz	r0, 8011232 <__swbuf_r+0x32>
 801122a:	f04f 37ff 	mov.w	r7, #4294967295
 801122e:	4638      	mov	r0, r7
 8011230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011232:	6823      	ldr	r3, [r4, #0]
 8011234:	6922      	ldr	r2, [r4, #16]
 8011236:	1a98      	subs	r0, r3, r2
 8011238:	6963      	ldr	r3, [r4, #20]
 801123a:	b2f6      	uxtb	r6, r6
 801123c:	4283      	cmp	r3, r0
 801123e:	4637      	mov	r7, r6
 8011240:	dc05      	bgt.n	801124e <__swbuf_r+0x4e>
 8011242:	4621      	mov	r1, r4
 8011244:	4628      	mov	r0, r5
 8011246:	f7ff ffb3 	bl	80111b0 <_fflush_r>
 801124a:	2800      	cmp	r0, #0
 801124c:	d1ed      	bne.n	801122a <__swbuf_r+0x2a>
 801124e:	68a3      	ldr	r3, [r4, #8]
 8011250:	3b01      	subs	r3, #1
 8011252:	60a3      	str	r3, [r4, #8]
 8011254:	6823      	ldr	r3, [r4, #0]
 8011256:	1c5a      	adds	r2, r3, #1
 8011258:	6022      	str	r2, [r4, #0]
 801125a:	701e      	strb	r6, [r3, #0]
 801125c:	6962      	ldr	r2, [r4, #20]
 801125e:	1c43      	adds	r3, r0, #1
 8011260:	429a      	cmp	r2, r3
 8011262:	d004      	beq.n	801126e <__swbuf_r+0x6e>
 8011264:	89a3      	ldrh	r3, [r4, #12]
 8011266:	07db      	lsls	r3, r3, #31
 8011268:	d5e1      	bpl.n	801122e <__swbuf_r+0x2e>
 801126a:	2e0a      	cmp	r6, #10
 801126c:	d1df      	bne.n	801122e <__swbuf_r+0x2e>
 801126e:	4621      	mov	r1, r4
 8011270:	4628      	mov	r0, r5
 8011272:	f7ff ff9d 	bl	80111b0 <_fflush_r>
 8011276:	2800      	cmp	r0, #0
 8011278:	d0d9      	beq.n	801122e <__swbuf_r+0x2e>
 801127a:	e7d6      	b.n	801122a <__swbuf_r+0x2a>

0801127c <__swsetup_r>:
 801127c:	b538      	push	{r3, r4, r5, lr}
 801127e:	4b29      	ldr	r3, [pc, #164]	@ (8011324 <__swsetup_r+0xa8>)
 8011280:	4605      	mov	r5, r0
 8011282:	6818      	ldr	r0, [r3, #0]
 8011284:	460c      	mov	r4, r1
 8011286:	b118      	cbz	r0, 8011290 <__swsetup_r+0x14>
 8011288:	6a03      	ldr	r3, [r0, #32]
 801128a:	b90b      	cbnz	r3, 8011290 <__swsetup_r+0x14>
 801128c:	f7ff fa30 	bl	80106f0 <__sinit>
 8011290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011294:	0719      	lsls	r1, r3, #28
 8011296:	d422      	bmi.n	80112de <__swsetup_r+0x62>
 8011298:	06da      	lsls	r2, r3, #27
 801129a:	d407      	bmi.n	80112ac <__swsetup_r+0x30>
 801129c:	2209      	movs	r2, #9
 801129e:	602a      	str	r2, [r5, #0]
 80112a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80112a4:	81a3      	strh	r3, [r4, #12]
 80112a6:	f04f 30ff 	mov.w	r0, #4294967295
 80112aa:	e033      	b.n	8011314 <__swsetup_r+0x98>
 80112ac:	0758      	lsls	r0, r3, #29
 80112ae:	d512      	bpl.n	80112d6 <__swsetup_r+0x5a>
 80112b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80112b2:	b141      	cbz	r1, 80112c6 <__swsetup_r+0x4a>
 80112b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80112b8:	4299      	cmp	r1, r3
 80112ba:	d002      	beq.n	80112c2 <__swsetup_r+0x46>
 80112bc:	4628      	mov	r0, r5
 80112be:	f7ff fb2d 	bl	801091c <_free_r>
 80112c2:	2300      	movs	r3, #0
 80112c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80112c6:	89a3      	ldrh	r3, [r4, #12]
 80112c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80112cc:	81a3      	strh	r3, [r4, #12]
 80112ce:	2300      	movs	r3, #0
 80112d0:	6063      	str	r3, [r4, #4]
 80112d2:	6923      	ldr	r3, [r4, #16]
 80112d4:	6023      	str	r3, [r4, #0]
 80112d6:	89a3      	ldrh	r3, [r4, #12]
 80112d8:	f043 0308 	orr.w	r3, r3, #8
 80112dc:	81a3      	strh	r3, [r4, #12]
 80112de:	6923      	ldr	r3, [r4, #16]
 80112e0:	b94b      	cbnz	r3, 80112f6 <__swsetup_r+0x7a>
 80112e2:	89a3      	ldrh	r3, [r4, #12]
 80112e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80112e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112ec:	d003      	beq.n	80112f6 <__swsetup_r+0x7a>
 80112ee:	4621      	mov	r1, r4
 80112f0:	4628      	mov	r0, r5
 80112f2:	f000 f84f 	bl	8011394 <__smakebuf_r>
 80112f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112fa:	f013 0201 	ands.w	r2, r3, #1
 80112fe:	d00a      	beq.n	8011316 <__swsetup_r+0x9a>
 8011300:	2200      	movs	r2, #0
 8011302:	60a2      	str	r2, [r4, #8]
 8011304:	6962      	ldr	r2, [r4, #20]
 8011306:	4252      	negs	r2, r2
 8011308:	61a2      	str	r2, [r4, #24]
 801130a:	6922      	ldr	r2, [r4, #16]
 801130c:	b942      	cbnz	r2, 8011320 <__swsetup_r+0xa4>
 801130e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011312:	d1c5      	bne.n	80112a0 <__swsetup_r+0x24>
 8011314:	bd38      	pop	{r3, r4, r5, pc}
 8011316:	0799      	lsls	r1, r3, #30
 8011318:	bf58      	it	pl
 801131a:	6962      	ldrpl	r2, [r4, #20]
 801131c:	60a2      	str	r2, [r4, #8]
 801131e:	e7f4      	b.n	801130a <__swsetup_r+0x8e>
 8011320:	2000      	movs	r0, #0
 8011322:	e7f7      	b.n	8011314 <__swsetup_r+0x98>
 8011324:	24000118 	.word	0x24000118

08011328 <_sbrk_r>:
 8011328:	b538      	push	{r3, r4, r5, lr}
 801132a:	4d06      	ldr	r5, [pc, #24]	@ (8011344 <_sbrk_r+0x1c>)
 801132c:	2300      	movs	r3, #0
 801132e:	4604      	mov	r4, r0
 8011330:	4608      	mov	r0, r1
 8011332:	602b      	str	r3, [r5, #0]
 8011334:	f7f0 fe86 	bl	8002044 <_sbrk>
 8011338:	1c43      	adds	r3, r0, #1
 801133a:	d102      	bne.n	8011342 <_sbrk_r+0x1a>
 801133c:	682b      	ldr	r3, [r5, #0]
 801133e:	b103      	cbz	r3, 8011342 <_sbrk_r+0x1a>
 8011340:	6023      	str	r3, [r4, #0]
 8011342:	bd38      	pop	{r3, r4, r5, pc}
 8011344:	2400141c 	.word	0x2400141c

08011348 <__swhatbuf_r>:
 8011348:	b570      	push	{r4, r5, r6, lr}
 801134a:	460c      	mov	r4, r1
 801134c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011350:	2900      	cmp	r1, #0
 8011352:	b096      	sub	sp, #88	@ 0x58
 8011354:	4615      	mov	r5, r2
 8011356:	461e      	mov	r6, r3
 8011358:	da0d      	bge.n	8011376 <__swhatbuf_r+0x2e>
 801135a:	89a3      	ldrh	r3, [r4, #12]
 801135c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011360:	f04f 0100 	mov.w	r1, #0
 8011364:	bf14      	ite	ne
 8011366:	2340      	movne	r3, #64	@ 0x40
 8011368:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801136c:	2000      	movs	r0, #0
 801136e:	6031      	str	r1, [r6, #0]
 8011370:	602b      	str	r3, [r5, #0]
 8011372:	b016      	add	sp, #88	@ 0x58
 8011374:	bd70      	pop	{r4, r5, r6, pc}
 8011376:	466a      	mov	r2, sp
 8011378:	f000 f848 	bl	801140c <_fstat_r>
 801137c:	2800      	cmp	r0, #0
 801137e:	dbec      	blt.n	801135a <__swhatbuf_r+0x12>
 8011380:	9901      	ldr	r1, [sp, #4]
 8011382:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011386:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801138a:	4259      	negs	r1, r3
 801138c:	4159      	adcs	r1, r3
 801138e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011392:	e7eb      	b.n	801136c <__swhatbuf_r+0x24>

08011394 <__smakebuf_r>:
 8011394:	898b      	ldrh	r3, [r1, #12]
 8011396:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011398:	079d      	lsls	r5, r3, #30
 801139a:	4606      	mov	r6, r0
 801139c:	460c      	mov	r4, r1
 801139e:	d507      	bpl.n	80113b0 <__smakebuf_r+0x1c>
 80113a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80113a4:	6023      	str	r3, [r4, #0]
 80113a6:	6123      	str	r3, [r4, #16]
 80113a8:	2301      	movs	r3, #1
 80113aa:	6163      	str	r3, [r4, #20]
 80113ac:	b003      	add	sp, #12
 80113ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113b0:	ab01      	add	r3, sp, #4
 80113b2:	466a      	mov	r2, sp
 80113b4:	f7ff ffc8 	bl	8011348 <__swhatbuf_r>
 80113b8:	9f00      	ldr	r7, [sp, #0]
 80113ba:	4605      	mov	r5, r0
 80113bc:	4639      	mov	r1, r7
 80113be:	4630      	mov	r0, r6
 80113c0:	f7ff fb18 	bl	80109f4 <_malloc_r>
 80113c4:	b948      	cbnz	r0, 80113da <__smakebuf_r+0x46>
 80113c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113ca:	059a      	lsls	r2, r3, #22
 80113cc:	d4ee      	bmi.n	80113ac <__smakebuf_r+0x18>
 80113ce:	f023 0303 	bic.w	r3, r3, #3
 80113d2:	f043 0302 	orr.w	r3, r3, #2
 80113d6:	81a3      	strh	r3, [r4, #12]
 80113d8:	e7e2      	b.n	80113a0 <__smakebuf_r+0xc>
 80113da:	89a3      	ldrh	r3, [r4, #12]
 80113dc:	6020      	str	r0, [r4, #0]
 80113de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113e2:	81a3      	strh	r3, [r4, #12]
 80113e4:	9b01      	ldr	r3, [sp, #4]
 80113e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80113ea:	b15b      	cbz	r3, 8011404 <__smakebuf_r+0x70>
 80113ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113f0:	4630      	mov	r0, r6
 80113f2:	f000 f81d 	bl	8011430 <_isatty_r>
 80113f6:	b128      	cbz	r0, 8011404 <__smakebuf_r+0x70>
 80113f8:	89a3      	ldrh	r3, [r4, #12]
 80113fa:	f023 0303 	bic.w	r3, r3, #3
 80113fe:	f043 0301 	orr.w	r3, r3, #1
 8011402:	81a3      	strh	r3, [r4, #12]
 8011404:	89a3      	ldrh	r3, [r4, #12]
 8011406:	431d      	orrs	r5, r3
 8011408:	81a5      	strh	r5, [r4, #12]
 801140a:	e7cf      	b.n	80113ac <__smakebuf_r+0x18>

0801140c <_fstat_r>:
 801140c:	b538      	push	{r3, r4, r5, lr}
 801140e:	4d07      	ldr	r5, [pc, #28]	@ (801142c <_fstat_r+0x20>)
 8011410:	2300      	movs	r3, #0
 8011412:	4604      	mov	r4, r0
 8011414:	4608      	mov	r0, r1
 8011416:	4611      	mov	r1, r2
 8011418:	602b      	str	r3, [r5, #0]
 801141a:	f7f0 fdea 	bl	8001ff2 <_fstat>
 801141e:	1c43      	adds	r3, r0, #1
 8011420:	d102      	bne.n	8011428 <_fstat_r+0x1c>
 8011422:	682b      	ldr	r3, [r5, #0]
 8011424:	b103      	cbz	r3, 8011428 <_fstat_r+0x1c>
 8011426:	6023      	str	r3, [r4, #0]
 8011428:	bd38      	pop	{r3, r4, r5, pc}
 801142a:	bf00      	nop
 801142c:	2400141c 	.word	0x2400141c

08011430 <_isatty_r>:
 8011430:	b538      	push	{r3, r4, r5, lr}
 8011432:	4d06      	ldr	r5, [pc, #24]	@ (801144c <_isatty_r+0x1c>)
 8011434:	2300      	movs	r3, #0
 8011436:	4604      	mov	r4, r0
 8011438:	4608      	mov	r0, r1
 801143a:	602b      	str	r3, [r5, #0]
 801143c:	f7f0 fde9 	bl	8002012 <_isatty>
 8011440:	1c43      	adds	r3, r0, #1
 8011442:	d102      	bne.n	801144a <_isatty_r+0x1a>
 8011444:	682b      	ldr	r3, [r5, #0]
 8011446:	b103      	cbz	r3, 801144a <_isatty_r+0x1a>
 8011448:	6023      	str	r3, [r4, #0]
 801144a:	bd38      	pop	{r3, r4, r5, pc}
 801144c:	2400141c 	.word	0x2400141c

08011450 <_init>:
 8011450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011452:	bf00      	nop
 8011454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011456:	bc08      	pop	{r3}
 8011458:	469e      	mov	lr, r3
 801145a:	4770      	bx	lr

0801145c <_fini>:
 801145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801145e:	bf00      	nop
 8011460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011462:	bc08      	pop	{r3}
 8011464:	469e      	mov	lr, r3
 8011466:	4770      	bx	lr
