<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: failing property with disable iff
rc: 10 (means success: 0)
should_fail_because: disable iff uses wrong reset polarity
tags: 16.15
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv</a>
defines: 
time_elapsed: 1.884s
ram usage: 42172 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpk4olrwjp/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html#l-9" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv:9</a>: No timescale set for &#34;clk_gen&#34;.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html#l-28" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv:28</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html#l-9" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv:9</a>: Compile module &#34;work@clk_gen&#34;.

[INF:CP0303] <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html#l-28" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv:28</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.15--property-disable-iff-fail.sv.html#l-28" target="file-frame">tests/chapter-16/16.15--property-disable-iff-fail.sv:28</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_clk_gen of type 32 (module) @ 9
Object:  of type 24 (initial) @ 0
Object: work_clk_gen of type 4 (begin) @ 15
Object:  of type 3 (assignment) @ 16
Object:  of type 7 (constant) @ 16
Object: out of type 608 (ref_obj) @ 16
Object:  of type 1 (always) @ 19
Object:  of type 39 (operation) @ 19
Object:  of type 39 (operation) @ 19
Object: clk of type 608 (ref_obj) @ 19
Object:  of type 39 (operation) @ 19
Object: rst of type 608 (ref_obj) @ 19
Object: work_clk_gen of type 4 (begin) @ 19
Object:  of type 23 (if_else) @ 20
Object: rst of type 608 (ref_obj) @ 20
Object:  of type 3 (assignment) @ 21
Object:  of type 7 (constant) @ 21
Object: out of type 608 (ref_obj) @ 21
Object:  of type 3 (assignment) @ 23
Object:  of type 7 (constant) @ 23
Object: out of type 608 (ref_obj) @ 23
Object: work_top of type 32 (module) @ 28
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 36
Object:  of type 3 (assignment) @ 37
Object:  of type 7 (constant) @ 37
Object: clk of type 608 (ref_obj) @ 37
Object:  of type 3 (assignment) @ 38
Object:  of type 7 (constant) @ 38
Object: rst of type 608 (ref_obj) @ 38
Object:  of type 24 (initial) @ 0
Object: work_top of type 4 (begin) @ 47
Object:  of type 17 (forever_stmt) @ 48
%Error: 	! Unhandled type: 17
Object:  of type 24 (initial) @ 0
Object:  of type 11 (delay_control) @ 53
%Error: 	! Unhandled type: 11
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 28
Object: dut of type 32 (module) @ 34
Object: rst of type 44 (port) @ 10
Object: clk of type 44 (port) @ 11
Object: out of type 44 (port) @ 12
Object: rst of type 36 (logic_net) @ 10
Object: clk of type 36 (logic_net) @ 11
Object: out of type 36 (logic_net) @ 12
Object: rst of type 608 (ref_obj) @ 34
Object: clk of type 608 (ref_obj) @ 34
Object: out of type 608 (ref_obj) @ 34
Object: rst of type 36 (logic_net) @ 30
Object: clk of type 36 (logic_net) @ 31
Object: out of type 36 (logic_net) @ 32
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_clk_gen --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>