<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sfvc784-1-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.837</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>214397423</Best-caseLatency>
            <Average-caseLatency>246169823</Average-caseLatency>
            <Worst-caseLatency>263428013</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.144 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.462 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.634 sec</Worst-caseRealTimeLatency>
            <Interval-min>214397424</Interval-min>
            <Interval-max>263428014</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../top.cpp:13</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>127</BRAM_18K>
            <DSP>273</DSP>
            <FF>26964</FF>
            <LUT>59827</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_BUS_AWVALID</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_AWREADY</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_AWADDR</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_WVALID</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_WREADY</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_WDATA</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_WSTRB</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_ARVALID</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_ARREADY</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_ARADDR</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_RVALID</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_RREADY</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_RDATA</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_RRESP</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_BVALID</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_BREADY</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_BRESP</name>
            <Object>BUS</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_Pipeline_1_fu_7905</InstName>
                    <ModuleName>top_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7905</ID>
                    <BindInstances>icmp_ln741_fu_52_p2 add_ln740_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_2_fu_7910</InstName>
                    <ModuleName>top_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7910</ID>
                    <BindInstances>icmp_ln741_fu_48_p2 add_ln740_fu_54_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_3_fu_7918</InstName>
                    <ModuleName>top_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7918</ID>
                    <BindInstances>icmp_ln741_fu_52_p2 add_ln740_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_82_1_fu_7923</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_82_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>7923</ID>
                    <BindInstances>icmp_ln82_fu_1918_p2 add_ln82_fu_1924_p2 add_ln83_4_fu_2021_p2 add_ln83_fu_2063_p2 add_ln83_1_fu_2036_p2 add_ln83_2_fu_2047_p2 add_ln83_3_fu_2185_p2 add_ln84_8_fu_2147_p2 add_ln84_fu_2224_p2 add_ln84_1_fu_2234_p2 add_ln84_2_fu_2256_p2 add_ln84_3_fu_2266_p2 add_ln84_4_fu_2276_p2 add_ln84_5_fu_2286_p2 add_ln84_6_fu_2296_p2 add_ln84_7_fu_2306_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_VITIS_LOOP_88_2_fu_8083</InstName>
                    <ModuleName>top_Pipeline_VITIS_LOOP_88_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8083</ID>
                    <BindInstances>icmp_ln88_fu_1920_p2 add_ln88_fu_1926_p2 add_ln89_5_fu_1948_p2 add_ln89_1_fu_2075_p2 add_ln89_2_fu_1963_p2 add_ln89_3_fu_1974_p2 add_ln89_4_fu_2197_p2 add_ln89_fu_1989_p2 add_ln90_8_fu_2159_p2 add_ln90_fu_2236_p2 add_ln90_1_fu_2246_p2 add_ln90_2_fu_2268_p2 add_ln90_3_fu_2278_p2 add_ln90_4_fu_2288_p2 add_ln90_5_fu_2298_p2 add_ln90_6_fu_2308_p2 add_ln90_7_fu_2318_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_1437_s_fu_8243</InstName>
                    <ModuleName>accelerator_1437_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8243</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_68_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1132</ID>
                            <BindInstances>icmp_ln68_fu_322_p2 add_ln68_fu_328_p2 add_ln68_1_fu_393_p2 icmp_ln68_1_fu_399_p2 select_ln68_fu_405_p3 add_ln68_2_fu_337_p2 add_ln69_fu_357_p2 sparsemux_27_4_5_1_1_U177</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_8_s_fu_1164</InstName>
                            <ModuleName>forwardPropagation_64_8_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1164</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>484</ID>
                                    <BindInstances>icmp_ln71_fu_1228_p2 add_ln71_fu_1234_p2 i_18_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_3_fu_1266_p3 sparsemux_129_6_25_1_1_U195 mul_22ns_25s_47_1_1_U194 select_ln71_4_fu_1628_p3 add_42ns_42ns_42_1_1_U196 k_2_fu_1664_p2 icmp_ln74_2_fu_1669_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>619</ID>
                                    <BindInstances>icmp_ln145_fu_83_p2 i_20_fu_89_p2 add_ln150_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>627</ID>
                                    <BindInstances>icmp_ln21_fu_72_p2 i_19_fu_78_p2 icmp_ln23_fu_98_p2 select_ln23_fu_104_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>C_0_U net_0_U output_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_4_s_fu_1300</InstName>
                            <ModuleName>forwardPropagation_8_4_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1300</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_14_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_1_fu_376_p3 sparsemux_17_3_25_1_1_U341 mul_24ns_25s_49_1_1_U340 select_ln71_2_fu_461_p3 add_42ns_42ns_42_1_1_U342 k_1_fu_496_p2 icmp_ln74_1_fu_501_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                    <BindInstances>icmp_ln145_fu_192_p2 i_16_fu_198_p2 sparsemux_9_2_25_1_1_U358 sparsemux_9_2_25_1_1_U359 net_4_fu_256_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                    <BindInstances>icmp_ln21_fu_162_p2 i_15_fu_168_p2 sparsemux_9_2_25_1_1_U373 icmp_ln23_fu_206_p2 output_4_fu_212_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_4_10_s_fu_1329</InstName>
                            <ModuleName>forwardPropagation_4_10_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1329</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462</InstName>
                                    <ModuleName>forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>462</ID>
                                    <BindInstances>icmp_ln71_fu_227_p2 add_ln71_fu_233_p2 i_22_fu_245_p2 icmp_ln74_fu_251_p2 select_ln71_fu_257_p3 select_ln71_5_fu_265_p3 sparsemux_9_2_25_1_1_U397 sparsemux_9_2_25_1_1_U396 mul_25s_25s_50_1_1_U395 select_ln71_6_fu_345_p3 add_42ns_42ns_42_1_1_U398 k_3_fu_381_p2 icmp_ln74_3_fu_386_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483</InstName>
                                    <ModuleName>forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>483</ID>
                                    <BindInstances>icmp_ln145_fu_83_p2 i_23_fu_89_p2 add_ln150_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_softmax_10_s_fu_491</InstName>
                                    <ModuleName>softmax_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>491</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>267</ID>
                                            <BindInstances>icmp_ln120_fu_81_p2 icmp_ln122_fu_106_p2 maxLogit_2_fu_112_p3 add_ln120_fu_92_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_138_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>275</ID>
                                            <BindInstances>icmp_ln138_fu_75_p2 add_ln138_fu_81_p2 sdiv_42ns_25s_25_46_1_U421</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_100_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>282</ID>
                                            <BindInstances>icmp_ln100_fu_95_p2 add_ln100_fu_101_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_105_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>289</ID>
                                            <BindInstances>icmp_ln105_fu_93_p2 i_10_fu_99_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln128_fu_319_p2 add_ln128_fu_325_p2 x_fu_351_p2 icmp_ln131_fu_356_p2 x_1_fu_362_p3 icmp_ln86_fu_374_p2 select_ln86_fu_380_p3 mul_22s_19ns_41_1_1_U426 icmp_ln91_fu_443_p2 add_ln91_fu_449_p2 select_ln91_fu_455_p3 int_part_fu_463_p3 frac_fu_483_p2 mac_muladd_25s_15ns_34ns_40_4_1_U427 mac_muladd_25s_15ns_34ns_40_4_1_U427 mul_40s_25s_59_1_1_U425 add_ln95_1_fu_509_p2 icmp_ln100_fu_537_p2 sub_i23_fu_542_p2 sum_2_fu_560_p2 icmp_ln137_fu_336_p2 sum_fu_342_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>C_0_U net_0_U ref_tmp20_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_2_fu_1348</InstName>
                            <ModuleName>accelerator_1437_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1348</ID>
                            <BindInstances>add_ln871_2_fu_143_p2 icmp_ln880_fu_148_p2 add_ln871_fu_153_p2 icmp_ln43_fu_188_p2 icmp_ln43_2_fu_194_p2 xor_ln880_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_3_fu_1358</InstName>
                            <ModuleName>accelerator_1437_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1358</ID>
                            <BindInstances>icmp_ln5658_fu_114_p2 add_ln5658_fu_120_p2 add_ln5658_2_fu_130_p2 xor_ln43_fu_145_p2 and_ln43_fu_151_p2 p_result_fu_157_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_44_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1367</ID>
                            <BindInstances>icmp_ln44_fu_136_p2 i_41_fu_142_p2 sparsemux_9_2_25_1_1_U725</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_104_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1379</ID>
                            <BindInstances>icmp_ln104_fu_97_p2 i_43_fu_103_p2 empty_131_fu_118_p2 sub_ln109_fu_146_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_8_4_10_s_fu_1388</InstName>
                            <ModuleName>backProp_8_4_10_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1388</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>172</ID>
                                    <BindInstances>icmp_ln44_fu_159_p2 add_ln44_fu_165_p2 i_27_fu_177_p2 icmp_ln45_fu_183_p2 select_ln44_fu_189_p3 select_ln44_1_fu_197_p3 sparsemux_9_2_25_1_1_U458 j_1_fu_253_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>186</ID>
                                    <BindInstances>icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_25_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_7_fu_376_p3 sparsemux_17_3_25_1_1_U473 mul_24ns_25s_49_1_1_U472 select_ln71_8_fu_461_p3 add_42ns_42ns_42_1_1_U474 k_4_fu_496_p2 icmp_ln74_4_fu_501_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>212</ID>
                                    <BindInstances>icmp_ln71_fu_187_p2 add_ln71_1_fu_193_p2 i_fu_205_p2 icmp_ln74_fu_211_p2 select_ln71_fu_217_p3 select_ln71_7_fu_225_p3 mul_25s_25s_50_1_1_U464 select_ln71_8_fu_296_p3 add_42ns_42ns_42_1_1_U465 k_5_fu_335_p2 icmp_ln74_4_fu_340_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_190_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>227</ID>
                                    <BindInstances>icmp_ln190_fu_192_p2 i_29_fu_198_p2 sparsemux_9_2_25_1_1_U488 sparsemux_9_2_25_1_1_U489 net_5_fu_256_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_31_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>247</ID>
                                    <BindInstances>icmp_ln31_fu_144_p2 i_28_fu_150_p2 sparsemux_9_2_25_1_1_U502 icmp_ln33_fu_184_p2 d_activation_fu_190_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259</InstName>
                                    <ModuleName>backProp_8_4_10_Pipeline_VITIS_LOOP_208_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>259</ID>
                                    <BindInstances>icmp_ln208_fu_164_p2 add_ln208_fu_170_p2 sparsemux_9_2_25_1_1_U511 sparsemux_9_2_18_1_1_U512 mul_18ns_25s_43_1_1_U513 icmp_ln211_fu_242_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>w_l_plus1_T_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_backProp_64_8_4_s_fu_1426</InstName>
                            <ModuleName>backProp_64_8_4_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1426</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_467</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>467</ID>
                                    <BindInstances>icmp_ln44_fu_221_p2 add_ln44_fu_227_p2 i_33_fu_239_p2 icmp_ln45_fu_245_p2 select_ln44_fu_251_p3 select_ln44_2_fu_263_p3 add_ln46_fu_314_p2 sparsemux_17_3_25_1_1_U547 j_2_fu_283_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34_fu_488</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>488</ID>
                                    <BindInstances>icmp_ln71_fu_1228_p2 add_ln71_3_fu_1234_p2 i_31_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_9_fu_1266_p3 sparsemux_129_6_25_1_1_U567 mul_22ns_25s_47_1_1_U566 select_ln71_10_fu_1628_p3 add_42ns_42ns_42_1_1_U568 k_6_fu_1664_p2 icmp_ln74_5_fu_1669_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_623</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>623</ID>
                                    <BindInstances>icmp_ln71_fu_185_p2 add_ln71_fu_191_p2 i_fu_203_p2 icmp_ln74_fu_209_p2 select_ln71_fu_215_p3 select_ln71_11_fu_223_p3 add_ln79_2_fu_247_p2 sparsemux_9_2_25_1_1_U558 mul_25s_25s_50_1_1_U557 select_ln71_12_fu_302_p3 add_42ns_42ns_42_1_1_U559 k_7_fu_338_p2 icmp_ln74_6_fu_343_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1_fu_638</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_190_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>638</ID>
                                    <BindInstances>icmp_ln190_fu_83_p2 i_36_fu_89_p2 add_ln193_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1_fu_646</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_31_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>646</ID>
                                    <BindInstances>icmp_ln31_fu_74_p2 i_35_fu_80_p2 icmp_ln33_fu_96_p2 select_ln33_fu_102_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_backProp_64_8_4_Pipeline_VITIS_LOOP_208_3_fu_652</InstName>
                                    <ModuleName>backProp_64_8_4_Pipeline_VITIS_LOOP_208_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>652</ID>
                                    <BindInstances>icmp_ln208_fu_78_p2 add_ln208_fu_84_p2 mul_18ns_25s_42_1_1_U640</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>w_l_plus1_T_U C_0_U net_0_U d_activation_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_10ul_1ul_4ul_s_fu_1582</InstName>
                            <ModuleName>matmul_10ul_1ul_4ul_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1582</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472</InstName>
                                    <ModuleName>matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>472</ID>
                                    <BindInstances>icmp_ln71_fu_203_p2 i_12_fu_209_p2 mul_25s_25s_50_1_1_U734 mul_25s_25s_50_1_1_U735 mul_25s_25s_50_1_1_U736 mul_25s_25s_50_1_1_U737</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_235_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1595</ID>
                            <BindInstances>icmp_ln235_fu_215_p2 add_ln235_fu_221_p2 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U756 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U757 mac_mulsub_25s_8ns_42s_42_4_1_U758 mac_mulsub_25s_8ns_42s_42_4_1_U759 mac_mulsub_25s_8ns_42s_42_4_1_U760 mac_mulsub_25s_8ns_42s_42_4_1_U760 mac_mulsub_25s_8ns_42s_42_4_1_U760</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_updateWeightBias_8_4_s_fu_1614</InstName>
                            <ModuleName>updateWeightBias_8_4_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1614</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532</InstName>
                                    <ModuleName>updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>532</ID>
                                    <BindInstances>icmp_ln44_fu_173_p2 i_4_fu_179_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546</InstName>
                                    <ModuleName>updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>546</ID>
                                    <BindInstances>icmp_ln71_fu_364_p2 i_2_fu_370_p2 sparsemux_9_2_25_1_1_U789 mul_25s_25s_50_1_1_U781 mul_25s_25s_50_1_1_U782 mul_25s_25s_50_1_1_U783 mul_25s_25s_50_1_1_U784 mul_25s_25s_50_1_1_U785 mul_25s_25s_50_1_1_U786 mul_25s_25s_50_1_1_U787 mul_25s_25s_50_1_1_U788</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574</InstName>
                                    <ModuleName>updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>574</ID>
                                    <BindInstances>icmp_ln235_fu_424_p2 add_ln235_fu_430_p2 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U813 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U820 mac_mulsub_25s_8ns_42s_42_4_1_U820 sparsemux_9_2_25_1_1_U810 mac_mulsub_25s_8ns_42s_42_4_1_U812 mac_mulsub_25s_8ns_42s_42_4_1_U812 mac_mulsub_25s_8ns_42s_42_4_1_U814 mac_mulsub_25s_8ns_42s_42_4_1_U815 mac_mulsub_25s_8ns_42s_42_4_1_U816 mac_mulsub_25s_8ns_42s_42_4_1_U817 mac_mulsub_25s_8ns_42s_42_4_1_U818 mac_mulsub_25s_8ns_42s_42_4_1_U819 mac_mulsub_25s_8ns_42s_42_4_1_U820 sparsemux_9_2_25_1_1_U811 mac_mulsub_25s_8ns_42s_42_4_1_U812</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>update_temp_mat_U update_temp_mat_8_U update_temp_mat_9_U update_temp_mat_10_U update_temp_mat_11_U update_temp_mat_12_U update_temp_mat_13_U update_temp_mat_14_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_44_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1647</ID>
                            <BindInstances>icmp_ln44_fu_1015_p2 i_40_fu_1021_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matmul_8ul_1ul_64ul_s_fu_1716</InstName>
                            <ModuleName>matmul_8ul_1ul_64ul_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1716</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1_fu_5976</InstName>
                                    <ModuleName>matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>5976</ID>
                                    <BindInstances>icmp_ln71_fu_2185_p2 i_11_fu_2191_p2 mul_25s_22ns_47_1_1_U928 mul_25s_22ns_47_1_1_U929 mul_25s_22ns_47_1_1_U930 mul_25s_22ns_47_1_1_U931 mul_25s_22ns_47_1_1_U932 mul_25s_22ns_47_1_1_U933 mul_25s_22ns_47_1_1_U934 mul_25s_22ns_47_1_1_U935 mul_25s_22ns_47_1_1_U936 mul_25s_22ns_47_1_1_U937 mul_25s_22ns_47_1_1_U938 mul_25s_22ns_47_1_1_U939 mul_25s_22ns_47_1_1_U940 mul_25s_22ns_47_1_1_U941 mul_25s_22ns_47_1_1_U942 mul_25s_22ns_47_1_1_U943 mul_25s_22ns_47_1_1_U944 mul_25s_22ns_47_1_1_U945 mul_25s_22ns_47_1_1_U946 mul_25s_22ns_47_1_1_U947 mul_25s_22ns_47_1_1_U948 mul_25s_22ns_47_1_1_U949 mul_25s_22ns_47_1_1_U950 mul_25s_22ns_47_1_1_U951 mul_25s_22ns_47_1_1_U952 mul_25s_22ns_47_1_1_U953 mul_25s_22ns_47_1_1_U954 mul_25s_22ns_47_1_1_U955 mul_25s_22ns_47_1_1_U956 mul_25s_22ns_47_1_1_U957 mul_25s_22ns_47_1_1_U958 mul_25s_22ns_47_1_1_U959 mul_25s_22ns_47_1_1_U960 mul_25s_22ns_47_1_1_U961 mul_25s_22ns_47_1_1_U962 mul_25s_22ns_47_1_1_U963 mul_25s_22ns_47_1_1_U964 mul_25s_22ns_47_1_1_U965 mul_25s_22ns_47_1_1_U966 mul_25s_22ns_47_1_1_U967 mul_25s_22ns_47_1_1_U968 mul_25s_22ns_47_1_1_U969 mul_25s_22ns_47_1_1_U970 mul_25s_22ns_47_1_1_U971 mul_25s_22ns_47_1_1_U972 mul_25s_22ns_47_1_1_U973 mul_25s_22ns_47_1_1_U974 mul_25s_22ns_47_1_1_U975 mul_25s_22ns_47_1_1_U976 mul_25s_22ns_47_1_1_U977 mul_25s_22ns_47_1_1_U978 mul_25s_22ns_47_1_1_U979 mul_25s_22ns_47_1_1_U980 mul_25s_22ns_47_1_1_U981 mul_25s_22ns_47_1_1_U982 mul_25s_22ns_47_1_1_U983 mul_25s_22ns_47_1_1_U984 mul_25s_22ns_47_1_1_U985 mul_25s_22ns_47_1_1_U986 mul_25s_22ns_47_1_1_U987 mul_25s_22ns_47_1_1_U988 mul_25s_22ns_47_1_1_U989 mul_25s_22ns_47_1_1_U990 mul_25s_22ns_47_1_1_U991</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849</InstName>
                            <ModuleName>accelerator_1437_Pipeline_VITIS_LOOP_235_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1849</ID>
                            <BindInstances>icmp_ln235_fu_2260_p2 add_ln235_fu_2266_p2 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1251 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1252 mac_mulsub_25s_8ns_42s_42_4_1_U1253 mac_mulsub_25s_8ns_42s_42_4_1_U1254 mac_mulsub_25s_8ns_42s_42_4_1_U1255 mac_mulsub_25s_8ns_42s_42_4_1_U1256 mac_mulsub_25s_8ns_42s_42_4_1_U1257 mac_mulsub_25s_8ns_42s_42_4_1_U1258 mac_mulsub_25s_8ns_42s_42_4_1_U1259 mac_mulsub_25s_8ns_42s_42_4_1_U1260 mac_mulsub_25s_8ns_42s_42_4_1_U1261 mac_mulsub_25s_8ns_42s_42_4_1_U1262 mac_mulsub_25s_8ns_42s_42_4_1_U1263 mac_mulsub_25s_8ns_42s_42_4_1_U1264 mac_mulsub_25s_8ns_42s_42_4_1_U1265 mac_mulsub_25s_8ns_42s_42_4_1_U1266 mac_mulsub_25s_8ns_42s_42_4_1_U1267 mac_mulsub_25s_8ns_42s_42_4_1_U1268 mac_mulsub_25s_8ns_42s_42_4_1_U1269 mac_mulsub_25s_8ns_42s_42_4_1_U1270 mac_mulsub_25s_8ns_42s_42_4_1_U1271 mac_mulsub_25s_8ns_42s_42_4_1_U1272 mac_mulsub_25s_8ns_42s_42_4_1_U1273 mac_mulsub_25s_8ns_42s_42_4_1_U1274 mac_mulsub_25s_8ns_42s_42_4_1_U1275 mac_mulsub_25s_8ns_42s_42_4_1_U1276 mac_mulsub_25s_8ns_42s_42_4_1_U1277 mac_mulsub_25s_8ns_42s_42_4_1_U1278 mac_mulsub_25s_8ns_42s_42_4_1_U1279 mac_mulsub_25s_8ns_42s_42_4_1_U1280 mac_mulsub_25s_8ns_42s_42_4_1_U1281 mac_mulsub_25s_8ns_42s_42_4_1_U1282 mac_mulsub_25s_8ns_42s_42_4_1_U1283 mac_mulsub_25s_8ns_42s_42_4_1_U1284 mac_mulsub_25s_8ns_42s_42_4_1_U1285 mac_mulsub_25s_8ns_42s_42_4_1_U1286 mac_mulsub_25s_8ns_42s_42_4_1_U1287 mac_mulsub_25s_8ns_42s_42_4_1_U1288 mac_mulsub_25s_8ns_42s_42_4_1_U1289 mac_mulsub_25s_8ns_42s_42_4_1_U1290 mac_mulsub_25s_8ns_42s_42_4_1_U1291 mac_mulsub_25s_8ns_42s_42_4_1_U1292 mac_mulsub_25s_8ns_42s_42_4_1_U1293 mac_mulsub_25s_8ns_42s_42_4_1_U1294 mac_mulsub_25s_8ns_42s_42_4_1_U1295 mac_mulsub_25s_8ns_42s_42_4_1_U1296 mac_mulsub_25s_8ns_42s_42_4_1_U1297 mac_mulsub_25s_8ns_42s_42_4_1_U1298 mac_mulsub_25s_8ns_42s_42_4_1_U1299 mac_mulsub_25s_8ns_42s_42_4_1_U1300 mac_mulsub_25s_8ns_42s_42_4_1_U1301 mac_mulsub_25s_8ns_42s_42_4_1_U1302 mac_mulsub_25s_8ns_42s_42_4_1_U1303 mac_mulsub_25s_8ns_42s_42_4_1_U1304 mac_mulsub_25s_8ns_42s_42_4_1_U1305 mac_mulsub_25s_8ns_42s_42_4_1_U1306 mac_mulsub_25s_8ns_42s_42_4_1_U1307 mac_mulsub_25s_8ns_42s_42_4_1_U1308 mac_mulsub_25s_8ns_42s_42_4_1_U1309 mac_mulsub_25s_8ns_42s_42_4_1_U1310 mac_mulsub_25s_8ns_42s_42_4_1_U1311 mac_mulsub_25s_8ns_42s_42_4_1_U1312 mac_mulsub_25s_8ns_42s_42_4_1_U1313 mac_mulsub_25s_8ns_42s_42_4_1_U1314 mac_mulsub_25s_8ns_42s_42_4_1_U1315 mac_mulsub_25s_8ns_42s_42_4_1_U1315 mac_mulsub_25s_8ns_42s_42_4_1_U1315</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>result_l3_U update_temp_mat_U update_temp_mat_15_U update_temp_mat_16_U update_temp_mat_17_U update_temp_mat_18_U update_temp_mat_19_U update_temp_mat_20_U update_temp_mat_21_U update_temp_mat_22_U update_temp_mat_23_U update_temp_mat_24_U update_temp_mat_25_U update_temp_mat_26_U update_temp_mat_27_U update_temp_mat_28_U update_temp_mat_29_U update_temp_mat_30_U update_temp_mat_31_U update_temp_mat_32_U update_temp_mat_33_U update_temp_mat_34_U update_temp_mat_35_U update_temp_mat_36_U update_temp_mat_37_U update_temp_mat_38_U update_temp_mat_39_U update_temp_mat_40_U update_temp_mat_41_U update_temp_mat_42_U update_temp_mat_43_U update_temp_mat_44_U update_temp_mat_45_U update_temp_mat_46_U update_temp_mat_47_U update_temp_mat_48_U update_temp_mat_49_U update_temp_mat_50_U update_temp_mat_51_U update_temp_mat_52_U update_temp_mat_53_U update_temp_mat_54_U update_temp_mat_55_U update_temp_mat_56_U update_temp_mat_57_U update_temp_mat_58_U update_temp_mat_59_U update_temp_mat_60_U update_temp_mat_61_U update_temp_mat_62_U update_temp_mat_63_U update_temp_mat_64_U update_temp_mat_65_U update_temp_mat_66_U update_temp_mat_67_U update_temp_mat_68_U update_temp_mat_69_U update_temp_mat_70_U update_temp_mat_71_U update_temp_mat_72_U update_temp_mat_73_U update_temp_mat_74_U update_temp_mat_75_U update_temp_mat_76_U update_temp_mat_77_U update_temp_mat_78_U update_temp_mat_79_U update_temp_mat_80_U update_temp_mat_81_U input_ref_0_U result_l1_0_U final_error_0_U d_l1_0_U icmp_ln61_fu_2068_p2 epoch_fu_2074_p2 icmp_ln64_fu_2080_p2 add_ln64_fu_2086_p2 add_ln64_1_fu_2104_p2 icmp_ln5658_fu_2135_p2 add_ln5658_fu_2141_p2 add_ln139_fu_2156_p2 add_ln139_2_fu_2202_p2 icmp_ln888_fu_2210_p2 add_ln60_fu_2187_p2 actual_digit_fu_2222_p2 icmp_ln98_fu_2238_p2 add_ln100_fu_2244_p2 correct_2_fu_2250_p3 sub_ln169_fu_2592_p2 select_ln169_fu_2598_p3 icmp_ln169_fu_2606_p2 sub_ln169_1_fu_2612_p2 icmp_ln169_1_fu_2622_p2 add_ln169_fu_2628_p2 sub_ln169_2_fu_2634_p2 select_ln169_1_fu_2640_p3 icmp_ln169_2_fu_2648_p2 icmp_ln169_3_fu_2658_p2 ashr_ln169_fu_2668_p2 select_ln169_4_fu_2678_p3 ref_tmp_i_i34_4_fu_2758_p6 icmp_ln169_4_fu_2694_p2 shl_ln169_fu_2704_p2 ref_tmp_i_i34_4_fu_2758_p8 xor_ln169_fu_2718_p2 and_ln169_fu_2724_p2 or_ln169_fu_2730_p2 xor_ln169_1_fu_2736_p2 and_ln169_1_fu_2742_p2 sparsemux_9_3_25_1_1_U1449</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_accelerator_360_s_fu_8345</InstName>
                    <ModuleName>accelerator_360_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>8345</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400</InstName>
                            <ModuleName>accelerator_360_Pipeline_VITIS_LOOP_176_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>400</ID>
                            <BindInstances>icmp_ln176_fu_322_p2 add_ln176_fu_328_p2 add_ln176_1_fu_393_p2 icmp_ln176_1_fu_399_p2 select_ln176_fu_405_p3 add_ln176_2_fu_337_p2 add_ln177_fu_357_p2 sparsemux_27_4_5_1_1_U1551</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_64_8_s_fu_432</InstName>
                            <ModuleName>forwardPropagation_64_8_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>432</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_484</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>484</ID>
                                    <BindInstances>icmp_ln71_fu_1228_p2 add_ln71_fu_1234_p2 i_18_fu_1246_p2 icmp_ln74_fu_1252_p2 select_ln71_fu_1258_p3 select_ln71_3_fu_1266_p3 sparsemux_129_6_25_1_1_U195 mul_22ns_25s_47_1_1_U194 select_ln71_4_fu_1628_p3 add_42ns_42ns_42_1_1_U196 k_2_fu_1664_p2 icmp_ln74_2_fu_1669_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1_fu_619</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>619</ID>
                                    <BindInstances>icmp_ln145_fu_83_p2 i_20_fu_89_p2 add_ln150_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1_fu_627</InstName>
                                    <ModuleName>forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>627</ID>
                                    <BindInstances>icmp_ln21_fu_72_p2 i_19_fu_78_p2 icmp_ln23_fu_98_p2 select_ln23_fu_104_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>C_0_U net_0_U output_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_8_4_s_fu_568</InstName>
                            <ModuleName>forwardPropagation_8_4_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>568</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>icmp_ln71_fu_338_p2 add_ln71_fu_344_p2 i_14_fu_356_p2 icmp_ln74_fu_362_p2 select_ln71_fu_368_p3 select_ln71_1_fu_376_p3 sparsemux_17_3_25_1_1_U341 mul_24ns_25s_49_1_1_U340 select_ln71_2_fu_461_p3 add_42ns_42ns_42_1_1_U342 k_1_fu_496_p2 icmp_ln74_1_fu_501_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1_fu_136</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                    <BindInstances>icmp_ln145_fu_192_p2 i_16_fu_198_p2 sparsemux_9_2_25_1_1_U358 sparsemux_9_2_25_1_1_U359 net_4_fu_256_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1_fu_156</InstName>
                                    <ModuleName>forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                    <BindInstances>icmp_ln21_fu_162_p2 i_15_fu_168_p2 sparsemux_9_2_25_1_1_U373 icmp_ln23_fu_206_p2 output_4_fu_212_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_forwardPropagation_4_10_s_fu_593</InstName>
                            <ModuleName>forwardPropagation_4_10_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>593</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_462</InstName>
                                    <ModuleName>forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>462</ID>
                                    <BindInstances>icmp_ln71_fu_227_p2 add_ln71_fu_233_p2 i_22_fu_245_p2 icmp_ln74_fu_251_p2 select_ln71_fu_257_p3 select_ln71_5_fu_265_p3 sparsemux_9_2_25_1_1_U397 sparsemux_9_2_25_1_1_U396 mul_25s_25s_50_1_1_U395 select_ln71_6_fu_345_p3 add_42ns_42ns_42_1_1_U398 k_3_fu_381_p2 icmp_ln74_3_fu_386_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1_fu_483</InstName>
                                    <ModuleName>forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>483</ID>
                                    <BindInstances>icmp_ln145_fu_83_p2 i_23_fu_89_p2 add_ln150_fu_106_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_softmax_10_s_fu_491</InstName>
                                    <ModuleName>softmax_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>491</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_120_1_fu_267</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_120_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>267</ID>
                                            <BindInstances>icmp_ln120_fu_81_p2 icmp_ln122_fu_106_p2 maxLogit_2_fu_112_p3 add_ln120_fu_92_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_138_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>275</ID>
                                            <BindInstances>icmp_ln138_fu_75_p2 add_ln138_fu_81_p2 sdiv_42ns_25s_25_46_1_U421</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_100_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>282</ID>
                                            <BindInstances>icmp_ln100_fu_95_p2 add_ln100_fu_101_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289</InstName>
                                            <ModuleName>softmax_10_Pipeline_VITIS_LOOP_105_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>289</ID>
                                            <BindInstances>icmp_ln105_fu_93_p2 i_10_fu_99_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>icmp_ln128_fu_319_p2 add_ln128_fu_325_p2 x_fu_351_p2 icmp_ln131_fu_356_p2 x_1_fu_362_p3 icmp_ln86_fu_374_p2 select_ln86_fu_380_p3 mul_22s_19ns_41_1_1_U426 icmp_ln91_fu_443_p2 add_ln91_fu_449_p2 select_ln91_fu_455_p3 int_part_fu_463_p3 frac_fu_483_p2 mac_muladd_25s_15ns_34ns_40_4_1_U427 mac_muladd_25s_15ns_34ns_40_4_1_U427 mul_40s_25s_59_1_1_U425 add_ln95_1_fu_509_p2 icmp_ln100_fu_537_p2 sub_i23_fu_542_p2 sum_2_fu_560_p2 icmp_ln137_fu_336_p2 sum_fu_342_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>C_0_U net_0_U ref_tmp20_0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_360_Pipeline_2_fu_612</InstName>
                            <ModuleName>accelerator_360_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>612</ID>
                            <BindInstances>add_ln871_1_fu_143_p2 icmp_ln880_fu_148_p2 add_ln871_fu_153_p2 icmp_ln43_fu_188_p2 icmp_ln43_1_fu_194_p2 xor_ln880_fu_200_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_accelerator_360_Pipeline_3_fu_622</InstName>
                            <ModuleName>accelerator_360_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>622</ID>
                            <BindInstances>icmp_ln5658_fu_114_p2 add_ln5658_fu_120_p2 add_ln5658_1_fu_130_p2 xor_ln43_fu_145_p2 and_ln43_fu_151_p2 p_result_fu_157_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>result_l3125_U input_ref_0_U result_l1_0_U icmp_ln174_fu_659_p2 add_ln174_fu_665_p2 add_ln174_1_fu_683_p2 icmp_ln5658_fu_710_p2 add_ln5658_fu_716_p2 add_ln139_fu_731_p2 add_ln139_1_fu_779_p2 icmp_ln888_fu_787_p2 add_ln60_fu_760_p2 actual_digit_fu_809_p2 icmp_ln188_fu_815_p2 add_ln189_fu_821_p2 correct_1_fu_827_p3 sub_ln193_fu_886_p2 select_ln193_fu_892_p3 icmp_ln193_fu_900_p2 sub_ln193_1_fu_906_p2 icmp_ln193_1_fu_916_p2 add_ln193_fu_922_p2 sub_ln193_2_fu_928_p2 select_ln193_1_fu_934_p3 icmp_ln193_2_fu_942_p2 icmp_ln193_3_fu_952_p2 ashr_ln193_fu_962_p2 select_ln193_4_fu_972_p3 test_accuracy_fu_1052_p6 icmp_ln193_4_fu_988_p2 shl_ln193_fu_998_p2 test_accuracy_fu_1052_p8 xor_ln193_fu_1012_p2 and_ln193_fu_1018_p2 or_ln193_fu_1024_p2 xor_ln193_1_fu_1030_p2 and_ln193_1_fu_1036_p2 sparsemux_9_3_25_1_1_U1579</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>y_train_U y_test_U weights_l1_U weights_l1_1_U weights_l1_2_U weights_l1_3_U weights_l1_4_U weights_l1_5_U weights_l1_6_U weights_l1_7_U weights_l1_8_U weights_l1_9_U weights_l1_10_U weights_l1_11_U weights_l1_12_U weights_l1_13_U weights_l1_14_U weights_l1_15_U weights_l1_16_U weights_l1_17_U weights_l1_18_U weights_l1_19_U weights_l1_20_U weights_l1_21_U weights_l1_22_U weights_l1_23_U weights_l1_24_U weights_l1_25_U weights_l1_26_U weights_l1_27_U weights_l1_28_U weights_l1_29_U weights_l1_30_U weights_l1_31_U weights_l1_32_U weights_l1_33_U weights_l1_34_U weights_l1_35_U weights_l1_36_U weights_l1_37_U weights_l1_38_U weights_l1_39_U weights_l1_40_U weights_l1_41_U weights_l1_42_U weights_l1_43_U weights_l1_44_U weights_l1_45_U weights_l1_46_U weights_l1_47_U weights_l1_48_U weights_l1_49_U weights_l1_50_U weights_l1_51_U weights_l1_52_U weights_l1_53_U weights_l1_54_U weights_l1_55_U weights_l1_56_U weights_l1_57_U weights_l1_58_U weights_l1_59_U weights_l1_60_U weights_l1_61_U weights_l1_62_U weights_l1_63_U weights_l2_U weights_l2_1_U weights_l2_2_U weights_l2_3_U weights_l2_4_U weights_l2_5_U weights_l2_6_U weights_l2_7_U weights_l3_U weights_l3_1_U weights_l3_2_U weights_l3_3_U biases_l1_U biases_l3_U input_train_0_U input_train_0_1_U input_train_0_2_U input_train_0_3_U input_train_0_4_U input_train_0_5_U sitofp_32ns_32_4_no_dsp_1_U1679 fdiv_32ns_32ns_32_10_no_dsp_1_U1678 fpext_32ns_64_2_no_dsp_1_U1680 input_train_0_9_U input_train_0_10_U input_train_0_11_U input_train_0_12_U input_test_0_U input_test_0_1_U input_test_0_2_U input_test_0_3_U input_test_0_4_U input_test_0_5_U input_test_0_6_U input_test_0_7_U input_test_0_8_U input_test_0_9_U input_test_0_10_U input_test_0_11_U input_test_0_12_U sitofp_32ns_32_4_no_dsp_1_U1679 fpext_32ns_64_2_no_dsp_1_U1680 digits_features_1_0_0_U digits_features_2_0_0_U digits_features_3_0_0_U digits_features_4_0_0_U digits_features_5_0_0_U digits_features_6_0_0_U digits_features_7_0_0_U digits_features_8_0_0_U digits_features_9_0_0_U digits_features_10_0_0_U digits_features_11_0_0_U digits_features_12_0_0_U digits_features_0_1_0_U digits_features_1_1_0_U digits_features_2_1_0_U digits_features_3_1_0_U digits_features_4_1_0_U digits_features_5_1_0_U digits_features_6_1_0_U digits_features_7_1_0_U digits_features_8_1_0_U digits_features_9_1_0_U digits_features_10_1_0_U digits_features_11_1_0_U digits_features_12_1_0_U digits_features_0_2_0_U digits_features_1_2_0_U digits_features_2_2_0_U digits_features_3_2_0_U digits_features_4_2_0_U digits_features_5_2_0_U digits_features_7_2_0_U digits_features_8_2_0_U digits_features_9_2_0_U digits_features_10_2_0_U digits_features_11_2_0_U digits_features_12_2_0_U digits_features_1_3_0_U digits_features_2_3_0_U digits_features_3_3_0_U digits_features_4_3_0_U digits_features_5_3_0_U digits_features_6_3_0_U digits_features_7_3_0_U digits_features_8_3_0_U digits_features_9_3_0_U digits_features_10_3_0_U digits_features_11_3_0_U digits_features_12_3_0_U digits_features_0_4_0_U digits_features_1_4_0_U digits_features_2_4_0_U digits_features_3_4_0_U digits_features_4_4_0_U digits_features_5_4_0_U digits_features_6_4_0_U digits_features_7_4_0_U digits_features_8_4_0_U digits_features_9_4_0_U digits_features_10_4_0_U digits_features_11_4_0_U digits_labels_0_U digits_labels_1_U digits_labels_2_U digits_labels_3_U digits_labels_4_U digits_labels_5_U digits_labels_6_U digits_labels_7_U digits_labels_8_U digits_labels_9_U BUS_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:71</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln741_fu_52_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln741" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln740_fu_58_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln740" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:72</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln741_fu_48_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln741" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln740_fu_54_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln740" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.147</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:73</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:789~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117~../top.cpp:73</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln741_fu_52_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:741" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln741" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln740_fu_58_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln740" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_82_1</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.791</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7187</Best-caseLatency>
                    <Average-caseLatency>7187</Average-caseLatency>
                    <Worst-caseLatency>7187</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7186</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>1437</TripCount>
                        <Latency>7185</Latency>
                        <AbsoluteTimeLatency>71.850 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../top.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../top.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>275</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1410</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln82_fu_1918_p2" SOURCE="../top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_1924_p2" SOURCE="../top.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_4_fu_2021_p2" SOURCE="../top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_2063_p2" SOURCE="../top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_1_fu_2036_p2" SOURCE="../top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_2_fu_2047_p2" SOURCE="../top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_3_fu_2185_p2" SOURCE="../top.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln83_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_8_fu_2147_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_2224_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_2234_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_2256_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_3_fu_2266_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_4_fu_2276_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_5_fu_2286_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_6_fu_2296_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_7_fu_2306_p2" SOURCE="../top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_VITIS_LOOP_88_2</Name>
            <Loops>
                <VITIS_LOOP_88_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1802</Best-caseLatency>
                    <Average-caseLatency>1802</Average-caseLatency>
                    <Worst-caseLatency>1802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1801</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_2>
                        <Name>VITIS_LOOP_88_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>360</TripCount>
                        <Latency>1800</Latency>
                        <AbsoluteTimeLatency>18.000 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../top.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_88_2>
                            <Name>VITIS_LOOP_88_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../top.cpp:88</SourceLocation>
                        </VITIS_LOOP_88_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>259</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1396</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_1920_p2" SOURCE="../top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_1926_p2" SOURCE="../top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_5_fu_1948_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_2075_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_2_fu_1963_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_3_fu_1974_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_4_fu_2197_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1989_p2" SOURCE="../top.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_8_fu_2159_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_2236_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_2246_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_2268_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_2278_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_2288_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_5_fu_2298_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_6_fu_2308_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_7_fu_2318_p2" SOURCE="../top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_68_3</Name>
            <Loops>
                <VITIS_LOOP_68_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.518</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_3>
                        <Name>VITIS_LOOP_68_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.h:68</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_68_3>
                            <Name>VITIS_LOOP_68_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.h:68</SourceLocation>
                        </VITIS_LOOP_68_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_322_p2" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_328_p2" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_393_p2" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln68_1_fu_399_p2" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_405_p3" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_2_fu_337_p2" SOURCE="../accelerator.h:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_357_p2" SOURCE="../accelerator.h:69" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_5_1_1_U177" SOURCE="../accelerator.h:69" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>512</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:67~../layer.h:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:141</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>80</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>511</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_1228_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1234_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_1246_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_1252_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1258_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_3_fu_1266_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_25_1_1_U195" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_22ns_25s_47_1_1_U194" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_4_fu_1628_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U196" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_1664_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_2_fu_1669_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1</Name>
            <Loops>
                <VITIS_LOOP_145_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_1>
                        <Name>VITIS_LOOP_145_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_1>
                            <Name>VITIS_LOOP_145_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:145</SourceLocation>
                        </VITIS_LOOP_145_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_83_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_89_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_106_p2" SOURCE="../layer.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.136</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:21~../layer.h:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:21~../layer.h:157</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_72_p2" SOURCE="../activations.h:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="i_19_fu_78_p2" SOURCE="../activations.h:21" STORAGESUBTYPE="" URAM="0" VARIABLE="i_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln23_fu_98_p2" SOURCE="../activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln23_fu_104_p3" SOURCE="../activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_64_8_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1060</Best-caseLatency>
                    <Average-caseLatency>1060</Average-caseLatency>
                    <Worst-caseLatency>1060</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1060</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:64~../layer.h:141</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>268</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1181</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:64" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:143" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="output_0_U" SOURCE="../activations.h:20" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="output_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:141</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>160</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>295</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_338_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_344_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_356_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_362_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_368_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_376_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_25_1_1_U341" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_24ns_25s_49_1_1_U340" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_2_fu_461_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U342" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_496_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_1_fu_501_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1</Name>
            <Loops>
                <VITIS_LOOP_145_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_1>
                        <Name>VITIS_LOOP_145_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_1>
                            <Name>VITIS_LOOP_145_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:145</SourceLocation>
                        </VITIS_LOOP_145_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_192_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_198_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U358" SOURCE="../layer.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U359" SOURCE="../layer.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="net_4_fu_256_p2" SOURCE="../layer.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="net_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.139</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:21~../layer.h:157</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:21~../layer.h:157</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>161</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_162_p2" SOURCE="../activations.h:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_168_p2" SOURCE="../activations.h:21" STORAGESUBTYPE="" URAM="0" VARIABLE="i_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U373" SOURCE="../activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln23_fu_206_p2" SOURCE="../activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="output_4_fu_212_p3" SOURCE="../activations.h:23" STORAGESUBTYPE="" URAM="0" VARIABLE="output_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_8_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>84</Best-caseLatency>
                    <Average-caseLatency>84</Average-caseLatency>
                    <Worst-caseLatency>84</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>84</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:157</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>376</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>656</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.065</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>40</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:67~../layer.h:141</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:141</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>86</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>255</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_227_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_233_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_245_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_251_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_257_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_5_fu_265_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U397" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U396" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U395" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_6_fu_345_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U398" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_3_fu_381_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_3_fu_386_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1</Name>
            <Loops>
                <VITIS_LOOP_145_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_145_1>
                        <Name>VITIS_LOOP_145_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_145_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:145</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_145_1>
                            <Name>VITIS_LOOP_145_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:145</SourceLocation>
                        </VITIS_LOOP_145_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_83_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="i_23_fu_89_p2" SOURCE="../layer.h:145" STORAGESUBTYPE="" URAM="0" VARIABLE="i_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_145_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_106_p2" SOURCE="../layer.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_120_1</Name>
            <Loops>
                <VITIS_LOOP_120_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.828</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_1>
                        <Name>VITIS_LOOP_120_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:119</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_120_1>
                            <Name>VITIS_LOOP_120_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:120</SourceLocation>
                        </VITIS_LOOP_120_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>32</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>127</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_81_p2" SOURCE="../activations.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln122_fu_106_p2" SOURCE="../activations.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="select" PRAGMA="" RTLNAME="maxLogit_2_fu_112_p3" SOURCE="../activations.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="maxLogit_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_92_p2" SOURCE="../activations.h:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_100_1</Name>
            <Loops>
                <VITIS_LOOP_100_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_100_1>
                        <Name>VITIS_LOOP_100_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 64</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_100_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:100~../activations.h:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_100_1>
                            <Name>VITIS_LOOP_100_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:100~../activations.h:132</SourceLocation>
                        </VITIS_LOOP_100_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln100_fu_95_p2" SOURCE="../activations.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_100_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_101_p2" SOURCE="../activations.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_105_2</Name>
            <Loops>
                <VITIS_LOOP_105_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_105_2>
                        <Name>VITIS_LOOP_105_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 64</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_105_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:105~../activations.h:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_105_2>
                            <Name>VITIS_LOOP_105_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:105~../activations.h:132</SourceLocation>
                        </VITIS_LOOP_105_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>57</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_93_p2" SOURCE="../activations.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_105_2" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_99_p2" SOURCE="../activations.h:105" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_Pipeline_VITIS_LOOP_138_3</Name>
            <Loops>
                <VITIS_LOOP_138_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>57</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.570 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_3>
                        <Name>VITIS_LOOP_138_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>55</Latency>
                        <AbsoluteTimeLatency>0.550 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_138_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:138</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_138_3>
                            <Name>VITIS_LOOP_138_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:138</SourceLocation>
                        </VITIS_LOOP_138_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4072</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>3046</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_138_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_75_p2" SOURCE="../activations.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_138_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_81_p2" SOURCE="../activations.h:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="45" LOOP="VITIS_LOOP_138_3" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_42ns_25s_25_46_1_U421" SOURCE="../activations.h:140" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln140" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>softmax_10_s</Name>
            <Loops>
                <VITIS_LOOP_128_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144</Best-caseLatency>
                    <Average-caseLatency>584</Average-caseLatency>
                    <Worst-caseLatency>814</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>144 ~ 814</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_128_2>
                        <Name>VITIS_LOOP_128_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>70 ~ 740</Latency>
                        <AbsoluteTimeLatency>0.700 us ~ 7.400 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>74</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 74</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_softmax_10_Pipeline_VITIS_LOOP_100_1_fu_282</Instance>
                            <Instance>grp_softmax_10_Pipeline_VITIS_LOOP_105_2_fu_289</Instance>
                        </InstanceList>
                    </VITIS_LOOP_128_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_128_2>
                            <Name>VITIS_LOOP_128_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:128</SourceLocation>
                        </VITIS_LOOP_128_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4466</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4103</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln128_fu_319_p2" SOURCE="../activations.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_325_p2" SOURCE="../activations.h:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="sub" PRAGMA="" RTLNAME="x_fu_351_p2" SOURCE="../activations.h:130" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln131_fu_356_p2" SOURCE="../activations.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="select" PRAGMA="" RTLNAME="x_1_fu_362_p3" SOURCE="../activations.h:131" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln86_fu_374_p2" SOURCE="../activations.h:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_380_p3" SOURCE="../activations.h:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22s_19ns_41_1_1_U426" SOURCE="../activations.h:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln91_fu_443_p2" SOURCE="../activations.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_449_p2" SOURCE="../activations.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_455_p3" SOURCE="../activations.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="select" PRAGMA="" RTLNAME="int_part_fu_463_p3" SOURCE="../activations.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="int_part" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="sub" PRAGMA="" RTLNAME="frac_fu_483_p2" SOURCE="../activations.h:92" STORAGESUBTYPE="" URAM="0" VARIABLE="frac" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_128_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_25s_15ns_34ns_40_4_1_U427" SOURCE="../activations.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_25s_15ns_34ns_40_4_1_U427" SOURCE="../activations.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_25s_59_1_1_U425" SOURCE="../activations.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_509_p2" SOURCE="../activations.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln100_fu_537_p2" SOURCE="../activations.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i23_fu_542_p2" SOURCE="../activations.h:91" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_128_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_2_fu_560_p2" SOURCE="../activations.h:133" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln137_fu_336_p2" SOURCE="../activations.h:137" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="sum_fu_342_p3" SOURCE="../activations.h:137" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forwardPropagation_4_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.579</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>254</Best-caseLatency>
                    <Average-caseLatency>694</Average-caseLatency>
                    <Worst-caseLatency>924</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.240 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>254 ~ 924</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:64~../layer.h:141</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>4733</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4945</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:64" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:143" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="ref_tmp20_0_U" SOURCE="" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="ref_tmp20_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>1</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:92</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:92</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>298</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_2_fu_143_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln871_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln880_fu_148_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln880" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_fu_153_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln871" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_fu_188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_2_fu_194_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln880_fu_200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln880" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.209</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5657~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:96</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:96</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>161</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5658_fu_114_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5658" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_fu_120_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_2_fu_130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_fu_145_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_fu_151_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="p_result_fu_157_p3" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659" STORAGESUBTYPE="" URAM="0" VARIABLE="p_result" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_104_4</Name>
            <Loops>
                <VITIS_LOOP_104_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.263</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_104_4>
                        <Name>VITIS_LOOP_104_4</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_104_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.h:104</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_104_4>
                            <Name>VITIS_LOOP_104_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.h:104</SourceLocation>
                        </VITIS_LOOP_104_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>115</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln104_fu_97_p2" SOURCE="../accelerator.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="i_43_fu_103_p2" SOURCE="../accelerator.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="i_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_118_p2" SOURCE="../accelerator.h:104" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_104_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_146_p2" SOURCE="../accelerator.h:109" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln109" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
            <Loops>
                <VITIS_LOOP_44_1_VITIS_LOOP_45_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                        <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>40</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:45~../layer.h:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                            <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:44~../layer.h:184</SourceLocation>
                        </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_159_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_165_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="i_27_fu_177_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_183_p2" SOURCE="../layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_189_p3" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_1_fu_197_p3" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U458" SOURCE="../layer.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_253_p2" SOURCE="../layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.159</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>40</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:67~../layer.h:185</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:185</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>57</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>241</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_187_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_193_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_205_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_211_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_217_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_7_fu_225_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U464" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_8_fu_296_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U465" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_5_fu_335_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_4_fu_340_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:81~../layer.h:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:188</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>160</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>295</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_338_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_344_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_25_fu_356_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_362_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_368_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_7_fu_376_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_25_1_1_U473" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_24ns_25s_49_1_1_U472" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_8_fu_461_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U474" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_496_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_4_fu_501_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_190_1</Name>
            <Loops>
                <VITIS_LOOP_190_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_190_1>
                        <Name>VITIS_LOOP_190_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_190_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:190</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_190_1>
                            <Name>VITIS_LOOP_190_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:190</SourceLocation>
                        </VITIS_LOOP_190_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln190_fu_192_p2" SOURCE="../layer.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_198_p2" SOURCE="../layer.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="i_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U488" SOURCE="../layer.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U489" SOURCE="../layer.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="add" PRAGMA="" RTLNAME="net_5_fu_256_p2" SOURCE="../layer.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="net_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_31_1</Name>
            <Loops>
                <VITIS_LOOP_31_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.645</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1>
                        <Name>VITIS_LOOP_31_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:31~../layer.h:199</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_1>
                            <Name>VITIS_LOOP_31_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:31~../layer.h:199</SourceLocation>
                        </VITIS_LOOP_31_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>120</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_144_p2" SOURCE="../activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_150_p2" SOURCE="../activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U502" SOURCE="../activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln33_fu_184_p2" SOURCE="../activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="select" PRAGMA="" RTLNAME="d_activation_fu_190_p3" SOURCE="../activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="d_activation" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_Pipeline_VITIS_LOOP_208_3</Name>
            <Loops>
                <VITIS_LOOP_208_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.548</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_3>
                        <Name>VITIS_LOOP_208_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:208</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_208_3>
                            <Name>VITIS_LOOP_208_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:208</SourceLocation>
                        </VITIS_LOOP_208_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>33</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>263</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln208_fu_164_p2" SOURCE="../layer.h:208" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_170_p2" SOURCE="../layer.h:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U511" SOURCE="../layer.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_18_1_1_U512" SOURCE="../layer.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln211_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18ns_25s_43_1_1_U513" SOURCE="../layer.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln211" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln211_fu_242_p2" SOURCE="../layer.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln211" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_8_4_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.996</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>167</Best-caseLatency>
                    <Average-caseLatency>167</Average-caseLatency>
                    <Worst-caseLatency>167</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>167</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:184</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>427</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1529</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_U" SOURCE="../layer.h:184" STORAGESIZE="25 40 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
            <Loops>
                <VITIS_LOOP_44_1_VITIS_LOOP_45_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.164</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                        <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                        <Slack>8.00</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:45~../layer.h:184</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                            <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:44~../layer.h:184</SourceLocation>
                        </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>197</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_221_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_227_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_239_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_245_p2" SOURCE="../layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_251_p3" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_263_p3" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln44_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_314_p2" SOURCE="../layer.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_25_1_1_U547" SOURCE="../layer.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_283_p2" SOURCE="../layer.h:45" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.460</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:67~../layer.h:185</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:185</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>80</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_185_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_191_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_203_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_209_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_215_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_11_fu_223_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_247_p2" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U558" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U557" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_12_fu_302_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U559" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_7_fu_338_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_6_fu_343_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_6" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34</Name>
            <Loops>
                <VITIS_LOOP_71_1_VITIS_LOOP_74_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                        <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>512</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:67~../layer.h:188</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                            <Name>VITIS_LOOP_71_1_VITIS_LOOP_74_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:188</SourceLocation>
                        </VITIS_LOOP_71_1_VITIS_LOOP_74_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>80</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>511</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_1228_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_3_fu_1234_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_1246_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_1252_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1258_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_9_fu_1266_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_129_6_25_1_1_U567" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_22ns_25s_47_1_1_U566" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_10_fu_1628_p3" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="yes" RTLNAME="add_42ns_42ns_42_1_1_U568" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_1664_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1_VITIS_LOOP_74_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_5_fu_1669_p2" SOURCE="../layer.h:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74_5" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_190_1</Name>
            <Loops>
                <VITIS_LOOP_190_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_190_1>
                        <Name>VITIS_LOOP_190_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_190_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:190</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_190_1>
                            <Name>VITIS_LOOP_190_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:190</SourceLocation>
                        </VITIS_LOOP_190_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln190_fu_83_p2" SOURCE="../layer.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_89_p2" SOURCE="../layer.h:190" STORAGESUBTYPE="" URAM="0" VARIABLE="i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_106_p2" SOURCE="../layer.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_31_1</Name>
            <Loops>
                <VITIS_LOOP_31_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_1>
                        <Name>VITIS_LOOP_31_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../activations.h:31~../layer.h:199</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_31_1>
                            <Name>VITIS_LOOP_31_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../activations.h:31~../layer.h:199</SourceLocation>
                        </VITIS_LOOP_31_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_74_p2" SOURCE="../activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="add" PRAGMA="" RTLNAME="i_35_fu_80_p2" SOURCE="../activations.h:31" STORAGESUBTYPE="" URAM="0" VARIABLE="i_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln33_fu_96_p2" SOURCE="../activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_31_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_102_p3" SOURCE="../activations.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_Pipeline_VITIS_LOOP_208_3</Name>
            <Loops>
                <VITIS_LOOP_208_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.040</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_3>
                        <Name>VITIS_LOOP_208_3</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:208</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_208_3>
                            <Name>VITIS_LOOP_208_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:208</SourceLocation>
                        </VITIS_LOOP_208_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>111</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln208_fu_78_p2" SOURCE="../layer.h:208" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_84_p2" SOURCE="../layer.h:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_208_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18ns_25s_42_1_1_U640" SOURCE="../layer.h:211" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln211" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>backProp_64_8_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.438</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1123</Best-caseLatency>
                    <Average-caseLatency>1123</Average-caseLatency>
                    <Worst-caseLatency>1123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:184</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>375</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1763</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="w_l_plus1_T_U" SOURCE="../layer.h:184" STORAGESIZE="25 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="w_l_plus1_T" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="../layer.h:64" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="net_0_U" SOURCE="../layer.h:189" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="net_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="d_activation_0_U" SOURCE="../layer.h:199" STORAGESIZE="18 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="d_activation_0" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_44_1</Name>
            <Loops>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:44~../layer.h:232~../accelerator.h:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1>
                            <Name>VITIS_LOOP_44_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:44~../layer.h:232~../accelerator.h:152</SourceLocation>
                        </VITIS_LOOP_44_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>105</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>69</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_136_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="i_41_fu_142_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U725" SOURCE="../layer.h:46" STORAGESUBTYPE="" URAM="0" VARIABLE="input_T" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1</Name>
            <Loops>
                <VITIS_LOOP_71_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1>
                            <Name>VITIS_LOOP_71_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71</SourceLocation>
                        </VITIS_LOOP_71_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>211</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>166</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_203_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_209_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U734" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U735" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U736" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U737" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_73" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_10ul_1ul_4ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>219</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>601</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_235_1</Name>
            <Loops>
                <VITIS_LOOP_235_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.878</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_1>
                        <Name>VITIS_LOOP_235_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>10</TripCount>
                        <Latency>13</Latency>
                        <AbsoluteTimeLatency>0.130 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:235~../accelerator.h:152</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_235_1>
                            <Name>VITIS_LOOP_235_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:235~../accelerator.h:152</SourceLocation>
                        </VITIS_LOOP_235_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>353</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln235_fu_215_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_221_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U756" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U756" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U756" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U757" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U757" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U758" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U758" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U759" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U759" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U757" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U758" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U759" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U760" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U760" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln248_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U760" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln248" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1</Name>
            <Loops>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.846</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:44~../layer.h:232</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1>
                            <Name>VITIS_LOOP_44_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:44~../layer.h:232</SourceLocation>
                        </VITIS_LOOP_44_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>202</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_173_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_179_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1</Name>
            <Loops>
                <VITIS_LOOP_71_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.698</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:71~../layer.h:233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1>
                            <Name>VITIS_LOOP_71_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71~../layer.h:233</SourceLocation>
                        </VITIS_LOOP_71_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>277</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_364_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_370_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U789" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U781" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U782" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U783" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U784" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U785" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U786" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U787" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_25s_50_1_1_U788" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1</Name>
            <Loops>
                <VITIS_LOOP_235_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.182</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_1>
                        <Name>VITIS_LOOP_235_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>4</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>70.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:235</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_235_1>
                            <Name>VITIS_LOOP_235_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:235</SourceLocation>
                        </VITIS_LOOP_235_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>656</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>424</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln235_fu_424_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_430_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U813" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U813" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U813" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U814" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U814" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U815" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U815" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U816" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U816" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U817" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U817" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U818" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U818" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U819" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U819" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U820" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U820" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U810" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U812" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U812" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln248_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U814" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U815" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U816" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U817" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U818" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U819" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U820" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_25_1_1_U811" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U812" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln248" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>updateWeightBias_8_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.698</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:41~../layer.h:232</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>25</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1272</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1444</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_8_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_9_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_10_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_11_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_12_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_13_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_14_U" SOURCE="../layer.h:233" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_14" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_44_15</Name>
            <Loops>
                <VITIS_LOOP_44_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.875</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1>
                        <Name>VITIS_LOOP_44_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:44~../layer.h:232~../accelerator.h:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1>
                            <Name>VITIS_LOOP_44_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:44~../layer.h:232~../accelerator.h:154</SourceLocation>
                        </VITIS_LOOP_44_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1424</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln44_fu_1015_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_1021_p2" SOURCE="../layer.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="i_40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1</Name>
            <Loops>
                <VITIS_LOOP_71_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_1>
                            <Name>VITIS_LOOP_71_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:71</SourceLocation>
                        </VITIS_LOOP_71_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>128</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>1419</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1726</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_2185_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_2191_p2" SOURCE="../layer.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U928" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U929" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U930" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U931" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U932" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U933" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U934" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U935" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U936" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U937" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U938" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U939" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U940" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U941" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U942" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U943" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U944" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U945" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U946" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U947" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U948" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U949" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U950" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U951" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U952" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U953" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U954" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U955" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U956" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U957" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U958" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U959" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U960" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U961" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U962" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U963" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U964" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U965" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U966" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U967" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U968" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U969" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U970" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U971" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U972" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U973" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U974" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U975" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U976" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U977" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U978" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U979" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U980" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U981" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U982" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U983" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U984" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U985" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U986" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U987" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U988" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U989" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U990" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="0" LOOP="VITIS_LOOP_71_1" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_25s_22ns_47_1_1_U991" SOURCE="../layer.h:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79_70" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matmul_8ul_1ul_64ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.394</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:60</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>128</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>35</UTIL_DSP>
                    <FF>1426</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>7395</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>accelerator_1437_Pipeline_VITIS_LOOP_235_16</Name>
            <Loops>
                <VITIS_LOOP_235_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.878</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_235_1>
                        <Name>VITIS_LOOP_235_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>8</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_235_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:235~../accelerator.h:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_235_1>
                            <Name>VITIS_LOOP_235_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../layer.h:235~../accelerator.h:154</SourceLocation>
                        </VITIS_LOOP_235_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>65</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>18</UTIL_DSP>
                    <FF>411</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln235_fu_2260_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_235_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_2266_p2" SOURCE="../layer.h:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1251" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1251" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1251" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1252" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1252" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1253" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1253" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1254" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1254" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1255" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1255" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1256" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1256" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1257" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1257" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1258" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1258" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1259" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1259" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1260" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1260" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1261" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1261" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1262" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1262" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1263" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1263" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1264" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1264" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1265" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1265" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1266" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1266" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1267" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1267" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1268" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1268" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1269" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1269" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1270" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1270" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1271" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1271" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1272" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1272" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1273" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1273" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1274" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1274" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1275" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1275" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1276" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1276" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1277" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1277" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1278" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1278" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1279" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1279" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1280" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1280" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1281" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1281" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1282" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1282" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1283" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1283" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1284" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1284" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1285" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1285" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1286" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1286" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1287" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1287" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1288" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1288" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1289" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1289" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1290" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1290" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1291" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1291" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1292" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1292" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1293" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1293" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1294" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1294" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1295" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1295" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1296" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1296" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1297" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1297" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1298" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1298" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1299" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1299" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1300" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1300" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1301" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1301" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1302" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1302" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1303" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1303" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1304" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1304" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1305" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1305" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1306" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1306" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1307" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1307" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1308" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1308" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1309" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1309" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1310" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1310" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1311" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1311" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1312" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1312" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1313" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1313" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1314" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln241_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1314" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln241_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1252" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1253" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1254" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1255" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1256" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1257" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1258" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1259" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1260" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1261" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1262" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1263" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1264" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1265" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1266" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1267" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1268" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1269" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1270" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1271" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1272" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1273" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1274" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1275" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1276" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1277" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1278" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1279" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1280" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1281" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1282" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1283" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1284" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1285" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1286" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1287" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1288" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1289" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1290" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1291" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1292" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1293" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1294" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1295" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1296" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1297" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1298" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1299" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1300" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1301" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1302" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1303" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1304" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1305" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1306" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1307" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1308" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1309" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1310" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1311" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1312" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1313" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1314" SOURCE="../layer.h:241" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln241_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1315" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1315" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln248_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_235_1" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_25s_8ns_42s_42_4_1_U1315" SOURCE="../layer.h:248" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln248" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_1437_s</Name>
            <Loops>
                <VITIS_LOOP_61_1>
                    <VITIS_LOOP_64_2>
                        <VITIS_LOOP_64_2.1/>
                    </VITIS_LOOP_64_2>
                </VITIS_LOOP_61_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>213826451</Best-caseLatency>
                    <Average-caseLatency>245440451</Average-caseLatency>
                    <Worst-caseLatency>262612601</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.138 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.454 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.626 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>213826451 ~ 262612601</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_61_1>
                        <Name>VITIS_LOOP_61_1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>50</TripCount>
                        <Latency>213826450 ~ 262612600</Latency>
                        <AbsoluteTimeLatency>2.138 sec ~ 2.626 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4276529</min>
                                <max>5252252</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4276529 ~ 5252252</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_64_2>
                            <Name>VITIS_LOOP_64_2</Name>
                            <Slack>8.00</Slack>
                            <TripCount>1437</TripCount>
                            <Latency>4276512 ~ 5252235</Latency>
                            <AbsoluteTimeLatency>42.765 ms ~ 52.522 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>2976</min>
                                    <max>3655</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>2976 ~ 3655</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_68_3_fu_1132</Instance>
                                <Instance>grp_forwardPropagation_64_8_s_fu_1164</Instance>
                                <Instance>grp_forwardPropagation_8_4_s_fu_1300</Instance>
                                <Instance>grp_forwardPropagation_4_10_s_fu_1329</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_3_fu_1358</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_44_1_fu_1367</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_104_4_fu_1379</Instance>
                                <Instance>grp_backProp_8_4_10_s_fu_1388</Instance>
                                <Instance>grp_backProp_64_8_4_s_fu_1426</Instance>
                                <Instance>grp_matmul_10ul_1ul_4ul_s_fu_1582</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_235_1_fu_1595</Instance>
                                <Instance>grp_updateWeightBias_8_4_s_fu_1614</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_44_15_fu_1647</Instance>
                                <Instance>grp_matmul_8ul_1ul_64ul_s_fu_1716</Instance>
                                <Instance>grp_accelerator_1437_Pipeline_VITIS_LOOP_235_16_fu_1849</Instance>
                            </InstanceList>
                            <VITIS_LOOP_64_2.1>
                                <Name>VITIS_LOOP_64_2.1</Name>
                                <Slack>8.00</Slack>
                                <TripCount>9</TripCount>
                                <Latency>81 ~ 90</Latency>
                                <AbsoluteTimeLatency>0.810 us ~ 0.900 us</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>9</min>
                                        <max>10</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>9 ~ 10</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_accelerator_1437_Pipeline_2_fu_1348</Instance>
                                </InstanceList>
                            </VITIS_LOOP_64_2.1>
                        </VITIS_LOOP_64_2>
                    </VITIS_LOOP_61_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../layer.h:233~../accelerator.h:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_61_1>
                            <Name>VITIS_LOOP_61_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.h:61</SourceLocation>
                            <VITIS_LOOP_64_2>
                                <Name>VITIS_LOOP_64_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../accelerator.h:64</SourceLocation>
                                <VITIS_LOOP_64_2.1>
                                    <Name>VITIS_LOOP_64_2.1</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:92</SourceLocation>
                                </VITIS_LOOP_64_2.1>
                            </VITIS_LOOP_64_2>
                        </VITIS_LOOP_61_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>259</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>71</UTIL_DSP>
                    <FF>16010</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>31182</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="result_l3_U" SOURCE="" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="result_l3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_15_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_16_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_17_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_18_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_19_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_20_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_21_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_22_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_23_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_24_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_25_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_26_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_27_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_28_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_29_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_30_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_31_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_32_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_33_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_34_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_35_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_36_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_37_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_38_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_39_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_40_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_41_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_42_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_43_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_44_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_45_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_46_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_47_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_48_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_49_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_50_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_51_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_52_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_53_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_54_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_55_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_56_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_57_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_58_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_59_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_60_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_61_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_62_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_63_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_64_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_65_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_66_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_67_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_68_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_69_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_70_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_71_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_71" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_72_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_72" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_73_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_73" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_74_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_74" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_75_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_75" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_76_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_76" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_77_U" SOURCE="../layer.h:233" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_77" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_78_U" SOURCE="../layer.h:233" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_78" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_79_U" SOURCE="../layer.h:233" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_79" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_80_U" SOURCE="../layer.h:233" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_80" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="update_temp_mat_81_U" SOURCE="../layer.h:233" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="update_temp_mat_81" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_ref_0_U" SOURCE="../accelerator.h:67" STORAGESIZE="22 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_ref_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="result_l1_0_U" SOURCE="../accelerator.h:73" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="result_l1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="final_error_0_U" SOURCE="../accelerator.h:103" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="final_error_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="d_l1_0_U" SOURCE="../accelerator.h:135" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="d_l1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_2068_p2" SOURCE="../accelerator.h:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="epoch_fu_2074_p2" SOURCE="../accelerator.h:61" STORAGESUBTYPE="" URAM="0" VARIABLE="epoch" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_2080_p2" SOURCE="../accelerator.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2086_p2" SOURCE="../accelerator.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_2104_p2" SOURCE="../accelerator.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_2.1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5658_fu_2135_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5658" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_fu_2141_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_2156_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_2_fu_2202_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_2.1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln888_fu_2210_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln888" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_2187_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="sub" PRAGMA="" RTLNAME="actual_digit_fu_2222_p2" SOURCE="../accelerator.h:96" STORAGESUBTYPE="" URAM="0" VARIABLE="actual_digit" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_2238_p2" SOURCE="../accelerator.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_2244_p2" SOURCE="../accelerator.h:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_64_2" OPTYPE="select" PRAGMA="" RTLNAME="correct_2_fu_2250_p3" SOURCE="../accelerator.h:98" STORAGESUBTYPE="" URAM="0" VARIABLE="correct_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln169_fu_2592_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_fu_2598_p3" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln169_fu_2606_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln169_1_fu_2612_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln169_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln169_1_fu_2622_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_2628_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln169" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln169_2_fu_2634_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln169_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_1_fu_2640_p3" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln169_2_fu_2648_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln169_3_fu_2658_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln169_fu_2668_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_4_fu_2678_p3" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i34_4_fu_2758_p6" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln169_4_fu_2694_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln169_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln169_fu_2704_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp_i_i34_4_fu_2758_p8" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln169_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln169_fu_2718_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln169_fu_2724_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln169_fu_2730_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln169_1_fu_2736_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln169_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln169_1_fu_2742_p2" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln169_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_61_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_25_1_1_U1449" SOURCE="../accelerator.h:169" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp_i_i34_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_360_Pipeline_VITIS_LOOP_176_7</Name>
            <Loops>
                <VITIS_LOOP_176_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.518</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_7>
                        <Name>VITIS_LOOP_176_7</Name>
                        <Slack>8.00</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_176_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.h:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_176_7>
                            <Name>VITIS_LOOP_176_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.h:176</SourceLocation>
                        </VITIS_LOOP_176_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_fu_322_p2" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_328_p2" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_393_p2" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln176_1_fu_399_p2" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_fu_405_p3" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_2_fu_337_p2" SOURCE="../accelerator.h:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_357_p2" SOURCE="../accelerator.h:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_176_7" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_27_4_5_1_1_U1551" SOURCE="../accelerator.h:177" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_360_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.940</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>1</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:186</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:186</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>298</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_1_fu_143_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln871_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln880_fu_148_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln880" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln871_fu_153_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:871" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln871" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_fu_188_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln43_1_fu_194_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln880_fu_200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln880" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_360_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>8.00</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5657~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:187</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:187</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>148</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5658_fu_114_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5658" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_fu_120_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_1_fu_130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln43_fu_145_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln43_fu_151_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="p_result_fu_157_p3" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659" STORAGESUBTYPE="" URAM="0" VARIABLE="p_result" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>accelerator_360_s</Name>
            <Loops>
                <VITIS_LOOP_174_6>
                    <VITIS_LOOP_174_6.1/>
                </VITIS_LOOP_174_6>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>563776</Best-caseLatency>
                    <Average-caseLatency>722176</Average-caseLatency>
                    <Worst-caseLatency>808216</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.638 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.222 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.082 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>563776 ~ 808216</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_6>
                        <Name>VITIS_LOOP_174_6</Name>
                        <Slack>8.00</Slack>
                        <TripCount>360</TripCount>
                        <Latency>563760 ~ 808200</Latency>
                        <AbsoluteTimeLatency>5.638 ms ~ 8.082 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>1566</min>
                                <max>2245</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>1566 ~ 2245</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_accelerator_360_Pipeline_VITIS_LOOP_176_7_fu_400</Instance>
                            <Instance>grp_forwardPropagation_64_8_s_fu_432</Instance>
                            <Instance>grp_forwardPropagation_8_4_s_fu_568</Instance>
                            <Instance>grp_forwardPropagation_4_10_s_fu_593</Instance>
                            <Instance>grp_accelerator_360_Pipeline_3_fu_622</Instance>
                        </InstanceList>
                        <VITIS_LOOP_174_6.1>
                            <Name>VITIS_LOOP_174_6.1</Name>
                            <Slack>8.00</Slack>
                            <TripCount>9</TripCount>
                            <Latency>81 ~ 90</Latency>
                            <AbsoluteTimeLatency>0.810 us ~ 0.900 us</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>9</min>
                                    <max>10</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>9 ~ 10</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_accelerator_360_Pipeline_2_fu_612</Instance>
                            </InstanceList>
                        </VITIS_LOOP_174_6.1>
                    </VITIS_LOOP_174_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../accelerator.h:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_174_6>
                            <Name>VITIS_LOOP_174_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../accelerator.h:174</SourceLocation>
                            <VITIS_LOOP_174_6.1>
                                <Name>VITIS_LOOP_174_6.1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658~C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683~../accelerator.h:186</SourceLocation>
                            </VITIS_LOOP_174_6.1>
                        </VITIS_LOOP_174_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>6231</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>8807</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="result_l3125_U" SOURCE="" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="result_l3125" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_ref_0_U" SOURCE="../accelerator.h:175" STORAGESIZE="22 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_ref_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="result_l1_0_U" SOURCE="../accelerator.h:181" STORAGESIZE="24 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="result_l1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_659_p2" SOURCE="../accelerator.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_665_p2" SOURCE="../accelerator.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_683_p2" SOURCE="../accelerator.h:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_6.1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5658_fu_710_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5658" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln5658_fu_716_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln5658" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_731_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6.1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_779_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_6.1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln888_fu_787_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:888" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln888" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_760_p2" SOURCE="C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="sub" PRAGMA="" RTLNAME="actual_digit_fu_809_p2" SOURCE="../accelerator.h:187" STORAGESUBTYPE="" URAM="0" VARIABLE="actual_digit" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln188_fu_815_p2" SOURCE="../accelerator.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_821_p2" SOURCE="../accelerator.h:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_6" OPTYPE="select" PRAGMA="" RTLNAME="correct_1_fu_827_p3" SOURCE="../accelerator.h:188" STORAGESUBTYPE="" URAM="0" VARIABLE="correct_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln193_fu_886_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_892_p3" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_fu_900_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln193_1_fu_906_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln193_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln193_1_fu_916_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_922_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln193_2_fu_928_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln193_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_934_p3" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_2_fu_942_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln193_3_fu_952_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln193_fu_962_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_4_fu_972_p3" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="test_accuracy_fu_1052_p6" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln193_4_fu_988_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln193_fu_998_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="test_accuracy_fu_1052_p8" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln193_fu_1012_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_1018_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln193_fu_1024_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln193_1_fu_1030_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_1_fu_1036_p2" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_25_1_1_U1579" SOURCE="../accelerator.h:193" STORAGESUBTYPE="" URAM="0" VARIABLE="test_accuracy" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>7.837</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>214397423</Best-caseLatency>
                    <Average-caseLatency>246169823</Average-caseLatency>
                    <Worst-caseLatency>263428013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.144 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.462 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.634 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>214397424 ~ 263428014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../top.cpp:13</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>127</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>29</UTIL_BRAM>
                    <DSP>273</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>75</UTIL_DSP>
                    <FF>26964</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>19</UTIL_FF>
                    <LUT>59827</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>84</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_train_U" SOURCE="" STORAGESIZE="1 14370 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="y_train" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="y_test_U" SOURCE="" STORAGESIZE="1 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="y_test" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_1_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_2_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_3_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_4_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_5_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_6_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_7_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_8_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_9_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_10_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_11_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_12_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_13_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_14_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_15_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_16_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_17_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_18_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_19_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_20_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_21_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_22_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_23_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_24_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_25_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_26_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_27_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_28_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_29_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_30_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_31_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_32_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_33_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_34_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_35_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_36_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_37_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_38_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_39_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_40_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_41_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_42_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_43_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_44_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_45_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_46_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_47_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_48_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_49_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_50_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_51_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_52_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_53_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_54_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_55_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_56_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_57_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_58_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_59_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_60_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_61_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_62_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l1_63_U" SOURCE="../top.cpp:30" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l1_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_1_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_2_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_3_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_4_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_5_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_6_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l2_7_U" SOURCE="../top.cpp:40" STORAGESIZE="25 4 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l3_U" SOURCE="../top.cpp:51" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l3_1_U" SOURCE="../top.cpp:51" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l3_2_U" SOURCE="../top.cpp:51" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="weights_l3_3_U" SOURCE="../top.cpp:51" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="weights_l3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="biases_l1_U" SOURCE="../top.cpp:66" STORAGESIZE="25 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="biases_l1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="biases_l3_U" SOURCE="../top.cpp:68" STORAGESIZE="25 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="biases_l3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_1_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_2_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_3_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_4_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_5_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sitofp_32ns_32_4_no_dsp_1_U1679" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_10_no_dsp_1_U1678" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U1680" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_9_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_10_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_11_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_train_0_12_U" SOURCE="../top.cpp:75" STORAGESIZE="5 7185 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_train_0_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_1_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_2_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_3_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_4_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_5_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_6_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_7_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_8_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_9_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_10_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_11_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="input_test_0_12_U" SOURCE="../top.cpp:78" STORAGESIZE="5 1800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="input_test_0_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram" PRAGMA="" RTLNAME="sitofp_32ns_32_4_no_dsp_1_U1679" SOURCE="../top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="weights_l1_50_addr_1_write_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ram" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U1680" SOURCE="../top.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="weights_l1_51_addr_1_write_ln32" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_1_0_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_1_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_2_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_2_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_3_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_3_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_4_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_4_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_5_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_5_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_6_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_6_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_7_0_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_7_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_8_0_0_U" SOURCE="" STORAGESIZE="2 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_8_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_9_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_9_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_10_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_10_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_11_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_11_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_12_0_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_12_0_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_0_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_0_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_1_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_1_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_2_1_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_2_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_3_1_0_U" SOURCE="" STORAGESIZE="2 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_3_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_4_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_4_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_5_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_5_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_6_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_6_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_7_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_7_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_8_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_8_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_9_1_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_9_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_10_1_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_10_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_11_1_0_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_11_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_12_1_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_12_1_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_0_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_0_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_1_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_1_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_2_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_2_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_3_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_3_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_4_2_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_4_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_5_2_0_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_5_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_7_2_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_7_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_8_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_8_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_9_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_9_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_10_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_10_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_11_2_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_11_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_12_2_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_12_2_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_1_3_0_U" SOURCE="" STORAGESIZE="3 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_1_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_2_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_2_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_3_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_3_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_4_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_4_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_5_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_5_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_6_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_6_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_7_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_7_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_8_3_0_U" SOURCE="" STORAGESIZE="3 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_8_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_9_3_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_9_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_10_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_10_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_11_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_11_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_12_3_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_12_3_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_0_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_0_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_1_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_1_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_2_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_2_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_3_4_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_3_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_4_4_0_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_4_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_5_4_0_U" SOURCE="" STORAGESIZE="4 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_5_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_6_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_6_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_7_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_7_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_8_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_8_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_9_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_9_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_10_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_10_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_features_11_4_0_U" SOURCE="" STORAGESIZE="5 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_features_11_4_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_0_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_1_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_2_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_3_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_4_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_5_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_6_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_7_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_8_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="digits_labels_9_U" SOURCE="" STORAGESIZE="1 1797 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="digits_labels_9" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="BUS" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="BUS_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="train_accuracy" index="0" direction="out" srcType="ap_fixed&lt;25, 8, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_BUS" name="train_accuracy" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_BUS" name="train_accuracy_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="test_accuracy" index="1" direction="out" srcType="ap_fixed&lt;25, 8, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_BUS" name="test_accuracy" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_BUS" name="test_accuracy_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="done" index="2" direction="out" srcType="int&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_BUS" name="done" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_BUS" name="done_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_BUS" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_BUS_" paramPrefix="C_S_AXI_BUS_">
            <ports>
                <port>s_axi_BUS_ARADDR</port>
                <port>s_axi_BUS_ARREADY</port>
                <port>s_axi_BUS_ARVALID</port>
                <port>s_axi_BUS_AWADDR</port>
                <port>s_axi_BUS_AWREADY</port>
                <port>s_axi_BUS_AWVALID</port>
                <port>s_axi_BUS_BREADY</port>
                <port>s_axi_BUS_BRESP</port>
                <port>s_axi_BUS_BVALID</port>
                <port>s_axi_BUS_RDATA</port>
                <port>s_axi_BUS_RREADY</port>
                <port>s_axi_BUS_RRESP</port>
                <port>s_axi_BUS_RVALID</port>
                <port>s_axi_BUS_WDATA</port>
                <port>s_axi_BUS_WREADY</port>
                <port>s_axi_BUS_WSTRB</port>
                <port>s_axi_BUS_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="train_accuracy" access="R" description="Data signal of train_accuracy" range="32">
                    <fields>
                        <field offset="0" width="25" name="train_accuracy" access="R" description="Bit 24 to 0 of train_accuracy"/>
                        <field offset="25" width="7" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x14" name="train_accuracy_ctrl" access="R" description="Control signal of train_accuracy" range="32">
                    <fields>
                        <field offset="0" width="1" name="train_accuracy_ap_vld" access="R" description="Control signal train_accuracy_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="test_accuracy" access="R" description="Data signal of test_accuracy" range="32">
                    <fields>
                        <field offset="0" width="25" name="test_accuracy" access="R" description="Bit 24 to 0 of test_accuracy"/>
                        <field offset="25" width="7" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="test_accuracy_ctrl" access="R" description="Control signal of test_accuracy" range="32">
                    <fields>
                        <field offset="0" width="1" name="test_accuracy_ap_vld" access="R" description="Control signal test_accuracy_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="done" access="R" description="Data signal of done" range="32">
                    <fields>
                        <field offset="0" width="32" name="done" access="R" description="Bit 31 to 0 of done"/>
                    </fields>
                </register>
                <register offset="0x34" name="done_ctrl" access="R" description="Control signal of done" range="32">
                    <fields>
                        <field offset="0" width="1" name="done_ap_vld" access="R" description="Control signal done_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="train_accuracy"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="test_accuracy"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="done"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_BUS</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_BUS">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_BUS">train_accuracy, 0x10, 32, R, Data signal of train_accuracy, </column>
                    <column name="s_axi_BUS">train_accuracy_ctrl, 0x14, 32, R, Control signal of train_accuracy, 0=train_accuracy_ap_vld</column>
                    <column name="s_axi_BUS">test_accuracy, 0x20, 32, R, Data signal of test_accuracy, </column>
                    <column name="s_axi_BUS">test_accuracy_ctrl, 0x24, 32, R, Control signal of test_accuracy, 0=test_accuracy_ap_vld</column>
                    <column name="s_axi_BUS">done, 0x30, 32, R, Data signal of done, </column>
                    <column name="s_axi_BUS">done_ctrl, 0x34, 32, R, Control signal of done, 0=done_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="train_accuracy">out, ap_fixed&lt;25 8 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="test_accuracy">out, ap_fixed&lt;25 8 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="done">out, int&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="train_accuracy">s_axi_BUS, register, name=train_accuracy offset=0x10 range=32</column>
                    <column name="train_accuracy">s_axi_BUS, register, name=train_accuracy_ctrl offset=0x14 range=32</column>
                    <column name="test_accuracy">s_axi_BUS, register, name=test_accuracy offset=0x20 range=32</column>
                    <column name="test_accuracy">s_axi_BUS, register, name=test_accuracy_ctrl offset=0x24 range=32</column>
                    <column name="done">s_axi_BUS, register, name=done offset=0x30 range=32</column>
                    <column name="done">s_axi_BUS, register, name=done_ctrl offset=0x34 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="bind_op" location="../accelerator.h:99" status="invalid" parentFunction="accelerator" variable="" isDirective="0" options="op=add impl=dsp">
            <Msg msg_id="207-5561" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="bind_op" location="../accelerator.h:108" status="warning" parentFunction="accelerator" variable="final_error" isDirective="0" options="variable=final_error op=sub impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'final_error', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../error.cpp:18" status="valid" parentFunction="log_approx" variable="z" isDirective="0" options="variable=z op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:19" status="valid" parentFunction="log_approx" variable="z" isDirective="0" options="variable=z op=add impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:20" status="valid" parentFunction="log_approx" variable="z" isDirective="0" options="variable=z op=sub impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:21" status="valid" parentFunction="log_approx" variable="z2" isDirective="0" options="variable=z2 op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:22" status="valid" parentFunction="log_approx" variable="z2" isDirective="0" options="variable=z2 op=add impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:23" status="valid" parentFunction="log_approx" variable="z2" isDirective="0" options="variable=z2 op=sub impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:34" status="valid" parentFunction="categoricalcrossentropy" variable="x" isDirective="0" options="variable=x op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:35" status="valid" parentFunction="categoricalcrossentropy" variable="x" isDirective="0" options="variable=x op=add impl=dsp"/>
        <Pragma type="bind_op" location="../error.cpp:36" status="valid" parentFunction="categoricalcrossentropy" variable="x" isDirective="0" options="variable=x op=sub impl=dsp"/>
        <Pragma type="pipeline" location="../error.cpp:42" status="valid" parentFunction="categoricalcrossentropy" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../layer.h:75" status="valid" parentFunction="matmul" variable="" isDirective="0" options="II=100"/>
        <Pragma type="bind_op" location="../layer.h:76" status="valid" parentFunction="matmul" variable="temp" isDirective="0" options="variable=temp op=mul impl=dsp"/>
        <Pragma type="bind_op" location="../layer.h:77" status="valid" parentFunction="matmul" variable="temp" isDirective="0" options="variable=temp op=add impl=dsp"/>
        <Pragma type="bind_op" location="../layer.h:78" status="valid" parentFunction="matmul" variable="temp" isDirective="0" options="variable=temp op=sub impl=dsp"/>
        <Pragma type="pipeline" location="../layer.h:105" status="valid" parentFunction="matmultransposew" variable="" isDirective="0" options="II=100"/>
        <Pragma type="bind_op" location="../layer.h:106" status="invalid" parentFunction="matmultransposew" variable="" isDirective="0" options="op=mul impl=dsp">
            <Msg msg_id="207-5561" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:107" status="invalid" parentFunction="matmultransposew" variable="" isDirective="0" options="op=add impl=dsp">
            <Msg msg_id="207-5561" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:108" status="invalid" parentFunction="matmultransposew" variable="" isDirective="0" options="op=sub impl=dsp">
            <Msg msg_id="207-5561" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:147" status="warning" parentFunction="forwardpropagation" variable="net" isDirective="0" options="variable=net op=mul impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:148" status="warning" parentFunction="forwardpropagation" variable="net" isDirective="0" options="variable=net op=add impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:149" status="warning" parentFunction="forwardpropagation" variable="net" isDirective="0" options="variable=net op=sub impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:192" status="warning" parentFunction="backprop" variable="net" isDirective="0" options="variable=net op=add impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'net', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="pipeline" location="../layer.h:210" status="valid" parentFunction="backprop" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_op" location="../layer.h:238" status="warning" parentFunction="updateweightbias" variable="weights" isDirective="0" options="variable=weights op=mul impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:239" status="warning" parentFunction="updateweightbias" variable="weights" isDirective="0" options="variable=weights op=add impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:240" status="warning" parentFunction="updateweightbias" variable="weights" isDirective="0" options="variable=weights op=sub impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'weights', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:245" status="warning" parentFunction="updateweightbias" variable="biases" isDirective="0" options="variable=biases op=mul impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:246" status="warning" parentFunction="updateweightbias" variable="biases" isDirective="0" options="variable=biases op=add impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="bind_op" location="../layer.h:247" status="warning" parentFunction="updateweightbias" variable="biases" isDirective="0" options="variable=biases op=sub impl=dsp">
            <Msg msg_id="207-5579" msg_severity="WARNING" msg_body="Unknown pragma bind_op variable value 'biases', please check that the variable exists in the same scope as the pragma."/>
        </Pragma>
        <Pragma type="interface" location="../top.cpp:26" status="valid" parentFunction="top" variable="train_accuracy" isDirective="0" options="s_axilite port=train_accuracy bundle=BUS"/>
        <Pragma type="interface" location="../top.cpp:27" status="valid" parentFunction="top" variable="test_accuracy" isDirective="0" options="s_axilite port=test_accuracy bundle=BUS"/>
        <Pragma type="interface" location="../top.cpp:28" status="valid" parentFunction="top" variable="done" isDirective="0" options="s_axilite port=done bundle=BUS"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

