/*
 *  Copyright (C) 2021 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */


/*
 * Auto generated file 
 */

#ifndef TI_DRIVERS_CONFIG_H_
#define TI_DRIVERS_CONFIG_H_

#include <stdint.h>
#include <drivers/hw_include/cslr_soc.h>
#include "ti_dpl_config.h"

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Common Functions
 */
void System_init(void);
void System_deinit(void);

/*
 * QSPI
 */
#include <drivers/qspi.h>
#include <drivers/soc.h>

/* QSPI Instance Macros */
#define CONFIG_QSPI0 (0U)
#define CONFIG_QSPI_NUM_INSTANCES (1U)
/*
 * EDMA
 */
#include <drivers/edma.h>
#include <drivers/soc.h>

/* EDMA Instance Macros */
#define CONFIG_EDMA0_BASE_ADDR (CSL_DSS_TPCC_A_U_BASE)
#define CONFIG_EDMA1_BASE_ADDR (CSL_APP_TPCC_A_U_BASE)
#define CONFIG_EDMA0 (0U)
#define CONFIG_EDMA1 (1U)
#define CONFIG_EDMA_NUM_INSTANCES (2U)

/*
 * ADCBUF
 */
#include <drivers/adcbuf.h>

/* ADCBUF Instance Macros */
#define CONFIG_ADCBUF0 (0U)
#define CONFIG_ADCBUF_NUM_INSTANCES (1U)

/*
 * CBUFF
 */
#include <drivers/cbuff.h>

/* CBUFF Instance Macros */
#define CONFIG_CBUFF0 (0U)
#define CONFIG_CBUFF_NUM_INSTANCES (1U)


/*
 * GPIO
 */
#include <drivers/gpio.h>
#include <drivers/soc.h>

/* GPIO PIN Macros */
#define SPI_HOST_INTR_BASE_ADDR (CSL_APP_GIO_U_BASE)
#define SPI_HOST_INTR_PIN (5U)
#define SPI_HOST_INTR_DIR (GPIO_DIRECTION_OUTPUT)
#define SPI_HOST_INTR_TRIG_TYPE (GPIO_TRIG_TYPE_NONE)
#define SPI_HOST_INTR_OPEN_DRAIN (GPIO_OPEN_DRAIN_DISABLE)
#define SPI_HOST_INTR_INTR_LEVEL (GPIO_INTR_LEVEL_LOW)
#define SPI_HOST_INTR_INTR_HIGH (CSL_APPSS_INTR_APPSS_GIO_INT0)
#define SPI_HOST_INTR_INTR_LOW (CSL_APPSS_INTR_APPSS_GIO_INT1)
#define GPIO_LED_BASE_ADDR (CSL_APP_GIO_U_BASE)
#define GPIO_LED_PIN (6U)
#define GPIO_LED_DIR (GPIO_DIRECTION_OUTPUT)
#define GPIO_LED_TRIG_TYPE (GPIO_TRIG_TYPE_NONE)
#define GPIO_LED_OPEN_DRAIN (GPIO_OPEN_DRAIN_DISABLE)
#define GPIO_LED_INTR_LEVEL (GPIO_INTR_LEVEL_LOW)
#define GPIO_LED_INTR_HIGH (CSL_APPSS_INTR_APPSS_GIO_INT0)
#define GPIO_LED_INTR_LOW (CSL_APPSS_INTR_APPSS_GIO_INT1)
#define CONFIG_GPIO_NUM_INSTANCES (2U)

/*
 * HWA
 */
#include <drivers/hwa.h>

/* HWA Instance Macros */
#define CONFIG_HWA0 (0U)
#define CONFIG_HWA_NUM_INSTANCES (1U)

/*
 * I2C
 */
#include <drivers/i2c.h>

/* I2C Instance Macros */
#define CONFIG_I2C0 (0U)
#define CONFIG_I2C_NUM_INSTANCES (1U)

/*
 * MCSPI
 */
#include <drivers/mcspi.h>

/* MCSPI Instance Macros */
#define CONFIG_MCSPI0 (0U)
#define CONFIG_MCSPI_NUM_INSTANCES (1U)
#define CONFIG_MCSPI_NUM_DMA_INSTANCES (1U)


/* ----------- TimerP ----------- */
#include <drivers/rti/v0/rti.h>
#include <drivers/soc.h>
#include <kernel/dpl/AddrTranslateP.h>

#define CONFIG_RTI0                        (0u)
#define CONFIG_RTI0_BASE_ADDR              (0x56F7F000u)
#define CONFIG_RTI0_INPUT_CLK_HZ           (40000000u)
#define CONFIG_RTI0_CNTR1_OUTPUT_CLK_HZ    (1000000u)
#define CONFIG_RTI0_INT_NUM_EVENT1         (44u)
#define CONFIG_RTI0_INT_NUM_EVENT2         (45u)
#define CONFIG_RTI0_INT_NUM_EVENT3         (46u)
#define CONFIG_RTI0_LOCK_UNLOCK_DOMAIN     (SOC_DOMAIN_ID_APPSS_RCM)
#define CONFIG_RTI0_LOCK_UNLOCK_PARTITION  (0)
#define CONFIG_RTI0_CLOCK_SRC_MUX_ADDR     (0x56040034u)
#define CONFIG_RTI0_CLOCK_SRC_VALUE        (0x0u)
#define CONFIG_RTI0_CLOCK_SRC_OSC_CLK (0x0u)
#define RTI_NUM_INSTANCES                     (1u)


/*
 * UART
 */
#include <drivers/uart.h>

/* UART Instance Macros */
#define CONFIG_UART0 (0U)
#define CONFIG_UART1 (1U)
#define CONFIG_UART_NUM_INSTANCES (2U)
#define CONFIG_UART_NUM_DMA_INSTANCES (0U)


#include <drivers/soc.h>
#include <kernel/dpl/CycleCounterP.h>

#ifdef __cplusplus
}
#endif

#endif /* TI_DRIVERS_CONFIG_H_ */
