TimeQuest Timing Analyzer report for CAMstreamVGA
Sun Jun 09 18:34:30 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 14. Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'
 15. Slow 1200mV 85C Model Setup: 'SW[0]'
 16. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'
 17. Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 18. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'
 19. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'
 20. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'
 21. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'
 22. Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'
 23. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'
 25. Slow 1200mV 85C Model Hold: 'SW[0]'
 26. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'
 27. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'
 29. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'
 30. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'
 31. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'
 32. Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'
 33. Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 34. Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
 36. Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
 38. Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 39. Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'
 40. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[1]'
 41. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[0]'
 42. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[3]'
 43. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[5]'
 44. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[4]'
 45. Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[2]'
 46. Slow 1200mV 85C Model Recovery: 'SW[0]'
 47. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 48. Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'
 49. Slow 1200mV 85C Model Removal: 'SW[0]'
 50. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 51. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[5]'
 52. Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 53. Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
 54. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[2]'
 55. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[4]'
 56. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[3]'
 57. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[0]'
 58. Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[1]'
 60. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'
 61. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'
 62. Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 63. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
 64. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
 65. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
 66. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
 67. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
 68. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
 69. Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
 70. Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
 71. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 72. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Propagation Delay
 78. Minimum Propagation Delay
 79. Slow 1200mV 85C Model Metastability Report
 80. Slow 1200mV 0C Model Fmax Summary
 81. Slow 1200mV 0C Model Setup Summary
 82. Slow 1200mV 0C Model Hold Summary
 83. Slow 1200mV 0C Model Recovery Summary
 84. Slow 1200mV 0C Model Removal Summary
 85. Slow 1200mV 0C Model Minimum Pulse Width Summary
 86. Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
 87. Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
 88. Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'
 89. Slow 1200mV 0C Model Setup: 'SW[0]'
 90. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
 91. Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
 92. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
 93. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
 94. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
 95. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
 96. Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
 97. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 98. Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'
 99. Slow 1200mV 0C Model Hold: 'SW[0]'
100. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
101. Slow 1200mV 0C Model Hold: 'CLOCK_50'
102. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
103. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
104. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
105. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
106. Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
107. Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
108. Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
109. Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
110. Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
111. Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
112. Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
113. Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'
114. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[1]'
115. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[0]'
116. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[3]'
117. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[5]'
118. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[4]'
119. Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[2]'
120. Slow 1200mV 0C Model Recovery: 'SW[0]'
121. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
122. Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'
123. Slow 1200mV 0C Model Removal: 'SW[0]'
124. Slow 1200mV 0C Model Removal: 'CLOCK_50'
125. Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
126. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[5]'
127. Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
128. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[2]'
129. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[4]'
130. Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
131. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[3]'
132. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[0]'
133. Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[1]'
134. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
135. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
136. Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
137. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
138. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
139. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
140. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
141. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
142. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
143. Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
144. Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
145. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
146. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
147. Setup Times
148. Hold Times
149. Clock to Output Times
150. Minimum Clock to Output Times
151. Propagation Delay
152. Minimum Propagation Delay
153. Slow 1200mV 0C Model Metastability Report
154. Fast 1200mV 0C Model Setup Summary
155. Fast 1200mV 0C Model Hold Summary
156. Fast 1200mV 0C Model Recovery Summary
157. Fast 1200mV 0C Model Removal Summary
158. Fast 1200mV 0C Model Minimum Pulse Width Summary
159. Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
160. Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
161. Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'
162. Fast 1200mV 0C Model Setup: 'SW[0]'
163. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'
164. Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'
165. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'
166. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'
167. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'
168. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'
169. Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'
170. Fast 1200mV 0C Model Setup: 'CLOCK_50'
171. Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'
172. Fast 1200mV 0C Model Hold: 'SW[0]'
173. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'
174. Fast 1200mV 0C Model Hold: 'CLOCK_50'
175. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'
176. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'
177. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'
178. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'
179. Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'
180. Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
181. Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
182. Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'
183. Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
184. Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'
185. Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'
186. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[1]'
187. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[0]'
188. Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
189. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[3]'
190. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[4]'
191. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[2]'
192. Fast 1200mV 0C Model Recovery: 'SW[0]'
193. Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[5]'
194. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
195. Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'
196. Fast 1200mV 0C Model Removal: 'SW[0]'
197. Fast 1200mV 0C Model Removal: 'CLOCK_50'
198. Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
199. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[5]'
200. Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'
201. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[2]'
202. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[4]'
203. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[3]'
204. Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
205. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[0]'
206. Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[1]'
207. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'
211. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'
212. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'
213. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'
214. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'
215. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'
216. Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'
217. Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'
218. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
219. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'
220. Setup Times
221. Hold Times
222. Clock to Output Times
223. Minimum Clock to Output Times
224. Propagation Delay
225. Minimum Propagation Delay
226. Fast 1200mV 0C Model Metastability Report
227. Multicorner Timing Analysis Summary
228. Setup Times
229. Hold Times
230. Clock to Output Times
231. Minimum Clock to Output Times
232. Propagation Delay
233. Minimum Propagation Delay
234. Board Trace Model Assignments
235. Input Transition Times
236. Slow Corner Signal Integrity Metrics
237. Fast Corner Signal Integrity Metrics
238. Setup Transfers
239. Hold Transfers
240. Recovery Transfers
241. Removal Transfers
242. Report TCCS
243. Report RSKM
244. Unconstrained Paths
245. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; CAMstreamVGA                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] }                ;
; CLK25|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 19.864  ; 50.34 MHz  ; 0.000 ; 9.932   ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK25|altpll_component|auto_generated|pll1|inclk[0]   ; { CLK25|altpll_component|auto_generated|pll1|clk[0] }   ;
; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 640.000 ; 1.56 MHz   ; 0.000 ; 320.000 ; 50.00      ; 64        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0] ; { CLK_24M|altpll_component|auto_generated|pll1|clk[0] } ;
; CLOCK_50                                            ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; div800k:DIV800|Qaux[0]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[0] }                              ;
; div800k:DIV800|Qaux[1]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[1] }                              ;
; div800k:DIV800|Qaux[2]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[2] }                              ;
; div800k:DIV800|Qaux[3]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[3] }                              ;
; div800k:DIV800|Qaux[4]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[4] }                              ;
; div800k:DIV800|Qaux[5]                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { div800k:DIV800|Qaux[5] }                              ;
; GPIO1_D[9]                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { GPIO1_D[9] }                                          ;
; SCCBdrive:SCCBdriver|C_E                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|C_E }                            ;
; SCCBdrive:SCCBdriver|clk400data                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SCCBdrive:SCCBdriver|clk400data }                     ;
; SW[0]                                               ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                       ; { SW[0] }                                               ;
+-----------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 58.42 MHz  ; 58.42 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.2 MHz   ; 94.2 MHz        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;      ;
; 147.97 MHz ; 147.97 MHz      ; GPIO1_D[9]                                        ;      ;
; 149.7 MHz  ; 149.7 MHz       ; SW[0]                                             ;      ;
; 153.8 MHz  ; 153.8 MHz       ; div800k:DIV800|Qaux[5]                            ;      ;
; 355.24 MHz ; 355.24 MHz      ; SCCBdrive:SCCBdriver|clk400data                   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -12.785 ; -1365.926     ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -7.931  ; -1256.245     ;
; GPIO1_D[9]                                        ; -4.708  ; -204.757      ;
; SW[0]                                             ; -3.967  ; -760.016      ;
; div800k:DIV800|Qaux[5]                            ; -2.751  ; -6.533        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.815  ; -17.331       ;
; div800k:DIV800|Qaux[0]                            ; 0.012   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.046   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.109   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.193   ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.198   ; 0.000         ;
; CLOCK_50                                          ; 0.223   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -6.081 ; -269.420      ;
; SW[0]                                             ; -5.790 ; -322.497      ;
; div800k:DIV800|Qaux[5]                            ; -0.411 ; -0.737        ;
; CLOCK_50                                          ; -0.204 ; -0.204        ;
; div800k:DIV800|Qaux[2]                            ; 0.010  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.033  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.035  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.036  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.048  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.231  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.344  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.365  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.864 ; -136.976      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.839 ; -16.835       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.536 ; -20.495       ;
; GPIO1_D[9]                                        ; -1.499 ; -2.787        ;
; div800k:DIV800|Qaux[1]                            ; -1.184 ; -1.184        ;
; div800k:DIV800|Qaux[0]                            ; -1.074 ; -1.074        ;
; div800k:DIV800|Qaux[3]                            ; -1.002 ; -1.002        ;
; div800k:DIV800|Qaux[5]                            ; -0.953 ; -0.953        ;
; div800k:DIV800|Qaux[4]                            ; -0.934 ; -0.934        ;
; div800k:DIV800|Qaux[2]                            ; -0.861 ; -0.861        ;
; SW[0]                                             ; -0.758 ; -1.284        ;
; CLOCK_50                                          ; 0.861  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.709 ; -137.875      ;
; SW[0]                                             ; -4.418 ; -112.672      ;
; CLOCK_50                                          ; -0.931 ; -0.931        ;
; div800k:DIV800|Qaux[5]                            ; -0.762 ; -2.411        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -0.718 ; -4.820        ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.380  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.877  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.927  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 1.025  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 1.091  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 1.103  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 1.206  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.000 ; -1413.223     ;
; GPIO1_D[9]                                        ; -3.000 ; -61.919       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.472  ; 0.000         ;
; CLOCK_50                                          ; 4.753  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.684  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -12.785 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.629      ;
; -12.784 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.628      ;
; -12.784 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.628      ;
; -12.783 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.627      ;
; -12.782 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.586      ;
; -12.781 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.585      ;
; -12.781 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.585      ;
; -12.780 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.584      ;
; -12.686 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.170     ; 7.455      ;
; -12.685 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.170     ; 7.454      ;
; -12.685 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.170     ; 7.454      ;
; -12.684 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.170     ; 7.453      ;
; -12.665 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.128     ; 7.476      ;
; -12.664 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.128     ; 7.475      ;
; -12.662 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.168     ; 7.433      ;
; -12.661 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.168     ; 7.432      ;
; -12.659 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.128     ; 7.470      ;
; -12.658 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.128     ; 7.469      ;
; -12.656 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.168     ; 7.427      ;
; -12.655 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.168     ; 7.426      ;
; -12.602 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.826     ; 8.715      ;
; -12.601 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.826     ; 8.714      ;
; -12.601 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.826     ; 8.714      ;
; -12.600 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.826     ; 8.713      ;
; -12.597 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.667     ; 6.869      ;
; -12.596 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.667     ; 6.868      ;
; -12.594 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.667     ; 6.866      ;
; -12.593 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.667     ; 6.865      ;
; -12.566 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.203     ; 7.302      ;
; -12.565 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.203     ; 7.301      ;
; -12.560 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.203     ; 7.296      ;
; -12.559 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.203     ; 7.295      ;
; -12.550 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.018     ; 6.471      ;
; -12.549 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.018     ; 6.470      ;
; -12.549 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.018     ; 6.470      ;
; -12.548 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.018     ; 6.469      ;
; -12.526 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.291     ; 7.174      ;
; -12.526 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.700     ; 6.765      ;
; -12.525 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.291     ; 7.173      ;
; -12.525 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.291     ; 7.173      ;
; -12.524 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.291     ; 7.172      ;
; -12.524 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.700     ; 6.763      ;
; -12.522 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.700     ; 6.761      ;
; -12.520 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.700     ; 6.759      ;
; -12.507 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.404     ; 7.042      ;
; -12.506 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.404     ; 7.041      ;
; -12.506 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.404     ; 7.041      ;
; -12.505 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.404     ; 7.040      ;
; -12.485 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.368     ; 7.056      ;
; -12.484 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.368     ; 7.055      ;
; -12.484 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.368     ; 7.055      ;
; -12.483 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.368     ; 7.054      ;
; -12.482 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.859     ; 8.562      ;
; -12.481 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.859     ; 8.561      ;
; -12.476 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.859     ; 8.556      ;
; -12.475 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.319      ;
; -12.475 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.859     ; 8.555      ;
; -12.474 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.095     ; 7.318      ;
; -12.473 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.941     ; 7.471      ;
; -12.472 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.941     ; 7.470      ;
; -12.472 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.941     ; 7.470      ;
; -12.472 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.276      ;
; -12.471 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.941     ; 7.469      ;
; -12.471 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.135     ; 7.275      ;
; -12.466 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.902     ; 7.503      ;
; -12.465 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.902     ; 7.502      ;
; -12.465 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.902     ; 7.502      ;
; -12.464 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.902     ; 7.501      ;
; -12.448 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.051     ; 6.336      ;
; -12.446 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.051     ; 6.334      ;
; -12.444 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.051     ; 6.332      ;
; -12.442 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -6.051     ; 6.330      ;
; -12.406 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.324     ; 7.021      ;
; -12.405 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.324     ; 7.020      ;
; -12.400 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.324     ; 7.015      ;
; -12.399 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.324     ; 7.014      ;
; -12.399 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.301     ; 8.037      ;
; -12.398 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.301     ; 8.036      ;
; -12.398 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.301     ; 8.036      ;
; -12.397 ; RAMs_drive:RAM_controller|Parity_register[41]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.301     ; 8.035      ;
; -12.392 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.217     ; 7.114      ;
; -12.391 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.217     ; 7.113      ;
; -12.391 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.217     ; 7.113      ;
; -12.390 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.217     ; 7.112      ;
; -12.389 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.081     ; 7.247      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.081     ; 7.246      ;
; -12.388 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.081     ; 7.246      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.437     ; 6.889      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.275     ; 7.051      ;
; -12.387 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.081     ; 7.245      ;
; -12.386 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.437     ; 6.888      ;
; -12.386 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.275     ; 7.050      ;
; -12.384 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.306     ; 7.017      ;
; -12.384 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.275     ; 7.048      ;
; -12.383 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.306     ; 7.016      ;
; -12.383 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.306     ; 7.016      ;
; -12.383 ; RAMs_drive:RAM_controller|Parity_register[64]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.275     ; 7.047      ;
; -12.382 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.306     ; 7.015      ;
; -12.381 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.437     ; 6.883      ;
; -12.381 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.462     ; 7.858      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -7.931 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 3.146      ;
; -7.931 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 3.146      ;
; -7.929 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 3.149      ;
; -7.844 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.308     ; 3.054      ;
; -7.844 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.308     ; 3.054      ;
; -7.842 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 3.057      ;
; -7.786 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.999      ;
; -7.786 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.999      ;
; -7.784 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 3.002      ;
; -7.725 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.310     ; 2.933      ;
; -7.725 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.310     ; 2.933      ;
; -7.723 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.936      ;
; -7.717 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.930      ;
; -7.717 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.930      ;
; -7.715 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 2.933      ;
; -7.640 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.853      ;
; -7.640 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.853      ;
; -7.638 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 2.856      ;
; -7.637 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 2.852      ;
; -7.637 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 2.852      ;
; -7.635 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.855      ;
; -7.597 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.307     ; 2.808      ;
; -7.597 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.307     ; 2.808      ;
; -7.595 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.302     ; 2.811      ;
; -7.558 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.301     ; 2.775      ;
; -7.558 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.301     ; 2.775      ;
; -7.556 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.778      ;
; -7.542 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.755      ;
; -7.542 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.305     ; 2.755      ;
; -7.541 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.299     ; 2.760      ;
; -7.541 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.299     ; 2.760      ;
; -7.540 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 2.758      ;
; -7.539 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.294     ; 2.763      ;
; -7.535 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.907     ; 3.146      ;
; -7.535 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.907     ; 3.146      ;
; -7.533 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.902     ; 3.149      ;
; -7.494 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.307     ; 2.705      ;
; -7.494 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.307     ; 2.705      ;
; -7.492 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.302     ; 2.708      ;
; -7.448 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.912     ; 3.054      ;
; -7.448 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.912     ; 3.054      ;
; -7.446 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.301     ; 2.663      ;
; -7.446 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.301     ; 2.663      ;
; -7.446 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.907     ; 3.057      ;
; -7.444 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.666      ;
; -7.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 2.639      ;
; -7.424 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.303     ; 2.639      ;
; -7.422 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.642      ;
; -7.418 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 2.636      ;
; -7.418 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.300     ; 2.636      ;
; -7.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.295     ; 2.639      ;
; -7.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.638      ;
; -7.416 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.638      ;
; -7.414 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.291     ; 2.641      ;
; -7.391 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.613      ;
; -7.391 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.296     ; 2.613      ;
; -7.390 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.999      ;
; -7.390 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.999      ;
; -7.389 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.291     ; 2.616      ;
; -7.388 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.904     ; 3.002      ;
; -7.356 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.260     ; 3.614      ;
; -7.356 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.260     ; 3.614      ;
; -7.354 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.255     ; 3.617      ;
; -7.329 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.914     ; 2.933      ;
; -7.329 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.914     ; 2.933      ;
; -7.327 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.936      ;
; -7.321 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.930      ;
; -7.321 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.930      ;
; -7.319 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.904     ; 2.933      ;
; -7.310 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.234     ; 3.594      ;
; -7.310 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.234     ; 3.594      ;
; -7.308 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.528      ;
; -7.308 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.528      ;
; -7.308 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.229     ; 3.597      ;
; -7.306 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.293     ; 2.531      ;
; -7.296 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.516      ;
; -7.296 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.298     ; 2.516      ;
; -7.295 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.302     ; 2.511      ;
; -7.295 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.302     ; 2.511      ;
; -7.294 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.293     ; 2.519      ;
; -7.293 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.112     ; 3.699      ;
; -7.293 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.112     ; 3.699      ;
; -7.293 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -5.297     ; 2.514      ;
; -7.291 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.107     ; 3.702      ;
; -7.244 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.853      ;
; -7.244 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.909     ; 2.853      ;
; -7.242 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.904     ; 2.856      ;
; -7.241 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.108     ; 3.651      ;
; -7.241 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.108     ; 3.651      ;
; -7.241 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.907     ; 2.852      ;
; -7.241 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.907     ; 2.852      ;
; -7.239 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.103     ; 3.654      ;
; -7.239 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.902     ; 2.855      ;
; -7.217 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.242     ; 3.493      ;
; -7.217 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.242     ; 3.493      ;
; -7.215 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.237     ; 3.496      ;
; -7.215 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.248     ; 3.485      ;
; -7.215 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.248     ; 3.485      ;
; -7.213 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.243     ; 3.488      ;
; -7.207 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; -5.079     ; 3.146      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                  ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.708 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.549      ; 8.052      ;
; -4.399 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 7.658      ;
; -4.357 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 7.616      ;
; -4.350 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 7.986      ;
; -4.346 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 7.605      ;
; -4.210 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.549      ; 7.554      ;
; -4.195 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.538      ; 7.528      ;
; -4.142 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 7.778      ;
; -4.128 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 7.764      ;
; -4.089 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 7.348      ;
; -3.983 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.318      ; 7.773      ;
; -3.977 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.319      ; 7.091      ;
; -3.972 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.186      ; 5.630      ;
; -3.941 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.538      ; 7.274      ;
; -3.804 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 7.440      ;
; -3.699 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 7.335      ;
; -3.694 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.099      ; 7.265      ;
; -3.658 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.318      ; 7.448      ;
; -3.592 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 7.685      ;
; -3.482 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 7.575      ;
; -3.263 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.494      ; 8.052      ;
; -3.150 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 7.243      ;
; -3.139 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.623      ; 6.557      ;
; -3.051 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.756      ; 8.420      ;
; -3.007 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.188      ; 8.882      ;
; -2.985 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.321      ; 7.887      ;
; -2.978 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.185      ; 8.853      ;
; -2.964 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.293      ; 8.831      ;
; -2.954 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.409      ; 7.658      ;
; -2.950 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.188      ; 8.831      ;
; -2.927 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.186      ; 8.807      ;
; -2.920 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.151      ; 8.785      ;
; -2.912 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.409      ; 7.616      ;
; -2.905 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.786      ; 7.986      ;
; -2.901 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.409      ; 7.605      ;
; -2.898 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.453      ; 7.964      ;
; -2.885 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.430      ; 7.896      ;
; -2.879 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 7.083      ; 7.767      ;
; -2.872 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.596      ; 9.042      ;
; -2.858 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 7.083      ; 7.726      ;
; -2.856 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.403      ; 6.731      ;
; -2.855 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.189      ; 5.625      ;
; -2.854 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.596      ; 9.024      ;
; -2.839 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.234      ; 7.686      ;
; -2.832 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.722      ; 8.135      ;
; -2.826 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.189      ; 8.867      ;
; -2.823 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.297      ; 7.830      ;
; -2.819 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.453      ; 7.885      ;
; -2.802 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.596      ; 8.972      ;
; -2.798 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.056      ; 6.547      ;
; -2.791 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.596      ; 8.961      ;
; -2.781 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.165      ; 5.656      ;
; -2.773 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.519      ; 7.775      ;
; -2.768 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.306      ; 7.783      ;
; -2.767 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 6.403      ;
; -2.765 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.494      ; 7.554      ;
; -2.750 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.483      ; 7.528      ;
; -2.737 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.613      ; 8.476      ;
; -2.725 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.291      ; 8.870      ;
; -2.697 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.102      ; 7.380      ;
; -2.697 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.786      ; 7.778      ;
; -2.694 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.610      ; 8.447      ;
; -2.691 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.320      ; 7.739      ;
; -2.685 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.304      ; 8.563      ;
; -2.684 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.295      ; 7.702      ;
; -2.683 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.786      ; 7.764      ;
; -2.666 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.454      ; 8.834      ;
; -2.661 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.321      ; 7.563      ;
; -2.656 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.715      ; 8.402      ;
; -2.648 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.204      ; 8.560      ;
; -2.644 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.409      ; 7.348      ;
; -2.621 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.295      ; 7.625      ;
; -2.617 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.293      ; 8.484      ;
; -2.616 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.491      ; 8.794      ;
; -2.606 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.221      ; 7.550      ;
; -2.606 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.508      ; 7.597      ;
; -2.603 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.319      ; 7.625      ;
; -2.594 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.624      ; 7.799      ;
; -2.592 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.053      ; 6.335      ;
; -2.587 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.488      ; 8.765      ;
; -2.587 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.722      ; 7.890      ;
; -2.582 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.756      ; 7.951      ;
; -2.581 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.756      ; 7.950      ;
; -2.577 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.756      ; 7.946      ;
; -2.576 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.345      ; 7.502      ;
; -2.567 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.764      ; 7.231      ;
; -2.567 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.613      ; 8.306      ;
; -2.559 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.491      ; 8.743      ;
; -2.558 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.419      ; 7.558      ;
; -2.549 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.463      ; 7.871      ;
; -2.549 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.594      ; 8.997      ;
; -2.548 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.613      ; 8.287      ;
; -2.543 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 7.620      ;
; -2.541 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.454      ; 8.709      ;
; -2.540 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.454      ; 8.708      ;
; -2.538 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.263      ; 7.773      ;
; -2.536 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.489      ; 8.719      ;
; -2.534 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.345      ; 7.460      ;
; -2.534 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.722      ; 7.837      ;
; -2.532 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.264      ; 7.091      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                                                            ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.967 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.290      ; 8.052      ;
; -3.794 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.963      ; 8.052      ;
; -3.719 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.221      ; 4.336      ;
; -3.658 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 7.658      ;
; -3.616 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 7.616      ;
; -3.609 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 7.986      ;
; -3.605 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 7.605      ;
; -3.540 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.002      ; 3.938      ;
; -3.485 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 7.658      ;
; -3.469 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.290      ; 7.554      ;
; -3.469 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.221      ; 4.086      ;
; -3.468 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.306      ; 4.170      ;
; -3.468 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 4.388      ;
; -3.454 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.279      ; 7.528      ;
; -3.443 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 7.616      ;
; -3.436 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 7.986      ;
; -3.432 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 7.605      ;
; -3.421 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 4.341      ;
; -3.401 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 7.778      ;
; -3.387 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 7.764      ;
; -3.348 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 7.348      ;
; -3.296 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.963      ; 7.554      ;
; -3.281 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.952      ; 7.528      ;
; -3.251 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 4.171      ;
; -3.242 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.059      ; 7.773      ;
; -3.236 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.060      ; 7.091      ;
; -3.233 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.207      ; 4.336      ;
; -3.231 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.927      ; 5.630      ;
; -3.228 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 7.778      ;
; -3.214 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 7.764      ;
; -3.209 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 4.129      ;
; -3.200 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.279      ; 7.274      ;
; -3.181 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.520      ; 4.710      ;
; -3.175 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 4.095      ;
; -3.175 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 7.348      ;
; -3.069 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.732      ; 7.773      ;
; -3.063 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 7.440      ;
; -3.063 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.733      ; 7.091      ;
; -3.058 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.600      ; 5.630      ;
; -3.054 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.988      ; 3.938      ;
; -3.052 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.524      ; 3.972      ;
; -3.045 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.329      ; 4.474      ;
; -3.041 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.301      ; 4.351      ;
; -3.037 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.309      ; 8.476      ;
; -3.036 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.331      ; 4.474      ;
; -3.027 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.952      ; 7.274      ;
; -2.994 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.306      ; 8.447      ;
; -2.984 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[115] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.368      ; 4.454      ;
; -2.983 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.207      ; 4.086      ;
; -2.982 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.292      ; 4.170      ;
; -2.982 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.510      ; 4.388      ;
; -2.969 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.823      ; 4.801      ;
; -2.958 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 7.335      ;
; -2.956 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.411      ; 8.402      ;
; -2.953 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.840      ; 7.265      ;
; -2.935 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.510      ; 4.341      ;
; -2.934 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.605      ; 4.548      ;
; -2.931 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.520      ; 4.460      ;
; -2.922 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.823      ; 4.754      ;
; -2.917 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.059      ; 7.448      ;
; -2.904 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[124] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.234      ; 4.350      ;
; -2.902 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.237      ; 4.351      ;
; -2.901 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[123] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.234      ; 4.349      ;
; -2.900 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[207] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.238      ; 4.348      ;
; -2.890 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 7.440      ;
; -2.886 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[92]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.254      ; 4.352      ;
; -2.876 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[93]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.942      ; 5.063      ;
; -2.871 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.214      ; 4.299      ;
; -2.867 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.309      ; 8.306      ;
; -2.859 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.110      ; 4.069      ;
; -2.855 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[43]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.673      ; 4.766      ;
; -2.853 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[115] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.149      ; 4.104      ;
; -2.851 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.362      ; 7.685      ;
; -2.849 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.112      ; 4.068      ;
; -2.848 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.309      ; 8.287      ;
; -2.845 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[49]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.790      ; 4.847      ;
; -2.840 ; SW[0]                                      ; RAMs_drive:RAM_controller|Parity_register[157] ; SW[0]                                             ; SW[0]       ; 0.500        ; 3.766      ; 5.012      ;
; -2.839 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[99]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.301      ; 4.351      ;
; -2.835 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[26]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.790      ; 4.842      ;
; -2.822 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[52]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.262      ; 4.300      ;
; -2.820 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.775      ; 8.630      ;
; -2.806 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.775      ; 8.616      ;
; -2.805 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.306      ; 8.258      ;
; -2.804 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.306      ; 8.257      ;
; -2.799 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[31]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.595      ; 4.779      ;
; -2.795 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.329      ; 4.224      ;
; -2.794 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.414      ; 4.308      ;
; -2.793 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.412      ; 8.240      ;
; -2.789 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[57]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.785      ; 4.946      ;
; -2.788 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[35]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.352      ; 4.349      ;
; -2.787 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.632      ; 4.519      ;
; -2.786 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[50]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.784      ; 4.942      ;
; -2.786 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[32]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.353      ; 4.351      ;
; -2.786 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.331      ; 4.224      ;
; -2.785 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 7.335      ;
; -2.785 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.416      ; 4.308      ;
; -2.784 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[59]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.782      ; 4.946      ;
; -2.783 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[58]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.779      ; 4.942      ;
; -2.782 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[108] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.479      ; 4.351      ;
; -2.781 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[115] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.671      ; 4.554      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                          ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.751 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.703     ; 1.543      ;
; -2.398 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.703     ; 1.190      ;
; -2.317 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.703     ; 1.109      ;
; -1.956 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.052      ; 2.503      ;
; -1.951 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.822     ; 1.124      ;
; -0.838 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.064     ; 1.769      ;
; -0.737 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.180     ; 1.052      ;
; -0.736 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.180     ; 1.051      ;
; -0.353 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.287      ;
; -0.302 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.236      ;
; -0.242 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.176      ;
; -0.132 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 1.066      ;
; 0.137  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.503      ; 1.861      ;
; 0.147  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.503      ; 1.851      ;
; 0.149  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.503      ; 1.849      ;
; 0.260  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.842      ; 1.077      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.659      ;
; 0.297  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.061     ; 0.637      ;
; 0.298  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.038     ; 0.659      ;
; 0.365  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.758      ; 3.097      ;
; 0.449  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.871      ; 3.116      ;
; 0.918  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.758      ; 3.044      ;
; 0.925  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.871      ; 3.140      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.815 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.985     ; 0.825      ;
; -1.723 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.985     ; 0.733      ;
; -0.574 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.507      ;
; -0.549 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.482      ;
; -0.547 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.480      ;
; -0.547 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.480      ;
; -0.542 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.475      ;
; -0.540 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.473      ;
; -0.538 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.471      ;
; -0.538 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.471      ;
; -0.536 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.469      ;
; -0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.440      ;
; -0.507 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.440      ;
; -0.506 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.439      ;
; -0.504 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.437      ;
; -0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.432      ;
; -0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.432      ;
; -0.397 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.330      ;
; -0.397 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.330      ;
; -0.395 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.328      ;
; -0.394 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.327      ;
; -0.393 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.326      ;
; -0.391 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.324      ;
; -0.387 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.320      ;
; -0.384 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.317      ;
; -0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.312      ;
; -0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.310      ;
; -0.357 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.291      ;
; -0.355 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.289      ;
; -0.346 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.280      ;
; -0.344 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.277      ;
; -0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.275      ;
; -0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.270      ;
; -0.299 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.124      ;
; -0.296 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.121      ;
; -0.295 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.120      ;
; -0.292 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.117      ;
; -0.291 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.116      ;
; -0.291 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.116      ;
; -0.291 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.116      ;
; -0.288 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.113      ;
; -0.285 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.110      ;
; -0.284 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.109      ;
; -0.284 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.109      ;
; -0.256 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.081      ;
; -0.254 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 1.079      ;
; -0.228 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.162      ;
; -0.222 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.156      ;
; -0.216 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.150      ;
; -0.215 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.149      ;
; -0.198 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.132      ;
; -0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.126      ;
; -0.189 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.122      ;
; -0.188 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.122      ;
; -0.186 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.060     ; 1.121      ;
; -0.162 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.987      ;
; -0.156 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.090      ;
; -0.155 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.089      ;
; -0.155 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.089      ;
; -0.155 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.088      ;
; -0.152 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.086      ;
; -0.151 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.085      ;
; -0.149 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.083      ;
; -0.145 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.079      ;
; -0.143 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.077      ;
; -0.087 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.021      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.019      ;
; -0.085 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.019      ;
; -0.084 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.018      ;
; -0.083 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.017      ;
; -0.083 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.017      ;
; -0.082 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.016      ;
; -0.081 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.015      ;
; -0.080 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 1.013      ;
; -0.078 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.012      ;
; -0.076 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.010      ;
; -0.074 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.008      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.006      ;
; -0.067 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 1.001      ;
; -0.064 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.998      ;
; -0.064 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.998      ;
; -0.062 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.995      ;
; -0.060 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.993      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.992      ;
; -0.057 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.990      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.988      ;
; -0.053 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.062     ; 0.986      ;
; -0.018 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.843      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.842      ;
; -0.017 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.842      ;
; -0.016 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.841      ;
; -0.016 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.841      ;
; -0.015 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.840      ;
; -0.015 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.840      ;
; -0.014 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.839      ;
; -0.014 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.839      ;
; -0.013 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.838      ;
; -0.012 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.837      ;
; -0.010 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.170     ; 0.835      ;
; 0.000  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.061     ; 0.934      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.012 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.844      ; 1.546      ;
; 0.526 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.844      ; 1.532      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.046 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.875      ; 1.543      ;
; 0.560 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.875      ; 1.529      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.109 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.060      ; 1.655      ;
; 0.663 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.060      ; 1.601      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.193 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.734      ; 1.255      ;
; 0.730 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.734      ; 1.218      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                              ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.198 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.734      ; 1.250      ;
; 0.734 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.734      ; 1.214      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                 ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.223 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.865      ; 3.336      ;
; 0.682 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.865      ; 3.377      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO1_D[9]'                                                                                                                                                              ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -6.081 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.384      ; 1.379      ;
; -6.070 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.386      ; 1.392      ;
; -4.149 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.455      ; 3.382      ;
; -4.069 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.458      ; 3.465      ;
; -4.006 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 3.389      ;
; -3.828 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 4.044      ;
; -3.808 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.809      ; 4.077      ;
; -3.728 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 4.147      ;
; -3.721 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.785      ; 4.140      ;
; -3.656 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.466      ; 3.886      ;
; -3.650 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 4.225      ;
; -3.646 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.215      ; 3.645      ;
; -3.632 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.807      ; 4.251      ;
; -3.624 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.460      ; 3.912      ;
; -3.622 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.216      ; 3.670      ;
; -3.605 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.786      ; 4.257      ;
; -3.604 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.215      ; 3.687      ;
; -3.601 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.373      ; 3.848      ;
; -3.592 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.378      ; 3.862      ;
; -3.588 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.214      ; 3.702      ;
; -3.578 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.494      ; 3.992      ;
; -3.577 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.809      ; 4.308      ;
; -3.570 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.448      ; 3.954      ;
; -3.569 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.342      ;
; -3.565 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.346      ;
; -3.563 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 3.887      ;
; -3.562 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.379      ; 3.893      ;
; -3.558 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.442      ; 3.960      ;
; -3.551 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.494      ; 4.019      ;
; -3.548 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.809      ; 4.337      ;
; -3.545 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.801      ; 4.332      ;
; -3.543 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.783      ; 4.316      ;
; -3.537 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.436      ; 3.975      ;
; -3.535 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.716      ; 4.257      ;
; -3.530 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.802      ; 4.348      ;
; -3.527 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.379      ; 3.928      ;
; -3.511 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 4.361      ;
; -3.509 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.693      ; 4.260      ;
; -3.508 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.724      ; 4.292      ;
; -3.507 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.660      ; 4.229      ;
; -3.495 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.798      ; 4.379      ;
; -3.490 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.785      ; 4.371      ;
; -3.487 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.856      ; 4.445      ;
; -3.486 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 4.309      ;
; -3.475 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.723      ; 4.324      ;
; -3.470 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.451      ; 4.057      ;
; -3.469 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.515      ; 4.122      ;
; -3.465 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.489      ; 4.100      ;
; -3.461 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.785      ; 4.400      ;
; -3.461 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.489      ; 4.104      ;
; -3.459 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.452      ;
; -3.449 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.046      ; 3.673      ;
; -3.444 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.854      ; 4.486      ;
; -3.430 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.722      ; 4.368      ;
; -3.419 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.724      ; 4.381      ;
; -3.419 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.513      ; 4.170      ;
; -3.411 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 4.464      ;
; -3.409 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.502      ;
; -3.408 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.376      ; 4.044      ;
; -3.396 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.045      ; 3.725      ;
; -3.393 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.717      ; 4.400      ;
; -3.392 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.717      ; 4.401      ;
; -3.383 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.510      ; 4.203      ;
; -3.382 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.529      ;
; -3.374 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.459      ; 4.161      ;
; -3.361 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.452      ; 4.167      ;
; -3.356 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.555      ;
; -3.351 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.662      ; 4.387      ;
; -3.351 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.367      ; 4.092      ;
; -3.340 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.508      ; 4.244      ;
; -3.339 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.487      ; 4.224      ;
; -3.329 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.838      ; 4.585      ;
; -3.329 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.663      ; 4.410      ;
; -3.326 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 4.549      ;
; -3.325 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.838      ; 4.589      ;
; -3.325 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.344      ; 4.095      ;
; -3.324 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.375      ; 4.127      ;
; -3.324 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.450      ; 4.202      ;
; -3.319 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 4.553      ;
; -3.319 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 4.553      ;
; -3.315 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.807      ; 4.568      ;
; -3.314 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.801      ; 4.563      ;
; -3.313 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.798      ; 4.561      ;
; -3.312 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.487      ; 4.251      ;
; -3.311 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.449      ; 4.214      ;
; -3.304 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.716      ; 4.488      ;
; -3.304 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.835      ; 4.607      ;
; -3.302 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.370      ; 4.144      ;
; -3.300 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.856      ; 4.632      ;
; -3.291 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 4.159      ;
; -3.285 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.801      ; 4.592      ;
; -3.285 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.435      ; 4.226      ;
; -3.278 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.693      ; 4.491      ;
; -3.277 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.724      ; 4.523      ;
; -3.275 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.716      ; 4.517      ;
; -3.255 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 4.540      ;
; -3.250 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.854      ; 4.680      ;
; -3.249 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.693      ; 4.520      ;
; -3.249 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.312      ; 4.139      ;
; -3.248 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.724      ; 4.552      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                   ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.790 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.089      ; 1.379      ;
; -5.779 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.091      ; 1.392      ;
; -3.858 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.160      ; 3.382      ;
; -3.778 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.163      ; 3.465      ;
; -3.715 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.024      ; 3.389      ;
; -3.537 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 4.044      ;
; -3.517 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.514      ; 4.077      ;
; -3.442 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.748      ; 3.382      ;
; -3.437 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 4.147      ;
; -3.430 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.490      ; 4.140      ;
; -3.365 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.171      ; 3.886      ;
; -3.362 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.751      ; 3.465      ;
; -3.359 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 4.225      ;
; -3.355 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.920      ; 3.645      ;
; -3.341 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.512      ; 4.251      ;
; -3.333 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.165      ; 3.912      ;
; -3.331 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.921      ; 3.670      ;
; -3.314 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.491      ; 4.257      ;
; -3.313 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.920      ; 3.687      ;
; -3.310 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.078      ; 3.848      ;
; -3.301 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.083      ; 3.862      ;
; -3.299 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.612      ; 3.389      ;
; -3.297 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.919      ; 3.702      ;
; -3.287 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.199      ; 3.992      ;
; -3.286 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.514      ; 4.308      ;
; -3.279 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.954      ;
; -3.278 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.342      ;
; -3.274 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.346      ;
; -3.272 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 3.887      ;
; -3.271 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.084      ; 3.893      ;
; -3.267 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.147      ; 3.960      ;
; -3.260 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.199      ; 4.019      ;
; -3.257 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.514      ; 4.337      ;
; -3.254 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.506      ; 4.332      ;
; -3.252 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.488      ; 4.316      ;
; -3.246 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.141      ; 3.975      ;
; -3.244 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.421      ; 4.257      ;
; -3.239 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.507      ; 4.348      ;
; -3.236 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.084      ; 3.928      ;
; -3.220 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 4.361      ;
; -3.218 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.398      ; 4.260      ;
; -3.217 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.429      ; 4.292      ;
; -3.216 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.365      ; 4.229      ;
; -3.204 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.503      ; 4.379      ;
; -3.199 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.490      ; 4.371      ;
; -3.196 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.561      ; 4.445      ;
; -3.195 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 4.309      ;
; -3.184 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 4.324      ;
; -3.179 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 4.057      ;
; -3.178 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.220      ; 4.122      ;
; -3.174 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.194      ; 4.100      ;
; -3.170 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.490      ; 4.400      ;
; -3.170 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.194      ; 4.104      ;
; -3.168 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.452      ;
; -3.158 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.751      ; 3.673      ;
; -3.153 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.559      ; 4.486      ;
; -3.139 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 4.368      ;
; -3.128 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.429      ; 4.381      ;
; -3.128 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.218      ; 4.170      ;
; -3.121 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.089      ; 4.044      ;
; -3.120 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 4.464      ;
; -3.118 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.502      ;
; -3.117 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.081      ; 4.044      ;
; -3.105 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.750      ; 3.725      ;
; -3.102 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 4.400      ;
; -3.101 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 4.401      ;
; -3.101 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.102      ; 4.077      ;
; -3.092 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.215      ; 4.203      ;
; -3.091 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.529      ;
; -3.083 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.164      ; 4.161      ;
; -3.070 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.157      ; 4.167      ;
; -3.065 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.555      ;
; -3.060 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.367      ; 4.387      ;
; -3.060 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 4.092      ;
; -3.049 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.213      ; 4.244      ;
; -3.048 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.192      ; 4.224      ;
; -3.038 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.543      ; 4.585      ;
; -3.038 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.368      ; 4.410      ;
; -3.035 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 4.549      ;
; -3.034 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.543      ; 4.589      ;
; -3.034 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.049      ; 4.095      ;
; -3.033 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.080      ; 4.127      ;
; -3.033 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 4.202      ;
; -3.028 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 4.553      ;
; -3.028 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 4.553      ;
; -3.024 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.512      ; 4.568      ;
; -3.023 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.506      ; 4.563      ;
; -3.022 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.503      ; 4.561      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.192      ; 4.251      ;
; -3.021 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.092      ; 4.147      ;
; -3.020 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.154      ; 4.214      ;
; -3.014 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.078      ; 4.140      ;
; -3.013 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.421      ; 4.488      ;
; -3.013 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.540      ; 4.607      ;
; -3.011 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.075      ; 4.144      ;
; -3.009 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.561      ; 4.632      ;
; -3.000 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 4.159      ;
; -2.994 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.506      ; 4.592      ;
; -2.994 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 4.226      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.398      ; 4.491      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.411 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 3.009      ; 2.974      ;
; -0.326 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.890      ; 2.930      ;
; 0.067  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 3.009      ; 2.952      ;
; 0.225  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.890      ; 2.981      ;
; 0.262  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.703      ; 1.642      ;
; 0.292  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.009      ; 0.978      ;
; 0.293  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.703      ; 1.673      ;
; 0.316  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.703      ; 1.696      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.577      ;
; 0.385  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.038      ; 0.580      ;
; 0.687  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 0.905      ;
; 0.853  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.071      ;
; 0.853  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.071      ;
; 0.938  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.061      ; 1.156      ;
; 1.337  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.052     ; 0.962      ;
; 1.337  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.052     ; 0.962      ;
; 1.354  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.064      ; 1.575      ;
; 2.468  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.180      ; 2.325      ;
; 2.470  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.616     ; 1.011      ;
; 2.836  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.503     ; 1.010      ;
; 2.892  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.503     ; 1.066      ;
; 3.175  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.503     ; 1.349      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                   ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.204 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.970      ; 3.142      ;
; 0.287  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.970      ; 3.133      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.010 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.930      ; 1.296      ;
; 0.563 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.930      ; 1.349      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.033 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.782      ; 1.171      ;
; 0.568 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.782      ; 1.206      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.035 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.122      ; 1.523      ;
; 0.597 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.122      ; 1.585      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.036 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.782      ; 1.174      ;
; 0.574 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.782      ; 1.212      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.048 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.897      ; 1.301      ;
; 0.596 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.897      ; 1.349      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.231 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 4.095      ;
; 0.231 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 4.095      ;
; 0.231 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 4.095      ;
; 0.231 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 4.095      ;
; 0.431 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.795      ;
; 0.431 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.795      ;
; 0.431 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.795      ;
; 0.431 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.795      ;
; 0.576 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.580 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.598 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 0.817      ;
; 0.623 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.819      ;
; 0.627 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.823      ;
; 0.631 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.827      ;
; 0.640 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.836      ;
; 0.754 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.475      ; 2.936      ;
; 0.759 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.955      ;
; 0.774 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.970      ;
; 0.775 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.971      ;
; 0.792 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.988      ;
; 0.797 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.384      ; 1.368      ;
; 0.799 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.392      ; 1.378      ;
; 0.802 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.478      ; 2.987      ;
; 0.805 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.479      ; 2.991      ;
; 0.810 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.478      ; 2.995      ;
; 0.842 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.468      ; 3.017      ;
; 0.851 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.070      ;
; 0.861 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.469      ; 3.037      ;
; 0.865 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.084      ;
; 0.867 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.867 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.086      ;
; 0.903 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.103      ;
; 0.905 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.105      ;
; 0.915 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.115      ;
; 0.917 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.117      ;
; 0.957 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.388      ; 1.532      ;
; 0.961 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.180      ;
; 0.966 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.379      ; 1.532      ;
; 0.970 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.381      ; 1.538      ;
; 0.971 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.382      ; 1.540      ;
; 0.976 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.172      ;
; 0.977 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.062      ; 1.196      ;
; 0.989 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.161      ; 1.307      ;
; 1.000 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.467      ; 3.174      ;
; 1.015 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.215      ;
; 1.017 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.217      ;
; 1.019 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.471      ; 3.197      ;
; 1.025 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.047      ; 1.229      ;
; 1.026 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.684      ; 3.417      ;
; 1.045 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.245      ;
; 1.046 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.246      ;
; 1.048 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.244      ;
; 1.072 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.047      ; 1.276      ;
; 1.074 ; CAPdrive:CAPdriver|QaddReg[5]              ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.667     ; 0.594      ;
; 1.074 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.047      ; 1.278      ;
; 1.083 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.470      ; 3.260      ;
; 1.092 ; CAPdrive:CAPdriver|QaddReg[3]              ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.667     ; 0.612      ;
; 1.097 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.469      ; 3.273      ;
; 1.108 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.388      ; 1.683      ;
; 1.108 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.046      ; 1.311      ;
; 1.120 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.468      ; 3.295      ;
; 1.120 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.469      ; 3.296      ;
; 1.134 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.479      ; 3.320      ;
; 1.135 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.475      ; 3.317      ;
; 1.135 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.335      ;
; 1.137 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.047      ; 1.341      ;
; 1.152 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.367      ; 1.676      ;
; 1.155 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.355      ;
; 1.155 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.367      ; 1.679      ;
; 1.157 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.357      ;
; 1.169 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.396      ; 3.272      ;
; 1.172 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.397      ; 3.276      ;
; 1.177 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.393      ; 3.277      ;
; 1.177 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.396      ; 3.280      ;
; 1.182 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.482      ; 3.371      ;
; 1.183 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.478      ; 3.368      ;
; 1.186 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.483      ; 3.376      ;
; 1.186 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.047      ; 1.390      ;
; 1.187 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.479      ; 3.373      ;
; 1.190 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.482      ; 3.379      ;
; 1.191 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.478      ; 3.376      ;
; 1.198 ; CAPdrive:CAPdriver|QaddReg[4]              ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.667     ; 0.718      ;
; 1.204 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.466      ; 3.377      ;
; 1.209 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.386      ; 3.302      ;
; 1.222 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.472      ; 3.401      ;
; 1.223 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.468      ; 3.398      ;
; 1.228 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.387      ; 3.322      ;
; 1.236 ; CAPdrive:CAPdriver|QaddReg[2]              ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.667     ; 0.756      ;
; 1.240 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.377      ; 1.804      ;
; 1.241 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.473      ; 3.421      ;
; 1.242 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.469      ; 3.418      ;
; 1.251 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.043      ; 1.451      ;
; 1.268 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.367      ; 1.792      ;
; 1.271 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.377      ; 1.835      ;
; 1.271 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.367      ; 1.795      ;
; 1.272 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.374      ; 1.833      ;
; 1.272 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.676      ; 3.655      ;
; 1.272 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.684      ; 3.663      ;
; 1.289 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.382      ; 1.858      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.344 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.373 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.571 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.574 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.577 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.596 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.651 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.870      ;
; 0.661 ; SW[0]                                   ; VGA_generator:VGA_controller|set_color  ; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.101      ; 2.029      ;
; 0.691 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.960      ;
; 0.696 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 0.965      ;
; 0.725 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.289     ; 0.593      ;
; 0.751 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.329      ;
; 0.753 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.331      ;
; 0.781 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.014      ;
; 0.810 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.423      ;
; 0.813 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.426      ;
; 0.840 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.103      ;
; 0.847 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.852 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.853 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.072      ;
; 0.863 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.866 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.866 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.867 ; SW[0]                                   ; VGA_generator:VGA_controller|set_color  ; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.101      ; 2.231      ;
; 0.868 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.875 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.876 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.095      ;
; 0.957 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.961 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.194      ;
; 0.962 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.183      ;
; 0.965 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.969 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.973 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.978 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.980 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.983 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.202      ;
; 0.987 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 1.010 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.279      ;
; 1.030 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 0.896      ;
; 1.066 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.299      ;
; 1.066 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.299      ;
; 1.069 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.302      ;
; 1.069 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.302      ;
; 1.075 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.294      ;
; 1.076 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.076 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.295      ;
; 1.077 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.663      ;
; 1.092 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.311      ;
; 1.093 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.312      ;
; 1.098 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.361      ;
; 1.104 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.660      ;
; 1.153 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.709      ;
; 1.153 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.372      ;
; 1.154 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.373      ;
; 1.155 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.424      ;
; 1.156 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.375      ;
; 1.158 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.391      ;
; 1.161 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.747      ;
; 1.164 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.397      ;
; 1.164 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.750      ;
; 1.165 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.398      ;
; 1.166 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.399      ;
; 1.166 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.399      ;
; 1.171 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 1.037      ;
; 1.186 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.405      ;
; 1.198 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.784      ;
; 1.202 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.421      ;
; 1.214 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.770      ;
; 1.241 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 1.504      ;
; 1.242 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.461      ;
; 1.246 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.479      ;
; 1.249 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.468      ;
; 1.258 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.477      ;
; 1.265 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.484      ;
; 1.272 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.491      ;
; 1.273 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.859      ;
; 1.273 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.859      ;
; 1.275 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.861      ;
; 1.276 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.276 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.862      ;
; 1.276 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.862      ;
; 1.278 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.864      ;
; 1.293 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.862      ;
; 1.297 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.883      ;
; 1.299 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.868      ;
; 1.302 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.112      ; 1.571      ;
; 1.315 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.534      ;
; 1.321 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.934      ;
; 1.342 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.575      ;
; 1.344 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.577      ;
; 1.351 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.926      ;
; 1.353 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.572      ;
; 1.356 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.575      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.365 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.637      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.595      ;
; 0.385 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.580      ;
; 0.427 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.699      ;
; 0.430 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.702      ;
; 0.430 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.702      ;
; 0.431 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.703      ;
; 0.432 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.704      ;
; 0.434 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.706      ;
; 0.435 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.707      ;
; 0.435 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.707      ;
; 0.435 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.707      ;
; 0.436 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.708      ;
; 0.437 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.709      ;
; 0.439 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.711      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.696      ;
; 0.478 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.696      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.699      ;
; 0.503 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.721      ;
; 0.526 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.744      ;
; 0.529 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.747      ;
; 0.551 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.556 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.774      ;
; 0.631 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.094      ; 0.902      ;
; 0.651 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.869      ;
; 0.652 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.870      ;
; 0.654 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.872      ;
; 0.656 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.874      ;
; 0.657 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.875      ;
; 0.659 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.877      ;
; 0.661 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.879      ;
; 0.663 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.881      ;
; 0.664 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.936      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.883      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.884      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.884      ;
; 0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.885      ;
; 0.668 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.886      ;
; 0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.887      ;
; 0.670 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.888      ;
; 0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.889      ;
; 0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.908      ;
; 0.690 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.909      ;
; 0.691 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.963      ;
; 0.694 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.966      ;
; 0.695 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.914      ;
; 0.695 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.967      ;
; 0.696 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.968      ;
; 0.697 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.969      ;
; 0.698 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.970      ;
; 0.702 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.974      ;
; 0.705 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.977      ;
; 0.705 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.977      ;
; 0.706 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.924      ;
; 0.706 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.978      ;
; 0.706 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.978      ;
; 0.709 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.095      ; 0.981      ;
; 0.722 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.940      ;
; 0.725 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.943      ;
; 0.726 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.945      ;
; 0.727 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.946      ;
; 0.730 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.949      ;
; 0.732 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 0.951      ;
; 0.744 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.962      ;
; 0.746 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.964      ;
; 0.752 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.970      ;
; 0.753 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.971      ;
; 0.754 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.972      ;
; 0.756 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.974      ;
; 0.757 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.975      ;
; 0.758 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 0.976      ;
; 0.791 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.062      ; 1.010      ;
; 0.852 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.061      ; 1.070      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.864 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.314      ; 3.117      ;
; -2.864 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.314      ; 3.117      ;
; -2.864 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.314      ; 3.117      ;
; -2.775 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.315      ; 3.029      ;
; -2.775 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.315      ; 3.029      ;
; -2.775 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.315      ; 3.029      ;
; -2.646 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.314      ; 2.903      ;
; -2.646 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.314      ; 2.903      ;
; -2.646 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.314      ; 2.903      ;
; -2.592 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.303      ; 2.834      ;
; -2.578 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.317      ; 2.834      ;
; -2.578 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.317      ; 2.834      ;
; -2.578 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.317      ; 2.834      ;
; -2.578 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.317      ; 2.834      ;
; -2.558 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.315      ; 2.816      ;
; -2.558 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.315      ; 2.816      ;
; -2.558 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.315      ; 2.816      ;
; -2.556 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.658      ; 3.153      ;
; -2.515 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.663      ; 3.117      ;
; -2.464 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.664      ; 3.067      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.452 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.321      ; 2.712      ;
; -2.426 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.664      ; 3.029      ;
; -2.398 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.303      ; 2.644      ;
; -2.385 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.317      ; 2.645      ;
; -2.385 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.317      ; 2.645      ;
; -2.385 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.317      ; 2.645      ;
; -2.385 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.317      ; 2.645      ;
; -2.334 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.658      ; 2.935      ;
; -2.297 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.663      ; 2.903      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.286 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.329      ; 2.554      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.265 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.321      ; 2.529      ;
; -2.248 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.664      ; 2.855      ;
; -2.242 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.653      ; 2.834      ;
; -2.242 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.653      ; 2.834      ;
; -2.242 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.653      ; 2.834      ;
; -2.242 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.653      ; 2.834      ;
; -2.242 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.653      ; 2.834      ;
; -2.230 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.665      ; 2.834      ;
; -2.230 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.665      ; 2.834      ;
; -2.230 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.665      ; 2.834      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.223 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.666      ; 2.828      ;
; -2.209 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.664      ; 2.816      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.699      ; 2.845      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.137 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.329      ; 2.409      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.115 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.674      ; 2.728      ;
; -2.048 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.653      ; 2.644      ;
; -2.048 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.653      ; 2.644      ;
; -2.048 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.653      ; 2.644      ;
; -2.048 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.653      ; 2.644      ;
; -2.048 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.653      ; 2.644      ;
; -2.037 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.665      ; 2.645      ;
; -2.037 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.665      ; 2.645      ;
; -2.037 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.665      ; 2.645      ;
; -2.028 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.666      ; 2.637      ;
; -2.028 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.666      ; 2.637      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.839 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.905     ; 1.429      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.675 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 2.118      ;
; -0.475 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.633      ; 2.593      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.246 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.688      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.130 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.947      ; 1.572      ;
; -0.101 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.633      ; 2.719      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
; 0.014  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.948      ; 1.429      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                          ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.536 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.175      ; 3.196      ;
; -1.297 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.455      ; 3.237      ;
; -1.297 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.455      ; 3.237      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.283 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.175      ; 3.443      ;
; -1.210 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.537      ; 3.232      ;
; -1.210 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.537      ; 3.232      ;
; -1.210 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.537      ; 3.232      ;
; -1.210 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.537      ; 3.232      ;
; -1.073 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.384      ; 2.942      ;
; -1.060 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.455      ; 3.500      ;
; -1.060 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.455      ; 3.500      ;
; -0.995 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.466      ; 2.946      ;
; -0.995 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.466      ; 2.946      ;
; -0.974 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.537      ; 3.496      ;
; -0.974 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.537      ; 3.496      ;
; -0.974 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.537      ; 3.496      ;
; -0.974 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.537      ; 3.496      ;
; -0.785 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.384      ; 3.154      ;
; -0.782 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.676      ; 2.943      ;
; -0.741 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.466      ; 3.192      ;
; -0.741 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.466      ; 3.192      ;
; -0.521 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.676      ; 3.182      ;
; 0.482  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.377      ; 3.380      ;
; 0.482  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.377      ; 3.380      ;
; 0.482  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.377      ; 3.380      ;
; 0.482  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.377      ; 3.380      ;
; 0.765  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.512      ; 3.232      ;
; 0.765  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.512      ; 3.232      ;
; 0.765  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.512      ; 3.232      ;
; 0.765  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.512      ; 3.232      ;
; 1.001  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.512      ; 3.496      ;
; 1.001  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.512      ; 3.496      ;
; 1.001  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.512      ; 3.496      ;
; 1.001  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.512      ; 3.496      ;
; 1.242  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.377      ; 3.120      ;
; 1.242  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.377      ; 3.120      ;
; 1.242  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.377      ; 3.120      ;
; 1.242  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.377      ; 3.120      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                              ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.499 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.319      ; 4.613      ;
; -1.184 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.099      ; 4.755      ;
; -0.987 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 4.623      ;
; -0.764 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 4.400      ;
; -0.742 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 4.001      ;
; -0.734 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.538      ; 4.067      ;
; -0.729 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 3.988      ;
; -0.729 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.538      ; 4.062      ;
; -0.672 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 4.765      ;
; -0.666 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 7.083      ; 5.554      ;
; -0.663 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 4.299      ;
; -0.660 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.623      ; 4.078      ;
; -0.628 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 3.887      ;
; -0.580 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 7.083      ; 5.448      ;
; -0.554 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 4.190      ;
; -0.487 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.464      ; 3.746      ;
; -0.459 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.549      ; 3.803      ;
; -0.449 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 4.542      ;
; -0.440 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.841      ; 4.076      ;
; -0.427 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.244      ; 4.143      ;
; -0.419 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.318      ; 4.209      ;
; -0.414 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.244      ; 4.130      ;
; -0.414 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.318      ; 4.204      ;
; -0.351 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 6.863      ; 5.696      ;
; -0.348 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 4.441      ;
; -0.345 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.403      ; 4.220      ;
; -0.313 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.244      ; 4.029      ;
; -0.282 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 6.863      ; 5.607      ;
; -0.239 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 4.332      ;
; -0.172 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.244      ; 3.888      ;
; -0.161 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.329      ; 3.962      ;
; -0.125 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.621      ; 4.218      ;
; -0.069 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.102      ; 4.752      ;
; -0.054 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.264      ; 4.613      ;
; -0.029 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.128      ; 5.057      ;
; -0.022 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.549      ; 3.366      ;
; -0.006 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.139      ; 5.190      ;
; -0.004 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.770      ; 4.674      ;
; 0.019  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.781      ; 4.807      ;
; 0.031  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.128      ; 4.997      ;
; 0.038  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; GPIO1_D[9]  ; 1.000        ; 7.083      ; 5.330      ;
; 0.047  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.289      ; 4.725      ;
; 0.051  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.234      ; 4.796      ;
; 0.053  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.100      ; 4.750      ;
; 0.054  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.139      ; 5.130      ;
; 0.060  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.078      ; 4.728      ;
; 0.071  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.131      ; 5.104      ;
; 0.082  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.128      ; 4.946      ;
; 0.087  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.116      ;
; 0.089  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.114      ;
; 0.092  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.997      ; 5.056      ;
; 0.096  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.773      ; 4.721      ;
; 0.101  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.128      ; 4.927      ;
; 0.105  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.139      ; 5.079      ;
; 0.107  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.200      ; 4.674      ;
; 0.107  ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 1.000        ; 4.478      ; 5.366      ;
; 0.110  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.052      ; 5.090      ;
; 0.112  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.691      ; 4.733      ;
; 0.114  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.691      ; 4.731      ;
; 0.117  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.116      ; 5.038      ;
; 0.117  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.639      ; 4.673      ;
; 0.124  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.139      ; 5.060      ;
; 0.131  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.131      ; 5.044      ;
; 0.133  ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|takeTurn              ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.478      ; 4.840      ;
; 0.135  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.694      ; 4.707      ;
; 0.142  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.758      ; 4.655      ;
; 0.147  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.056      ;
; 0.149  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.054      ;
; 0.152  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.997      ; 4.996      ;
; 0.170  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.052      ; 5.030      ;
; 0.175  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.076      ; 4.610      ;
; 0.177  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.116      ; 4.978      ;
; 0.182  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.131      ; 4.993      ;
; 0.187  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.076      ; 4.612      ;
; 0.189  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.054      ; 5.000      ;
; 0.193  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.050      ; 4.994      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.055      ; 5.001      ;
; 0.197  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.101      ; 4.632      ;
; 0.198  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.005      ;
; 0.200  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 5.003      ;
; 0.201  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.764      ; 4.463      ;
; 0.201  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.131      ; 4.974      ;
; 0.202  ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 4.173      ; 4.466      ;
; 0.203  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.997      ; 4.945      ;
; 0.214  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.696      ; 4.617      ;
; 0.217  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 4.986      ;
; 0.218  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.692      ; 4.611      ;
; 0.219  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.049      ; 4.984      ;
; 0.221  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.052      ; 4.979      ;
; 0.222  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.997      ; 4.926      ;
; 0.222  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.697      ; 4.618      ;
; 0.224  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.775      ; 4.596      ;
; 0.228  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.116      ; 4.927      ;
; 0.236  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.100      ; 4.736      ;
; 0.240  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.052      ; 4.960      ;
; 0.247  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.116      ; 4.908      ;
; 0.247  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.408      ; 5.057      ;
; 0.249  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.054      ; 4.940      ;
; 0.253  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.050      ; 4.934      ;
; 0.257  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 6.055      ; 4.941      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[1]'                                                                     ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -1.184 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.734      ; 2.413      ;
; -0.550 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.734      ; 2.279      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[0]'                                                                     ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -1.074 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.844      ; 2.413      ;
; -0.440 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.844      ; 2.279      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[3]'                                                                     ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -1.002 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.734      ; 2.231      ;
; -0.361 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.734      ; 2.090      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[5]'                                                                              ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.953 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.187      ; 2.625      ;
; -0.594 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.187      ; 2.766      ;
; 0.033  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.094      ; 2.546      ;
; 0.078  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.758      ; 3.165      ;
; 0.078  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.758      ; 3.165      ;
; 0.078  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.758      ; 3.165      ;
; 0.189  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.758      ; 3.054      ;
; 0.683  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.094      ; 2.396      ;
; 0.690  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.758      ; 3.053      ;
; 0.690  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.758      ; 3.053      ;
; 0.690  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.758      ; 3.053      ;
; 0.796  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.758      ; 2.947      ;
; 0.960  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.871      ; 2.396      ;
; 0.960  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.871      ; 2.396      ;
; 1.310  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.871      ; 2.546      ;
; 1.310  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.871      ; 2.546      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[4]'                                                                     ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.934 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.500        ; 1.060      ; 2.489      ;
; -0.288 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 1.000        ; 1.060      ; 2.343      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'div800k:DIV800|Qaux[2]'                                                                     ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.861 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.875      ; 2.231      ;
; -0.220 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.875      ; 2.090      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SW[0]'                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.758 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.060      ; 4.613      ;
; -0.585 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.733      ; 4.613      ;
; -0.443 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.840      ; 4.755      ;
; -0.270 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.513      ; 4.755      ;
; -0.246 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 4.623      ;
; -0.073 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 4.623      ;
; -0.053 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 5.057      ;
; -0.030 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 5.190      ;
; -0.028 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.746      ; 4.674      ;
; -0.028 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; SW[0]       ; 0.500        ; 7.497      ; 5.330      ;
; -0.023 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 4.400      ;
; -0.005 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.757      ; 4.807      ;
; -0.001 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 4.001      ;
; 0.007  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 4.997      ;
; 0.007  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.279      ; 4.067      ;
; 0.012  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 3.988      ;
; 0.012  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.279      ; 4.062      ;
; 0.030  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 5.130      ;
; 0.047  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.107      ; 5.104      ;
; 0.055  ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 7.824      ; 5.554      ;
; 0.058  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 4.946      ;
; 0.063  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.116      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.114      ;
; 0.068  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.973      ; 5.056      ;
; 0.069  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.362      ; 4.765      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.749      ; 4.721      ;
; 0.077  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 4.927      ;
; 0.078  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 4.299      ;
; 0.081  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 5.079      ;
; 0.081  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.364      ; 4.078      ;
; 0.086  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.028      ; 5.090      ;
; 0.088  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.667      ; 4.733      ;
; 0.090  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.667      ; 4.731      ;
; 0.093  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.092      ; 5.038      ;
; 0.093  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.615      ; 4.673      ;
; 0.100  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 5.060      ;
; 0.107  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.107      ; 5.044      ;
; 0.111  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.670      ; 4.707      ;
; 0.113  ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 3.887      ;
; 0.118  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.734      ; 4.655      ;
; 0.123  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.056      ;
; 0.125  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.054      ;
; 0.128  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.973      ; 4.996      ;
; 0.146  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.028      ; 5.030      ;
; 0.150  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 4.400      ;
; 0.153  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.092      ; 4.978      ;
; 0.158  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.107      ; 4.993      ;
; 0.165  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.030      ; 5.000      ;
; 0.169  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.026      ; 4.994      ;
; 0.172  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 4.001      ;
; 0.173  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.031      ; 5.001      ;
; 0.174  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.005      ;
; 0.176  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 5.003      ;
; 0.177  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.740      ; 4.463      ;
; 0.177  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.107      ; 4.974      ;
; 0.179  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.973      ; 4.945      ;
; 0.180  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.952      ; 4.067      ;
; 0.181  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; SW[0]       ; 0.500        ; 7.824      ; 5.448      ;
; 0.185  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.878      ; 3.988      ;
; 0.185  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.952      ; 4.062      ;
; 0.187  ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.582      ; 4.190      ;
; 0.190  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.672      ; 4.617      ;
; 0.193  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 4.986      ;
; 0.194  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.668      ; 4.611      ;
; 0.195  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.025      ; 4.984      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.028      ; 4.979      ;
; 0.198  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.973      ; 4.926      ;
; 0.198  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.673      ; 4.618      ;
; 0.200  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.751      ; 4.596      ;
; 0.204  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.092      ; 4.927      ;
; 0.215  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 6.376      ; 5.057      ;
; 0.216  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.028      ; 4.960      ;
; 0.223  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.092      ; 4.908      ;
; 0.225  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.030      ; 4.940      ;
; 0.228  ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 1.000        ; 7.497      ; 5.554      ;
; 0.229  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.026      ; 4.934      ;
; 0.233  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.031      ; 4.941      ;
; 0.236  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.031      ; 5.096      ;
; 0.237  ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 7.497      ; 5.045      ;
; 0.238  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 6.387      ; 5.190      ;
; 0.240  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 4.764      ;
; 0.240  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 6.018      ; 4.674      ;
; 0.242  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.035      ; 4.765      ;
; 0.249  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.104      ; 4.755      ;
; 0.251  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.255      ; 4.299      ;
; 0.254  ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.205      ; 3.746      ;
; 0.254  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 6.037      ; 4.078      ;
; 0.258  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.026      ; 5.069      ;
; 0.259  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.030      ; 5.071      ;
; 0.261  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.673      ; 4.713      ;
; 0.263  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 4.897      ;
; 0.263  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 6.029      ; 4.807      ;
; 0.272  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.115      ; 4.888      ;
; 0.275  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 6.376      ; 4.997      ;
; 0.276  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.030      ; 4.889      ;
; 0.277  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.743      ; 4.510      ;
; 0.280  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.026      ; 4.883      ;
; 0.282  ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 6.290      ; 3.803      ;
; 0.283  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.668      ; 4.686      ;
; 0.284  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.031      ; 4.890      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                       ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.861 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.500        ; 2.865      ; 2.489      ;
; 1.507 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 1.000        ; 2.865      ; 2.343      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO1_D[9]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.709 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.455      ; 2.822      ;
; -4.701 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.442      ; 2.817      ;
; -4.697 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.783      ; 3.162      ;
; -4.692 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 3.180      ;
; -4.679 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.458      ; 2.855      ;
; -4.653 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.380      ; 2.757      ;
; -4.646 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 2.804      ;
; -4.641 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.379      ; 2.814      ;
; -4.641 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.378      ; 2.813      ;
; -4.639 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 3.236      ;
; -4.636 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.291      ; 2.685      ;
; -4.623 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.466      ; 2.919      ;
; -4.596 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.715      ; 3.195      ;
; -4.594 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.720      ; 3.202      ;
; -4.594 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 3.201      ;
; -4.593 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.437      ; 2.920      ;
; -4.588 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.376      ; 2.864      ;
; -4.588 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.450      ; 2.938      ;
; -4.582 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.717      ; 3.211      ;
; -4.573 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.378      ; 2.881      ;
; -4.573 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.319      ; 2.822      ;
; -4.573 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.807      ; 3.310      ;
; -4.570 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 2.880      ;
; -4.557 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.660      ; 3.179      ;
; -4.555 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 3.240      ;
; -4.553 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.715      ; 3.238      ;
; -4.549 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.373      ; 2.900      ;
; -4.549 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.373      ; 2.900      ;
; -4.544 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.714      ; 3.246      ;
; -4.543 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.714      ; 3.247      ;
; -4.540 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 3.332      ;
; -4.536 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.379      ; 2.919      ;
; -4.535 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.453      ; 2.994      ;
; -4.532 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.720      ; 3.264      ;
; -4.532 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.783      ; 3.327      ;
; -4.515 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.348      ; 2.863      ;
; -4.510 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 3.365      ;
; -4.492 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.369      ; 2.953      ;
; -4.490 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 2.960      ;
; -4.490 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.373      ; 2.959      ;
; -4.479 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.128      ; 2.679      ;
; -4.478 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.371      ; 2.969      ;
; -4.477 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.715      ; 3.314      ;
; -4.475 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.154      ; 2.709      ;
; -4.475 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.154      ; 2.709      ;
; -4.472 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.720      ; 3.324      ;
; -4.472 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 3.323      ;
; -4.471 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.257      ; 2.816      ;
; -4.470 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.448      ; 3.054      ;
; -4.462 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.435      ; 3.049      ;
; -4.461 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.461      ; 3.076      ;
; -4.457 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.786      ; 3.405      ;
; -4.455 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.292      ; 2.867      ;
; -4.454 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.807      ; 3.429      ;
; -4.453 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.314      ; 2.937      ;
; -4.452 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 3.423      ;
; -4.451 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.373      ; 2.998      ;
; -4.449 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.369      ; 2.996      ;
; -4.440 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.368      ; 3.004      ;
; -4.440 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.451      ; 3.087      ;
; -4.439 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.368      ; 3.005      ;
; -4.428 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.374      ; 3.022      ;
; -4.419 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.717      ; 3.374      ;
; -4.408 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.309      ; 2.931      ;
; -4.407 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.367      ; 3.036      ;
; -4.405 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.128      ; 2.753      ;
; -4.404 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.719      ; 3.391      ;
; -4.404 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.660      ; 3.332      ;
; -4.402 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.372      ; 3.046      ;
; -4.402 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.371      ; 3.045      ;
; -4.401 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.715      ; 3.390      ;
; -4.399 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.802      ; 3.479      ;
; -4.384 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.459      ; 3.151      ;
; -4.380 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.783      ; 3.479      ;
; -4.380 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.714      ; 3.410      ;
; -4.380 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.714      ; 3.410      ;
; -4.375 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.796      ; 3.497      ;
; -4.371 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.155      ; 2.814      ;
; -4.371 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.153      ; 2.812      ;
; -4.367 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.720      ; 3.429      ;
; -4.365 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.152      ; 2.817      ;
; -4.361 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.448      ; 3.163      ;
; -4.356 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.718      ; 3.438      ;
; -4.354 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.723      ; 3.445      ;
; -4.354 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.722      ; 3.444      ;
; -4.353 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.435      ; 3.158      ;
; -4.349 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.369      ; 3.096      ;
; -4.349 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.220      ; 2.901      ;
; -4.342 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.720      ; 3.454      ;
; -4.339 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 7.153      ; 2.844      ;
; -4.334 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.371      ; 3.113      ;
; -4.334 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.312      ; 3.054      ;
; -4.331 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.451      ; 3.196      ;
; -4.331 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.367      ; 3.112      ;
; -4.325 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.810      ; 3.561      ;
; -4.322 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.799      ; 3.553      ;
; -4.317 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.663      ; 3.422      ;
; -4.315 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.722      ; 3.483      ;
; -4.313 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.718      ; 3.481      ;
; -4.310 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 7.366      ; 3.132      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SW[0]'                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.418 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.160      ; 2.822      ;
; -4.410 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.147      ; 2.817      ;
; -4.406 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.488      ; 3.162      ;
; -4.401 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 3.180      ;
; -4.388 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.163      ; 2.855      ;
; -4.355 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 2.804      ;
; -4.350 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.084      ; 2.814      ;
; -4.350 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.083      ; 2.813      ;
; -4.348 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 3.236      ;
; -4.332 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.171      ; 2.919      ;
; -4.305 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.420      ; 3.195      ;
; -4.303 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.202      ;
; -4.303 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 3.201      ;
; -4.302 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.142      ; 2.920      ;
; -4.297 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.081      ; 2.864      ;
; -4.297 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.155      ; 2.938      ;
; -4.291 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 3.211      ;
; -4.282 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.083      ; 2.881      ;
; -4.282 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.024      ; 2.822      ;
; -4.282 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.512      ; 3.310      ;
; -4.279 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 2.880      ;
; -4.266 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.365      ; 3.179      ;
; -4.264 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 3.240      ;
; -4.262 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.420      ; 3.238      ;
; -4.258 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.078      ; 2.900      ;
; -4.258 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.078      ; 2.900      ;
; -4.253 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.419      ; 3.246      ;
; -4.252 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.419      ; 3.247      ;
; -4.249 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 3.332      ;
; -4.245 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.084      ; 2.919      ;
; -4.244 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.158      ; 2.994      ;
; -4.241 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.264      ;
; -4.241 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.488      ; 3.327      ;
; -4.219 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 3.365      ;
; -4.201 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.074      ; 2.953      ;
; -4.199 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 2.960      ;
; -4.199 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.078      ; 2.959      ;
; -4.187 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.076      ; 2.969      ;
; -4.186 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.420      ; 3.314      ;
; -4.181 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.324      ;
; -4.181 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 3.323      ;
; -4.179 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.054      ;
; -4.171 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.049      ;
; -4.170 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.166      ; 3.076      ;
; -4.166 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.491      ; 3.405      ;
; -4.163 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.512      ; 3.429      ;
; -4.162 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.019      ; 2.937      ;
; -4.161 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 3.423      ;
; -4.160 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.078      ; 2.998      ;
; -4.158 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.074      ; 2.996      ;
; -4.149 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.073      ; 3.004      ;
; -4.149 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.087      ;
; -4.148 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.073      ; 3.005      ;
; -4.137 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.079      ; 3.022      ;
; -4.128 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 3.374      ;
; -4.116 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 3.036      ;
; -4.113 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 3.391      ;
; -4.113 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.365      ; 3.332      ;
; -4.111 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.077      ; 3.046      ;
; -4.111 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.076      ; 3.045      ;
; -4.110 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.420      ; 3.390      ;
; -4.108 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.507      ; 3.479      ;
; -4.093 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.164      ; 3.151      ;
; -4.089 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.488      ; 3.479      ;
; -4.089 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.419      ; 3.410      ;
; -4.089 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.419      ; 3.410      ;
; -4.084 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.501      ; 3.497      ;
; -4.076 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.429      ;
; -4.070 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.153      ; 3.163      ;
; -4.065 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.423      ; 3.438      ;
; -4.063 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 3.445      ;
; -4.063 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 3.444      ;
; -4.062 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.140      ; 3.158      ;
; -4.058 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.074      ; 3.096      ;
; -4.051 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.454      ;
; -4.043 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.076      ; 3.113      ;
; -4.043 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.017      ; 3.054      ;
; -4.040 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.156      ; 3.196      ;
; -4.040 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 3.112      ;
; -4.034 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.515      ; 3.561      ;
; -4.031 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.504      ; 3.553      ;
; -4.026 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.368      ; 3.422      ;
; -4.024 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.427      ; 3.483      ;
; -4.022 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.423      ; 3.481      ;
; -4.019 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 3.132      ;
; -4.019 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.071      ; 3.132      ;
; -4.013 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 3.489      ;
; -4.012 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.422      ; 3.490      ;
; -4.007 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.072      ; 3.145      ;
; -4.006 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.077      ; 3.151      ;
; -4.002 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.077      ; 3.155      ;
; -4.002 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.076      ; 3.154      ;
; -4.002 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.748      ; 2.822      ;
; -4.001 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.428      ; 3.507      ;
; -3.995 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.420      ; 3.505      ;
; -3.994 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.735      ; 2.817      ;
; -3.990 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.425      ; 3.515      ;
; -3.990 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 7.424      ; 3.514      ;
; -3.990 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.076      ; 3.162      ;
; -3.985 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 7.089      ; 3.180      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                         ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.931 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.000        ; 2.970      ; 2.226      ;
; -0.278 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; -0.500       ; 2.970      ; 2.379      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[5]'                                                                               ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.762 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 3.009      ; 2.434      ;
; -0.762 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 3.009      ; 2.434      ;
; -0.419 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 3.009      ; 2.277      ;
; -0.419 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 3.009      ; 2.277      ;
; -0.271 ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.890      ; 2.806      ;
; -0.169 ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.890      ; 2.908      ;
; -0.169 ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.890      ; 2.908      ;
; -0.169 ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.890      ; 2.908      ;
; -0.109 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.199      ; 2.277      ;
; 0.345  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.890      ; 2.922      ;
; 0.452  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.890      ; 3.029      ;
; 0.452  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.890      ; 3.029      ;
; 0.452  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.890      ; 3.029      ;
; 0.548  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.199      ; 2.434      ;
; 1.203  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.255      ; 2.645      ;
; 1.555  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.255      ; 2.497      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                           ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.718 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.535      ; 3.004      ;
; -0.718 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.535      ; 3.004      ;
; -0.718 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.535      ; 3.004      ;
; -0.718 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.535      ; 3.004      ;
; -0.487 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 3.377      ;
; -0.487 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 3.377      ;
; -0.487 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 3.377      ;
; -0.487 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.677      ; 3.377      ;
; -0.245 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.119      ;
; -0.245 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.119      ;
; -0.245 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.119      ;
; -0.245 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.677      ; 3.119      ;
; 0.048  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.535      ; 3.270      ;
; 0.048  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.535      ; 3.270      ;
; 0.048  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.535      ; 3.270      ;
; 0.048  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.535      ; 3.270      ;
; 1.124  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.764      ; 3.075      ;
; 1.353  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.545      ; 3.085      ;
; 1.353  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.545      ; 3.085      ;
; 1.391  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.764      ; 2.842      ;
; 1.402  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.460      ; 3.049      ;
; 1.571  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.619      ; 3.377      ;
; 1.571  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.619      ; 3.377      ;
; 1.571  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.619      ; 3.377      ;
; 1.571  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.619      ; 3.377      ;
; 1.613  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.545      ; 2.845      ;
; 1.613  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.545      ; 2.845      ;
; 1.660  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.534      ; 3.381      ;
; 1.660  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.534      ; 3.381      ;
; 1.694  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.460      ; 2.841      ;
; 1.813  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.619      ; 3.119      ;
; 1.813  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.619      ; 3.119      ;
; 1.813  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.619      ; 3.119      ;
; 1.813  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.619      ; 3.119      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.897  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.242      ; 3.326      ;
; 1.903  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.534      ; 3.124      ;
; 1.903  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.534      ; 3.124      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
; 2.156  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.242      ; 3.085      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.380 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.277      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.539 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.436      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.219      ; 1.532      ;
; 0.640 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.773      ; 2.600      ;
; 1.006 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.773      ; 2.466      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 1.072 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.220      ; 1.969      ;
; 2.310 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.710     ; 1.277      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[2]'                                                                     ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.877 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.930      ; 1.984      ;
; 1.525 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.930      ; 2.132      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[4]'                                                                     ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.927 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.122      ; 2.226      ;
; 1.580 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.122      ; 2.379      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[3]'                                                                     ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 1.025 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.782      ; 1.984      ;
; 1.673 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.782      ; 2.132      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[0]'                                                                     ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 1.091 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.897      ; 2.165      ;
; 1.733 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.897      ; 2.307      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.103 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 2.474      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.125 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.131      ; 2.523      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.185 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 2.548      ;
; 1.194 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.556      ;
; 1.194 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.556      ;
; 1.194 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.095      ; 2.556      ;
; 1.206 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.555      ;
; 1.206 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.555      ;
; 1.206 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.555      ;
; 1.206 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.555      ;
; 1.206 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.555      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.273 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.104      ; 2.640      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.317 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.745      ; 2.329      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.358 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.131      ; 2.752      ;
; 1.359 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 2.720      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.377 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.096      ; 2.736      ;
; 1.384 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.095      ; 2.742      ;
; 1.384 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.095      ; 2.742      ;
; 1.384 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.095      ; 2.742      ;
; 1.396 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.741      ;
; 1.396 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.741      ;
; 1.396 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.741      ;
; 1.396 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.741      ;
; 1.396 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.741      ;
; 1.397 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.093      ; 2.757      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.441 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 2.445      ;
; 1.443 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.093      ; 2.803      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.465 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.745      ; 2.473      ;
; 1.480 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.088      ; 2.835      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.556      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.556      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.556      ;
; 1.557 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.732      ; 2.556      ;
; 1.570 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 2.555      ;
; 1.572 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.094      ; 2.929      ;
; 1.609 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.093      ; 2.965      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.625 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.737      ; 2.625      ;
; 1.657 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.093      ; 3.013      ;
; 1.697 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.088      ; 3.048      ;
; 1.723 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.730      ; 2.720      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'div800k:DIV800|Qaux[1]'                                                                     ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 1.206 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.782      ; 2.165      ;
; 1.848 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.782      ; 2.307      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[0]'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.967 ; -1.967       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]|datad        ;
; -1.947 ; -1.947       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[229]   ;
; -1.944 ; -1.944       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.942 ; -1.942       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|combout ;
; -1.941 ; -1.941       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datac    ;
; -1.941 ; -1.941       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[77]    ;
; -1.940 ; -1.940       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.940 ; -1.940       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]|datac         ;
; -1.935 ; -1.935       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datad         ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|datad    ;
; -1.933 ; -1.933       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|datad    ;
; -1.931 ; -1.931       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|datac    ;
; -1.930 ; -1.930       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|combout  ;
; -1.929 ; -1.929       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|dataa   ;
; -1.927 ; -1.927       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]|datad         ;
; -1.924 ; -1.924       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.918 ; -1.918       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|datad    ;
; -1.915 ; -1.915       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -1.913 ; -1.913       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|combout  ;
; -1.913 ; -1.913       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|combout  ;
; -1.911 ; -1.911       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]|datac         ;
; -1.909 ; -1.909       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[61]    ;
; -1.908 ; -1.908       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1859|combout ;
; -1.908 ; -1.908       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1969|combout  ;
; -1.907 ; -1.907       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1901|combout  ;
; -1.907 ; -1.907       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1909|combout  ;
; -1.907 ; -1.907       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]    ;
; -1.900 ; -1.900       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1971|combout  ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|combout  ;
; -1.898 ; -1.898       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1943|combout  ;
; -1.791 ; -1.791       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[76]    ;
; -1.790 ; -1.790       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]|datac         ;
; -1.757 ; -1.757       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|combout  ;
; -1.744 ; -1.744       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|dataa    ;
; -1.744 ; -1.744       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[74]    ;
; -1.743 ; -1.743       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]|datac         ;
; -1.730 ; -1.730       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|datad    ;
; -1.710 ; -1.710       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|combout  ;
; -1.705 ; -1.705       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1979|combout  ;
; -1.701 ; -1.701       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1911|combout  ;
; -1.674 ; -1.674       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -1.670 ; -1.670       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.669 ; -1.669       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.666 ; -1.666       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]|datad          ;
; -1.662 ; -1.662       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -1.657 ; -1.657       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]|datad         ;
; -1.654 ; -1.654       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -1.653 ; -1.653       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|datad    ;
; -1.651 ; -1.651       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]|datac          ;
; -1.650 ; -1.650       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|datac    ;
; -1.649 ; -1.649       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -1.649 ; -1.649       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[1]     ;
; -1.647 ; -1.647       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]|datad         ;
; -1.646 ; -1.646       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6]     ;
; -1.642 ; -1.642       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -1.642 ; -1.642       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.637 ; -1.637       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -1.637 ; -1.637       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[34]    ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datac        ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]|datad         ;
; -1.635 ; -1.635       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|combout   ;
; -1.633 ; -1.633       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|combout   ;
; -1.633 ; -1.633       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.633 ; -1.633       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|combout  ;
; -1.629 ; -1.629       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1945|combout  ;
; -1.627 ; -1.627       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[62]    ;
; -1.625 ; -1.625       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datad          ;
; -1.623 ; -1.623       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|dataa     ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datad   ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|combout  ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|dataa     ;
; -1.622 ; -1.622       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -1.620 ; -1.620       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|dataa     ;
; -1.620 ; -1.620       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|combout  ;
; -1.619 ; -1.619       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.616 ; -1.616       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -1.616 ; -1.616       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -1.616 ; -1.616       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[98]    ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datac     ;
; -1.608 ; -1.608       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|datab    ;
; -1.607 ; -1.607       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.606 ; -1.606       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|datab    ;
; -1.605 ; -1.605       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.602 ; -1.602       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -1.602 ; -1.602       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.597 ; -1.597       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -1.580 ; -1.580       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.579 ; -1.579       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.578 ; -1.578       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~1999|combout   ;
; -1.577 ; -1.577       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1903|combout   ;
; -1.574 ; -1.574       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -1.569 ; -1.569       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2005|combout  ;
; -1.567 ; -1.567       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2015|combout  ;
; -1.566 ; -1.566       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datac        ;
; -1.564 ; -1.564       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[106]   ;
; -1.552 ; -1.552       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|datad   ;
; -1.532 ; -1.532       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|combout ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                    ;
; -0.639 ; -0.639       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad              ;
; -0.639 ; -0.639       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad              ;
; -0.639 ; -0.639       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad              ;
; -0.639 ; -0.639       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad              ;
; -0.639 ; -0.639       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad              ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad              ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad              ;
; -0.638 ; -0.638       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datad              ;
; -0.638 ; -0.638       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]        ;
; -0.637 ; -0.637       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac             ;
; -0.637 ; -0.637       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[13]        ;
; -0.636 ; -0.636       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[13]|datac             ;
; -0.634 ; -0.634       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[10]        ;
; -0.633 ; -0.633       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[10]|datac             ;
; -0.631 ; -0.631       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; -0.630 ; -0.630       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datac              ;
; -0.629 ; -0.629       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; -0.619 ; -0.619       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; -0.619 ; -0.619       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; -0.619 ; -0.619       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; -0.619 ; -0.619       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; -0.619 ; -0.619       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; -0.618 ; -0.618       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; -0.618 ; -0.618       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; -0.618 ; -0.618       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; -0.618 ; -0.618       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; -0.612 ; -0.612       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0|combout          ;
; -0.610 ; -0.610       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; -0.610 ; -0.610       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
; -0.609 ; -0.609       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[11]        ;
; -0.503 ; -0.503       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa            ;
; -0.503 ; -0.503       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|dataa            ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|datac            ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|datad             ;
; -0.491 ; -0.491       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad             ;
; -0.490 ; -0.490       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad             ;
; -0.490 ; -0.490       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datac             ;
; -0.490 ; -0.490       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]       ;
; -0.489 ; -0.489       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac            ;
; -0.489 ; -0.489       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad             ;
; -0.489 ; -0.489       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]       ;
; -0.488 ; -0.488       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad             ;
; -0.488 ; -0.488       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]        ;
; -0.486 ; -0.486       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]       ;
; -0.485 ; -0.485       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad             ;
; -0.485 ; -0.485       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|datad             ;
; -0.481 ; -0.481       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]       ;
; -0.471 ; -0.471       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]        ;
; -0.471 ; -0.471       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]        ;
; -0.471 ; -0.471       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]        ;
; -0.471 ; -0.471       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]        ;
; -0.470 ; -0.470       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0] ;
; -0.470 ; -0.470       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk   ;
; -0.470 ; -0.470       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]        ;
; -0.469 ; -0.469       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]        ;
; -0.468 ; -0.468       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]        ;
; -0.465 ; -0.465       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]        ;
; -0.465 ; -0.465       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]        ;
; -0.428 ; -0.428       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|combout         ;
; -0.414 ; -0.414       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|datab           ;
; -0.374 ; -0.374       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~0|combout         ;
; -0.121 ; -0.121       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[11]      ;
; -0.121 ; -0.121       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[7]       ;
; -0.120 ; -0.120       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[11]|datac           ;
; -0.120 ; -0.120       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[7]|datac            ;
; -0.120 ; -0.120       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[10]      ;
; -0.119 ; -0.119       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[10]|datac           ;
; -0.118 ; -0.118       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[4]|datad            ;
; -0.118 ; -0.118       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_32[13]      ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[13]|datac           ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[5]|datad            ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[6]|datad            ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[8]|datad            ;
; -0.117 ; -0.117       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[9]|datad            ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[0]|datad            ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[1]|datad            ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[2]|datad            ;
; -0.116 ; -0.116       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_32[3]|datad            ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; 0.257  ; 0.441        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                               ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.182  ; 0.398        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.243  ; 0.459        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.355  ; 0.539        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.367  ; 0.583        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.389  ; 0.389        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.417  ; 0.601        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.417  ; 0.601        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.280  ; 0.464        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.315  ; 0.531        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.285  ; 0.469        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.310  ; 0.526        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.472 ; 0.472        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.494 ; 0.494        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.502 ; 0.502        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.522 ; 0.522        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.753 ; 4.937        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.825 ; 4.825        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.828 ; 4.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.846 ; 5.062        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.913 ; 4.913        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.084 ; 5.084        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.140 ; 5.140        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.169 ; 5.169        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.173 ; 5.173        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.696 ; 9.926        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.696 ; 9.912        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a29~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 9.697 ; 9.927        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 9.697 ; 9.927        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.698 ; 9.928        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.335  ; 4.844  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.335  ; 4.844  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.620  ; 4.738  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.620  ; 4.738  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.689  ; 2.986  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.689  ; 2.986  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.167  ; 6.579  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.167  ; 6.579  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 6.284  ; 6.447  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 6.284  ; 6.447  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 5.460  ; 5.966  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.711  ; 7.171  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.711  ; 7.171  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 7.898  ; 8.577  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 6.876  ; 6.991  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 7.898  ; 8.577  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.915  ; 3.359  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.915  ; 3.359  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 3.135  ; 3.318  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 3.135  ; 3.318  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.970  ; 2.414  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.676 ; -0.164 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; -0.721 ; -0.204 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.745 ; -0.237 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.743 ; -0.226 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.663 ; -0.169 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.880 ; -0.367 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.461 ; 0.038  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.492 ; 0.012  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.970  ; 2.414  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.190  ; 2.373  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.190  ; 2.373  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 2.174  ; 2.618  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.174  ; 2.618  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 3.075  ; 3.320  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 3.075  ; 3.320  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 2.501  ; 2.945  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.501  ; 2.945  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 3.089  ; 3.334  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 3.089  ; 3.334  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.339 ; -1.757 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.339 ; -1.757 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.553 ; -1.753 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.553 ; -1.753 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.039  ; -0.261 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.039  ; -0.261 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -3.773 ; -4.144 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -3.773 ; -4.144 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -0.771 ; -0.973 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -0.771 ; -0.973 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -3.400 ; -3.798 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.334 ; -2.697 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.334 ; -2.697 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.393 ; -2.582 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.393 ; -2.582 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -2.995 ; -3.443 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.524  ; 1.135  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.524  ; 1.135  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.439  ; 1.276  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 1.439  ; 1.276  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.511  ; 2.122  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 1.128  ; 0.625  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 1.171  ; 0.663  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 1.194  ; 0.696  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 1.193  ; 0.685  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 1.127  ; 0.652  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 1.336  ; 0.842  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 0.933  ; 0.453  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 0.964  ; 0.478  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.511  ; 2.122  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.426  ; 2.263  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.426  ; 2.263  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 2.221  ; 1.827  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.221  ; 1.827  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 2.131  ; 1.968  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 2.131  ; 1.968  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 1.804  ; 1.415  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.804  ; 1.415  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.719  ; 1.556  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.719  ; 1.556  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.638 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.638 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.660 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.660 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.336 ; 5.338 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.759 ; 4.807 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.824 ; 4.913 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.336 ; 5.338 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.974 ; 5.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.482 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.480 ; 4.556 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.430 ; 5.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.401 ; 5.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 5.482 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.377 ; 4.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.368 ; 5.478 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.368 ; 5.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.342 ; 5.478 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.988 ; 5.064 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.031 ; 5.079 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 5.165 ; 5.211 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.857 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.857 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.773 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.773 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.249 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.249 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 5.319 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 5.319 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 8.240 ; 8.316 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 8.240 ; 8.316 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.750 ; 7.720 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.750 ; 7.720 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.733 ; 7.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.733 ; 7.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.341 ; 6.381 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.341 ; 6.381 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.538 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.538 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.557 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.557 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.279 ; 4.325 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.279 ; 4.325 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.342 ; 4.427 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.833 ; 4.834 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.485 ; 4.529 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 4.012 ; 4.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.012 ; 4.084 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.923 ; 4.943 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 4.895 ; 4.890 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.973 ; 4.947 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 3.913 ; 3.994 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.498 ; 4.570 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 4.864 ; 4.929 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.838 ; 4.969 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.498 ; 4.570 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.541 ; 4.586 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.669 ; 4.713 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.459 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.459 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.377 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.377 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.498 ; 7.106 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.498 ; 7.106 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.498 ; 7.106 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.498 ; 7.106 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.123 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.123 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 5.192 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 5.192 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.986 ; 8.057 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.986 ; 8.057 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.464 ; 7.435 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.464 ; 7.435 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.500 ; 7.516 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.500 ; 7.516 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.168 ; 6.206 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.168 ; 6.206 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.812 ;    ;    ; 8.558 ;
; SW[1]       ; GPIO0_D[2]  ; 8.095 ;    ;    ; 8.660 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.654 ;    ;    ; 8.386 ;
; SW[1]       ; GPIO0_D[2]  ; 7.866 ;    ;    ; 8.397 ;
+-------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 65.27 MHz  ; 65.27 MHz       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 103.76 MHz ; 103.76 MHz      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;      ;
; 166.17 MHz ; 166.17 MHz      ; GPIO1_D[9]                                        ;      ;
; 166.67 MHz ; 166.67 MHz      ; SW[0]                                             ;      ;
; 169.32 MHz ; 169.32 MHz      ; div800k:DIV800|Qaux[5]                            ;      ;
; 395.88 MHz ; 395.88 MHz      ; SCCBdrive:SCCBdriver|clk400data                   ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -11.480 ; -1219.628     ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -7.111  ; -1119.676     ;
; GPIO1_D[9]                                        ; -4.100  ; -181.502      ;
; SW[0]                                             ; -3.461  ; -648.517      ;
; div800k:DIV800|Qaux[5]                            ; -2.453  ; -5.519        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.526  ; -10.187       ;
; div800k:DIV800|Qaux[0]                            ; 0.078   ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.112   ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.160   ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.226   ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.231   ; 0.000         ;
; CLOCK_50                                          ; 0.290   ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -5.393 ; -235.793      ;
; SW[0]                                             ; -5.157 ; -293.097      ;
; div800k:DIV800|Qaux[5]                            ; -0.316 ; -0.553        ;
; CLOCK_50                                          ; -0.246 ; -0.246        ;
; div800k:DIV800|Qaux[2]                            ; -0.016 ; -0.016        ;
; div800k:DIV800|Qaux[4]                            ; 0.007  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.019  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.020  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.022  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.299  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.312  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.319  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.553 ; -122.608      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.587 ; -12.944       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.457 ; -19.535       ;
; GPIO1_D[9]                                        ; -1.197 ; -2.170        ;
; div800k:DIV800|Qaux[1]                            ; -1.073 ; -1.073        ;
; div800k:DIV800|Qaux[0]                            ; -0.967 ; -0.967        ;
; div800k:DIV800|Qaux[3]                            ; -0.913 ; -0.913        ;
; div800k:DIV800|Qaux[5]                            ; -0.913 ; -0.913        ;
; div800k:DIV800|Qaux[4]                            ; -0.832 ; -0.832        ;
; div800k:DIV800|Qaux[2]                            ; -0.776 ; -0.776        ;
; SW[0]                                             ; -0.558 ; -1.076        ;
; CLOCK_50                                          ; 0.832  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.164 ; -122.518      ;
; SW[0]                                             ; -3.915 ; -100.049      ;
; CLOCK_50                                          ; -0.821 ; -0.821        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -0.596 ; -3.812        ;
; div800k:DIV800|Qaux[5]                            ; -0.582 ; -1.564        ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.402  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.856  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.900  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.972  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.999  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 1.059  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 1.169  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.000 ; -1190.335     ;
; GPIO1_D[9]                                        ; -3.000 ; -41.535       ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -2.174 ; -389.232      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.482  ; 0.000         ;
; CLOCK_50                                          ; 4.703  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.678  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -11.480 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.873      ;
; -11.480 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.873      ;
; -11.478 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.871      ;
; -11.477 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.870      ;
; -11.417 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.788      ;
; -11.417 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.788      ;
; -11.415 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.786      ;
; -11.414 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.785      ;
; -11.380 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.578     ; 6.741      ;
; -11.380 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.578     ; 6.741      ;
; -11.374 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.578     ; 6.735      ;
; -11.373 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.578     ; 6.734      ;
; -11.329 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.668      ;
; -11.329 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.668      ;
; -11.327 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.666      ;
; -11.326 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.665      ;
; -11.317 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.656      ;
; -11.317 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.656      ;
; -11.317 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.054     ; 6.202      ;
; -11.317 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.054     ; 6.202      ;
; -11.315 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.054     ; 6.200      ;
; -11.314 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.054     ; 6.199      ;
; -11.311 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.650      ;
; -11.310 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.600     ; 6.649      ;
; -11.291 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.394     ; 5.836      ;
; -11.291 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.394     ; 5.836      ;
; -11.289 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.394     ; 5.834      ;
; -11.288 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.394     ; 5.833      ;
; -11.278 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.412     ; 7.805      ;
; -11.278 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.412     ; 7.805      ;
; -11.276 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.412     ; 7.803      ;
; -11.275 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.412     ; 7.802      ;
; -11.236 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.867     ; 6.308      ;
; -11.236 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.867     ; 6.308      ;
; -11.234 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.867     ; 6.306      ;
; -11.233 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.867     ; 6.305      ;
; -11.231 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.086     ; 6.084      ;
; -11.230 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.086     ; 6.083      ;
; -11.229 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.632     ; 6.536      ;
; -11.229 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.632     ; 6.536      ;
; -11.228 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.086     ; 6.081      ;
; -11.226 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.086     ; 6.079      ;
; -11.223 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.632     ; 6.530      ;
; -11.222 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.632     ; 6.529      ;
; -11.201 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.594      ;
; -11.199 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.546     ; 6.592      ;
; -11.199 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.798     ; 6.340      ;
; -11.199 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.798     ; 6.340      ;
; -11.197 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.721     ; 6.415      ;
; -11.197 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.721     ; 6.415      ;
; -11.197 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.798     ; 6.338      ;
; -11.196 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.798     ; 6.337      ;
; -11.195 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.721     ; 6.413      ;
; -11.194 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.721     ; 6.412      ;
; -11.191 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.426     ; 5.704      ;
; -11.191 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.426     ; 5.704      ;
; -11.187 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.400     ; 6.726      ;
; -11.187 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.400     ; 6.726      ;
; -11.185 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.400     ; 6.724      ;
; -11.185 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.426     ; 5.698      ;
; -11.184 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.400     ; 6.723      ;
; -11.184 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -5.426     ; 5.697      ;
; -11.178 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.444     ; 7.673      ;
; -11.178 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.444     ; 7.673      ;
; -11.172 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.444     ; 7.667      ;
; -11.171 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.444     ; 7.666      ;
; -11.160 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.390     ; 6.709      ;
; -11.160 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.390     ; 6.709      ;
; -11.158 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.390     ; 6.707      ;
; -11.157 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.390     ; 6.706      ;
; -11.150 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.559     ; 6.530      ;
; -11.150 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.559     ; 6.530      ;
; -11.148 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.559     ; 6.528      ;
; -11.147 ; RAMs_drive:RAM_controller|Parity_register[1]   ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.559     ; 6.527      ;
; -11.138 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.657     ; 6.420      ;
; -11.138 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.657     ; 6.420      ;
; -11.138 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.509      ;
; -11.136 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.657     ; 6.418      ;
; -11.136 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.899     ; 6.176      ;
; -11.136 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.899     ; 6.176      ;
; -11.136 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.568     ; 6.507      ;
; -11.135 ; RAMs_drive:RAM_controller|Parity_register[133] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.657     ; 6.417      ;
; -11.130 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.899     ; 6.170      ;
; -11.129 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.899     ; 6.169      ;
; -11.113 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.998     ; 7.054      ;
; -11.113 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.998     ; 7.054      ;
; -11.111 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.741     ; 6.309      ;
; -11.111 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.741     ; 6.309      ;
; -11.111 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.998     ; 7.052      ;
; -11.110 ; RAMs_drive:RAM_controller|Parity_register[152] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.998     ; 7.051      ;
; -11.109 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.741     ; 6.307      ;
; -11.108 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.741     ; 6.306      ;
; -11.106 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.322     ; 5.727      ;
; -11.106 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.322     ; 5.727      ;
; -11.106 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.830     ; 6.215      ;
; -11.105 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.830     ; 6.214      ;
; -11.104 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.322     ; 5.725      ;
; -11.103 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -5.322     ; 5.724      ;
; -11.103 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.830     ; 6.212      ;
; -11.102 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -4.578     ; 6.463      ;
+---------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -7.111 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.857      ;
; -7.111 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.861      ;
; -7.111 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.857      ;
; -6.999 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.766     ; 2.743      ;
; -6.999 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.762     ; 2.747      ;
; -6.999 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.766     ; 2.743      ;
; -6.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.735      ;
; -6.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.739      ;
; -6.990 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.735      ;
; -6.887 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.767     ; 2.630      ;
; -6.887 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.767     ; 2.630      ;
; -6.886 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.763     ; 2.633      ;
; -6.885 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.631      ;
; -6.885 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.631      ;
; -6.884 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.634      ;
; -6.845 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.591      ;
; -6.845 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.595      ;
; -6.845 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.591      ;
; -6.821 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.566      ;
; -6.821 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.570      ;
; -6.821 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.566      ;
; -6.808 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.857      ;
; -6.808 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.457     ; 2.861      ;
; -6.808 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.857      ;
; -6.806 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.552      ;
; -6.806 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.764     ; 2.552      ;
; -6.805 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.555      ;
; -6.768 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.762     ; 2.516      ;
; -6.768 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.758     ; 2.520      ;
; -6.768 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.762     ; 2.516      ;
; -6.727 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.472      ;
; -6.727 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.472      ;
; -6.726 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.475      ;
; -6.724 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.469      ;
; -6.724 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.473      ;
; -6.724 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.765     ; 2.469      ;
; -6.713 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.759     ; 2.464      ;
; -6.713 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.759     ; 2.464      ;
; -6.712 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.755     ; 2.467      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.463     ; 2.743      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.459     ; 2.747      ;
; -6.696 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.463     ; 2.743      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.462     ; 2.735      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.458     ; 2.739      ;
; -6.687 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.462     ; 2.735      ;
; -6.647 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.763     ; 2.394      ;
; -6.647 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.759     ; 2.398      ;
; -6.647 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.763     ; 2.394      ;
; -6.638 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.388      ;
; -6.638 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.392      ;
; -6.638 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.388      ;
; -6.634 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.384      ;
; -6.634 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.760     ; 2.384      ;
; -6.633 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.387      ;
; -6.631 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.385      ;
; -6.631 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.752     ; 2.389      ;
; -6.631 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.385      ;
; -6.594 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.830     ; 3.274      ;
; -6.594 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.826     ; 3.278      ;
; -6.594 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.830     ; 3.274      ;
; -6.584 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.464     ; 2.630      ;
; -6.584 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.464     ; 2.630      ;
; -6.583 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.460     ; 2.633      ;
; -6.582 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.631      ;
; -6.582 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.631      ;
; -6.581 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.457     ; 2.634      ;
; -6.576 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.330      ;
; -6.576 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.756     ; 2.330      ;
; -6.575 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.752     ; 2.333      ;
; -6.550 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.809     ; 3.251      ;
; -6.550 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.805     ; 3.255      ;
; -6.550 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.809     ; 3.251      ;
; -6.542 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.591      ;
; -6.542 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.457     ; 2.595      ;
; -6.542 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.591      ;
; -6.520 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.693     ; 3.337      ;
; -6.520 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.693     ; 3.337      ;
; -6.519 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.689     ; 3.340      ;
; -6.518 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.462     ; 2.566      ;
; -6.518 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.458     ; 2.570      ;
; -6.518 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.462     ; 2.566      ;
; -6.503 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.552      ;
; -6.503 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.461     ; 2.552      ;
; -6.502 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.457     ; 2.555      ;
; -6.497 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.757     ; 2.250      ;
; -6.497 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.757     ; 2.250      ;
; -6.496 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.753     ; 2.253      ;
; -6.492 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.757     ; 2.245      ;
; -6.492 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.757     ; 2.245      ;
; -6.491 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.240      ;
; -6.491 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.757     ; 2.244      ;
; -6.491 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.761     ; 2.240      ;
; -6.491 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.753     ; 2.248      ;
; -6.479 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.690     ; 3.299      ;
; -6.479 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.686     ; 3.303      ;
; -6.479 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.690     ; 3.299      ;
; -6.473 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.817     ; 3.166      ;
; -6.473 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.813     ; 3.170      ;
; -6.473 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.817     ; 3.166      ;
; -6.465 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -4.459     ; 2.516      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.100 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.097      ; 7.266      ;
; -3.834 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 6.909      ;
; -3.792 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 6.867      ;
; -3.792 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 6.867      ;
; -3.764 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 7.187      ;
; -3.636 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 7.059      ;
; -3.602 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.097      ; 6.768      ;
; -3.584 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.074      ; 6.727      ;
; -3.568 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 6.991      ;
; -3.562 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 6.637      ;
; -3.487 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.970      ; 5.104      ;
; -3.439 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.879      ; 6.965      ;
; -3.368 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.881      ; 6.318      ;
; -3.358 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.074      ; 6.501      ;
; -3.225 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 6.648      ;
; -3.165 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 6.588      ;
; -3.135 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.879      ; 6.661      ;
; -3.120 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.686      ; 6.453      ;
; -3.080 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 6.886      ;
; -3.026 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 6.832      ;
; -2.814 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.883      ; 7.266      ;
; -2.672 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.123      ; 5.864      ;
; -2.662 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.740      ;
; -2.626 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.627      ; 8.023      ;
; -2.625 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.869      ; 7.718      ;
; -2.622 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 6.428      ;
; -2.597 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.625      ; 7.994      ;
; -2.590 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.281      ; 7.570      ;
; -2.581 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.627      ; 7.984      ;
; -2.559 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.596      ; 7.950      ;
; -2.557 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 6.459      ; 7.075      ;
; -2.548 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.625      ; 7.950      ;
; -2.548 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.792      ; 6.909      ;
; -2.542 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.724      ; 7.941      ;
; -2.509 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 6.459      ; 7.047      ;
; -2.506 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.792      ; 6.867      ;
; -2.506 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.792      ; 6.867      ;
; -2.495 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.573      ;
; -2.493 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.883      ; 7.048      ;
; -2.478 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.140      ; 7.187      ;
; -2.466 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.001      ; 7.166      ;
; -2.458 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.869      ; 7.551      ;
; -2.451 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.004      ; 8.130      ;
; -2.444 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.958      ; 7.527      ;
; -2.440 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.996      ; 7.111      ;
; -2.439 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.808      ; 6.946      ;
; -2.436 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.628      ; 7.972      ;
; -2.430 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.718      ; 5.924      ;
; -2.425 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.974      ; 5.071      ;
; -2.413 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.928      ; 5.988      ;
; -2.397 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.001      ; 7.097      ;
; -2.396 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.004      ; 8.075      ;
; -2.392 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.004      ; 8.071      ;
; -2.379 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 6.004      ; 8.058      ;
; -2.358 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.863      ; 7.012      ;
; -2.358 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.069      ; 7.015      ;
; -2.356 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.722      ; 7.987      ;
; -2.355 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.954      ; 5.100      ;
; -2.350 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.140      ; 7.059      ;
; -2.343 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.959      ; 7.427      ;
; -2.343 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.290      ; 7.758      ;
; -2.337 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.747      ; 7.759      ;
; -2.334 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.882      ; 7.006      ;
; -2.333 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.411      ;
; -2.329 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.290      ; 7.744      ;
; -2.322 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.178      ; 6.506      ;
; -2.321 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.015      ; 7.454      ;
; -2.316 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.253      ; 7.244      ;
; -2.316 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.883      ; 6.768      ;
; -2.314 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 5.737      ;
; -2.302 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.876      ; 7.973      ;
; -2.298 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.860      ; 6.727      ;
; -2.295 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.869      ; 7.388      ;
; -2.287 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.017      ; 7.420      ;
; -2.282 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 6.140      ; 6.991      ;
; -2.280 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.289      ; 7.656      ;
; -2.276 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.538      ; 7.038      ;
; -2.276 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.792      ; 6.637      ;
; -2.275 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.179      ; 6.460      ;
; -2.275 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.656      ; 7.720      ;
; -2.269 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.966      ; 7.360      ;
; -2.267 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.907      ; 7.944      ;
; -2.264 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.537      ; 7.025      ;
; -2.255 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.333      ;
; -2.248 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.959      ; 7.332      ;
; -2.247 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.290      ; 7.662      ;
; -2.242 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.017      ; 7.378      ;
; -2.241 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.716      ; 5.729      ;
; -2.238 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.883      ; 6.921      ;
; -2.238 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.905      ; 7.915      ;
; -2.238 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.305      ;
; -2.237 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.872      ; 7.328      ;
; -2.236 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.540      ; 6.983      ;
; -2.235 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.871      ; 7.313      ;
; -2.234 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.812      ; 6.823      ;
; -2.234 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.724      ; 7.633      ;
; -2.234 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 6.290      ; 7.649      ;
; -2.232 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.859      ; 6.887      ;
; -2.230 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.791      ; 6.817      ;
; -2.224 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.958      ; 7.285      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.461 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.736      ; 7.266      ;
; -3.241 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.109      ; 3.928      ;
; -3.230 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.467      ; 7.266      ;
; -3.195 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 6.909      ;
; -3.153 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 6.867      ;
; -3.153 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 6.867      ;
; -3.125 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 7.187      ;
; -3.043 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.158      ; 3.779      ;
; -3.028 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.916      ; 3.522      ;
; -3.023 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.109      ; 3.710      ;
; -3.021 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.988      ;
; -2.997 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 7.059      ;
; -2.965 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.932      ;
; -2.964 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.376      ; 6.909      ;
; -2.963 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.736      ; 6.768      ;
; -2.945 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.713      ; 6.727      ;
; -2.929 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 6.991      ;
; -2.923 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 6.637      ;
; -2.922 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.376      ; 6.867      ;
; -2.922 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.376      ; 6.867      ;
; -2.906 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.740      ;
; -2.894 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.724      ; 7.187      ;
; -2.869 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.621      ; 7.718      ;
; -2.848 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.609      ; 5.104      ;
; -2.820 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.787      ;
; -2.800 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.518      ; 6.965      ;
; -2.790 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.060      ; 3.928      ;
; -2.766 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.724      ; 7.059      ;
; -2.765 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.732      ;
; -2.754 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.721      ;
; -2.739 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.573      ;
; -2.732 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.467      ; 6.768      ;
; -2.730 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.436      ; 4.273      ;
; -2.729 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.520      ; 6.318      ;
; -2.719 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.713      ; 6.501      ;
; -2.714 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.444      ; 6.727      ;
; -2.702 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.621      ; 7.551      ;
; -2.698 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.724      ; 6.991      ;
; -2.692 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.376      ; 6.637      ;
; -2.688 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.710      ; 7.527      ;
; -2.617 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.340      ; 5.104      ;
; -2.612 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.389      ; 3.579      ;
; -2.597 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[223] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.270      ; 4.060      ;
; -2.592 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.109      ; 3.779      ;
; -2.588 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[227] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.271      ; 4.059      ;
; -2.587 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.711      ; 7.427      ;
; -2.587 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.758      ;
; -2.586 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 6.648      ;
; -2.577 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.411      ;
; -2.577 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.867      ; 3.522      ;
; -2.573 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.744      ;
; -2.572 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.060      ; 3.710      ;
; -2.570 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.340      ; 3.988      ;
; -2.569 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.249      ; 6.965      ;
; -2.565 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.767      ; 7.454      ;
; -2.551 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.243      ; 3.901      ;
; -2.539 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.621      ; 7.388      ;
; -2.532 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.485      ; 4.124      ;
; -2.531 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.769      ; 7.420      ;
; -2.526 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 6.588      ;
; -2.524 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.041      ; 7.656      ;
; -2.523 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[115] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.312      ; 4.029      ;
; -2.520 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.290      ; 7.038      ;
; -2.514 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.340      ; 3.932      ;
; -2.513 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.718      ; 7.360      ;
; -2.512 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.436      ; 4.055      ;
; -2.510 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.716      ; 4.333      ;
; -2.508 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.289      ; 7.025      ;
; -2.500 ; SW[0]                                      ; RAMs_drive:RAM_controller|Parity_register[157] ; SW[0]                                             ; SW[0]       ; 0.500        ; 3.494      ; 4.582      ;
; -2.499 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.333      ;
; -2.498 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.251      ; 6.318      ;
; -2.496 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.518      ; 6.661      ;
; -2.492 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.711      ; 7.332      ;
; -2.491 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.662      ;
; -2.488 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.444      ; 6.501      ;
; -2.486 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.769      ; 7.378      ;
; -2.482 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[8]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.305      ;
; -2.481 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[9]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.624      ; 7.328      ;
; -2.481 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.325      ; 6.453      ;
; -2.480 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.292      ; 6.983      ;
; -2.479 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.623      ; 7.313      ;
; -2.478 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.649      ;
; -2.468 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.710      ; 7.285      ;
; -2.464 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.041      ; 7.596      ;
; -2.459 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.710      ; 7.260      ;
; -2.458 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.607      ;
; -2.458 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[111] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.191      ; 3.942      ;
; -2.458 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[124] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.189      ; 3.940      ;
; -2.456 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.621      ; 7.305      ;
; -2.456 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[123] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.189      ; 3.940      ;
; -2.455 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[207] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.193      ; 3.939      ;
; -2.454 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[36]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.716      ; 4.277      ;
; -2.451 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.622      ;
; -2.442 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.621      ; 7.291      ;
; -2.441 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.798      ; 6.886      ;
; -2.439 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.042      ; 7.588      ;
; -2.438 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[92]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.207      ; 3.938      ;
; -2.431 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[96]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 1.168      ; 3.894      ;
; -2.428 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.041      ; 7.560      ;
; -2.428 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 6.041      ; 7.560      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -2.453 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.552     ; 1.396      ;
; -2.141 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.552     ; 1.084      ;
; -2.036 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -1.552     ; 0.979      ;
; -1.759 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.002     ; 2.252      ;
; -1.613 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.606     ; 1.002      ;
; -0.655 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.057     ; 1.593      ;
; -0.551 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.108     ; 0.938      ;
; -0.549 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.108     ; 0.936      ;
; -0.207 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.147      ;
; -0.147 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 1.088      ;
; -0.122 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.055     ; 1.062      ;
; -0.004 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.945      ;
; 0.199  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.372      ; 1.668      ;
; 0.201  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.372      ; 1.666      ;
; 0.216  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.371      ; 1.650      ;
; 0.346  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.813      ; 0.962      ;
; 0.347  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.492      ; 2.830      ;
; 0.358  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.583      ;
; 0.378  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.034     ; 0.583      ;
; 0.379  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.054     ; 0.562      ;
; 0.394  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.544      ; 2.825      ;
; 0.862  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.492      ; 2.815      ;
; 0.876  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.544      ; 2.843      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.526 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.785     ; 0.736      ;
; -1.449 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.785     ; 0.659      ;
; -0.411 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.352      ;
; -0.398 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.338      ;
; -0.373 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.313      ;
; -0.372 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.312      ;
; -0.371 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.311      ;
; -0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.309      ;
; -0.367 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.307      ;
; -0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.304      ;
; -0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.302      ;
; -0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.276      ;
; -0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.276      ;
; -0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.276      ;
; -0.333 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.273      ;
; -0.328 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.268      ;
; -0.328 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.268      ;
; -0.248 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.188      ;
; -0.248 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.188      ;
; -0.247 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.187      ;
; -0.246 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.186      ;
; -0.245 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.185      ;
; -0.244 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.184      ;
; -0.240 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.180      ;
; -0.236 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.176      ;
; -0.233 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.173      ;
; -0.232 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.172      ;
; -0.202 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.143      ;
; -0.199 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.140      ;
; -0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 1.132      ;
; -0.191 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.132      ;
; -0.185 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.126      ;
; -0.180 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.121      ;
; -0.151 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.997      ;
; -0.143 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.989      ;
; -0.143 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.989      ;
; -0.140 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.986      ;
; -0.140 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.986      ;
; -0.140 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.986      ;
; -0.138 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.984      ;
; -0.136 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.982      ;
; -0.133 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.979      ;
; -0.133 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.979      ;
; -0.133 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.979      ;
; -0.115 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.961      ;
; -0.114 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.960      ;
; -0.084 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.025      ;
; -0.079 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.020      ;
; -0.072 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.013      ;
; -0.071 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.012      ;
; -0.059 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 1.000      ;
; -0.058 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.999      ;
; -0.056 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.997      ;
; -0.055 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.996      ;
; -0.049 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.990      ;
; -0.039 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.885      ;
; -0.032 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.973      ;
; -0.031 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.972      ;
; -0.031 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.972      ;
; -0.029 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.970      ;
; -0.027 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.968      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.966      ;
; -0.025 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.966      ;
; -0.021 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.962      ;
; -0.019 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.960      ;
; 0.013  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.927      ;
; 0.014  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.926      ;
; 0.015  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.925      ;
; 0.015  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.925      ;
; 0.016  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.924      ;
; 0.016  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.924      ;
; 0.017  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.923      ;
; 0.019  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.921      ;
; 0.023  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.917      ;
; 0.025  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.915      ;
; 0.025  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.915      ;
; 0.027  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.913      ;
; 0.037  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.903      ;
; 0.041  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.899      ;
; 0.044  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.896      ;
; 0.046  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.895      ;
; 0.058  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.883      ;
; 0.061  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.880      ;
; 0.063  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.878      ;
; 0.064  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.877      ;
; 0.065  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.876      ;
; 0.067  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.054     ; 0.874      ;
; 0.090  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.756      ;
; 0.092  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.754      ;
; 0.093  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.753      ;
; 0.094  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.752      ;
; 0.098  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.748      ;
; 0.099  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.747      ;
; 0.100  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.746      ;
; 0.101  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.745      ;
; 0.102  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.744      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.743      ;
; 0.103  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.743      ;
; 0.105  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.149     ; 0.741      ;
; 0.113  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.055     ; 0.827      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.078 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.772      ; 1.389      ;
; 0.601 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.772      ; 1.366      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.112 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.803      ; 1.386      ;
; 0.636 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.803      ; 1.362      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.160 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.978      ; 1.503      ;
; 0.719 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.978      ; 1.444      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.226 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.666      ; 1.135      ;
; 0.765 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.666      ; 1.096      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.231 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.666      ; 1.130      ;
; 0.767 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.666      ; 1.094      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.290 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 2.652      ; 3.037      ;
; 0.773 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 2.652      ; 3.054      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.393 ; VGA_generator:VGA_controller|Hcount[2]     ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.540      ; 1.223      ;
; -5.365 ; VGA_generator:VGA_controller|Hcount[3]     ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.542      ; 1.253      ;
; -3.656 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.615      ; 3.035      ;
; -3.578 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.617      ; 3.115      ;
; -3.524 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.489      ; 3.041      ;
; -3.370 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 3.632      ;
; -3.290 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 3.719      ;
; -3.289 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 3.715      ;
; -3.209 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 3.781      ;
; -3.169 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 3.840      ;
; -3.164 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.390      ; 3.302      ;
; -3.164 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.927      ; 3.839      ;
; -3.160 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.622      ; 3.538      ;
; -3.146 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.389      ; 3.319      ;
; -3.142 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.390      ; 3.324      ;
; -3.138 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.608      ; 3.546      ;
; -3.134 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.542      ; 3.484      ;
; -3.129 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.643      ; 3.590      ;
; -3.127 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 3.903      ;
; -3.119 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.534      ; 3.491      ;
; -3.109 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.615      ; 3.582      ;
; -3.108 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.543      ; 3.511      ;
; -3.107 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.915      ; 3.884      ;
; -3.104 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 3.926      ;
; -3.104 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 3.886      ;
; -3.098 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.535      ; 3.513      ;
; -3.095 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.643      ; 3.624      ;
; -3.095 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.603      ; 3.584      ;
; -3.093 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.388      ; 3.371      ;
; -3.085 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 3.917      ;
; -3.078 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.800      ; 3.798      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 3.931      ;
; -3.072 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.929      ; 3.933      ;
; -3.067 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.850      ; 3.859      ;
; -3.058 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 3.951      ;
; -3.057 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.610      ; 3.629      ;
; -3.048 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.822      ; 3.850      ;
; -3.045 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.848      ; 3.879      ;
; -3.041 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 3.963      ;
; -3.040 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.543      ; 3.579      ;
; -3.040 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.664      ; 3.700      ;
; -3.039 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 3.882      ;
; -3.038 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.975      ; 4.013      ;
; -3.035 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.637      ; 3.678      ;
; -3.028 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.596      ; 3.644      ;
; -3.012 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.637      ; 3.701      ;
; -3.004 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 3.998      ;
; -3.004 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 4.000      ;
; -3.000 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.851      ; 3.927      ;
; -3.000 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.847      ; 3.923      ;
; -2.997 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 3.993      ;
; -2.989 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 4.041      ;
; -2.987 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.237      ; 3.326      ;
; -2.985 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.973      ; 4.064      ;
; -2.980 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.662      ; 3.758      ;
; -2.977 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 4.013      ;
; -2.972 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.849      ; 3.953      ;
; -2.965 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 4.065      ;
; -2.962 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.851      ; 3.965      ;
; -2.953 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.540      ; 3.663      ;
; -2.946 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.658      ; 3.788      ;
; -2.938 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 4.092      ;
; -2.937 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.846      ; 3.985      ;
; -2.937 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.615      ; 3.754      ;
; -2.918 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.609      ; 3.767      ;
; -2.918 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.636      ; 3.794      ;
; -2.915 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 4.087      ;
; -2.915 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 4.087      ;
; -2.915 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 4.115      ;
; -2.914 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.236      ; 3.398      ;
; -2.906 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.955      ; 4.125      ;
; -2.900 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.975      ; 4.151      ;
; -2.893 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.656      ; 3.839      ;
; -2.884 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 4.125      ;
; -2.883 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.955      ; 4.148      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.636      ; 3.840      ;
; -2.872 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.596      ; 3.800      ;
; -2.872 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.801      ; 4.005      ;
; -2.872 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.768      ; 3.926      ;
; -2.870 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.800      ; 4.006      ;
; -2.860 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.610      ; 3.826      ;
; -2.859 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.927      ; 4.144      ;
; -2.858 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.527      ; 3.745      ;
; -2.856 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 4.146      ;
; -2.856 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.844      ; 4.018      ;
; -2.854 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.000        ; 5.809      ; 3.035      ;
; -2.852 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.767      ; 3.945      ;
; -2.846 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.482      ; 3.712      ;
; -2.845 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.532      ; 3.763      ;
; -2.840 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.973      ; 4.209      ;
; -2.840 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.611      ; 3.847      ;
; -2.839 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.619      ; 3.810      ;
; -2.835 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.504      ; 3.745      ;
; -2.834 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 4.170      ;
; -2.834 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 4.170      ;
; -2.833 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.954      ; 4.197      ;
; -2.829 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 4.175      ;
; -2.829 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.657      ; 3.904      ;
; -2.827 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 4.094      ;
; -2.825 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.739      ; 3.944      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                    ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -5.157 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 1.223      ;
; -5.129 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 1.253      ;
; -3.420 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 3.035      ;
; -3.342 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.377      ; 3.115      ;
; -3.288 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.249      ; 3.041      ;
; -3.134 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.632      ;
; -3.055 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.014      ; 3.035      ;
; -3.054 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 3.719      ;
; -3.053 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.715      ;
; -2.977 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.016      ; 3.115      ;
; -2.973 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 3.781      ;
; -2.933 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 3.840      ;
; -2.928 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.150      ; 3.302      ;
; -2.928 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.687      ; 3.839      ;
; -2.924 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.382      ; 3.538      ;
; -2.923 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 5.888      ; 3.041      ;
; -2.910 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.149      ; 3.319      ;
; -2.906 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.150      ; 3.324      ;
; -2.902 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.368      ; 3.546      ;
; -2.898 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 3.484      ;
; -2.893 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 3.590      ;
; -2.891 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.903      ;
; -2.883 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 3.491      ;
; -2.873 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 3.582      ;
; -2.872 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.303      ; 3.511      ;
; -2.871 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.675      ; 3.884      ;
; -2.868 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 3.926      ;
; -2.868 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 3.886      ;
; -2.862 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 3.513      ;
; -2.859 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.403      ; 3.624      ;
; -2.859 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.363      ; 3.584      ;
; -2.857 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.148      ; 3.371      ;
; -2.849 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.917      ;
; -2.842 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.560      ; 3.798      ;
; -2.842 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 3.931      ;
; -2.836 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.689      ; 3.933      ;
; -2.831 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.610      ; 3.859      ;
; -2.822 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 3.951      ;
; -2.821 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.629      ;
; -2.812 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.582      ; 3.850      ;
; -2.809 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.608      ; 3.879      ;
; -2.805 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.963      ;
; -2.804 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.303      ; 3.579      ;
; -2.804 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.424      ; 3.700      ;
; -2.803 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.605      ; 3.882      ;
; -2.802 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.735      ; 4.013      ;
; -2.799 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.397      ; 3.678      ;
; -2.792 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.356      ; 3.644      ;
; -2.776 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.397      ; 3.701      ;
; -2.769 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.325      ; 3.632      ;
; -2.768 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.998      ;
; -2.768 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.000      ;
; -2.764 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 3.927      ;
; -2.764 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.607      ; 3.923      ;
; -2.761 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 3.993      ;
; -2.753 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.041      ;
; -2.751 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.997      ; 3.326      ;
; -2.749 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.733      ; 4.064      ;
; -2.744 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.422      ; 3.758      ;
; -2.741 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 4.013      ;
; -2.736 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.609      ; 3.953      ;
; -2.729 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.065      ;
; -2.726 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 3.965      ;
; -2.717 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 3.663      ;
; -2.710 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.418      ; 3.788      ;
; -2.702 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.092      ;
; -2.701 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.985      ;
; -2.701 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 3.754      ;
; -2.689 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.332      ; 3.719      ;
; -2.688 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.327      ; 3.715      ;
; -2.682 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 3.767      ;
; -2.682 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.396      ; 3.794      ;
; -2.679 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 4.087      ;
; -2.679 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 4.087      ;
; -2.679 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.115      ;
; -2.678 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 5.996      ; 3.398      ;
; -2.670 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 4.125      ;
; -2.664 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.735      ; 4.151      ;
; -2.657 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.416      ; 3.839      ;
; -2.648 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 4.125      ;
; -2.647 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.715      ; 4.148      ;
; -2.636 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.396      ; 3.840      ;
; -2.636 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.356      ; 3.800      ;
; -2.636 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.561      ; 4.005      ;
; -2.634 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.560      ; 4.006      ;
; -2.624 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 3.826      ;
; -2.623 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.687      ; 4.144      ;
; -2.622 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.287      ; 3.745      ;
; -2.620 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 4.146      ;
; -2.610 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.242      ; 3.712      ;
; -2.609 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.292      ; 3.763      ;
; -2.608 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.313      ; 3.781      ;
; -2.604 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.733      ; 4.209      ;
; -2.604 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.371      ; 3.847      ;
; -2.599 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.264      ; 3.745      ;
; -2.598 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.170      ;
; -2.598 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.170      ;
; -2.597 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.714      ; 4.197      ;
; -2.593 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 4.175      ;
; -2.593 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.417      ; 3.904      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.316 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.666      ; 2.694      ;
; -0.237 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.612      ; 2.709      ;
; 0.171  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.666      ; 2.681      ;
; 0.269  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.963      ; 0.896      ;
; 0.277  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.612      ; 2.723      ;
; 0.283  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.552      ; 1.499      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.511      ;
; 0.323  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.552      ; 1.539      ;
; 0.334  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.552      ; 1.550      ;
; 0.341  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.034      ; 0.519      ;
; 0.619  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.817      ;
; 0.763  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.961      ;
; 0.771  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 0.969      ;
; 0.848  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.054      ; 1.046      ;
; 1.219  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.002      ; 0.885      ;
; 1.220  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.002      ; 0.886      ;
; 1.225  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.057      ; 1.426      ;
; 2.210  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -1.424     ; 0.930      ;
; 2.363  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.108      ; 2.135      ;
; 2.600  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.372     ; 0.892      ;
; 2.658  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.372     ; 0.950      ;
; 2.911  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -1.372     ; 1.203      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.246 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 2.746      ; 2.844      ;
; 0.262  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 2.746      ; 2.852      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.016 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.853      ; 1.161      ;
; 0.532  ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.853      ; 1.209      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.007 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.035      ; 1.376      ;
; 0.569 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.035      ; 1.438      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.019 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.710      ; 1.053      ;
; 0.556 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.710      ; 1.090      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.020 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.820      ; 1.164      ;
; 0.564 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.820      ; 1.208      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.022 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.710      ; 1.056      ;
; 0.560 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.710      ; 1.094      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.299 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.339 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.514 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.518 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.534 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.582 ; SW[0]                                   ; VGA_generator:VGA_controller|set_color  ; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.088      ; 1.924      ;
; 0.583 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.782      ;
; 0.630 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.875      ;
; 0.635 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.880      ;
; 0.658 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.264     ; 0.538      ;
; 0.696 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.222      ;
; 0.697 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 1.223      ;
; 0.709 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.921      ;
; 0.734 ; SW[0]                                   ; VGA_generator:VGA_controller|set_color  ; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.088      ; 2.072      ;
; 0.738 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.297      ;
; 0.740 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.299      ;
; 0.759 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.999      ;
; 0.761 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.766 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.771 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.775 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.778 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.785 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.984      ;
; 0.791 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.793 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.992      ;
; 0.850 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.852 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.859 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.861 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.867 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.079      ;
; 0.871 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.874 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.889 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.917 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.162      ;
; 0.938 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 0.816      ;
; 0.951 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.955 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.957 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.169      ;
; 0.959 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.171      ;
; 0.963 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.175      ;
; 0.963 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.175      ;
; 0.963 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.162      ;
; 0.967 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.166      ;
; 0.968 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.167      ;
; 0.977 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.510      ;
; 0.978 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.218      ;
; 1.017 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.524      ;
; 1.027 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.226      ;
; 1.030 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.229      ;
; 1.032 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.231      ;
; 1.044 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.243      ;
; 1.048 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.581      ;
; 1.055 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.300      ;
; 1.055 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.588      ;
; 1.056 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.255      ;
; 1.059 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.271      ;
; 1.060 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.567      ;
; 1.067 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.067 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.279      ;
; 1.068 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.068 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.280      ;
; 1.076 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.266     ; 0.954      ;
; 1.092 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.625      ;
; 1.100 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 1.340      ;
; 1.115 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.622      ;
; 1.115 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.314      ;
; 1.118 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.330      ;
; 1.119 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.318      ;
; 1.122 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.321      ;
; 1.130 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.329      ;
; 1.134 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.134 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.333      ;
; 1.137 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.670      ;
; 1.138 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.671      ;
; 1.143 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.676      ;
; 1.144 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.677      ;
; 1.144 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.677      ;
; 1.151 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.684      ;
; 1.160 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.693      ;
; 1.184 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.429      ;
; 1.197 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.715      ;
; 1.199 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.758      ;
; 1.200 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.399      ;
; 1.202 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.374      ; 1.720      ;
; 1.206 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.418      ;
; 1.207 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.419      ;
; 1.213 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.412      ;
; 1.215 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.414      ;
; 1.216 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.428      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.312 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.780      ;
; 0.312 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.780      ;
; 0.312 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.780      ;
; 0.312 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.780      ;
; 0.517 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.521 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.536 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.735      ;
; 0.561 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.739      ;
; 0.564 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.742      ;
; 0.568 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.746      ;
; 0.574 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.752      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 3.542      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 3.542      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 3.542      ;
; 0.574 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 3.542      ;
; 0.692 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.870      ;
; 0.700 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.878      ;
; 0.706 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.884      ;
; 0.715 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.215      ; 2.619      ;
; 0.723 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 0.901      ;
; 0.747 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.352      ; 1.268      ;
; 0.758 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.343      ; 1.270      ;
; 0.762 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.961      ;
; 0.769 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.969      ;
; 0.776 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 0.975      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.221      ; 2.709      ;
; 0.799 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.220      ; 2.708      ;
; 0.802 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.985      ;
; 0.809 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.992      ;
; 0.812 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 0.995      ;
; 0.819 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.002      ;
; 0.821 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.217      ; 2.727      ;
; 0.836 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.208      ; 2.733      ;
; 0.843 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.210      ; 2.742      ;
; 0.851 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 1.050      ;
; 0.865 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.883 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.157      ; 1.184      ;
; 0.887 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 1.065      ;
; 0.898 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.081      ;
; 0.905 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.346      ; 1.420      ;
; 0.905 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.088      ;
; 0.909 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.338      ; 1.416      ;
; 0.912 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.340      ; 1.421      ;
; 0.913 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.341      ; 1.423      ;
; 0.931 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.040      ; 1.115      ;
; 0.935 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.437      ; 3.061      ;
; 0.939 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.209      ; 2.837      ;
; 0.939 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.122      ;
; 0.945 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.128      ;
; 0.950 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.212      ; 2.851      ;
; 0.957 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.034      ; 1.135      ;
; 0.966 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.040      ; 1.150      ;
; 0.973 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.040      ; 1.157      ;
; 1.000 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.183      ;
; 1.001 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.184      ;
; 1.027 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.040      ; 1.211      ;
; 1.034 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.217      ;
; 1.035 ; CAPdrive:CAPdriver|QaddReg[5]              ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.670     ; 0.539      ;
; 1.035 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.335      ; 1.514      ;
; 1.039 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.335      ; 1.518      ;
; 1.041 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.224      ;
; 1.051 ; CAPdrive:CAPdriver|QaddReg[3]              ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.670     ; 0.555      ;
; 1.054 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.345      ; 1.568      ;
; 1.062 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.212      ; 2.963      ;
; 1.063 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.219      ; 2.971      ;
; 1.065 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.215      ; 2.969      ;
; 1.069 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.040      ; 1.253      ;
; 1.087 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a2~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.211      ; 2.987      ;
; 1.098 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.210      ; 2.997      ;
; 1.100 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.283      ;
; 1.112 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.174      ; 2.975      ;
; 1.112 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.173      ; 2.974      ;
; 1.116 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.209      ; 3.014      ;
; 1.125 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.168      ; 2.982      ;
; 1.134 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.170      ; 2.993      ;
; 1.135 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.335      ; 1.614      ;
; 1.139 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.335      ; 1.618      ;
; 1.144 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.207      ; 3.040      ;
; 1.145 ; CAPdrive:CAPdriver|QaddReg[4]              ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.670     ; 0.649      ;
; 1.147 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.225      ; 3.061      ;
; 1.147 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.224      ; 3.060      ;
; 1.149 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.221      ; 3.059      ;
; 1.149 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.220      ; 3.058      ;
; 1.149 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.161      ; 2.999      ;
; 1.156 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.163      ; 3.008      ;
; 1.159 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.431      ; 3.279      ;
; 1.160 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.338      ; 1.667      ;
; 1.167 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.437      ; 3.293      ;
; 1.169 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.221      ; 3.079      ;
; 1.170 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.434      ; 3.293      ;
; 1.171 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.217      ; 3.077      ;
; 1.180 ; CAPdrive:CAPdriver|QaddReg[2]              ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.670     ; 0.684      ;
; 1.181 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.364      ;
; 1.184 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.212      ; 3.085      ;
; 1.184 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.191      ; 3.064      ;
; 1.186 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_address_reg0   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.208      ; 3.083      ;
; 1.186 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.039      ; 1.369      ;
; 1.191 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.214      ; 3.094      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.319 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.572      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.540      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.625      ;
; 0.376 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.629      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.630      ;
; 0.378 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.631      ;
; 0.382 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.635      ;
; 0.385 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.638      ;
; 0.386 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.639      ;
; 0.386 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.639      ;
; 0.386 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.639      ;
; 0.387 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.640      ;
; 0.388 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.641      ;
; 0.390 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.643      ;
; 0.430 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.629      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.630      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.632      ;
; 0.435 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.633      ;
; 0.463 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.661      ;
; 0.483 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.681      ;
; 0.485 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.683      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.697      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.698      ;
; 0.572 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.825      ;
; 0.591 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.844      ;
; 0.597 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.796      ;
; 0.603 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.801      ;
; 0.608 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.806      ;
; 0.610 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.808      ;
; 0.610 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.863      ;
; 0.611 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.809      ;
; 0.612 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.810      ;
; 0.613 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.811      ;
; 0.613 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.866      ;
; 0.614 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.812      ;
; 0.614 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.867      ;
; 0.615 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.868      ;
; 0.616 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.814      ;
; 0.617 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.815      ;
; 0.617 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.870      ;
; 0.617 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.870      ;
; 0.618 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.816      ;
; 0.618 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.871      ;
; 0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.817      ;
; 0.619 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.817      ;
; 0.620 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.818      ;
; 0.620 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.873      ;
; 0.620 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.873      ;
; 0.621 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.819      ;
; 0.621 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.819      ;
; 0.621 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.874      ;
; 0.622 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.875      ;
; 0.624 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.089      ; 0.877      ;
; 0.629 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.827      ;
; 0.631 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.829      ;
; 0.635 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.833      ;
; 0.647 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.845      ;
; 0.658 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.856      ;
; 0.659 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.857      ;
; 0.660 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.858      ;
; 0.662 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.860      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.863      ;
; 0.665 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.863      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.864      ;
; 0.666 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.864      ;
; 0.667 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.865      ;
; 0.669 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.867      ;
; 0.670 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.868      ;
; 0.670 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.868      ;
; 0.671 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.869      ;
; 0.672 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.870      ;
; 0.731 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.055      ; 0.930      ;
; 0.755 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.054      ; 0.953      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.553 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.384      ; 2.876      ;
; -2.553 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.384      ; 2.876      ;
; -2.553 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.384      ; 2.876      ;
; -2.480 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.804      ;
; -2.480 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.804      ;
; -2.480 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.804      ;
; -2.378 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.384      ; 2.705      ;
; -2.378 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.384      ; 2.705      ;
; -2.378 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.384      ; 2.705      ;
; -2.333 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.374      ; 2.646      ;
; -2.323 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.647      ;
; -2.323 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.647      ;
; -2.323 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.647      ;
; -2.323 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.385      ; 2.647      ;
; -2.310 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.638      ;
; -2.310 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.638      ;
; -2.310 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.638      ;
; -2.267 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.696      ; 2.902      ;
; -2.235 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.702      ; 2.876      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.207 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.389      ; 2.535      ;
; -2.197 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.702      ; 2.838      ;
; -2.162 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.804      ;
; -2.152 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.374      ; 2.469      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.469      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.469      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.469      ;
; -2.141 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.385      ; 2.469      ;
; -2.097 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.696      ; 2.736      ;
; -2.060 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.702      ; 2.705      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.036 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.396      ; 2.371      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.033 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.389      ; 2.365      ;
; -2.030 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.702      ; 2.675      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.692      ; 2.646      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.692      ; 2.646      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.692      ; 2.646      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.692      ; 2.646      ;
; -2.015 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.692      ; 2.646      ;
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.647      ;
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.647      ;
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.647      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.998 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.703      ; 2.640      ;
; -1.992 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.638      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.952 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.735      ; 2.626      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.921 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.396      ; 2.260      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.904 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.710      ; 2.553      ;
; -1.834 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.692      ; 2.469      ;
; -1.834 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.692      ; 2.469      ;
; -1.834 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.692      ; 2.469      ;
; -1.834 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.692      ; 2.469      ;
; -1.834 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.692      ; 2.469      ;
; -1.823 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.469      ;
; -1.823 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.469      ;
; -1.823 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.469      ;
; -1.817 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.463      ;
; -1.817 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.703      ; 2.463      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.587 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.816     ; 1.266      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.564 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.909      ;
; -0.457 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 1.484      ; 2.426      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.158 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.503      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.054 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.850      ; 1.399      ;
; -0.039 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 1.484      ; 2.508      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
; 0.080  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.851      ; 1.266      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                           ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.457 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.046      ; 2.988      ;
; -1.243 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.292      ; 3.020      ;
; -1.243 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.292      ; 3.020      ;
; -1.162 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.379      ; 3.026      ;
; -1.162 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.379      ; 3.026      ;
; -1.162 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.379      ; 3.026      ;
; -1.162 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.379      ; 3.026      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -1.152 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.046      ; 3.183      ;
; -0.993 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.268      ; 2.746      ;
; -0.954 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.315      ; 2.754      ;
; -0.954 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.315      ; 2.754      ;
; -0.945 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.292      ; 3.222      ;
; -0.945 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.292      ; 3.222      ;
; -0.854 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.379      ; 3.218      ;
; -0.854 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.379      ; 3.218      ;
; -0.854 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.379      ; 3.218      ;
; -0.854 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.379      ; 3.218      ;
; -0.758 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 1.500      ; 2.743      ;
; -0.659 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.268      ; 2.912      ;
; -0.648 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.315      ; 2.948      ;
; -0.648 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.315      ; 2.948      ;
; -0.451 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 1.500      ; 2.936      ;
; 0.401  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.051      ; 3.135      ;
; 0.401  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.051      ; 3.135      ;
; 0.401  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.051      ; 3.135      ;
; 0.401  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.051      ; 3.135      ;
; 0.606  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.147      ; 3.026      ;
; 0.606  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.147      ; 3.026      ;
; 0.606  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.147      ; 3.026      ;
; 0.606  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 3.147      ; 3.026      ;
; 0.914  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.147      ; 3.218      ;
; 0.914  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.147      ; 3.218      ;
; 0.914  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.147      ; 3.218      ;
; 0.914  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.147      ; 3.218      ;
; 1.156  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.051      ; 2.880      ;
; 1.156  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.051      ; 2.880      ;
; 1.156  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.051      ; 2.880      ;
; 1.156  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 3.051      ; 2.880      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.197 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.881      ; 4.147      ;
; -0.907 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.686      ; 4.240      ;
; -0.753 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 4.176      ;
; -0.556 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 3.979      ;
; -0.538 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 3.613      ;
; -0.529 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 3.604      ;
; -0.529 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 6.459      ; 5.067      ;
; -0.525 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 6.459      ; 5.043      ;
; -0.504 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.074      ; 3.647      ;
; -0.499 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.074      ; 3.642      ;
; -0.489 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 4.295      ;
; -0.469 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.123      ; 3.661      ;
; -0.459 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 3.882      ;
; -0.420 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 3.495      ;
; -0.334 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 3.757      ;
; -0.313 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.006      ; 3.388      ;
; -0.303 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 4.109      ;
; -0.284 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.097      ; 3.450      ;
; -0.277 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 6.264      ; 5.178      ;
; -0.253 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.811      ; 3.711      ;
; -0.248 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.811      ; 3.706      ;
; -0.239 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 6.264      ; 5.160      ;
; -0.235 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.354      ; 3.658      ;
; -0.214 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.879      ; 3.740      ;
; -0.210 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 4.016      ;
; -0.209 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.879      ; 3.735      ;
; -0.179 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.928      ; 3.754      ;
; -0.130 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.811      ; 3.588      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.510      ; 4.565      ;
; -0.044 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 3.850      ;
; -0.036 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.902      ; 3.585      ;
; -0.023 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.811      ; 3.481      ;
; -0.017 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.517      ; 4.664      ;
; -0.012 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.510      ; 4.528      ;
; 0.007  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.186      ; 4.185      ;
; 0.019  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.193      ; 4.304      ;
; 0.020  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.517      ; 4.627      ;
; 0.028  ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.159      ; 3.778      ;
; 0.033  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.627      ;
; 0.033  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.626      ;
; 0.039  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.513      ; 4.603      ;
; 0.049  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.510      ; 4.467      ;
; 0.050  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.391      ; 4.565      ;
; 0.053  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.440      ; 4.608      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.499      ; 4.559      ;
; 0.070  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.590      ;
; 0.070  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.589      ;
; 0.076  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.513      ; 4.566      ;
; 0.081  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.517      ; 4.566      ;
; 0.082  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.510      ; 4.434      ;
; 0.087  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.391      ; 4.528      ;
; 0.089  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 1.000        ; 5.667      ; 4.147      ;
; 0.090  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.440      ; 4.571      ;
; 0.093  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.110      ; 4.243      ;
; 0.093  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.110      ; 4.242      ;
; 0.094  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.517      ; 4.553      ;
; 0.099  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.189      ; 4.219      ;
; 0.102  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.499      ; 4.522      ;
; 0.107  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.067      ; 4.184      ;
; 0.113  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.116      ; 4.224      ;
; 0.114  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; GPIO1_D[9]  ; 1.000        ; 6.459      ; 4.904      ;
; 0.125  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.175      ; 4.175      ;
; 0.125  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.690      ; 4.237      ;
; 0.129  ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 5.097      ; 3.037      ;
; 0.131  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.529      ;
; 0.131  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.528      ;
; 0.134  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.178      ; 4.050      ;
; 0.137  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.513      ; 4.505      ;
; 0.139  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.702      ; 4.565      ;
; 0.148  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.391      ; 4.467      ;
; 0.151  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.440      ; 4.510      ;
; 0.156  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.185      ; 4.159      ;
; 0.159  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.441      ; 4.498      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.435      ; 4.493      ;
; 0.163  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.499      ; 4.461      ;
; 0.165  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.495      ;
; 0.165  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.434      ; 4.494      ;
; 0.167  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.443      ; 4.500      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.513      ; 4.471      ;
; 0.171  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.709      ; 4.664      ;
; 0.176  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.702      ; 4.528      ;
; 0.177  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.443      ; 4.621      ;
; 0.182  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.391      ; 4.433      ;
; 0.185  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.440      ; 4.476      ;
; 0.188  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.435      ; 4.602      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.441      ; 4.603      ;
; 0.193  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.117      ; 4.140      ;
; 0.195  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.111      ; 4.134      ;
; 0.195  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.378      ; 4.185      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.499      ; 4.427      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.435      ; 4.456      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.441      ; 4.460      ;
; 0.201  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.119      ; 4.142      ;
; 0.203  ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 4.853      ; 4.238      ;
; 0.204  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.443      ; 4.463      ;
; 0.207  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.385      ; 4.304      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.004        ; 5.709      ; 4.627      ;
; 0.214  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.443      ; 4.584      ;
; 0.216  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.102      ; 4.112      ;
; 0.216  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 5.102      ; 4.111      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[1]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -1.073 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.666      ; 2.234      ;
; -0.484 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.666      ; 2.145      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[0]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.967 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.772      ; 2.234      ;
; -0.378 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.772      ; 2.145      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[3]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.913 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.666      ; 2.074      ;
; -0.306 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.666      ; 1.967      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[5]'                                                                               ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.913 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.060      ; 2.458      ;
; -0.514 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.060      ; 2.559      ;
; 0.062  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.930      ; 2.353      ;
; 0.068  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.492      ; 2.909      ;
; 0.068  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.492      ; 2.909      ;
; 0.068  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.492      ; 2.909      ;
; 0.170  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.491      ; 2.806      ;
; 0.623  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.492      ; 2.854      ;
; 0.623  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.492      ; 2.854      ;
; 0.623  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.492      ; 2.854      ;
; 0.671  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.930      ; 2.244      ;
; 0.714  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.491      ; 2.762      ;
; 0.785  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.544      ; 2.244      ;
; 0.785  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 2.544      ; 2.244      ;
; 1.176  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.544      ; 2.353      ;
; 1.176  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 2.544      ; 2.353      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[4]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.832 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.978      ; 2.305      ;
; -0.231 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.978      ; 2.204      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[2]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.776 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.803      ; 2.074      ;
; -0.169 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.803      ; 1.967      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.558 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.520      ; 4.147      ;
; -0.327 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.251      ; 4.147      ;
; -0.268 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.325      ; 4.240      ;
; -0.114 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 4.176      ;
; -0.105 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.565      ;
; -0.073 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.664      ;
; -0.068 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.528      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.130      ; 4.185      ;
; -0.037 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.137      ; 4.304      ;
; -0.037 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.056      ; 4.240      ;
; -0.036 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.627      ;
; -0.023 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.627      ;
; -0.023 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.626      ;
; -0.017 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.457      ; 4.603      ;
; -0.007 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.467      ;
; -0.006 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.335      ; 4.565      ;
; -0.003 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.384      ; 4.608      ;
; 0.004  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; SW[0]       ; 0.500        ; 6.829      ; 4.904      ;
; 0.009  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.443      ; 4.559      ;
; 0.014  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.590      ;
; 0.014  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.589      ;
; 0.020  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.457      ; 4.566      ;
; 0.025  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.566      ;
; 0.026  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.434      ;
; 0.031  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.335      ; 4.528      ;
; 0.034  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.384      ; 4.571      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.054      ; 4.243      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.054      ; 4.242      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.553      ;
; 0.043  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.133      ; 4.219      ;
; 0.046  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.443      ; 4.522      ;
; 0.051  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.011      ; 4.184      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.060      ; 4.224      ;
; 0.069  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.119      ; 4.175      ;
; 0.075  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.529      ;
; 0.075  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.528      ;
; 0.078  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.122      ; 4.050      ;
; 0.081  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.457      ; 4.505      ;
; 0.083  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 3.979      ;
; 0.090  ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 7.098      ; 5.067      ;
; 0.092  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.335      ; 4.467      ;
; 0.095  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.384      ; 4.510      ;
; 0.100  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.129      ; 4.159      ;
; 0.101  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 3.613      ;
; 0.103  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.498      ;
; 0.104  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.379      ; 4.493      ;
; 0.107  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.443      ; 4.461      ;
; 0.109  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.495      ;
; 0.109  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.378      ; 4.494      ;
; 0.110  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.645      ; 3.604      ;
; 0.111  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.387      ; 4.500      ;
; 0.115  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.457      ; 4.471      ;
; 0.117  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 5.724      ; 4.176      ;
; 0.121  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.387      ; 4.621      ;
; 0.126  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.335      ; 4.433      ;
; 0.128  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.691      ; 4.565      ;
; 0.129  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.384      ; 4.476      ;
; 0.132  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.379      ; 4.602      ;
; 0.134  ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; SW[0]       ; 0.500        ; 7.098      ; 5.043      ;
; 0.135  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.713      ; 3.647      ;
; 0.136  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.603      ;
; 0.137  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.061      ; 4.140      ;
; 0.139  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.055      ; 4.134      ;
; 0.140  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.713      ; 3.642      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.443      ; 4.427      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.379      ; 4.456      ;
; 0.141  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.460      ;
; 0.145  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.063      ; 4.142      ;
; 0.148  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.387      ; 4.463      ;
; 0.150  ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.798      ; 4.295      ;
; 0.158  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.387      ; 4.584      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.046      ; 4.112      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.046      ; 4.111      ;
; 0.160  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.698      ; 4.664      ;
; 0.165  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.691      ; 4.528      ;
; 0.166  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.125      ; 4.088      ;
; 0.169  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.379      ; 4.565      ;
; 0.170  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.762      ; 3.661      ;
; 0.173  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.566      ;
; 0.177  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.003      ; 4.050      ;
; 0.180  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.052      ; 4.093      ;
; 0.180  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 5.993      ; 3.882      ;
; 0.181  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.063      ; 4.237      ;
; 0.184  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.276      ;
; 0.184  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.367      ; 4.185      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.111      ; 4.044      ;
; 0.192  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.055      ; 4.218      ;
; 0.196  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.395      ;
; 0.196  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.454      ; 4.264      ;
; 0.196  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.061      ; 4.219      ;
; 0.196  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.374      ; 4.304      ;
; 0.197  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.698      ; 4.627      ;
; 0.199  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.402      ;
; 0.201  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.379      ; 4.396      ;
; 0.202  ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 6.829      ; 4.686      ;
; 0.207  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.387      ; 4.404      ;
; 0.208  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.461      ; 4.383      ;
; 0.210  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.615      ; 4.627      ;
; 0.210  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.004        ; 5.615      ; 4.626      ;
; 0.212  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 5.385      ; 4.389      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                        ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.832 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.500        ; 2.652      ; 2.305      ;
; 1.433 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 1.000        ; 2.652      ; 2.204      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.164 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.622      ; 2.488      ;
; -4.152 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.545      ; 2.423      ;
; -4.151 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 2.839      ;
; -4.142 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.603      ; 2.537      ;
; -4.127 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 2.875      ;
; -4.121 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.615      ; 2.570      ;
; -4.100 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 2.904      ;
; -4.091 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.617      ; 2.602      ;
; -4.059 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.597      ; 2.614      ;
; -4.057 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.542      ; 2.561      ;
; -4.055 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.543      ; 2.564      ;
; -4.054 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.535      ; 2.557      ;
; -4.049 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.593      ; 2.574      ;
; -4.035 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.609      ; 2.650      ;
; -4.034 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.622      ; 2.664      ;
; -4.033 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.851      ; 2.894      ;
; -4.032 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.853      ; 2.897      ;
; -4.031 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.846      ; 2.891      ;
; -4.031 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 2.899      ;
; -4.027 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.517      ; 2.520      ;
; -4.024 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.540      ; 2.592      ;
; -4.019 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.546      ; 2.557      ;
; -4.013 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 2.996      ;
; -4.012 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.423      ; 2.441      ;
; -4.010 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.853      ; 2.919      ;
; -4.009 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.421      ; 2.442      ;
; -4.008 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 2.913      ;
; -4.008 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.611      ; 2.679      ;
; -4.008 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.397      ; 2.419      ;
; -4.007 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 2.914      ;
; -4.004 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.846      ; 2.918      ;
; -4.002 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 2.928      ;
; -4.001 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.800      ; 2.875      ;
; -4.001 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.542      ; 2.617      ;
; -3.999 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.534      ; 2.611      ;
; -3.998 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.534      ; 2.612      ;
; -3.995 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.489      ; 2.570      ;
; -3.995 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.535      ; 2.616      ;
; -3.993 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.543      ; 2.626      ;
; -3.981 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 3.021      ;
; -3.975 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 3.015      ;
; -3.963 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.397      ; 2.464      ;
; -3.951 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.598      ; 2.677      ;
; -3.948 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 3.056      ;
; -3.943 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.422      ; 2.509      ;
; -3.942 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[6]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.420      ; 2.508      ;
; -3.941 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.534      ; 2.669      ;
; -3.940 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.536      ; 2.672      ;
; -3.939 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.529      ; 2.666      ;
; -3.939 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.537      ; 2.674      ;
; -3.936 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.418      ; 2.512      ;
; -3.934 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.521      ; 2.617      ;
; -3.930 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.915      ; 3.061      ;
; -3.921 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.616      ; 2.771      ;
; -3.919 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.596      ; 2.753      ;
; -3.918 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.536      ; 2.694      ;
; -3.917 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.853      ; 3.012      ;
; -3.916 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.528      ; 2.688      ;
; -3.915 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 3.015      ;
; -3.915 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.528      ; 2.689      ;
; -3.914 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.846      ; 3.008      ;
; -3.914 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.420      ; 2.536      ;
; -3.912 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.529      ; 2.693      ;
; -3.910 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.537      ; 2.703      ;
; -3.910 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.608      ; 2.774      ;
; -3.909 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.483      ; 2.650      ;
; -3.906 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.927      ; 3.097      ;
; -3.894 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.933      ; 3.115      ;
; -3.879 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.929      ; 3.126      ;
; -3.877 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.610      ; 2.809      ;
; -3.866 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.914      ; 3.124      ;
; -3.865 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.851      ; 3.062      ;
; -3.857 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.853      ; 3.072      ;
; -3.855 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.800      ; 3.021      ;
; -3.854 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.401      ; 2.577      ;
; -3.851 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.846      ; 3.071      ;
; -3.846 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.535      ; 2.765      ;
; -3.844 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.536      ; 2.768      ;
; -3.843 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 3.078      ;
; -3.843 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.528      ; 2.761      ;
; -3.842 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.926      ; 3.160      ;
; -3.842 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.845      ; 3.079      ;
; -3.841 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 3.089      ;
; -3.831 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.569      ; 2.768      ;
; -3.823 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.615      ; 2.868      ;
; -3.815 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.928      ; 3.189      ;
; -3.814 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.608      ; 2.870      ;
; -3.812 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.852      ; 3.116      ;
; -3.811 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 3.119      ;
; -3.810 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.847      ; 3.113      ;
; -3.810 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.855      ; 3.121      ;
; -3.809 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.493      ; 2.714      ;
; -3.808 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.596      ; 2.864      ;
; -3.801 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.533      ; 2.808      ;
; -3.801 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.522      ; 2.751      ;
; -3.794 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.399      ; 2.635      ;
; -3.792 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.934      ; 3.218      ;
; -3.791 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.397      ; 2.636      ;
; -3.790 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 6.373      ; 2.613      ;
; -3.789 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 6.854      ; 3.141      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.915 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 2.839      ;
; -3.906 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.363      ; 2.537      ;
; -3.891 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 2.875      ;
; -3.885 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 2.570      ;
; -3.864 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 2.904      ;
; -3.855 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.377      ; 2.602      ;
; -3.823 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.357      ; 2.614      ;
; -3.821 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 2.561      ;
; -3.819 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.303      ; 2.564      ;
; -3.818 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 2.557      ;
; -3.799 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.369      ; 2.650      ;
; -3.798 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.382      ; 2.664      ;
; -3.797 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 2.894      ;
; -3.796 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.613      ; 2.897      ;
; -3.795 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 2.891      ;
; -3.795 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 2.899      ;
; -3.788 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.300      ; 2.592      ;
; -3.777 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 2.996      ;
; -3.774 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.613      ; 2.919      ;
; -3.772 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.605      ; 2.913      ;
; -3.772 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.371      ; 2.679      ;
; -3.771 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.605      ; 2.914      ;
; -3.768 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 2.918      ;
; -3.766 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 2.928      ;
; -3.765 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.560      ; 2.875      ;
; -3.765 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.302      ; 2.617      ;
; -3.763 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 2.611      ;
; -3.762 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 2.612      ;
; -3.759 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.249      ; 2.570      ;
; -3.759 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 2.616      ;
; -3.757 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.303      ; 2.626      ;
; -3.745 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.021      ;
; -3.739 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 3.015      ;
; -3.712 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.056      ;
; -3.705 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.294      ; 2.669      ;
; -3.704 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.296      ; 2.672      ;
; -3.703 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.289      ; 2.666      ;
; -3.703 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.297      ; 2.674      ;
; -3.694 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.675      ; 3.061      ;
; -3.685 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.376      ; 2.771      ;
; -3.683 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.356      ; 2.753      ;
; -3.682 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.296      ; 2.694      ;
; -3.681 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.613      ; 3.012      ;
; -3.680 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.288      ; 2.688      ;
; -3.679 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 3.015      ;
; -3.679 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.288      ; 2.689      ;
; -3.678 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.008      ;
; -3.676 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.289      ; 2.693      ;
; -3.674 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.297      ; 2.703      ;
; -3.674 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.368      ; 2.774      ;
; -3.673 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.243      ; 2.650      ;
; -3.670 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.687      ; 3.097      ;
; -3.658 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.693      ; 3.115      ;
; -3.643 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.689      ; 3.126      ;
; -3.641 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.809      ;
; -3.630 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.674      ; 3.124      ;
; -3.629 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 3.062      ;
; -3.621 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.613      ; 3.072      ;
; -3.619 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.560      ; 3.021      ;
; -3.615 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.071      ;
; -3.610 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 2.765      ;
; -3.608 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.296      ; 2.768      ;
; -3.607 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.605      ; 3.078      ;
; -3.607 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.288      ; 2.761      ;
; -3.606 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.686      ; 3.160      ;
; -3.606 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.605      ; 3.079      ;
; -3.605 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 3.089      ;
; -3.587 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.375      ; 2.868      ;
; -3.579 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.688      ; 3.189      ;
; -3.578 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.368      ; 2.870      ;
; -3.576 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.612      ; 3.116      ;
; -3.575 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 3.119      ;
; -3.574 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.607      ; 3.113      ;
; -3.574 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 3.121      ;
; -3.572 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.356      ; 2.864      ;
; -3.565 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.293      ; 2.808      ;
; -3.556 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.694      ; 3.218      ;
; -3.553 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.614      ; 3.141      ;
; -3.551 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.135      ;
; -3.550 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.136      ;
; -3.550 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 2.825      ;
; -3.550 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.313      ; 2.839      ;
; -3.548 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.242      ; 2.774      ;
; -3.547 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.607      ; 3.140      ;
; -3.545 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.615      ; 3.150      ;
; -3.545 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.370      ; 2.905      ;
; -3.544 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.561      ; 3.097      ;
; -3.544 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.288      ; 2.824      ;
; -3.541 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.002      ; 2.537      ;
; -3.540 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.287      ; 2.827      ;
; -3.539 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.287      ; 2.828      ;
; -3.534 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.296      ; 2.842      ;
; -3.526 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.325      ; 2.875      ;
; -3.520 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 6.014      ; 2.570      ;
; -3.514 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.295      ; 2.861      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.611      ; 3.179      ;
; -3.512 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.296      ; 2.864      ;
; -3.511 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.613      ; 3.182      ;
; -3.511 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.288      ; 2.857      ;
; -3.510 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 6.606      ; 3.176      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                          ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.821 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.000        ; 2.746      ; 2.099      ;
; -0.208 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; -0.500       ; 2.746      ; 2.212      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                            ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.596 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.195      ; 2.773      ;
; -0.596 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.195      ; 2.773      ;
; -0.596 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.195      ; 2.773      ;
; -0.596 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.195      ; 2.773      ;
; -0.357 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.111      ;
; -0.357 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.111      ;
; -0.357 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.111      ;
; -0.357 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 3.294      ; 3.111      ;
; -0.044 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 2.924      ;
; -0.044 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 2.924      ;
; -0.044 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 2.924      ;
; -0.044 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.294      ; 2.924      ;
; 0.165  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.195      ; 3.034      ;
; 0.165  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.195      ; 3.034      ;
; 0.165  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.195      ; 3.034      ;
; 0.165  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 3.195      ; 3.034      ;
; 1.088  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.578      ; 2.840      ;
; 1.292  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.385      ; 2.851      ;
; 1.292  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.385      ; 2.851      ;
; 1.307  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.336      ; 2.817      ;
; 1.400  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.578      ; 2.652      ;
; 1.484  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.453      ; 3.111      ;
; 1.484  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.453      ; 3.111      ;
; 1.484  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.453      ; 3.111      ;
; 1.484  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.453      ; 3.111      ;
; 1.579  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.362      ; 3.115      ;
; 1.579  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.362      ; 3.115      ;
; 1.604  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.385      ; 2.663      ;
; 1.604  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.385      ; 2.663      ;
; 1.645  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.336      ; 2.655      ;
; 1.797  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.453      ; 2.924      ;
; 1.797  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.453      ; 2.924      ;
; 1.797  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.453      ; 2.924      ;
; 1.797  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.453      ; 2.924      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.798  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.105      ; 3.077      ;
; 1.883  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.362      ; 2.919      ;
; 1.883  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.362      ; 2.919      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
; 2.109  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.105      ; 2.888      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[5]'                                                                                ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.582 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.666      ; 2.258      ;
; -0.582 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.666      ; 2.258      ;
; -0.201 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.666      ; 2.139      ;
; -0.201 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.666      ; 2.139      ;
; -0.150 ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.612      ; 2.636      ;
; -0.063 ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.612      ; 2.723      ;
; -0.063 ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.612      ; 2.723      ;
; -0.063 ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.612      ; 2.723      ;
; -0.061 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 2.026      ; 2.139      ;
; 0.407  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.612      ; 2.693      ;
; 0.505  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.612      ; 2.791      ;
; 0.505  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.612      ; 2.791      ;
; 0.505  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.612      ; 2.791      ;
; 0.558  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 2.026      ; 2.258      ;
; 1.161  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.120      ; 2.455      ;
; 1.550  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.120      ; 2.344      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.402 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.164      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.546 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.307      ;
; 0.620 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 1.613      ; 2.407      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 0.636 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.097      ; 1.397      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.019 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.098      ; 1.781      ;
; 1.026 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 1.613      ; 2.313      ;
; 2.138 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.638     ; 1.164      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[2]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.856 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.853      ; 1.873      ;
; 1.473 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.853      ; 1.990      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[4]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.900 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.000        ; 1.035      ; 2.099      ;
; 1.513 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; -0.500       ; 1.035      ; 2.212      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.972 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.090      ; 2.316      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 0.996 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 2.366      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.047 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.384      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.389      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.389      ;
; 1.053 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.389      ;
; 1.064 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.071      ; 2.389      ;
; 1.064 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.071      ; 2.389      ;
; 1.064 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.071      ; 2.389      ;
; 1.064 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.071      ; 2.389      ;
; 1.064 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.071      ; 2.389      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.132 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.090      ; 2.472      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.171 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 2.188      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.176 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.116      ; 2.542      ;
; 1.214 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.083      ; 2.551      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.223 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.556      ;
; 1.230 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.562      ;
; 1.230 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.562      ;
; 1.230 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.562      ;
; 1.241 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.071      ; 2.562      ;
; 1.241 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.071      ; 2.562      ;
; 1.241 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.071      ; 2.562      ;
; 1.241 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.071      ; 2.562      ;
; 1.241 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.071      ; 2.562      ;
; 1.251 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.587      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.082      ; 2.616      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.280 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.756      ; 2.290      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.285 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.763      ; 2.298      ;
; 1.316 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.075      ; 2.645      ;
; 1.380 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.083      ; 2.713      ;
; 1.383 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.389      ;
; 1.383 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.389      ;
; 1.383 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.389      ;
; 1.383 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.752      ; 2.389      ;
; 1.395 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 2.389      ;
; 1.414 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.746      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.449 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.756      ; 2.455      ;
; 1.450 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.082      ; 2.782      ;
; 1.482 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 1.075      ; 2.807      ;
; 1.546 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 2.551      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[3]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.999 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.710      ; 1.873      ;
; 1.616 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.710      ; 1.990      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[0]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 1.059 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.820      ; 2.043      ;
; 1.660 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.820      ; 2.144      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[1]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 1.169 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.710      ; 2.043      ;
; 1.770 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.710      ; 2.144      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.734 ; -1.734       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]|datad        ;
; -1.714 ; -1.714       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|combout ;
; -1.710 ; -1.710       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[229]   ;
; -1.709 ; -1.709       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|dataa   ;
; -1.695 ; -1.695       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1859|combout ;
; -1.667 ; -1.667       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datac    ;
; -1.663 ; -1.663       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.659 ; -1.659       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|datac    ;
; -1.657 ; -1.657       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|datad    ;
; -1.656 ; -1.656       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|datad    ;
; -1.655 ; -1.655       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|combout  ;
; -1.649 ; -1.649       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datad         ;
; -1.643 ; -1.643       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]|datac         ;
; -1.643 ; -1.643       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]|datad         ;
; -1.641 ; -1.641       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[77]    ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|datad    ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1901|combout  ;
; -1.636 ; -1.636       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1969|combout  ;
; -1.635 ; -1.635       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1909|combout  ;
; -1.634 ; -1.634       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|combout  ;
; -1.634 ; -1.634       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|combout  ;
; -1.631 ; -1.631       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.630 ; -1.630       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1971|combout  ;
; -1.629 ; -1.629       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1943|combout  ;
; -1.626 ; -1.626       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -1.621 ; -1.621       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]    ;
; -1.617 ; -1.617       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]|datac         ;
; -1.614 ; -1.614       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|combout  ;
; -1.612 ; -1.612       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[61]    ;
; -1.609 ; -1.609       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.534 ; -1.534       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]|datac         ;
; -1.532 ; -1.532       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[76]    ;
; -1.503 ; -1.503       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|combout  ;
; -1.498 ; -1.498       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|dataa    ;
; -1.493 ; -1.493       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]|datac         ;
; -1.491 ; -1.491       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[74]    ;
; -1.486 ; -1.486       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|datad    ;
; -1.465 ; -1.465       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1979|combout  ;
; -1.462 ; -1.462       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|combout  ;
; -1.462 ; -1.462       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1911|combout  ;
; -1.451 ; -1.451       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datac        ;
; -1.449 ; -1.449       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -1.449 ; -1.449       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -1.444 ; -1.444       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datad   ;
; -1.434 ; -1.434       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -1.432 ; -1.432       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]|datad         ;
; -1.428 ; -1.428       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.427 ; -1.427       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|combout   ;
; -1.425 ; -1.425       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]|datad          ;
; -1.425 ; -1.425       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.424 ; -1.424       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|combout   ;
; -1.424 ; -1.424       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -1.423 ; -1.423       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.423 ; -1.423       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.423 ; -1.423       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|dataa     ;
; -1.422 ; -1.422       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|dataa     ;
; -1.421 ; -1.421       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.420 ; -1.420       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|dataa     ;
; -1.419 ; -1.419       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]|datad         ;
; -1.418 ; -1.418       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|datac    ;
; -1.418 ; -1.418       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.414 ; -1.414       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -1.413 ; -1.413       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|combout  ;
; -1.412 ; -1.412       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]|datac          ;
; -1.411 ; -1.411       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datac     ;
; -1.411 ; -1.411       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -1.409 ; -1.409       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -1.409 ; -1.409       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|combout  ;
; -1.408 ; -1.408       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.408 ; -1.408       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|datab    ;
; -1.408 ; -1.408       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[34]    ;
; -1.407 ; -1.407       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|datad    ;
; -1.407 ; -1.407       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[1]     ;
; -1.404 ; -1.404       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|datab    ;
; -1.401 ; -1.401       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6]     ;
; -1.395 ; -1.395       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.395 ; -1.395       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[98]    ;
; -1.387 ; -1.387       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -1.387 ; -1.387       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1945|combout  ;
; -1.387 ; -1.387       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -1.386 ; -1.386       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -1.385 ; -1.385       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
; -1.385 ; -1.385       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1893|combout   ;
; -1.385 ; -1.385       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~1999|combout   ;
; -1.384 ; -1.384       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|combout  ;
; -1.383 ; -1.383       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1903|combout   ;
; -1.381 ; -1.381       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -1.376 ; -1.376       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2005|combout  ;
; -1.373 ; -1.373       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.372 ; -1.372       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]|datad         ;
; -1.371 ; -1.371       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2015|combout  ;
; -1.363 ; -1.363       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datad          ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[62]    ;
; -1.343 ; -1.343       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.341 ; -1.341       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.333 ; -1.333       ; 0.000          ; High Pulse Width ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1859|combout ;
; -1.333 ; -1.333       ; 0.000          ; Low Pulse Width  ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[229]   ;
; -1.331 ; -1.331       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datac        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                    ;
; -0.418 ; -0.418       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0|combout          ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad              ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad              ;
; -0.396 ; -0.396       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac             ;
; -0.396 ; -0.396       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad              ;
; -0.396 ; -0.396       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad              ;
; -0.396 ; -0.396       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad              ;
; -0.395 ; -0.395       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[10]|datac             ;
; -0.395 ; -0.395       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[13]|datac             ;
; -0.394 ; -0.394       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]        ;
; -0.393 ; -0.393       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
; -0.393 ; -0.393       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad              ;
; -0.393 ; -0.393       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad              ;
; -0.393 ; -0.393       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datad              ;
; -0.393 ; -0.393       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[10]        ;
; -0.393 ; -0.393       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[13]        ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; -0.387 ; -0.387       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datac              ;
; -0.385 ; -0.385       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; -0.384 ; -0.384       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; -0.384 ; -0.384       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; -0.375 ; -0.375       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; -0.374 ; -0.374       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; -0.374 ; -0.374       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; -0.374 ; -0.374       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; -0.371 ; -0.371       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; -0.371 ; -0.371       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; -0.371 ; -0.371       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; -0.371 ; -0.371       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; -0.365 ; -0.365       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[11]        ;
; -0.283 ; -0.283       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa            ;
; -0.283 ; -0.283       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|dataa            ;
; -0.275 ; -0.275       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|datac            ;
; -0.272 ; -0.272       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datac             ;
; -0.271 ; -0.271       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac            ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad             ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad             ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad             ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|datad             ;
; -0.270 ; -0.270       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad             ;
; -0.270 ; -0.270       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]       ;
; -0.269 ; -0.269       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad             ;
; -0.269 ; -0.269       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad             ;
; -0.269 ; -0.269       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]       ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad             ;
; -0.268 ; -0.268       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|datad             ;
; -0.267 ; -0.267       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]        ;
; -0.261 ; -0.261       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]       ;
; -0.259 ; -0.259       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0] ;
; -0.259 ; -0.259       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk   ;
; -0.256 ; -0.256       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]       ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]        ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]        ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]        ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]        ;
; -0.246 ; -0.246       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]        ;
; -0.245 ; -0.245       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|combout         ;
; -0.245 ; -0.245       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]        ;
; -0.245 ; -0.245       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]        ;
; -0.244 ; -0.244       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]        ;
; -0.244 ; -0.244       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]        ;
; -0.240 ; -0.240       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|datab           ;
; -0.207 ; -0.207       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~0|combout         ;
; 0.018  ; 0.018        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[11]        ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; 0.025  ; 0.025        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; 0.028  ; 0.028        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; 0.039  ; 0.039        ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; 0.039  ; 0.039        ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
; 0.040  ; 0.040        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; 0.042  ; 0.042        ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datac              ;
; 0.048  ; 0.048        ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[10]        ;
; 0.049  ; 0.049        ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                        ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.297  ; 0.481        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.298  ; 0.482        ; 0.184          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.286  ; 0.470        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.287  ; 0.471        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.294  ; 0.510        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.312  ; 0.528        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.313  ; 0.529        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.354  ; 0.538        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.354  ; 0.538        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.534  ; 0.534        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.292  ; 0.508        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.306  ; 0.490        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.315  ; 0.499        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.427  ; 0.427        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.278  ; 0.494        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.322  ; 0.506        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.482 ; 0.482        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.507 ; 0.507        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.513 ; 0.513        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.703 ; 4.887        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.785 ; 4.785        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.788 ; 4.788        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.839 ; 4.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.860 ; 4.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.863 ; 4.863        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 4.896 ; 5.112        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.136 ; 5.136        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.139 ; 5.139        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.161 ; 5.161        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.209 ; 5.209        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.212 ; 5.212        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync                                                                                                               ;
; 9.678 ; 9.894        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|set_color                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[1]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[2]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[3]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[4]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[5]                                                                                                           ;
; 9.680 ; 9.896        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[6]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[4]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[5]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[6]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[7]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[8]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[9]                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync                                                                                                               ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vsync_aux                                                                                                           ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[0]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[1]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[4]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[5]                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_h                                                                                                          ;
; 9.681 ; 9.897        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|video_on_v                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[2]                                                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[3]                                                                                                             ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[2]                                                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[3]                                                                                                            ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[0]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[1]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[2]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[3]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[4]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[5]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[6]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[7]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[8]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|h_count[9]                                                                                                          ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[2]                                                                                                              ;
; 9.682 ; 9.898        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[3]                                                                                                              ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[0]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[1]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[2]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hcount[3]                                                                                                           ;
; 9.684 ; 9.900        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Hsync_aux                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[0]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[7]                                                                                                           ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[8]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|Vcount[9]                                                                                                           ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[2]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[3]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[6]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[7]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[8]                                                                                                          ;
; 9.686 ; 9.902        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|v_count[9]                                                                                                          ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[0]                                                                                                             ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|blue[1]                                                                                                             ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[0]                                                                                                            ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|green[1]                                                                                                            ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[0]                                                                                                              ;
; 9.687 ; 9.903        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_generator:VGA_controller|red[1]                                                                                                              ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.693 ; 9.923        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.694 ; 9.924        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a24~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_address_reg0    ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~portb_re_reg          ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 9.695 ; 9.925        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.696 ; 9.926        ; 0.230          ; Low Pulse Width  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.111  ; 4.405  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.111  ; 4.405  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.242  ; 4.468  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.242  ; 4.468  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.574  ; 2.773  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.574  ; 2.773  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 5.614  ; 5.848  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 5.614  ; 5.848  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 5.608  ; 5.819  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 5.608  ; 5.819  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 4.815  ; 5.196  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.121  ; 6.401  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.121  ; 6.401  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 7.073  ; 7.558  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 6.161  ; 6.326  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 7.073  ; 7.558  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.660  ; 2.989  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.660  ; 2.989  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.826  ; 3.017  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.826  ; 3.017  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.874  ; 2.203  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.707 ; -0.254 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; -0.741 ; -0.295 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.768 ; -0.322 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.765 ; -0.311 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.684 ; -0.270 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.886 ; -0.450 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.500 ; -0.072 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.522 ; -0.103 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.874  ; 2.203  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.040  ; 2.231  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.040  ; 2.231  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 2.021  ; 2.350  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.021  ; 2.350  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 2.826  ; 2.980  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 2.826  ; 2.980  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 2.290  ; 2.619  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.290  ; 2.619  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 2.875  ; 3.029  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 2.875  ; 3.029  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.342 ; -1.613 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.342 ; -1.613 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.466 ; -1.712 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -1.466 ; -1.712 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.104 ; -0.342 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.104 ; -0.342 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -3.443 ; -3.684 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -3.443 ; -3.684 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -0.692 ; -0.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -0.692 ; -0.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -2.944 ; -3.279 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -2.148 ; -2.421 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -2.148 ; -2.421 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -2.173 ; -2.329 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -2.173 ; -2.329 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -2.603 ; -2.972 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.330  ; 1.066  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.330  ; 1.066  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.314  ; 1.149  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 1.314  ; 1.149  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.136  ; 1.872  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 1.100  ; 0.656  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 1.133  ; 0.695  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 1.159  ; 0.722  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 1.156  ; 0.711  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 1.090  ; 0.688  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 1.284  ; 0.861  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 0.912  ; 0.498  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 0.934  ; 0.528  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.136  ; 1.872  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.120  ; 1.955  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.120  ; 1.955  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 1.900  ; 1.632  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.900  ; 1.632  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.880  ; 1.715  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.880  ; 1.715  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 1.535  ; 1.271  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.535  ; 1.271  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.519  ; 1.354  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.519  ; 1.354  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.435 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.435 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.422 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.169 ; 5.100 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.633 ; 4.621 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.689 ; 4.739 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.169 ; 5.100 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.829 ; 4.838 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.305 ; 5.210 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.372 ; 4.405 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.261 ; 5.201 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.231 ; 5.162 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 5.305 ; 5.210 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.284 ; 4.314 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.202 ; 5.227 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.202 ; 5.184 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.162 ; 5.227 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.844 ; 4.864 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.887 ; 4.874 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 5.008 ; 4.996 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.908 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.908 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.791 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.791 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.192 ; 6.715 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.192 ; 6.715 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.192 ; 6.715 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.192 ; 6.715 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.920 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.920 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 5.074 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 5.074 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.725 ; 7.706 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.725 ; 7.706 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.278 ; 7.195 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.278 ; 7.195 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.313 ; 7.197 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.313 ; 7.197 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 5.980 ; 5.976 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 5.980 ; 5.976 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.343 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.343 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.329 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.329 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 4.207 ; 4.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.207 ; 4.195 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.261 ; 4.308 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 4.722 ; 4.655 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.395 ; 4.404 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 3.957 ; 3.989 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 3.957 ; 3.989 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 4.810 ; 4.751 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 4.781 ; 4.714 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 4.853 ; 4.761 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 3.872 ; 3.901 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 4.409 ; 4.429 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 4.753 ; 4.736 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 4.715 ; 4.776 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.409 ; 4.429 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 4.451 ; 4.439 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 4.568 ; 4.555 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.554 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.554 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.442 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.442 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.055 ; 6.566 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.055 ; 6.566 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.055 ; 6.566 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.055 ; 6.566 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.806 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 4.806 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 4.957 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 4.957 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.494 ; 7.475 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.494 ; 7.475 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.016 ; 6.933 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.016 ; 6.933 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.098 ; 6.986 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.098 ; 6.986 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 5.820 ; 5.816 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 5.820 ; 5.816 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.351 ;    ;    ; 7.990 ;
; SW[1]       ; GPIO0_D[2]  ; 7.532 ;    ;    ; 7.911 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.215 ;    ;    ; 7.843 ;
; SW[1]       ; GPIO0_D[2]  ; 7.329 ;    ;    ; 7.685 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -7.616 ; -847.379      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -4.837 ; -757.984      ;
; GPIO1_D[9]                                        ; -3.084 ; -112.634      ;
; SW[0]                                             ; -2.561 ; -337.531      ;
; div800k:DIV800|Qaux[5]                            ; -1.336 ; -2.763        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.627 ; -0.627        ;
; div800k:DIV800|Qaux[0]                            ; 0.232  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.246  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.289  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.354  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.359  ; 0.000         ;
; CLOCK_50                                          ; 0.398  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -4.084 ; -209.350      ;
; SW[0]                                             ; -3.466 ; -257.401      ;
; div800k:DIV800|Qaux[5]                            ; -0.338 ; -0.561        ;
; CLOCK_50                                          ; -0.198 ; -0.198        ;
; div800k:DIV800|Qaux[3]                            ; -0.004 ; -0.004        ;
; div800k:DIV800|Qaux[1]                            ; 0.000  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.009  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.016  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.027  ; 0.000         ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0.169  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.180  ; 0.000         ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.192  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -2.005 ; -99.477       ;
; GPIO1_D[9]                                        ; -0.972 ; -4.369        ;
; SCCBdrive:SCCBdriver|clk400data                   ; -0.825 ; -3.452        ;
; div800k:DIV800|Qaux[1]                            ; -0.759 ; -0.759        ;
; div800k:DIV800|Qaux[0]                            ; -0.705 ; -0.705        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -0.656 ; -7.927        ;
; div800k:DIV800|Qaux[3]                            ; -0.651 ; -0.651        ;
; div800k:DIV800|Qaux[4]                            ; -0.645 ; -0.645        ;
; div800k:DIV800|Qaux[2]                            ; -0.581 ; -0.581        ;
; SW[0]                                             ; -0.449 ; -1.784        ;
; div800k:DIV800|Qaux[5]                            ; -0.254 ; -0.470        ;
; CLOCK_50                                          ; 0.477  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; GPIO1_D[9]                                        ; -3.306 ; -94.691       ;
; SW[0]                                             ; -2.767 ; -70.146       ;
; CLOCK_50                                          ; -0.681 ; -0.681        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -0.607 ; -2.908        ;
; div800k:DIV800|Qaux[5]                            ; -0.279 ; -1.586        ;
; SCCBdrive:SCCBdriver|clk400data                   ; 0.341  ; 0.000         ;
; div800k:DIV800|Qaux[2]                            ; 0.460  ; 0.000         ;
; div800k:DIV800|Qaux[4]                            ; 0.490  ; 0.000         ;
; div800k:DIV800|Qaux[3]                            ; 0.532  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.544  ; 0.000         ;
; div800k:DIV800|Qaux[0]                            ; 0.574  ; 0.000         ;
; div800k:DIV800|Qaux[1]                            ; 0.629  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; SW[0]                                             ; -3.000 ; -712.030      ;
; GPIO1_D[9]                                        ; -3.000 ; -165.478      ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1.000 ; -192.000      ;
; SCCBdrive:SCCBdriver|clk400data                   ; -1.000 ; -55.000       ;
; div800k:DIV800|Qaux[5]                            ; -1.000 ; -8.000        ;
; div800k:DIV800|Qaux[0]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[1]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[2]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[3]                            ; -1.000 ; -1.000        ;
; div800k:DIV800|Qaux[4]                            ; -1.000 ; -1.000        ;
; SCCBdrive:SCCBdriver|C_E                          ; 0.473  ; 0.000         ;
; CLOCK_50                                          ; 4.570  ; 0.000         ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 9.674  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -7.616 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.255      ;
; -7.616 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.255      ;
; -7.615 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.254      ;
; -7.611 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.250      ;
; -7.611 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.304      ;
; -7.611 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.304      ;
; -7.610 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.303      ;
; -7.606 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.299      ;
; -7.583 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.595     ; 3.919      ;
; -7.583 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.595     ; 3.919      ;
; -7.581 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.595     ; 3.917      ;
; -7.577 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.595     ; 3.913      ;
; -7.566 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.307     ; 4.190      ;
; -7.566 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.307     ; 4.190      ;
; -7.565 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.307     ; 4.189      ;
; -7.561 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.307     ; 4.185      ;
; -7.551 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.845     ; 3.637      ;
; -7.551 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.845     ; 3.637      ;
; -7.550 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.611     ; 3.870      ;
; -7.549 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.845     ; 3.635      ;
; -7.547 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.611     ; 3.867      ;
; -7.546 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.611     ; 3.866      ;
; -7.546 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.308     ; 4.169      ;
; -7.545 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.845     ; 3.631      ;
; -7.544 ; RAMs_drive:RAM_controller|Parity_register[194] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.611     ; 3.864      ;
; -7.543 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.308     ; 4.166      ;
; -7.541 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.308     ; 4.164      ;
; -7.541 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.254     ; 4.218      ;
; -7.541 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.308     ; 4.164      ;
; -7.538 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.254     ; 4.215      ;
; -7.536 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.254     ; 4.213      ;
; -7.536 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.254     ; 4.213      ;
; -7.522 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.487     ; 4.966      ;
; -7.522 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.487     ; 4.966      ;
; -7.521 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.487     ; 4.965      ;
; -7.518 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.861     ; 3.588      ;
; -7.517 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.487     ; 4.961      ;
; -7.515 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.861     ; 3.585      ;
; -7.514 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.861     ; 3.584      ;
; -7.512 ; RAMs_drive:RAM_controller|Parity_register[103] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.861     ; 3.582      ;
; -7.496 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.323     ; 4.104      ;
; -7.493 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.323     ; 4.101      ;
; -7.491 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.323     ; 4.099      ;
; -7.491 ; RAMs_drive:RAM_controller|Parity_register[85]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.323     ; 4.099      ;
; -7.488 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.426     ; 3.993      ;
; -7.488 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.426     ; 3.993      ;
; -7.487 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.426     ; 3.992      ;
; -7.483 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.426     ; 3.988      ;
; -7.476 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.357     ; 4.050      ;
; -7.476 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.357     ; 4.050      ;
; -7.475 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.357     ; 4.049      ;
; -7.474 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.383     ; 4.022      ;
; -7.474 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.383     ; 4.022      ;
; -7.472 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.383     ; 4.020      ;
; -7.471 ; RAMs_drive:RAM_controller|Parity_register[22]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.357     ; 4.045      ;
; -7.468 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.383     ; 4.016      ;
; -7.459 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.800     ; 3.590      ;
; -7.459 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.800     ; 3.590      ;
; -7.458 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.800     ; 3.589      ;
; -7.457 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.162     ; 4.226      ;
; -7.457 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.162     ; 4.226      ;
; -7.457 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.431     ; 3.957      ;
; -7.457 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.431     ; 3.957      ;
; -7.456 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.431     ; 3.956      ;
; -7.456 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.151     ; 4.236      ;
; -7.456 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.151     ; 4.236      ;
; -7.456 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.963     ; 4.424      ;
; -7.456 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.963     ; 4.424      ;
; -7.455 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.162     ; 4.224      ;
; -7.455 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.151     ; 4.235      ;
; -7.454 ; RAMs_drive:RAM_controller|Parity_register[161] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.800     ; 3.585      ;
; -7.454 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.963     ; 4.422      ;
; -7.452 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.503     ; 4.880      ;
; -7.452 ; RAMs_drive:RAM_controller|Parity_register[34]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.431     ; 3.952      ;
; -7.451 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.162     ; 4.220      ;
; -7.451 ; RAMs_drive:RAM_controller|Parity_register[54]  ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.151     ; 4.231      ;
; -7.450 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|red[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.963     ; 4.418      ;
; -7.449 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.503     ; 4.877      ;
; -7.447 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.503     ; 4.875      ;
; -7.447 ; RAMs_drive:RAM_controller|Parity_register[42]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.503     ; 4.875      ;
; -7.444 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.083      ;
; -7.441 ; RAMs_drive:RAM_controller|Parity_register[21]  ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.292     ; 4.080      ;
; -7.441 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.399     ; 3.973      ;
; -7.439 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.132      ;
; -7.438 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.399     ; 3.970      ;
; -7.437 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.399     ; 3.969      ;
; -7.436 ; RAMs_drive:RAM_controller|Parity_register[129] ; VGA_generator:VGA_controller|blue[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.238     ; 4.129      ;
; -7.435 ; RAMs_drive:RAM_controller|Parity_register[201] ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.399     ; 3.967      ;
; -7.424 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.178     ; 4.177      ;
; -7.423 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 4.375      ;
; -7.421 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|red[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.384     ; 3.968      ;
; -7.421 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.384     ; 3.968      ;
; -7.421 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.178     ; 4.174      ;
; -7.421 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|green[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.442     ; 3.910      ;
; -7.420 ; RAMs_drive:RAM_controller|Parity_register[63]  ; VGA_generator:VGA_controller|green[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.384     ; 3.967      ;
; -7.420 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.178     ; 4.173      ;
; -7.420 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 4.372      ;
; -7.419 ; RAMs_drive:RAM_controller|Parity_register[205] ; VGA_generator:VGA_controller|green[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -2.979     ; 4.371      ;
; -7.418 ; RAMs_drive:RAM_controller|Parity_register[71]  ; VGA_generator:VGA_controller|red[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.178     ; 4.171      ;
; -7.418 ; RAMs_drive:RAM_controller|Parity_register[56]  ; VGA_generator:VGA_controller|red[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; -3.442     ; 3.907      ;
+--------+------------------------------------------------+---------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -4.837 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.828      ;
; -4.837 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.828      ;
; -4.835 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.829      ;
; -4.811 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.512     ; 1.798      ;
; -4.811 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.512     ; 1.798      ;
; -4.809 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.509     ; 1.799      ;
; -4.774 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.509     ; 1.764      ;
; -4.774 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.509     ; 1.764      ;
; -4.772 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.765      ;
; -4.754 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.510     ; 1.743      ;
; -4.754 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.510     ; 1.743      ;
; -4.752 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.507     ; 1.744      ;
; -4.748 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.513     ; 1.734      ;
; -4.748 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.513     ; 1.734      ;
; -4.746 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.510     ; 1.735      ;
; -4.723 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.714      ;
; -4.723 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.714      ;
; -4.721 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.715      ;
; -4.665 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.509     ; 1.655      ;
; -4.665 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.509     ; 1.655      ;
; -4.663 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.656      ;
; -4.654 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.511     ; 1.642      ;
; -4.654 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.511     ; 1.642      ;
; -4.652 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.643      ;
; -4.651 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.510     ; 1.640      ;
; -4.651 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.510     ; 1.640      ;
; -4.649 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.507     ; 1.641      ;
; -4.642 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.637      ;
; -4.642 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.637      ;
; -4.640 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.501     ; 1.638      ;
; -4.636 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.629      ;
; -4.636 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.629      ;
; -4.634 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.503     ; 1.630      ;
; -4.588 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.511     ; 1.576      ;
; -4.588 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.511     ; 1.576      ;
; -4.586 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.508     ; 1.577      ;
; -4.584 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.578      ;
; -4.584 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.578      ;
; -4.582 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.502     ; 1.579      ;
; -4.573 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.507     ; 1.565      ;
; -4.573 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.507     ; 1.565      ;
; -4.571 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.566      ;
; -4.525 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.520      ;
; -4.525 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.520      ;
; -4.523 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.501     ; 1.521      ;
; -4.514 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.508      ;
; -4.514 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.508      ;
; -4.512 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.502     ; 1.509      ;
; -4.509 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.504      ;
; -4.509 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.504     ; 1.504      ;
; -4.507 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.501     ; 1.505      ;
; -4.495 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.869     ; 2.125      ;
; -4.495 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.869     ; 2.125      ;
; -4.493 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.866     ; 2.126      ;
; -4.481 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.474      ;
; -4.481 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.506     ; 1.474      ;
; -4.479 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.503     ; 1.475      ;
; -4.476 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.470      ;
; -4.476 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.470      ;
; -4.474 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.502     ; 1.471      ;
; -4.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.854     ; 2.116      ;
; -4.471 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.854     ; 2.116      ;
; -4.470 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.141     ; 1.828      ;
; -4.470 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.141     ; 1.828      ;
; -4.469 ; RAMs_drive:RAM_controller|writeDir_32[13] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.851     ; 2.117      ;
; -4.468 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.138     ; 1.829      ;
; -4.467 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.461      ;
; -4.467 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.505     ; 1.461      ;
; -4.465 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.502     ; 1.462      ;
; -4.446 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.857     ; 2.088      ;
; -4.446 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.857     ; 2.088      ;
; -4.444 ; RAMs_drive:RAM_controller|writeDir_32[14] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.854     ; 2.089      ;
; -4.444 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.145     ; 1.798      ;
; -4.444 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.145     ; 1.798      ;
; -4.442 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.142     ; 1.799      ;
; -4.438 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.791     ; 2.146      ;
; -4.438 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.791     ; 2.146      ;
; -4.436 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.788     ; 2.147      ;
; -4.431 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.791     ; 2.139      ;
; -4.431 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.791     ; 2.139      ;
; -4.429 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.788     ; 2.140      ;
; -4.419 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.783     ; 2.135      ;
; -4.419 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.783     ; 2.135      ;
; -4.417 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.780     ; 2.136      ;
; -4.411 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.790     ; 2.120      ;
; -4.411 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.790     ; 2.120      ;
; -4.409 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.787     ; 2.121      ;
; -4.407 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.142     ; 1.764      ;
; -4.407 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.142     ; 1.764      ;
; -4.405 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.139     ; 1.765      ;
; -4.398 ; RAMs_drive:RAM_controller|writeDir_32[5]  ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.801     ; 2.096      ;
; -4.387 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.143     ; 1.743      ;
; -4.387 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.143     ; 1.743      ;
; -4.385 ; RAMs_drive:RAM_controller|writeDir_16[13] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.140     ; 1.744      ;
; -4.381 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.146     ; 1.734      ;
; -4.381 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.146     ; 1.734      ;
; -4.379 ; RAMs_drive:RAM_controller|writeDir_16[14] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -3.143     ; 1.735      ;
; -4.377 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.790     ; 2.086      ;
; -4.377 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.790     ; 2.086      ;
; -4.375 ; RAMs_drive:RAM_controller|writeDir_32[15] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; -2.787     ; 2.087      ;
+--------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO1_D[9]'                                                                                                                                                                   ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                   ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.084 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.067      ; 4.982      ;
; -2.922 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.755      ;
; -2.873 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.706      ;
; -2.768 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.601      ;
; -2.723 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.067      ; 4.621      ;
; -2.714 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 1.587      ; 3.555      ;
; -2.667 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.052      ; 4.550      ;
; -2.666 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.499      ;
; -2.577 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.923      ; 4.331      ;
; -2.549 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.052      ; 4.432      ;
; -2.543 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 4.622      ;
; -2.498 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 4.577      ;
; -2.472 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 4.551      ;
; -2.464 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.928      ; 4.646      ;
; -2.433 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 4.512      ;
; -2.236 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 4.315      ;
; -2.230 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 4.608      ;
; -2.226 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.799      ; 4.279      ;
; -2.205 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 4.583      ;
; -2.198 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.928      ; 4.380      ;
; -2.083 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.093      ; 4.007      ;
; -2.057 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.974      ; 4.872      ;
; -2.003 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.139      ; 4.179      ;
; -1.961 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 1.577      ; 3.587      ;
; -1.932 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.460      ; 5.441      ;
; -1.901 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 1.590      ; 3.463      ;
; -1.901 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.535      ; 5.407      ;
; -1.898 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.996      ; 4.870      ;
; -1.885 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 4.263      ;
; -1.868 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.049      ; 4.837      ;
; -1.862 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 3.974      ; 4.657      ;
; -1.847 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.137      ; 4.020      ;
; -1.835 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.930      ; 4.814      ;
; -1.797 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.534      ; 5.466      ;
; -1.789 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.480      ; 5.304      ;
; -1.774 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[3]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.478      ; 5.288      ;
; -1.773 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.550      ; 5.294      ;
; -1.772 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[0]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.931      ; 4.675      ;
; -1.770 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.480      ; 5.287      ;
; -1.742 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.498      ; 5.288      ;
; -1.739 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.481      ; 5.351      ;
; -1.738 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.209      ; 4.289      ;
; -1.736 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.931      ; 4.643      ;
; -1.733 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.478      ; 5.248      ;
; -1.732 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.969      ; 3.955      ;
; -1.727 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]   ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.850      ; 4.841      ;
; -1.726 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[3]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.918      ; 4.693      ;
; -1.721 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.865      ; 4.644      ;
; -1.714 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.715      ;
; -1.713 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.915      ; 4.686      ;
; -1.709 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.017      ; 4.725      ;
; -1.708 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 4.631      ;
; -1.706 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.984      ; 4.610      ;
; -1.702 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.017      ; 4.858      ;
; -1.698 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.656      ; 5.403      ;
; -1.694 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 1.590      ; 3.344      ;
; -1.687 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.931      ; 4.594      ;
; -1.682 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.656      ; 5.387      ;
; -1.676 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.915      ; 4.640      ;
; -1.675 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|writeDir_16[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.139      ; 3.849      ;
; -1.673 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.865      ; 4.587      ;
; -1.668 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.873      ; 4.540      ;
; -1.667 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.731      ; 5.369      ;
; -1.666 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.930      ; 4.654      ;
; -1.657 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.984      ; 4.561      ;
; -1.652 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[11]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.034      ; 4.606      ;
; -1.651 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.529      ; 5.156      ;
; -1.649 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.981      ; 4.606      ;
; -1.641 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|writeDir_16[0]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.137      ; 3.815      ;
; -1.640 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 4.641      ;
; -1.638 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.499      ; 5.268      ;
; -1.631 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.485      ; 5.153      ;
; -1.624 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.865      ; 4.538      ;
; -1.620 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.180      ; 4.278      ;
; -1.616 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.656      ; 5.321      ;
; -1.613 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.928      ; 4.586      ;
; -1.611 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[14] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.485      ; 5.067      ;
; -1.606 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_16[5]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.460      ; 5.115      ;
; -1.605 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.500      ; 5.142      ;
; -1.603 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.852      ; 4.431      ;
; -1.597 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[1]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.931      ; 4.588      ;
; -1.595 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.338      ; 4.419      ;
; -1.594 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.865      ; 4.517      ;
; -1.588 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.338      ; 4.412      ;
; -1.586 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.200      ; 4.211      ;
; -1.586 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_8[5]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.173      ; 4.235      ;
; -1.586 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.371      ; 4.435      ;
; -1.582 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.372      ; 4.432      ;
; -1.582 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.931      ; 4.489      ;
; -1.581 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[6]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 4.504      ;
; -1.580 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.214      ; 4.221      ;
; -1.580 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_16[9]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.500      ; 5.212      ;
; -1.580 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_16[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.433      ; 5.061      ;
; -1.578 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.141      ; 4.205      ;
; -1.578 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[13]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.198      ; 4.775      ;
; -1.576 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[7]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.865      ; 4.499      ;
; -1.575 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.167      ; 4.230      ;
; -1.575 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[12]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.981      ; 4.532      ;
; -1.568 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.397      ; 4.390      ;
; -1.567 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.372      ; 4.417      ;
+--------+--------------------------------------------+-------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                             ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                        ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.561 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.590      ; 4.982      ;
; -2.399 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 4.755      ;
; -2.350 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 4.706      ;
; -2.245 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 4.601      ;
; -2.200 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.590      ; 4.621      ;
; -2.191 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.110      ; 3.555      ;
; -2.144 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.575      ; 4.550      ;
; -2.143 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 4.499      ;
; -2.054 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.446      ; 4.331      ;
; -2.032 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.195      ; 2.389      ;
; -2.027 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.066      ; 2.255      ;
; -2.026 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.575      ; 4.432      ;
; -2.020 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 4.622      ;
; -2.010 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.310      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.900      ; 5.279      ;
; -1.975 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 4.577      ;
; -1.972 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.279      ;
; -1.971 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.293      ;
; -1.949 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 4.551      ;
; -1.947 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.900      ; 5.246      ;
; -1.942 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.248      ;
; -1.941 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.262      ;
; -1.941 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.451      ; 4.646      ;
; -1.939 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.492      ;
; -1.935 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.716      ; 4.982      ;
; -1.933 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.233      ;
; -1.917 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.236      ; 2.315      ;
; -1.915 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.468      ;
; -1.910 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 4.512      ;
; -1.909 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.215      ;
; -1.908 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.229      ;
; -1.897 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.195      ; 2.254      ;
; -1.895 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.202      ;
; -1.894 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.216      ;
; -1.892 ; SW[0]                                      ; RAMs_drive:RAM_controller|Parity_register[157] ; SW[0]                                             ; SW[0]       ; 0.500        ; 2.117      ; 3.181      ;
; -1.858 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.703      ; 4.960      ;
; -1.856 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.704      ; 4.965      ;
; -1.851 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.151      ;
; -1.848 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.900      ; 5.147      ;
; -1.844 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.630      ; 4.947      ;
; -1.829 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.628      ; 4.938      ;
; -1.828 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.135      ;
; -1.819 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.704      ; 4.943      ;
; -1.817 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.370      ;
; -1.812 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.902      ; 5.134      ;
; -1.810 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.116      ;
; -1.809 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.901      ; 5.130      ;
; -1.804 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.357      ;
; -1.779 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.433      ; 4.685      ;
; -1.773 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.651      ; 4.755      ;
; -1.755 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.431      ; 4.667      ;
; -1.754 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.630      ; 4.857      ;
; -1.749 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.302      ;
; -1.739 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.628      ; 4.848      ;
; -1.724 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.651      ; 4.706      ;
; -1.713 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 4.315      ;
; -1.707 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.647      ; 4.608      ;
; -1.705 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|Parity_register[157] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 1.391      ; 2.258      ;
; -1.703 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.322      ; 4.279      ;
; -1.697 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.704      ; 4.800      ;
; -1.688 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.433      ; 4.602      ;
; -1.682 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.647      ; 4.583      ;
; -1.675 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.451      ; 4.380      ;
; -1.666 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.718      ; 4.800      ;
; -1.659 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.705      ; 4.769      ;
; -1.658 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.705      ; 4.783      ;
; -1.658 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.629      ; 4.768      ;
; -1.656 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.291      ; 4.289      ;
; -1.652 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.435      ; 4.560      ;
; -1.648 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.629      ; 4.758      ;
; -1.647 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[12]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.720      ; 4.783      ;
; -1.642 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 4.565      ;
; -1.634 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[5]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.428      ; 4.539      ;
; -1.622 ; VGA_generator:VGA_controller|Hcount[5]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.631      ; 4.726      ;
; -1.619 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.651      ; 4.601      ;
; -1.612 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.631      ; 4.716      ;
; -1.605 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.711      ; 4.736      ;
; -1.602 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[15]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.705      ; 4.727      ;
; -1.598 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.630      ; 4.701      ;
; -1.593 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.629      ; 4.695      ;
; -1.583 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.628      ; 4.692      ;
; -1.579 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.433      ; 4.493      ;
; -1.576 ; VGA_generator:VGA_controller|Vcount[0]     ; RAMs_drive:RAM_controller|readDir_32[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.704      ; 4.679      ;
; -1.576 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[11]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.718      ; 4.710      ;
; -1.574 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 3.716      ; 4.621      ;
; -1.573 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[7]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.720      ; 4.709      ;
; -1.569 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_16[14]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.627      ; 4.677      ;
; -1.565 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.629      ; 4.667      ;
; -1.565 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 1.000        ; 2.236      ; 3.555      ;
; -1.564 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[3]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 4.583      ;
; -1.560 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.616      ; 4.007      ;
; -1.559 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_16[1]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 4.578      ;
; -1.559 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[8]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.629      ; 4.652      ;
; -1.557 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_16[12]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.720      ; 4.693      ;
; -1.554 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10]       ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 4.497      ; 4.872      ;
; -1.553 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_16[9]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.631      ; 4.661      ;
; -1.548 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.433      ; 4.454      ;
; -1.546 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|writeDir_16[2]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 2.596      ; 4.179      ;
; -1.545 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_32[13]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.378      ; 4.905      ;
; -1.543 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_16[13]       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.435      ; 4.451      ;
+--------+--------------------------------------------+------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[5]'                                                                                                                           ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -1.336 ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.983     ; 0.840      ;
; -1.124 ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.983     ; 0.628      ;
; -1.110 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.983     ; 0.614      ;
; -0.881 ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.084      ; 1.452      ;
; -0.747 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -1.110     ; 0.624      ;
; -0.274 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.163     ; 0.598      ;
; -0.272 ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; -0.163     ; 0.596      ;
; -0.039 ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.039     ; 0.987      ;
; 0.243  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.707      ;
; 0.252  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.699      ;
; 0.271  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.864      ; 1.080      ;
; 0.273  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.864      ; 1.078      ;
; 0.288  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.606      ; 1.920      ;
; 0.300  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.037     ; 0.650      ;
; 0.301  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.863      ; 1.049      ;
; 0.329  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.439      ; 0.597      ;
; 0.366  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.585      ;
; 0.569  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.726      ; 1.749      ;
; 0.592  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.036     ; 0.350      ;
; 0.606  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 1.000        ; -0.022     ; 0.359      ;
; 0.983  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.606      ; 1.725      ;
; 1.042  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.726      ; 1.776      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.627 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.169     ; 0.445      ;
; -0.577 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -1.169     ; 0.395      ;
; 0.097  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.854      ;
; 0.111  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.839      ;
; 0.113  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.837      ;
; 0.113  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.837      ;
; 0.115  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.835      ;
; 0.117  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.833      ;
; 0.119  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.830      ;
; 0.120  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.830      ;
; 0.122  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.828      ;
; 0.132  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.818      ;
; 0.132  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.818      ;
; 0.133  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.817      ;
; 0.136  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.814      ;
; 0.140  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.810      ;
; 0.141  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.809      ;
; 0.176  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.773      ;
; 0.177  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.772      ;
; 0.179  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.770      ;
; 0.179  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.770      ;
; 0.180  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.769      ;
; 0.182  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.767      ;
; 0.186  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.763      ;
; 0.190  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.759      ;
; 0.194  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.755      ;
; 0.197  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.038     ; 0.752      ;
; 0.216  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.734      ;
; 0.219  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.731      ;
; 0.229  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.721      ;
; 0.233  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.717      ;
; 0.237  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.713      ;
; 0.239  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.711      ;
; 0.243  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.630      ;
; 0.243  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.630      ;
; 0.246  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.627      ;
; 0.247  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.626      ;
; 0.249  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.624      ;
; 0.249  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.624      ;
; 0.252  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.621      ;
; 0.253  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.620      ;
; 0.254  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.619      ;
; 0.254  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.619      ;
; 0.254  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.619      ;
; 0.273  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.600      ;
; 0.275  ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.598      ;
; 0.308  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.643      ;
; 0.312  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.639      ;
; 0.313  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.638      ;
; 0.316  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.635      ;
; 0.323  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.628      ;
; 0.324  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.627      ;
; 0.326  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.624      ;
; 0.328  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.622      ;
; 0.331  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.620      ;
; 0.341  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.609      ;
; 0.342  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.608      ;
; 0.342  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.115     ; 0.530      ;
; 0.343  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.607      ;
; 0.345  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.605      ;
; 0.345  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.605      ;
; 0.346  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.604      ;
; 0.349  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.601      ;
; 0.353  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.597      ;
; 0.354  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.596      ;
; 0.367  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.583      ;
; 0.368  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.582      ;
; 0.369  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.581      ;
; 0.369  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.581      ;
; 0.370  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.580      ;
; 0.371  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.579      ;
; 0.372  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.578      ;
; 0.374  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.576      ;
; 0.377  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.573      ;
; 0.379  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.571      ;
; 0.381  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.569      ;
; 0.381  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.569      ;
; 0.383  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.567      ;
; 0.385  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.565      ;
; 0.387  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.563      ;
; 0.388  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.562      ;
; 0.403  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.547      ;
; 0.405  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.546      ;
; 0.407  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.466      ;
; 0.408  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.543      ;
; 0.408  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.465      ;
; 0.409  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.542      ;
; 0.409  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.464      ;
; 0.410  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.463      ;
; 0.410  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.463      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.036     ; 0.540      ;
; 0.411  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.462      ;
; 0.411  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.462      ;
; 0.411  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.462      ;
; 0.413  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.460      ;
; 0.413  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.460      ;
; 0.416  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.457      ;
; 0.417  ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.114     ; 0.456      ;
; 0.437  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; -0.037     ; 0.513      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[0]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.232 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.464      ; 0.844      ;
; 0.739 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.464      ; 0.837      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[2]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.246 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.479      ; 0.845      ;
; 0.752 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.479      ; 0.839      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[4]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.289 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.577      ; 0.890      ;
; 0.810 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.577      ; 0.869      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[1]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.354 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.410      ; 0.668      ;
; 0.873 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.410      ; 0.649      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div800k:DIV800|Qaux[3]'                                                                                               ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.359 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.409      ; 0.662      ;
; 0.876 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.409      ; 0.645      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                  ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; 0.398 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.500        ; 1.709      ; 1.903      ;
; 0.886 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 1.000        ; 1.709      ; 1.915      ;
+-------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO1_D[9]'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.084 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.728      ; 0.720      ;
; -4.070 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.730      ; 0.736      ;
; -2.963 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.746      ; 1.859      ;
; -2.910 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.748      ; 1.914      ;
; -2.888 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.675      ; 1.863      ;
; -2.764 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 2.242      ;
; -2.755 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.934      ; 2.255      ;
; -2.747 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.929      ; 2.258      ;
; -2.725 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.786      ; 2.137      ;
; -2.721 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.751      ; 2.106      ;
; -2.720 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.786      ; 2.142      ;
; -2.713 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.800      ; 2.163      ;
; -2.711 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.919      ; 2.284      ;
; -2.711 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.919      ; 2.284      ;
; -2.699 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.932      ; 2.309      ;
; -2.696 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.623      ; 2.003      ;
; -2.682 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.931      ; 2.325      ;
; -2.679 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.624      ; 2.021      ;
; -2.675 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.798      ; 2.199      ;
; -2.674 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.372      ;
; -2.673 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.623      ; 2.026      ;
; -2.671 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.910      ; 2.315      ;
; -2.669 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.377      ;
; -2.662 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.984      ; 2.398      ;
; -2.657 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 2.121      ;
; -2.656 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.908      ; 2.328      ;
; -2.656 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.744      ; 2.164      ;
; -2.653 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 2.314      ;
; -2.653 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.935      ; 2.358      ;
; -2.650 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.736      ; 2.162      ;
; -2.647 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.621      ; 2.050      ;
; -2.644 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.707      ; 2.139      ;
; -2.644 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.742      ; 2.174      ;
; -2.641 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.907      ; 2.342      ;
; -2.633 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.708      ; 2.151      ;
; -2.633 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.982      ; 2.425      ;
; -2.632 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 2.147      ;
; -2.627 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.934      ; 2.383      ;
; -2.626 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.909      ; 2.359      ;
; -2.612 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.729      ; 2.193      ;
; -2.612 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.781      ; 2.245      ;
; -2.609 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.437      ;
; -2.607 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.934      ; 2.403      ;
; -2.607 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.781      ; 2.250      ;
; -2.605 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.530      ; 2.001      ;
; -2.600 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 2.406      ;
; -2.600 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.795      ; 2.271      ;
; -2.598 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.885      ; 2.363      ;
; -2.594 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.859      ; 2.341      ;
; -2.592 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.929      ; 2.413      ;
; -2.591 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.455      ;
; -2.588 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.888      ; 2.376      ;
; -2.586 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.460      ;
; -2.583 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.919      ; 2.412      ;
; -2.582 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.920      ; 2.414      ;
; -2.579 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.705      ; 2.202      ;
; -2.579 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.744      ; 2.241      ;
; -2.579 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.984      ; 2.481      ;
; -2.577 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.858      ; 2.357      ;
; -2.575 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.931      ; 2.432      ;
; -2.572 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.720      ; 2.224      ;
; -2.571 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.793      ; 2.298      ;
; -2.563 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.919      ; 2.432      ;
; -2.560 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.929      ; 2.445      ;
; -2.557 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.718      ; 2.237      ;
; -2.556 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.708      ; 2.228      ;
; -2.556 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.969      ; 2.489      ;
; -2.554 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.701      ; 2.223      ;
; -2.554 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.492      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.782      ; 2.305      ;
; -2.551 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.969      ; 2.494      ;
; -2.548 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.782      ; 2.310      ;
; -2.547 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.529      ; 2.058      ;
; -2.544 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.983      ; 2.515      ;
; -2.543 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.910      ; 2.443      ;
; -2.542 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.717      ; 2.251      ;
; -2.541 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.982      ; 2.517      ;
; -2.541 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.796      ; 2.331      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.932      ; 2.473      ;
; -2.533 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.747      ; 2.290      ;
; -2.528 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.908      ; 2.456      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.929      ; 2.478      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.931      ; 2.480      ;
; -2.527 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.719      ; 2.268      ;
; -2.525 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 2.442      ;
; -2.523 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.910      ; 2.463      ;
; -2.517 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.858      ; 2.417      ;
; -2.515 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.981      ; 2.542      ;
; -2.515 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.969      ; 2.530      ;
; -2.513 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.907      ; 2.470      ;
; -2.511 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.889      ; 2.454      ;
; -2.509 ; VGA_generator:VGA_controller|Hcount[5] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.970      ; 2.537      ;
; -2.508 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.908      ; 2.476      ;
; -2.505 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 2.462      ;
; -2.503 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.794      ; 2.367      ;
; -2.502 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 2.504      ;
; -2.501 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 2.277      ;
; -2.500 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.806      ; 2.382      ;
; -2.499 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.695      ; 2.272      ;
; -2.498 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.984      ; 2.562      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                    ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.466 ; VGA_generator:VGA_controller|Hcount[2] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.106      ; 0.720      ;
; -3.452 ; VGA_generator:VGA_controller|Hcount[3] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.108      ; 0.736      ;
; -2.424 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.207      ; 1.859      ;
; -2.371 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.209      ; 1.914      ;
; -2.349 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.136      ; 1.863      ;
; -2.345 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.124      ; 1.859      ;
; -2.292 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 1.914      ;
; -2.270 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.053      ; 1.863      ;
; -2.225 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.391      ; 2.242      ;
; -2.216 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.395      ; 2.255      ;
; -2.208 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.390      ; 2.258      ;
; -2.182 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.212      ; 2.106      ;
; -2.172 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.380      ; 2.284      ;
; -2.172 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.380      ; 2.284      ;
; -2.160 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.393      ; 2.309      ;
; -2.146 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.308      ; 2.242      ;
; -2.143 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.392      ; 2.325      ;
; -2.137 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.312      ; 2.255      ;
; -2.129 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.307      ; 2.258      ;
; -2.118 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 2.121      ;
; -2.117 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.205      ; 2.164      ;
; -2.114 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.396      ; 2.358      ;
; -2.111 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.197      ; 2.162      ;
; -2.107 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.164      ; 2.137      ;
; -2.105 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.168      ; 2.139      ;
; -2.105 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.203      ; 2.174      ;
; -2.103 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.129      ; 2.106      ;
; -2.102 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.164      ; 2.142      ;
; -2.095 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.178      ; 2.163      ;
; -2.094 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.169      ; 2.151      ;
; -2.093 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.297      ; 2.284      ;
; -2.093 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.297      ; 2.284      ;
; -2.093 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 2.147      ;
; -2.088 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.395      ; 2.383      ;
; -2.081 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 2.309      ;
; -2.078 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.001      ; 2.003      ;
; -2.073 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.190      ; 2.193      ;
; -2.068 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.395      ; 2.403      ;
; -2.064 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.309      ; 2.325      ;
; -2.061 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.002      ; 2.021      ;
; -2.061 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.391      ; 2.406      ;
; -2.059 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.346      ; 2.363      ;
; -2.057 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.176      ; 2.199      ;
; -2.056 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.348      ; 2.372      ;
; -2.055 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.001      ; 2.026      ;
; -2.055 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.320      ; 2.341      ;
; -2.053 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.288      ; 2.315      ;
; -2.053 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.390      ; 2.413      ;
; -2.051 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.348      ; 2.377      ;
; -2.049 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.349      ; 2.376      ;
; -2.044 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.362      ; 2.398      ;
; -2.044 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.380      ; 2.412      ;
; -2.043 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.381      ; 2.414      ;
; -2.040 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.166      ; 2.202      ;
; -2.040 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.205      ; 2.241      ;
; -2.039 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.080      ; 2.121      ;
; -2.038 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.286      ; 2.328      ;
; -2.038 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.122      ; 2.164      ;
; -2.038 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.319      ; 2.357      ;
; -2.036 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.392      ; 2.432      ;
; -2.035 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.269      ; 2.314      ;
; -2.035 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.313      ; 2.358      ;
; -2.032 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.114      ; 2.162      ;
; -2.029 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.999      ; 2.050      ;
; -2.026 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.085      ; 2.139      ;
; -2.026 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.120      ; 2.174      ;
; -2.024 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.380      ; 2.432      ;
; -2.023 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.285      ; 2.342      ;
; -2.021 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.390      ; 2.445      ;
; -2.017 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.169      ; 2.228      ;
; -2.015 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 2.151      ;
; -2.015 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_32[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.360      ; 2.425      ;
; -2.014 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.081      ; 2.147      ;
; -2.009 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.312      ; 2.383      ;
; -2.008 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_32[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.287      ; 2.359      ;
; -1.996 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.393      ; 2.473      ;
; -1.994 ; VGA_generator:VGA_controller|Vcount[7] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.107      ; 2.193      ;
; -1.994 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.159      ; 2.245      ;
; -1.994 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.208      ; 2.290      ;
; -1.991 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.348      ; 2.437      ;
; -1.989 ; VGA_generator:VGA_controller|Vcount[2] ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.312      ; 2.403      ;
; -1.989 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.159      ; 2.250      ;
; -1.988 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.390      ; 2.478      ;
; -1.988 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.392      ; 2.480      ;
; -1.987 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_16[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 3.908      ; 2.001      ;
; -1.982 ; VGA_generator:VGA_controller|Hcount[4] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.308      ; 2.406      ;
; -1.982 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_32[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.173      ; 2.271      ;
; -1.980 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.263      ; 2.363      ;
; -1.978 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.319      ; 2.417      ;
; -1.976 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.237      ; 2.341      ;
; -1.974 ; VGA_generator:VGA_controller|Vcount[6] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.307      ; 2.413      ;
; -1.973 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.348      ; 2.455      ;
; -1.972 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.350      ; 2.454      ;
; -1.970 ; VGA_generator:VGA_controller|Vcount[1] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.266      ; 2.376      ;
; -1.968 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_32[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.348      ; 2.460      ;
; -1.965 ; VGA_generator:VGA_controller|Vcount[3] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.297      ; 2.412      ;
; -1.964 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.298      ; 2.414      ;
; -1.963 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.391      ; 2.504      ;
; -1.962 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 2.277      ;
; -1.961 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.083      ; 2.202      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[5]'                                                                                                                            ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                    ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+
; -0.338 ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.811      ; 1.682      ;
; -0.223 ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.684      ; 1.660      ;
; 0.139  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.811      ; 1.659      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.307      ;
; 0.208  ; SCCBdrive:SCCBdriver|clk400     ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.022      ; 0.314      ;
; 0.275  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.983      ; 0.862      ;
; 0.336  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.983      ; 0.923      ;
; 0.351  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.983      ; 0.938      ;
; 0.371  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.491      ;
; 0.380  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|clk400     ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.536      ; 0.520      ;
; 0.441  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.561      ;
; 0.455  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.575      ;
; 0.465  ; SCCBdrive:SCCBdriver|C_E        ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|C_E        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.684      ; 1.848      ;
; 0.487  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|LIVE       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.036      ; 0.607      ;
; 0.709  ; SCCBdrive:SCCBdriver|eInd       ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.039      ; 0.832      ;
; 0.981  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q0         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.084     ; 0.501      ;
; 0.982  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|Q1         ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.084     ; 0.502      ;
; 1.436  ; SCCBdrive:SCCBdriver|EE         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; 0.000        ; -0.984     ; 0.536      ;
; 1.479  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|clk400data ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.163      ; 1.246      ;
; 1.789  ; SCCBdrive:SCCBdriver|C_Esync    ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.864     ; 0.529      ;
; 1.849  ; SCCBdrive:SCCBdriver|Q1         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.864     ; 0.589      ;
; 2.003  ; SCCBdrive:SCCBdriver|Q0         ; SCCBdrive:SCCBdriver|eInd       ; div800k:DIV800|Qaux[5]          ; div800k:DIV800|Qaux[5] ; -0.500       ; -0.864     ; 0.743      ;
+--------+---------------------------------+---------------------------------+---------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                    ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+
; -0.198 ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; 0.000        ; 1.773      ; 1.784      ;
; 0.308  ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; div800k:DIV800|Qaux[0] ; CLOCK_50    ; -0.500       ; 1.773      ; 1.790      ;
+--------+------------------------+------------------------+------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[3]'                                                                                                 ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.004 ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.437      ; 0.622      ;
; 0.512  ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[4] ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.437      ; 0.638      ;
+--------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[1]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.000 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.438      ; 0.627      ;
; 0.517 ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[2] ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.438      ; 0.644      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[2]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.009 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.509      ; 0.707      ;
; 0.537 ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[3] ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.509      ; 0.735      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[4]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.016 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.612      ; 0.827      ;
; 0.543 ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[5] ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.612      ; 0.854      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div800k:DIV800|Qaux[0]'                                                                                                ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.027 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.493      ; 0.709      ;
; 0.551 ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[1] ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.493      ; 0.733      ;
+-------+------------------------+------------------------+------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                                                         ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.169 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 2.046      ;
; 0.169 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 2.046      ;
; 0.169 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 2.046      ;
; 0.169 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 2.046      ;
; 0.308 ; RAMs_drive:RAM_controller|h_count_write[3] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.319 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.440      ;
; 0.335 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.443      ;
; 0.339 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.447      ;
; 0.340 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.448      ;
; 0.344 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[0]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.452      ;
; 0.395 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[0]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.772      ;
; 0.395 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.772      ;
; 0.395 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.772      ;
; 0.395 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.772      ;
; 0.401 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.509      ;
; 0.408 ; CAPdrive:CAPdriver|Chewed[2]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.228      ; 0.740      ;
; 0.410 ; CAPdrive:CAPdriver|QaddReg[5]              ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.208     ; 0.316      ;
; 0.412 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.520      ;
; 0.413 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.521      ;
; 0.419 ; CAPdrive:CAPdriver|QaddReg[3]              ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.208     ; 0.325      ;
; 0.428 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.221      ; 0.753      ;
; 0.428 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.536      ;
; 0.457 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.466 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; RAMs_drive:RAM_controller|h_count_write[2] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.590      ;
; 0.479 ; CAPdrive:CAPdriver|QaddReg[4]              ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.208     ; 0.385      ;
; 0.488 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[1]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.599      ;
; 0.491 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.602      ;
; 0.494 ; CAPdrive:CAPdriver|QaddReg[2]              ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                    ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; -0.208     ; 0.400      ;
; 0.495 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.606      ;
; 0.498 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.609      ;
; 0.510 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.111      ; 0.705      ;
; 0.512 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.620      ;
; 0.520 ; RAMs_drive:RAM_controller|h_count_write[1] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.641      ;
; 0.524 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.281      ; 2.939      ;
; 0.526 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.220      ; 0.850      ;
; 0.532 ; RAMs_drive:RAM_controller|h_count_write[0] ; RAMs_drive:RAM_controller|h_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.037      ; 0.653      ;
; 0.536 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.219      ; 0.859      ;
; 0.538 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.224      ; 0.866      ;
; 0.541 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.217      ; 0.862      ;
; 0.545 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.658      ;
; 0.554 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.665      ;
; 0.557 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.668      ;
; 0.558 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[2]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.669      ;
; 0.559 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.670      ;
; 0.563 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.447      ; 1.634      ;
; 0.563 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.024      ; 0.671      ;
; 0.581 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.694      ;
; 0.581 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 0.899      ;
; 0.581 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 0.899      ;
; 0.584 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.697      ;
; 0.584 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|h_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.696      ;
; 0.607 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.224      ; 0.935      ;
; 0.611 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.724      ;
; 0.617 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.450      ; 1.691      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.450      ; 1.695      ;
; 0.621 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[3]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.732      ;
; 0.624 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|v_count_write[4]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.735      ;
; 0.626 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.737      ;
; 0.631 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a7~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.448      ; 1.703      ;
; 0.647 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.442      ; 1.713      ;
; 0.648 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 0.966      ;
; 0.648 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 0.966      ;
; 0.649 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~porta_we_reg         ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.444      ; 1.717      ;
; 0.650 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.763      ;
; 0.668 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.595      ; 1.887      ;
; 0.671 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.273      ; 3.078      ;
; 0.678 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg      ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.276      ; 3.088      ;
; 0.688 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|h_count_write[7]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.028      ; 0.800      ;
; 0.693 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.804      ;
; 0.700 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.215      ; 1.019      ;
; 0.703 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.213      ; 1.020      ;
; 0.703 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.363      ; 1.150      ;
; 0.707 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.215      ; 1.026      ;
; 0.707 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 1.025      ;
; 0.707 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 1.025      ;
; 0.709 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 1.027      ;
; 0.709 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.234      ; 1.027      ;
; 0.710 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.439      ; 1.773      ;
; 0.713 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a1~porta_datain_reg0    ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.237      ; 1.054      ;
; 0.714 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.220      ; 1.038      ;
; 0.717 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.442      ; 1.783      ;
; 0.717 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|v_count_write[5]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.828      ;
; 0.718 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|v_count_write[6]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.829      ;
; 0.719 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|h_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.029      ; 0.832      ;
; 0.739 ; CAPdrive:CAPdriver|Chewed[3]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.222      ; 1.065      ;
; 0.743 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.443      ; 1.810      ;
; 0.748 ; CAPdrive:CAPdriver|Chewed[0]               ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.231      ; 1.083      ;
; 0.748 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0  ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.283      ; 3.165      ;
; 0.748 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0 ; GPIO1_D[9]                           ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.281      ; 3.163      ;
; 0.750 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.407      ; 1.781      ;
; 0.752 ; SW[0]                                      ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg       ; SW[0]                                ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.281      ; 3.167      ;
; 0.752 ; RAMs_drive:RAM_controller|v_count_write[0] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.863      ;
; 0.754 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|v_count_write[9]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.027      ; 0.865      ;
; 0.760 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.443      ; 1.827      ;
; 0.766 ; CAPdrive:CAPdriver|Chewed[1]               ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.222      ; 1.092      ;
; 0.770 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|v_count_write[8]                                                                                                      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.363      ; 1.217      ;
+-------+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.180 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|set_color  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.195 ; VGA_generator:VGA_controller|Vsync_aux  ; VGA_generator:VGA_controller|Vsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.306 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; SW[0]                                   ; VGA_generator:VGA_controller|set_color  ; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.127      ;
; 0.319 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.354 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.473      ;
; 0.363 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.508      ;
; 0.368 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.513      ;
; 0.385 ; VGA_generator:VGA_controller|Hsync_aux  ; VGA_generator:VGA_controller|Hsync      ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.314      ;
; 0.414 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.728      ;
; 0.414 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.541      ;
; 0.415 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.729      ;
; 0.446 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.777      ;
; 0.448 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.590      ;
; 0.449 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|green[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 0.780      ;
; 0.457 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[1] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.473 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.515 ; VGA_generator:VGA_controller|v_count[2] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.642      ;
; 0.520 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.531 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.680      ;
; 0.537 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.548 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.477      ;
; 0.573 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.700      ;
; 0.573 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.890      ;
; 0.574 ; VGA_generator:VGA_controller|v_count[3] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.701      ;
; 0.575 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.702      ;
; 0.577 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.704      ;
; 0.583 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.702      ;
; 0.588 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.601 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.743      ;
; 0.602 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.607 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.752      ;
; 0.612 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.739      ;
; 0.617 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.744      ;
; 0.618 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.935      ;
; 0.619 ; VGA_generator:VGA_controller|h_count[4] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.739      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.746      ;
; 0.619 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.746      ;
; 0.620 ; VGA_generator:VGA_controller|h_count[8] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.740      ;
; 0.620 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.747      ;
; 0.621 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|Hcount[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.920      ;
; 0.622 ; VGA_generator:VGA_controller|v_count[9] ; VGA_generator:VGA_controller|video_on_v ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.155     ; 0.551      ;
; 0.624 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[6] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.941      ;
; 0.637 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|Vsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.756      ;
; 0.637 ; VGA_generator:VGA_controller|v_count[1] ; VGA_generator:VGA_controller|v_count[2] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.954      ;
; 0.652 ; VGA_generator:VGA_controller|h_count[5] ; VGA_generator:VGA_controller|Hsync_aux  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.951      ;
; 0.654 ; VGA_generator:VGA_controller|h_count[1] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.666 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|h_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.670 ; VGA_generator:VGA_controller|v_count[8] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.797      ;
; 0.672 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.676 ; VGA_generator:VGA_controller|h_count[3] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.683 ; VGA_generator:VGA_controller|h_count[0] ; VGA_generator:VGA_controller|Hcount[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.982      ;
; 0.683 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.000      ;
; 0.684 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.001      ;
; 0.684 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.686 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.003      ;
; 0.687 ; VGA_generator:VGA_controller|set_color  ; VGA_generator:VGA_controller|blue[2]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.829      ;
; 0.687 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|red[3]     ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.832      ;
; 0.688 ; VGA_generator:VGA_controller|h_count[6] ; VGA_generator:VGA_controller|h_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.808      ;
; 0.689 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.006      ;
; 0.690 ; VGA_generator:VGA_controller|h_count[2] ; VGA_generator:VGA_controller|h_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.810      ;
; 0.690 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.007      ;
; 0.692 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.009      ;
; 0.693 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.698 ; VGA_generator:VGA_controller|v_count[0] ; VGA_generator:VGA_controller|v_count[3] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.015      ;
; 0.706 ; VGA_generator:VGA_controller|h_count[7] ; VGA_generator:VGA_controller|Hcount[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.013      ;
; 0.713 ; VGA_generator:VGA_controller|v_count[5] ; VGA_generator:VGA_controller|v_count[5] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.832      ;
; 0.713 ; VGA_generator:VGA_controller|h_count[9] ; VGA_generator:VGA_controller|Hcount[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 1.020      ;
; 0.720 ; VGA_generator:VGA_controller|v_count[4] ; VGA_generator:VGA_controller|v_count[4] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.839      ;
; 0.724 ; VGA_generator:VGA_controller|video_on_v ; VGA_generator:VGA_controller|blue[3]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 1.055      ;
; 0.724 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[8] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.851      ;
; 0.726 ; VGA_generator:VGA_controller|v_count[7] ; VGA_generator:VGA_controller|v_count[9] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.853      ;
; 0.730 ; VGA_generator:VGA_controller|video_on_h ; VGA_generator:VGA_controller|blue[1]    ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.858      ;
; 0.735 ; VGA_generator:VGA_controller|v_count[6] ; VGA_generator:VGA_controller|v_count[7] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.862      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.316      ;
; 0.202 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.345      ;
; 0.208 ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|mssgGO             ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.022      ; 0.314      ;
; 0.235 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.378      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.379      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.379      ;
; 0.236 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.379      ;
; 0.237 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.380      ;
; 0.238 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.381      ;
; 0.238 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.381      ;
; 0.239 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.382      ;
; 0.240 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.383      ;
; 0.240 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.383      ;
; 0.241 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.384      ;
; 0.242 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.385      ;
; 0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.375      ;
; 0.257 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.377      ;
; 0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.389      ;
; 0.293 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.417      ;
; 0.328 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.471      ;
; 0.336 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.457      ;
; 0.348 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.471      ;
; 0.351 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.472      ;
; 0.358 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.480      ;
; 0.360 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.485      ;
; 0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.486      ;
; 0.365 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.486      ;
; 0.366 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.487      ;
; 0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.489      ;
; 0.368 ; SCCBdrive:SCCBdriver|Q0                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.511      ;
; 0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.490      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.515      ;
; 0.372 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.515      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.516      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.516      ;
; 0.373 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.516      ;
; 0.376 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.519      ;
; 0.376 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.519      ;
; 0.377 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.520      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.500      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.522      ;
; 0.379 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.522      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.524      ;
; 0.381 ; SCCBdrive:SCCBdriver|Q1                 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; div800k:DIV800|Qaux[5]          ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.039      ; 0.524      ;
; 0.382 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.503      ;
; 0.394 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.515      ;
; 0.396 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.517      ;
; 0.399 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.520      ;
; 0.401 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.522      ;
; 0.402 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.523      ;
; 0.404 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.525      ;
; 0.405 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.526      ;
; 0.406 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.527      ;
; 0.414 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.038      ; 0.536      ;
; 0.446 ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.037      ; 0.567      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.105      ;
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.105      ;
; -2.005 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.105      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.045      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.045      ;
; -1.945 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.169      ; 2.045      ;
; -1.851 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.159      ; 1.941      ;
; -1.849 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.352      ; 2.132      ;
; -1.843 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.168      ; 1.942      ;
; -1.843 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.168      ; 1.942      ;
; -1.843 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.168      ; 1.942      ;
; -1.843 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.168      ; 1.942      ;
; -1.817 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 2.105      ;
; -1.783 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.358      ; 2.072      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.767 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.170      ; 1.868      ;
; -1.755 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.359      ; 2.045      ;
; -1.662 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.348      ; 1.941      ;
; -1.662 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.348      ; 1.941      ;
; -1.662 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.348      ; 1.941      ;
; -1.662 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.348      ; 1.941      ;
; -1.662 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.348      ; 1.941      ;
; -1.655 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.356      ; 1.942      ;
; -1.655 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.356      ; 1.942      ;
; -1.655 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.356      ; 1.942      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.649 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.357      ; 1.937      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.639 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.176      ; 1.746      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.630 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.373      ; 1.934      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.582 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.004        ; 0.360      ; 1.873      ;
; -1.511 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.615      ;
; -1.511 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.615      ;
; -1.511 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.615      ;
; -1.460 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.564      ;
; -1.460 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.564      ;
; -1.460 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.169      ; 1.564      ;
; -1.381 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.159      ; 1.475      ;
; -1.372 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.168      ; 1.475      ;
; -1.372 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.168      ; 1.475      ;
; -1.372 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.168      ; 1.475      ;
; -1.372 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.168      ; 1.475      ;
; -1.351 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.352      ; 1.638      ;
; -1.323 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.357      ; 1.615      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.358      ; 1.584      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.291 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.170      ; 1.396      ;
; -1.270 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.359      ; 1.564      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.209 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.176      ; 1.320      ;
; -1.192 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.348      ; 1.475      ;
; -1.192 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.348      ; 1.475      ;
; -1.192 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.348      ; 1.475      ;
; -1.192 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.348      ; 1.475      ;
; -1.192 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.348      ; 1.475      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.356      ; 1.475      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.356      ; 1.475      ;
; -1.184 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.356      ; 1.475      ;
; -1.169 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.357      ; 1.461      ;
; -1.169 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.357      ; 1.461      ;
+--------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO1_D[9]'                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.972 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.923      ; 2.726      ;
; -0.838 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.974      ; 3.653      ;
; -0.702 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.799      ; 2.755      ;
; -0.636 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 2.715      ;
; -0.619 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 3.974      ; 3.414      ;
; -0.568 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 3.850      ; 3.682      ;
; -0.518 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 2.597      ;
; -0.512 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.052      ; 2.395      ;
; -0.510 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.052      ; 2.393      ;
; -0.486 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.093      ; 2.410      ;
; -0.481 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 2.314      ;
; -0.465 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 2.298      ;
; -0.465 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 2.544      ;
; -0.445 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 2.278      ;
; -0.386 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 2.465      ;
; -0.370 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[2]  ; SW[0]                                             ; GPIO1_D[9]  ; 0.500        ; 3.850      ; 3.464      ;
; -0.366 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 2.744      ;
; -0.330 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.002      ; 2.163      ;
; -0.321 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.248      ; 2.400      ;
; -0.293 ; RAMs_drive:RAM_controller|h_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.067      ; 2.191      ;
; -0.273 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.406      ; 3.021      ;
; -0.267 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.411      ; 3.105      ;
; -0.266 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.284      ; 3.037      ;
; -0.248 ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 2.626      ;
; -0.243 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.405      ; 2.990      ;
; -0.242 ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.928      ; 2.424      ;
; -0.240 ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.928      ; 2.422      ;
; -0.237 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.410      ; 3.074      ;
; -0.216 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.969      ; 2.439      ;
; -0.211 ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 2.343      ;
; -0.210 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.405      ; 2.957      ;
; -0.208 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.409      ; 3.044      ;
; -0.204 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.410      ; 3.041      ;
; -0.199 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.215      ; 2.756      ;
; -0.197 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.338      ; 3.021      ;
; -0.196 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.406      ; 2.944      ;
; -0.195 ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 2.327      ;
; -0.195 ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 2.573      ;
; -0.193 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.220      ; 2.840      ;
; -0.190 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.411      ; 3.028      ;
; -0.178 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.397      ; 3.000      ;
; -0.178 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.408      ; 3.013      ;
; -0.177 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 3.029      ;
; -0.175 ; RAMs_drive:RAM_controller|h_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 2.307      ;
; -0.172 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 3.025      ;
; -0.169 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.368      ; 3.022      ;
; -0.167 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.337      ; 2.990      ;
; -0.154 ; GPIO1_D[9]                                 ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]     ; GPIO1_D[9]                                        ; GPIO1_D[9]  ; 0.500        ; 2.274      ; 2.915      ;
; -0.148 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.396      ; 2.969      ;
; -0.147 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.364      ; 2.998      ;
; -0.145 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.408      ; 2.980      ;
; -0.142 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.364      ; 2.994      ;
; -0.140 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.370      ; 2.986      ;
; -0.139 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.371      ; 2.988      ;
; -0.139 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.367      ; 2.991      ;
; -0.138 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.366      ; 2.981      ;
; -0.134 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.218      ; 2.779      ;
; -0.134 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.337      ; 2.957      ;
; -0.131 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.409      ; 2.967      ;
; -0.123 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.147      ; 2.756      ;
; -0.121 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.208      ; 2.671      ;
; -0.120 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.338      ; 2.944      ;
; -0.116 ; RAMs_drive:RAM_controller|v_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 2.494      ;
; -0.115 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.213      ; 2.755      ;
; -0.115 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.396      ; 2.936      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.406      ; 2.862      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.364      ; 2.965      ;
; -0.111 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.405      ; 2.858      ;
; -0.110 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.369      ; 2.955      ;
; -0.109 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.364      ; 2.961      ;
; -0.109 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.370      ; 2.957      ;
; -0.108 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.411      ; 2.946      ;
; -0.108 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 2.950      ;
; -0.106 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.367      ; 2.958      ;
; -0.105 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.410      ; 2.942      ;
; -0.104 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.206      ; 2.735      ;
; -0.103 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.174      ; 2.764      ;
; -0.101 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.397      ; 2.923      ;
; -0.100 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 2.952      ;
; -0.098 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.174      ; 2.760      ;
; -0.095 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 2.948      ;
; -0.095 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.177      ; 2.757      ;
; -0.092 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.368      ; 2.945      ;
; -0.077 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.369      ; 2.922      ;
; -0.076 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.370      ; 2.924      ;
; -0.075 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.365      ; 2.917      ;
; -0.074 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.371      ; 3.017      ;
; -0.073 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.366      ; 3.011      ;
; -0.070 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.370      ; 3.012      ;
; -0.066 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.179      ; 2.721      ;
; -0.065 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.180      ; 2.723      ;
; -0.064 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.175      ; 2.716      ;
; -0.063 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.370      ; 2.909      ;
; -0.062 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.371      ; 2.911      ;
; -0.061 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.366      ; 2.904      ;
; -0.060 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.067      ; 1.958      ;
; -0.060 ; RAMs_drive:RAM_controller|h_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 2.878      ; 2.192      ;
; -0.056 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.211      ; 2.694      ;
; -0.051 ; RAMs_drive:RAM_controller|v_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.500        ; 3.124      ; 2.429      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; 0.008        ; 3.409      ; 2.885      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.825 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; -0.504     ; 0.808      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.173 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 1.249      ;
; -0.032 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.900      ; 1.409      ;
; 0.036  ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 1.000        ; 0.900      ; 1.841      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.113  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.588      ; 0.962      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.183  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.893      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
; 0.268  ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; 0.500        ; 0.589      ; 0.808      ;
+--------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[1]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.759 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.500        ; 0.410      ; 1.656      ;
; 0.157  ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 1.000        ; 0.410      ; 1.240      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[0]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.705 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.500        ; 0.464      ; 1.656      ;
; 0.211  ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 1.000        ; 0.464      ; 1.240      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                           ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.656 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.686      ; 2.319      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.646 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.686      ; 1.809      ;
; -0.536 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.859      ; 2.372      ;
; -0.536 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.859      ; 2.372      ;
; -0.511 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.859      ; 1.847      ;
; -0.511 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.859      ; 1.847      ;
; -0.456 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.921      ; 2.354      ;
; -0.456 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.921      ; 2.354      ;
; -0.456 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.921      ; 2.354      ;
; -0.456 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.921      ; 2.354      ;
; -0.425 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.921      ; 1.823      ;
; -0.425 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.921      ; 1.823      ;
; -0.425 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.921      ; 1.823      ;
; -0.425 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.921      ; 1.823      ;
; -0.323 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.834      ; 1.634      ;
; -0.321 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.834      ; 2.132      ;
; -0.301 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.874      ; 2.152      ;
; -0.301 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.874      ; 2.152      ;
; -0.290 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.874      ; 1.641      ;
; -0.290 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.874      ; 1.641      ;
; -0.170 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 0.997      ; 2.144      ;
; -0.153 ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 0.997      ; 1.627      ;
; 0.210  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.000      ; 2.267      ;
; 0.210  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.000      ; 2.267      ;
; 0.210  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.000      ; 2.267      ;
; 0.210  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.000      ; 2.267      ;
; 0.784  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.161      ; 2.354      ;
; 0.784  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.161      ; 2.354      ;
; 0.784  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.161      ; 2.354      ;
; 0.784  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.161      ; 2.354      ;
; 0.815  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.161      ; 1.823      ;
; 0.815  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.161      ; 1.823      ;
; 0.815  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.161      ; 1.823      ;
; 0.815  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.500        ; 2.161      ; 1.823      ;
; 1.309  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.000      ; 1.668      ;
; 1.309  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.000      ; 1.668      ;
; 1.309  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.000      ; 1.668      ;
; 1.309  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.000        ; 2.000      ; 1.668      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[3]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.651 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.500        ; 0.409      ; 1.547      ;
; 0.257  ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 1.000        ; 0.409      ; 1.139      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[4]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.645 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.500        ; 0.577      ; 1.709      ;
; 0.287  ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 1.000        ; 0.577      ; 1.277      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[2]'                                                                      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; -0.581 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.500        ; 0.479      ; 1.547      ;
; 0.327  ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 1.000        ; 0.479      ; 1.139      ;
+--------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SW[0]'                                                                                                                                                                    ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.449 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.446      ; 2.726      ;
; -0.335 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[10] ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 4.497      ; 3.653      ;
; -0.191 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.488      ; 3.021      ;
; -0.185 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.493      ; 3.105      ;
; -0.179 ; RAMs_drive:RAM_controller|v_count_write[8] ; RAMs_drive:RAM_controller|writeDir_8[2]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.322      ; 2.755      ;
; -0.161 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.487      ; 2.990      ;
; -0.155 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.492      ; 3.074      ;
; -0.128 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.487      ; 2.957      ;
; -0.126 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.491      ; 3.044      ;
; -0.122 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.492      ; 3.041      ;
; -0.117 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.297      ; 2.756      ;
; -0.115 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.420      ; 3.021      ;
; -0.114 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.488      ; 2.944      ;
; -0.113 ; RAMs_drive:RAM_controller|v_count_write[1] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 2.715      ;
; -0.111 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.302      ; 2.840      ;
; -0.108 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.493      ; 3.028      ;
; -0.096 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.479      ; 3.000      ;
; -0.096 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.490      ; 3.013      ;
; -0.095 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 3.029      ;
; -0.090 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 3.025      ;
; -0.087 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.450      ; 3.022      ;
; -0.085 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.419      ; 2.990      ;
; -0.076 ; SW[0]                                      ; RAMs_drive:RAM_controller|writeDir_8[10] ; SW[0]                                             ; SW[0]       ; 0.500        ; 4.497      ; 3.414      ;
; -0.066 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.478      ; 2.969      ;
; -0.065 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.998      ;
; -0.065 ; GPIO1_D[9]                                 ; RAMs_drive:RAM_controller|writeDir_8[2]  ; GPIO1_D[9]                                        ; SW[0]       ; 0.500        ; 4.373      ; 3.682      ;
; -0.063 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.490      ; 2.980      ;
; -0.060 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.994      ;
; -0.058 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.986      ;
; -0.057 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.453      ; 2.988      ;
; -0.057 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.449      ; 2.991      ;
; -0.056 ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.448      ; 2.981      ;
; -0.052 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.300      ; 2.779      ;
; -0.052 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.419      ; 2.957      ;
; -0.049 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.491      ; 2.967      ;
; -0.041 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.229      ; 2.756      ;
; -0.039 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.290      ; 2.671      ;
; -0.038 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.420      ; 2.944      ;
; -0.033 ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.295      ; 2.755      ;
; -0.033 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.478      ; 2.936      ;
; -0.032 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.488      ; 2.862      ;
; -0.032 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.965      ;
; -0.029 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.487      ; 2.858      ;
; -0.028 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.451      ; 2.955      ;
; -0.027 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.961      ;
; -0.027 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.957      ;
; -0.026 ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.493      ; 2.946      ;
; -0.026 ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.950      ;
; -0.024 ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.449      ; 2.958      ;
; -0.023 ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.492      ; 2.942      ;
; -0.022 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.288      ; 2.735      ;
; -0.021 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.256      ; 2.764      ;
; -0.019 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.479      ; 2.923      ;
; -0.018 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.952      ;
; -0.016 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.256      ; 2.760      ;
; -0.013 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.948      ;
; -0.013 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.259      ; 2.757      ;
; -0.010 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.450      ; 2.945      ;
; 0.005  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.451      ; 2.922      ;
; 0.005  ; RAMs_drive:RAM_controller|v_count_write[3] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 2.597      ;
; 0.006  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.924      ;
; 0.007  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.917      ;
; 0.008  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.453      ; 3.017      ;
; 0.009  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.448      ; 3.011      ;
; 0.011  ; RAMs_drive:RAM_controller|v_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.575      ; 2.395      ;
; 0.012  ; VGA_generator:VGA_controller|Vcount[4]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 3.012      ;
; 0.013  ; RAMs_drive:RAM_controller|v_count_write[6] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.575      ; 2.393      ;
; 0.016  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.261      ; 2.721      ;
; 0.017  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.262      ; 2.723      ;
; 0.018  ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.257      ; 2.716      ;
; 0.019  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.909      ;
; 0.020  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.453      ; 2.911      ;
; 0.021  ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.448      ; 2.904      ;
; 0.026  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.293      ; 2.694      ;
; 0.033  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.491      ; 2.885      ;
; 0.036  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.490      ; 2.881      ;
; 0.037  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.222      ; 2.671      ;
; 0.037  ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.616      ; 2.410      ;
; 0.038  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.986      ;
; 0.039  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.980      ;
; 0.042  ; VGA_generator:VGA_controller|Vcount[1]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.451      ; 2.981      ;
; 0.042  ; RAMs_drive:RAM_controller|h_count_write[5] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 2.314      ;
; 0.044  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.420      ; 2.862      ;
; 0.047  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.419      ; 2.858      ;
; 0.056  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.281      ; 2.650      ;
; 0.057  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.249      ; 2.679      ;
; 0.058  ; RAMs_drive:RAM_controller|h_count_write[4] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.525      ; 2.298      ;
; 0.058  ; RAMs_drive:RAM_controller|v_count_write[2] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]       ; 0.500        ; 3.771      ; 2.544      ;
; 0.062  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.249      ; 2.675      ;
; 0.063  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.479      ; 2.841      ;
; 0.064  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.870      ;
; 0.065  ; VGA_generator:VGA_controller|Vcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.252      ; 2.672      ;
; 0.066  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.478      ; 2.837      ;
; 0.067  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.866      ;
; 0.069  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.866      ;
; 0.071  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.452      ; 2.953      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.450      ; 2.863      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.446      ; 2.862      ;
; 0.072  ; VGA_generator:VGA_controller|Vcount[3]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.447      ; 2.947      ;
; 0.075  ; VGA_generator:VGA_controller|Vcount[2]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.008        ; 3.449      ; 2.859      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'div800k:DIV800|Qaux[5]'                                                                               ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.254 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 0.701      ; 1.432      ;
; -0.219 ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 0.701      ; 1.897      ;
; -0.093 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.179      ; 1.749      ;
; -0.041 ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.606      ; 2.124      ;
; -0.041 ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.606      ; 2.124      ;
; -0.041 ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.606      ; 2.124      ;
; 0.029  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.605      ; 2.053      ;
; 0.850  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.179      ; 1.306      ;
; 0.897  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.726      ; 1.306      ;
; 0.897  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.500        ; 1.726      ; 1.306      ;
; 0.934  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.606      ; 1.649      ;
; 0.934  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.606      ; 1.649      ;
; 0.934  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.606      ; 1.649      ;
; 0.954  ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.726      ; 1.749      ;
; 0.954  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.726      ; 1.749      ;
; 0.979  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 1.000        ; 1.605      ; 1.603      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                        ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.477 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.500        ; 1.709      ; 1.709      ;
; 1.409 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 1.000        ; 1.709      ; 1.277      ;
+-------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO1_D[9]'                                                                                                                                                                ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                  ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.306 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.746      ; 1.516      ;
; -3.305 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.736      ; 1.507      ;
; -3.287 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.748      ; 1.537      ;
; -3.257 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.522      ;
; -3.256 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.708      ; 1.528      ;
; -3.256 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.707      ; 1.527      ;
; -3.251 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.705      ; 1.530      ;
; -3.245 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.707      ; 1.538      ;
; -3.244 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 1.534      ;
; -3.243 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.536      ;
; -3.242 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 1.536      ;
; -3.239 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.708      ; 1.545      ;
; -3.239 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.751      ; 1.588      ;
; -3.235 ; VGA_generator:VGA_controller|Vcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.675      ; 1.516      ;
; -3.235 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 1.771      ;
; -3.234 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.920      ; 1.762      ;
; -3.216 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.932      ; 1.792      ;
; -3.186 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.887      ; 1.777      ;
; -3.185 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.892      ; 1.783      ;
; -3.185 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 1.782      ;
; -3.180 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.889      ; 1.785      ;
; -3.174 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 1.793      ;
; -3.173 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.886      ; 1.789      ;
; -3.172 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 1.834      ;
; -3.172 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.887      ; 1.791      ;
; -3.171 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.920      ; 1.825      ;
; -3.171 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.886      ; 1.791      ;
; -3.168 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.892      ; 1.800      ;
; -3.168 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.935      ; 1.843      ;
; -3.164 ; VGA_generator:VGA_controller|Hcount[6]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.859      ; 1.771      ;
; -3.153 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.932      ; 1.855      ;
; -3.145 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.741      ; 1.672      ;
; -3.144 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.731      ; 1.663      ;
; -3.134 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.742      ; 1.684      ;
; -3.133 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.732      ; 1.675      ;
; -3.126 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.743      ; 1.693      ;
; -3.123 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.887      ; 1.840      ;
; -3.123 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.681      ; 1.588      ;
; -3.122 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.892      ; 1.846      ;
; -3.122 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 1.845      ;
; -3.117 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.889      ; 1.848      ;
; -3.115 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.744      ; 1.705      ;
; -3.113 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.628      ; 1.545      ;
; -3.111 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 1.856      ;
; -3.110 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.886      ; 1.852      ;
; -3.109 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.887      ; 1.854      ;
; -3.108 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.886      ; 1.854      ;
; -3.105 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.892      ; 1.863      ;
; -3.105 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.935      ; 1.906      ;
; -3.101 ; VGA_generator:VGA_controller|Hcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.859      ; 1.834      ;
; -3.096 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.698      ; 1.678      ;
; -3.095 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.684      ;
; -3.095 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 1.683      ;
; -3.091 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.700      ; 1.685      ;
; -3.087 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.919      ; 1.908      ;
; -3.085 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.699      ; 1.690      ;
; -3.084 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.702      ; 1.694      ;
; -3.084 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.704      ; 1.696      ;
; -3.084 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.695      ;
; -3.083 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.697      ; 1.690      ;
; -3.082 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.698      ; 1.692      ;
; -3.081 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.697      ; 1.692      ;
; -3.079 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.701      ; 1.698      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.701      ;
; -3.078 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.746      ; 1.744      ;
; -3.077 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.929      ; 1.928      ;
; -3.075 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.742      ; 1.743      ;
; -3.074 ; VGA_generator:VGA_controller|Vcount[8]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.670      ; 1.672      ;
; -3.074 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.732      ; 1.734      ;
; -3.073 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.706      ;
; -3.072 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.698      ; 1.702      ;
; -3.071 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[0]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.699      ; 1.704      ;
; -3.070 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.698      ; 1.704      ;
; -3.067 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[3]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.704      ; 1.713      ;
; -3.067 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[9]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.747      ; 1.756      ;
; -3.063 ; VGA_generator:VGA_controller|Hcount[9]     ; RAMs_drive:RAM_controller|readDir_8[11]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.671      ; 1.684      ;
; -3.062 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[10] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.656      ; 1.624      ;
; -3.061 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[13]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.930      ; 1.945      ;
; -3.060 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[10]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.920      ; 1.936      ;
; -3.056 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.744      ; 1.764      ;
; -3.052 ; RAMs_drive:RAM_controller|h_count_write[9] ; RAMs_drive:RAM_controller|writeDir_8[8]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.603      ; 1.581      ;
; -3.048 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.931      ; 1.959      ;
; -3.044 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[11] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.662      ; 1.648      ;
; -3.042 ; VGA_generator:VGA_controller|Hcount[4]     ; RAMs_drive:RAM_controller|readDir_8[12]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.932      ; 1.966      ;
; -3.038 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[1]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.555      ; 1.547      ;
; -3.038 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[13] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.629      ; 1.621      ;
; -3.037 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[4]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.553      ; 1.546      ;
; -3.035 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.888      ; 1.929      ;
; -3.031 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[12] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.607      ; 1.606      ;
; -3.028 ; RAMs_drive:RAM_controller|v_count_write[7] ; RAMs_drive:RAM_controller|writeDir_8[7]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]  ; 0.000        ; 4.538      ; 1.540      ;
; -3.026 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.886      ; 1.936      ;
; -3.026 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[6]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.699      ; 1.749      ;
; -3.025 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.704      ; 1.755      ;
; -3.025 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.703      ; 1.754      ;
; -3.024 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[5]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.890      ; 1.942      ;
; -3.023 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[4]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.891      ; 1.944      ;
; -3.021 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[2]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.885      ; 1.940      ;
; -3.020 ; VGA_generator:VGA_controller|Hcount[7]     ; RAMs_drive:RAM_controller|readDir_8[8]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.701      ; 1.757      ;
; -3.017 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[7]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.885      ; 1.944      ;
; -3.016 ; VGA_generator:VGA_controller|Vcount[5]     ; RAMs_drive:RAM_controller|readDir_8[1]   ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]  ; -0.004       ; 4.890      ; 1.950      ;
+--------+--------------------------------------------+------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SW[0]'                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.767 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.207      ; 1.516      ;
; -2.766 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.197      ; 1.507      ;
; -2.748 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.209      ; 1.537      ;
; -2.718 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.522      ;
; -2.717 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.169      ; 1.528      ;
; -2.717 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.168      ; 1.527      ;
; -2.712 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.166      ; 1.530      ;
; -2.706 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.168      ; 1.538      ;
; -2.705 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 1.534      ;
; -2.704 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.536      ;
; -2.703 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 1.536      ;
; -2.700 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.169      ; 1.545      ;
; -2.700 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.212      ; 1.588      ;
; -2.696 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.136      ; 1.516      ;
; -2.696 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.391      ; 1.771      ;
; -2.695 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.381      ; 1.762      ;
; -2.688 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.124      ; 1.516      ;
; -2.687 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.114      ; 1.507      ;
; -2.677 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.393      ; 1.792      ;
; -2.669 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.126      ; 1.537      ;
; -2.647 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.348      ; 1.777      ;
; -2.646 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.353      ; 1.783      ;
; -2.646 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.352      ; 1.782      ;
; -2.641 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.350      ; 1.785      ;
; -2.639 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.081      ; 1.522      ;
; -2.638 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 1.528      ;
; -2.638 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.085      ; 1.527      ;
; -2.635 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.352      ; 1.793      ;
; -2.634 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.347      ; 1.789      ;
; -2.633 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.083      ; 1.530      ;
; -2.633 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.391      ; 1.834      ;
; -2.633 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.348      ; 1.791      ;
; -2.632 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.381      ; 1.825      ;
; -2.632 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.347      ; 1.791      ;
; -2.629 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.353      ; 1.800      ;
; -2.629 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.396      ; 1.843      ;
; -2.627 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.085      ; 1.538      ;
; -2.626 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.080      ; 1.534      ;
; -2.625 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.081      ; 1.536      ;
; -2.625 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.320      ; 1.771      ;
; -2.624 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.080      ; 1.536      ;
; -2.621 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.086      ; 1.545      ;
; -2.621 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.129      ; 1.588      ;
; -2.617 ; VGA_generator:VGA_controller|Vcount[9] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.053      ; 1.516      ;
; -2.617 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.308      ; 1.771      ;
; -2.616 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.298      ; 1.762      ;
; -2.614 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.393      ; 1.855      ;
; -2.606 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.202      ; 1.672      ;
; -2.605 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.192      ; 1.663      ;
; -2.598 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 1.792      ;
; -2.595 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.203      ; 1.684      ;
; -2.594 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.193      ; 1.675      ;
; -2.587 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.204      ; 1.693      ;
; -2.584 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.348      ; 1.840      ;
; -2.583 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.353      ; 1.846      ;
; -2.583 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.352      ; 1.845      ;
; -2.578 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.350      ; 1.848      ;
; -2.576 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.205      ; 1.705      ;
; -2.572 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.352      ; 1.856      ;
; -2.571 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.347      ; 1.852      ;
; -2.570 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.348      ; 1.854      ;
; -2.569 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.347      ; 1.854      ;
; -2.568 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.265      ; 1.777      ;
; -2.567 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.270      ; 1.783      ;
; -2.567 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.269      ; 1.782      ;
; -2.566 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.353      ; 1.863      ;
; -2.566 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.396      ; 1.906      ;
; -2.562 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.267      ; 1.785      ;
; -2.562 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.320      ; 1.834      ;
; -2.557 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.159      ; 1.678      ;
; -2.556 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.269      ; 1.793      ;
; -2.556 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.684      ;
; -2.556 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 1.683      ;
; -2.555 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.264      ; 1.789      ;
; -2.554 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.308      ; 1.834      ;
; -2.554 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.265      ; 1.791      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.298      ; 1.825      ;
; -2.553 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.264      ; 1.791      ;
; -2.552 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.161      ; 1.685      ;
; -2.550 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.270      ; 1.800      ;
; -2.550 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.313      ; 1.843      ;
; -2.548 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.380      ; 1.908      ;
; -2.546 ; VGA_generator:VGA_controller|Hcount[6] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.237      ; 1.771      ;
; -2.546 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[6]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.160      ; 1.690      ;
; -2.545 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.163      ; 1.694      ;
; -2.545 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[4]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.165      ; 1.696      ;
; -2.545 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[5]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.695      ;
; -2.544 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.158      ; 1.690      ;
; -2.543 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[0]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.159      ; 1.692      ;
; -2.542 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[7]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.158      ; 1.692      ;
; -2.540 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[8]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.162      ; 1.698      ;
; -2.539 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[3]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.701      ;
; -2.539 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[9]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.207      ; 1.744      ;
; -2.538 ; VGA_generator:VGA_controller|Vcount[5] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.390      ; 1.928      ;
; -2.536 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[13] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.203      ; 1.743      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[8] ; RAMs_drive:RAM_controller|readDir_8[12] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; 0.000        ; 4.310      ; 1.855      ;
; -2.535 ; VGA_generator:VGA_controller|Vcount[8] ; RAMs_drive:RAM_controller|readDir_8[11] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.131      ; 1.672      ;
; -2.535 ; VGA_generator:VGA_controller|Hcount[7] ; RAMs_drive:RAM_controller|readDir_8[10] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.193      ; 1.734      ;
; -2.534 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[1]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.164      ; 1.706      ;
; -2.533 ; VGA_generator:VGA_controller|Hcount[9] ; RAMs_drive:RAM_controller|readDir_8[2]  ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]       ; -0.004       ; 4.159      ; 1.702      ;
+--------+----------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                          ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+
; -0.681 ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; 0.000        ; 1.773      ; 1.206      ;
; 0.256  ; SW[0]     ; div800k:DIV800|Qaux[0] ; SW[0]        ; CLOCK_50    ; -0.500       ; 1.773      ; 1.643      ;
+--------+-----------+------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                            ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                    ; Launch Clock ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+
; -0.607 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.094      ; 1.601      ;
; -0.607 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.094      ; 1.601      ;
; -0.607 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.094      ; 1.601      ;
; -0.607 ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.094      ; 1.601      ;
; -0.120 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 1.757      ;
; -0.120 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 1.757      ;
; -0.120 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 1.757      ;
; -0.120 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.263      ; 1.757      ;
; -0.098 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.279      ;
; -0.098 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.279      ;
; -0.098 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.279      ;
; -0.098 ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 2.263      ; 2.279      ;
; 0.493  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[0]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.094      ; 2.201      ;
; 0.493  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[1]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.094      ; 2.201      ;
; 0.493  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[2]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.094      ; 2.201      ;
; 0.493  ; GPIO1_D[9] ; CAPdrive:CAPdriver|Chewed[3]               ; GPIO1_D[9]   ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 2.094      ; 2.201      ;
; 0.904  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 1.051      ; 1.569      ;
; 0.912  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 1.051      ; 2.077      ;
; 1.046  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.922      ; 1.582      ;
; 1.046  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.922      ; 1.582      ;
; 1.049  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.922      ; 2.085      ;
; 1.049  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.922      ; 2.085      ;
; 1.071  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.881      ; 2.066      ;
; 1.080  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.881      ; 1.575      ;
; 1.171  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.972      ; 1.757      ;
; 1.171  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.972      ; 1.757      ;
; 1.171  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.972      ; 1.757      ;
; 1.171  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.972      ; 1.757      ;
; 1.193  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.972      ; 2.279      ;
; 1.193  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[5] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.972      ; 2.279      ;
; 1.193  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[6] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.972      ; 2.279      ;
; 1.193  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[8] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.972      ; 2.279      ;
; 1.258  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.907      ; 1.779      ;
; 1.258  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.907      ; 1.779      ;
; 1.275  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[7] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.907      ; 2.296      ;
; 1.275  ; SW[0]      ; RAMs_drive:RAM_controller|h_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.907      ; 2.296      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.403  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.500       ; 0.726      ; 1.743      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[0] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[1] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[2] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[3] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[4] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
; 1.406  ; SW[0]      ; RAMs_drive:RAM_controller|v_count_write[9] ; SW[0]        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.000        ; 0.726      ; 2.246      ;
+--------+------------+--------------------------------------------+--------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[5]'                                                                                ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+
; -0.279 ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.684      ; 1.519      ;
; -0.243 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.811      ; 1.682      ;
; -0.243 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.811      ; 1.682      ;
; -0.234 ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.684      ; 1.564      ;
; -0.234 ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.684      ; 1.564      ;
; -0.234 ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.684      ; 1.564      ;
; -0.191 ; SW[0]     ; SCCBdrive:SCCBdriver|EE         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.811      ; 1.234      ;
; -0.191 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400data ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.811      ; 1.234      ;
; -0.119 ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 1.239      ; 1.234      ;
; 0.675  ; SW[0]     ; SCCBdrive:SCCBdriver|LIVE       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.684      ; 1.973      ;
; 0.743  ; SW[0]     ; SCCBdrive:SCCBdriver|Q0         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.684      ; 2.041      ;
; 0.743  ; SW[0]     ; SCCBdrive:SCCBdriver|Q1         ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.684      ; 2.041      ;
; 0.743  ; SW[0]     ; SCCBdrive:SCCBdriver|C_Esync    ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.684      ; 2.041      ;
; 0.829  ; SW[0]     ; SCCBdrive:SCCBdriver|clk400     ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 1.239      ; 1.682      ;
; 0.968  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; 0.000        ; 0.742      ; 1.824      ;
; 0.999  ; SW[0]     ; SCCBdrive:SCCBdriver|eInd       ; SW[0]        ; div800k:DIV800|Qaux[5] ; -0.500       ; 0.742      ; 1.355      ;
+--------+-----------+---------------------------------+--------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SCCBdrive:SCCBdriver|clk400data'                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.341 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 0.691      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.429 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.778      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.476 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.745      ; 0.825      ;
; 0.675 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; 0.000        ; 0.981      ; 1.770      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.724 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.746      ; 1.074      ;
; 0.738 ; SW[0]                       ; SCCBdrive:SCCBdriver|mssgGO             ; SW[0]                           ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; 0.981      ; 1.333      ;
; 1.480 ; SCCBdrive:SCCBdriver|mssgGO ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ; SCCBdrive:SCCBdriver|clk400data ; SCCBdrive:SCCBdriver|clk400data ; -0.500       ; -0.393     ; 0.691      ;
+-------+-----------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[2]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.460 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; 0.000        ; 0.509      ; 1.073      ;
; 1.374 ; SW[0]     ; div800k:DIV800|Qaux[3] ; SW[0]        ; div800k:DIV800|Qaux[2] ; -0.500       ; 0.509      ; 1.487      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[4]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.490 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; 0.000        ; 0.612      ; 1.206      ;
; 1.427 ; SW[0]     ; div800k:DIV800|Qaux[5] ; SW[0]        ; div800k:DIV800|Qaux[4] ; -0.500       ; 0.612      ; 1.643      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[3]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.532 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; 0.000        ; 0.437      ; 1.073      ;
; 1.446 ; SW[0]     ; div800k:DIV800|Qaux[4] ; SW[0]        ; div800k:DIV800|Qaux[3] ; -0.500       ; 0.437      ; 1.487      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                 ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.544 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.618      ; 1.356      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.590 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.632      ; 1.416      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.600 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.615      ; 1.409      ;
; 0.615 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.423      ;
; 0.615 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.423      ;
; 0.615 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.614      ; 1.423      ;
; 0.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.422      ;
; 0.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.422      ;
; 0.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.422      ;
; 0.622 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.422      ;
; 0.622 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.422      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.653 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.274      ;
; 0.697 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.617      ; 1.508      ;
; 0.718 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.528      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|video_on_v ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|Vsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.733 ; SW[0]     ; VGA_generator:VGA_controller|Vsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.347      ;
; 0.747 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.616      ; 1.557      ;
; 0.775 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.579      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.423      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.423      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[8]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.423      ;
; 0.811 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.423      ;
; 0.820 ; SW[0]     ; VGA_generator:VGA_controller|Hsync      ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.422      ;
; 0.894 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.508      ;
; 0.894 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.508      ;
; 0.894 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.508      ;
; 0.944 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[5]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.557      ;
; 0.944 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[4]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.557      ;
; 0.944 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[6]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.557      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.009 ; SW[0]     ; VGA_generator:VGA_controller|v_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.618      ; 1.817      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|red[2]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|blue[2]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|green[2]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|red[3]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|blue[3]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.054 ; SW[0]     ; VGA_generator:VGA_controller|green[3]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.632      ; 1.876      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|red[0]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|blue[0]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|green[0]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|red[1]     ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|blue[1]    ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.073 ; SW[0]     ; VGA_generator:VGA_controller|green[1]   ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.615      ; 1.878      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[2] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[3] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[6] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[7] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[8] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[9] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.078 ; SW[0]     ; VGA_generator:VGA_controller|h_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.427      ; 1.695      ;
; 1.079 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[9]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.614      ; 1.883      ;
; 1.079 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.614      ; 1.883      ;
; 1.079 ; SW[0]     ; VGA_generator:VGA_controller|video_on_h ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.614      ; 1.883      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[3]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.606      ; 1.882      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[2]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.606      ; 1.882      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[1]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.606      ; 1.882      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|Hcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.606      ; 1.882      ;
; 1.086 ; SW[0]     ; VGA_generator:VGA_controller|Hsync_aux  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.606      ; 1.882      ;
; 1.175 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[7]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.617      ; 1.982      ;
; 1.202 ; SW[0]     ; VGA_generator:VGA_controller|v_count[1] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.420      ; 1.812      ;
; 1.202 ; SW[0]     ; VGA_generator:VGA_controller|v_count[4] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.420      ; 1.812      ;
; 1.202 ; SW[0]     ; VGA_generator:VGA_controller|v_count[5] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.420      ; 1.812      ;
; 1.202 ; SW[0]     ; VGA_generator:VGA_controller|v_count[0] ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.420      ; 1.812      ;
; 1.202 ; SW[0]     ; VGA_generator:VGA_controller|Vcount[0]  ; SW[0]        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; -0.004       ; 0.616      ; 2.008      ;
+-------+-----------+-----------------------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[0]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.574 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; 0.000        ; 0.493      ; 1.171      ;
; 1.495 ; SW[0]     ; div800k:DIV800|Qaux[1] ; SW[0]        ; div800k:DIV800|Qaux[0] ; -0.500       ; 0.493      ; 1.592      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'div800k:DIV800|Qaux[1]'                                                                      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+
; 0.629 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; 0.000        ; 0.438      ; 1.171      ;
; 1.550 ; SW[0]     ; div800k:DIV800|Qaux[2] ; SW[0]        ; div800k:DIV800|Qaux[1] ; -0.500       ; 0.438      ; 1.592      ;
+-------+-----------+------------------------+--------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[0]'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[0] ; Rise       ; SW[0]                                            ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]|datad        ;
; -1.289 ; -1.289       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[229]   ;
; -1.277 ; -1.277       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|combout ;
; -1.270 ; -1.270       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]|datad         ;
; -1.268 ; -1.268       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1860|dataa   ;
; -1.267 ; -1.267       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]|datad         ;
; -1.265 ; -1.265       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[64]    ;
; -1.262 ; -1.262       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[63]    ;
; -1.247 ; -1.247       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[61]    ;
; -1.245 ; -1.245       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]|datad         ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]|datac         ;
; -1.240 ; -1.240       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[93]    ;
; -1.232 ; -1.232       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[77]    ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]|datac         ;
; -1.213 ; -1.213       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[229]~1859|combout ;
; -1.211 ; -1.211       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|combout  ;
; -1.208 ; -1.208       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|datad    ;
; -1.208 ; -1.208       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1902|datac    ;
; -1.203 ; -1.203       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1972|combout  ;
; -1.203 ; -1.203       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|datad    ;
; -1.202 ; -1.202       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|combout  ;
; -1.202 ; -1.202       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|datad    ;
; -1.199 ; -1.199       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1944|datac    ;
; -1.198 ; -1.198       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1910|combout  ;
; -1.198 ; -1.198       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1970|combout  ;
; -1.186 ; -1.186       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[64]~1901|combout  ;
; -1.186 ; -1.186       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[93]~1969|combout  ;
; -1.185 ; -1.185       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[77]~1909|combout  ;
; -1.182 ; -1.182       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[61]~1971|combout  ;
; -1.179 ; -1.179       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[63]~1943|combout  ;
; -1.167 ; -1.167       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[76]    ;
; -1.164 ; -1.164       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]|datac         ;
; -1.146 ; -1.146       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[74]    ;
; -1.143 ; -1.143       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]|datac         ;
; -1.143 ; -1.143       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|combout  ;
; -1.134 ; -1.134       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1912|dataa    ;
; -1.127 ; -1.127       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|datad    ;
; -1.123 ; -1.123       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]|datad          ;
; -1.122 ; -1.122       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1980|combout  ;
; -1.118 ; -1.118       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[6]     ;
; -1.116 ; -1.116       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]|datad         ;
; -1.111 ; -1.111       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[2]     ;
; -1.111 ; -1.111       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[34]    ;
; -1.110 ; -1.110       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[74]~1979|combout  ;
; -1.110 ; -1.110       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]|datad          ;
; -1.108 ; -1.108       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]|datac          ;
; -1.105 ; -1.105       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[76]~1911|combout  ;
; -1.105 ; -1.105       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[8]     ;
; -1.098 ; -1.098       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]|datad         ;
; -1.096 ; -1.096       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]|datad         ;
; -1.094 ; -1.094       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[1]     ;
; -1.093 ; -1.093       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[62]    ;
; -1.092 ; -1.092       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]|datad          ;
; -1.091 ; -1.091       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]|datac          ;
; -1.091 ; -1.091       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[98]    ;
; -1.087 ; -1.087       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[0]     ;
; -1.079 ; -1.079       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]|datad          ;
; -1.077 ; -1.077       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]|datad         ;
; -1.075 ; -1.075       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[226]   ;
; -1.074 ; -1.074       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[4]     ;
; -1.072 ; -1.072       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]|datac        ;
; -1.072 ; -1.072       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[13]    ;
; -1.064 ; -1.064       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|combout   ;
; -1.063 ; -1.063       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|combout   ;
; -1.063 ; -1.063       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[56]    ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|combout  ;
; -1.061 ; -1.061       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|combout   ;
; -1.060 ; -1.060       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[56]|datac         ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1916|datac    ;
; -1.058 ; -1.058       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|combout   ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|datad   ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|datad     ;
; -1.055 ; -1.055       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|combout  ;
; -1.055 ; -1.055       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[6]~2000|dataa     ;
; -1.054 ; -1.054       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[4]~1894|dataa     ;
; -1.052 ; -1.052       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1858|combout ;
; -1.052 ; -1.052       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1880|combout   ;
; -1.051 ; -1.051       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[21]|datad         ;
; -1.050 ; -1.050       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2014|datab     ;
; -1.050 ; -1.050       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|combout  ;
; -1.049 ; -1.049       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[1]~1904|dataa     ;
; -1.048 ; -1.048       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|combout   ;
; -1.046 ; -1.046       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[21]    ;
; -1.045 ; -1.045       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1906|datac     ;
; -1.045 ; -1.045       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[23]|datad         ;
; -1.045 ; -1.045       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|datad    ;
; -1.044 ; -1.044       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[34]~2006|datab    ;
; -1.041 ; -1.041       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1946|combout  ;
; -1.041 ; -1.041       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[106]   ;
; -1.040 ; -1.040       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[226]~1857|combout ;
; -1.040 ; -1.040       ; 0.000          ; High Pulse Width ; SW[0] ; Fall       ; RAMs_drive:RAM_controller|Parity_register[23]    ;
; -1.039 ; -1.039       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[8]~1879|combout   ;
; -1.039 ; -1.039       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[98]~2016|datab    ;
; -1.038 ; -1.038       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]|datac        ;
; -1.037 ; -1.037       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[13]~1915|combout  ;
; -1.029 ; -1.029       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[62]~1945|combout  ;
; -1.024 ; -1.024       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[0]~1905|combout   ;
; -1.023 ; -1.023       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[106]~1988|datad   ;
; -1.023 ; -1.023       ; 0.000          ; Low Pulse Width  ; SW[0] ; Rise       ; RAM_controller|Parity_register[2]~2013|combout   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO1_D[9]'                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; GPIO1_D[9] ; Rise       ; GPIO1_D[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[4]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|QaddReg[5]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|QinReg[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qt              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; GPIO1_D[9] ; Fall       ; CAPdrive:CAPdriver|takeTurn                    ;
; -0.788 ; -0.788       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[1]|datad              ;
; -0.788 ; -0.788       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[3]|datad              ;
; -0.788 ; -0.788       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[4]|datad              ;
; -0.788 ; -0.788       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[5]|datad              ;
; -0.788 ; -0.788       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[8]|datad              ;
; -0.788 ; -0.788       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[9]         ;
; -0.787 ; -0.787       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]|datad              ;
; -0.787 ; -0.787       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[2]|datad              ;
; -0.787 ; -0.787       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[6]|datad              ;
; -0.787 ; -0.787       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[7]|datad              ;
; -0.787 ; -0.787       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[12]        ;
; -0.787 ; -0.787       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[13]        ;
; -0.785 ; -0.785       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[9]|datac              ;
; -0.784 ; -0.784       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[12]|datac             ;
; -0.784 ; -0.784       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[13]|datac             ;
; -0.784 ; -0.784       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[10]        ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[1]         ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[3]         ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[4]         ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[5]         ;
; -0.783 ; -0.783       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[8]         ;
; -0.782 ; -0.782       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[0]         ;
; -0.782 ; -0.782       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[2]         ;
; -0.782 ; -0.782       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[6]         ;
; -0.782 ; -0.782       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[7]         ;
; -0.781 ; -0.781       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[10]|datac             ;
; -0.780 ; -0.780       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[11]|datad             ;
; -0.775 ; -0.775       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|readDir_8[11]        ;
; -0.749 ; -0.749       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|inclk[0]  ;
; -0.749 ; -0.749       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0clkctrl|outclk    ;
; -0.720 ; -0.720       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[10]|dataa            ;
; -0.720 ; -0.720       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[11]|dataa            ;
; -0.718 ; -0.718       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[13]       ;
; -0.717 ; -0.717       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[8]        ;
; -0.715 ; -0.715       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[13]|datac            ;
; -0.714 ; -0.714       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[8]|datac             ;
; -0.714 ; -0.714       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[11]       ;
; -0.713 ; -0.713       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[12]       ;
; -0.711 ; -0.711       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[10]       ;
; -0.710 ; -0.710       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[12]|datac            ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[1]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[2]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[4]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[5]|datad             ;
; -0.709 ; -0.709       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[6]|datad             ;
; -0.707 ; -0.707       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[3]|datad             ;
; -0.707 ; -0.707       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[7]|datad             ;
; -0.707 ; -0.707       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[9]|datad             ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[0]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[1]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[2]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[4]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[5]        ;
; -0.704 ; -0.704       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[6]        ;
; -0.702 ; -0.702       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[3]        ;
; -0.702 ; -0.702       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[7]        ;
; -0.702 ; -0.702       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_8[9]        ;
; -0.686 ; -0.686       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|readDir_8[0]~0|combout          ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|inclk[0] ;
; -0.675 ; -0.675       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1clkctrl|outclk   ;
; -0.617 ; -0.617       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|combout         ;
; -0.606 ; -0.606       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~1|datab           ;
; -0.578 ; -0.578       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_8[0]~0|combout         ;
; -0.476 ; -0.476       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_16[14]      ;
; -0.475 ; -0.475       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_16[13]      ;
; -0.474 ; -0.474       ; 0.000          ; High Pulse Width ; GPIO1_D[9] ; Fall       ; RAMs_drive:RAM_controller|writeDir_16[11]      ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[10]|datad           ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[12]|datad           ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[14]|datac           ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[6]|datad            ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[7]|datad            ;
; -0.473 ; -0.473       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[9]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[0]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[13]|datac           ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[1]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[2]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[3]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[4]|datad            ;
; -0.472 ; -0.472       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[8]|datad            ;
; -0.471 ; -0.471       ; 0.000          ; Low Pulse Width  ; GPIO1_D[9] ; Rise       ; RAM_controller|writeDir_16[11]|datac           ;
+--------+--------------+----------------+------------------+------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]'                                                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; CAPdrive:CAPdriver|Chewed[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; Rise       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~porta_we_reg       ;
+--------+--------------+----------------+------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|clk400data'                                                                       ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; SCCBdrive:SCCBdriver|clk400data ; Fall       ; SCCBdrive:SCCBdriver|mssgGO             ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Esync  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[10]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[11]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[12]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[13]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[14]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[15]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[16]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[17]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[18]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[19]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[1]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[20]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[21]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[22]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[23]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[24]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[25]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[26]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[2]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[3]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[4]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[5]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[6]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[7]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[8]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|Q[9]   ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[0]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[10] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[11] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[12] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[13] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[14] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[15] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[16] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[17] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[18] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[19] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[1]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[20] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[21] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[22] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[23] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[24] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width ; SCCBdrive:SCCBdriver|clk400data ; Rise       ; SCCBdrive:SCCBdriver|P2Sreg:REGS|cQ[25] ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[5]'                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.167  ; 0.383        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|C_Esync    ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q0         ;
; 0.385  ; 0.601        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|Q1         ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|LIVE       ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|eInd       ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.401  ; 0.617        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdrive:SCCBdriver|clk400     ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|EE         ;
; 0.429  ; 0.613        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Fall       ; SCCBdrive:SCCBdriver|clk400data ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]|q                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|eInd|clk             ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|inclk[0] ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; DIV800|Qaux[5]~clkctrl|outclk   ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|C_Esync|clk          ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|EE|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q0|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|Q1|clk               ;
; 0.607  ; 0.607        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400data|clk       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|LIVE|clk             ;
; 0.623  ; 0.623        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[5] ; Rise       ; SCCBdriver|clk400|clk           ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[0]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.275  ; 0.459        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.320  ; 0.536        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; div800k:DIV800|Qaux[1] ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[0]|q       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[0] ; Rise       ; DIV800|Qaux[1]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[1]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.325  ; 0.541        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; div800k:DIV800|Qaux[2] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[1]|q       ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[1] ; Rise       ; DIV800|Qaux[2]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[2]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.278  ; 0.462        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.318  ; 0.534        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; div800k:DIV800|Qaux[3] ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[2]|q       ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[2] ; Rise       ; DIV800|Qaux[3]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[3]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.272  ; 0.456        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.324  ; 0.540        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; div800k:DIV800|Qaux[4] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[3]|q       ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[3] ; Rise       ; DIV800|Qaux[4]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div800k:DIV800|Qaux[4]'                                                       ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; div800k:DIV800|Qaux[5] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[4]|q       ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; div800k:DIV800|Qaux[4] ; Rise       ; DIV800|Qaux[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SCCBdrive:SCCBdriver|C_E'                                                          ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+
; 0.473 ; 0.473        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|datac   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|q           ;
; 0.503 ; 0.503        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_Eedge|combout ;
; 0.524 ; 0.524        ; 0.000          ; High Pulse Width ; SCCBdrive:SCCBdriver|C_E ; Rise       ; SCCBdriver|C_E|clk         ;
+-------+--------------+----------------+------------------+--------------------------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+
; 4.570 ; 4.754        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 4.585 ; 4.585        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 4.587 ; 4.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 4.618 ; 4.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 4.628 ; 4.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 4.630 ; 4.630        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 4.748 ; 4.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                              ;
; 5.026 ; 5.242        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
; 5.246 ; 5.246        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; DIV800|Qaux[0]|clk                                            ;
; 5.370 ; 5.370        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|inclk[0]           ;
; 5.371 ; 5.371        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|inclk[0]         ;
; 5.382 ; 5.382        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                              ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]             ;
; 5.411 ; 5.411        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|observablevcoout   ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0]           ;
; 5.412 ; 5.412        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|observablevcoout ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                      ;
; 8.000 ; 10.000       ; 2.000          ; Min Period       ; CLOCK_50 ; Rise       ; div800k:DIV800|Qaux[0]                                        ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK25|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.674 ; 9.890        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[0]                 ;
; 9.674 ; 9.890        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|address_reg_b[1]                 ;
; 9.674 ; 9.890        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|address_reg_b[0]                   ;
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[0]                 ;
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[1]                 ;
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|address_reg_b[2]                 ;
; 9.675 ; 9.891        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|rden_b_store                     ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|rden_b_store                     ;
; 9.685 ; 9.901        ; 0.216          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|rden_b_store                       ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a16~portb_re_reg       ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.689 ; 9.919        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a17~portb_re_reg       ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_address_reg0 ;
; 9.690 ; 9.920        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a21~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a1~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a6~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a8~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a9~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a12~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a13~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a14~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a18~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a20~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a22~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a23~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a25~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a26~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a27~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a2~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a30~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_address_reg0 ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a31~portb_re_reg       ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a4~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_address_reg0  ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a7~portb_re_reg        ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a0~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a3~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a4~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a5~portb_re_reg          ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_address_reg0    ;
; 9.691 ; 9.921        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_8:RAMdev_8|altsyncram:altsyncram_component|altsyncram_6lq3:auto_generated|ram_block1a6~portb_re_reg          ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a3~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_address_reg0  ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_16:RAMdev_16|altsyncram:altsyncram_component|altsyncram_hlq3:auto_generated|ram_block1a5~portb_re_reg        ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_address_reg0 ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a11~portb_re_reg       ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_address_reg0 ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a15~portb_re_reg       ;
; 9.692 ; 9.922        ; 0.230          ; High Pulse Width ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; RAMs_drive:RAM_controller|RAMdevice_32:RAMdev_32|altsyncram:altsyncram_component|altsyncram_glq3:auto_generated|ram_block1a19~portb_address_reg0 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.241  ; 3.222  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.241  ; 3.222  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.652  ; 2.889  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.652  ; 2.889  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.350  ; 2.107  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 1.350  ; 2.107  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.290  ; 4.170  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.290  ; 4.170  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 3.548  ; 3.869  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 3.548  ; 3.869  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 3.115  ; 3.816  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 3.637  ; 4.570  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 3.637  ; 4.570  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 4.571  ; 5.522  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 3.948  ; 4.216  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 4.571  ; 5.522  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.674  ; 2.537  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.674  ; 2.537  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.967  ; 2.322  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 1.967  ; 2.322  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 0.595  ; 1.458  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.878 ; -0.128 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; -0.901 ; -0.153 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.912 ; -0.177 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.906 ; -0.169 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.868 ; -0.111 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.990 ; -0.237 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.746 ; 0.024  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.767 ; 0.002  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 0.595  ; 1.458  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.888  ; 1.243  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 0.888  ; 1.243  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 1.151  ; 2.014  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.151  ; 2.014  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.825  ; 2.372  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.825  ; 2.372  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 1.025  ; 1.888  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.025  ; 1.888  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.486  ; 2.033  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.486  ; 2.033  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.554 ; -1.338 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.554 ; -1.338 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.782 ; -1.203 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.782 ; -1.203 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.301  ; -0.425 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.301  ; -0.425 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.989 ; -2.738 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.989 ; -2.738 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -0.426 ; -0.879 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -0.426 ; -0.879 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -1.944 ; -2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.166 ; -1.909 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.166 ; -1.909 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -1.284 ; -1.719 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -1.284 ; -1.719 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -1.694 ; -2.314 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 0.965  ; 0.193  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 0.965  ; 0.193  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 0.818  ; 0.412  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 0.818  ; 0.412  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.115  ; 1.324  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 1.135  ; 0.393  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 1.157  ; 0.417  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 1.168  ; 0.440  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 1.162  ; 0.432  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 1.131  ; 0.389  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 1.248  ; 0.510  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.014  ; 0.259  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 1.034  ; 0.280  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.115  ; 1.324  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.936  ; 1.530  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 1.936  ; 1.530  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 1.545  ; 0.754  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.545  ; 0.754  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.314  ; 0.908  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.314  ; 0.908  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 1.544  ; 0.772  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.544  ; 0.772  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.397  ; 0.991  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.397  ; 0.991  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.855 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.855 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.016 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 3.016 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 3.185 ; 3.277 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.873 ; 2.954 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.932 ; 3.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 3.185 ; 3.277 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.989 ; 3.083 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 3.251 ; 3.366 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.717 ; 2.798 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 3.244 ; 3.350 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 3.212 ; 3.311 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 3.251 ; 3.366 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.685 ; 2.768 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 3.215 ; 3.373 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 3.215 ; 3.344 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 3.197 ; 3.373 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 3.015 ; 3.121 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 3.023 ; 3.124 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 3.114 ; 3.274 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.757 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.757 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.779 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.779 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.956 ; 4.801 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.956 ; 4.801 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.956 ; 4.801 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.956 ; 4.801 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.265 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.265 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 3.172 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 3.172 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.889 ; 5.097 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.889 ; 5.097 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.566 ; 4.679 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.566 ; 4.679 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.509 ; 4.695 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.509 ; 4.695 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.828 ; 3.890 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.828 ; 3.890 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.587 ; 2.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.587 ; 2.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.644 ; 2.747 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.887 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.698 ; 2.787 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.439 ; 2.515 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.439 ; 2.515 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.944 ; 3.045 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 2.912 ; 3.006 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.950 ; 3.060 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.407 ; 2.487 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.723 ; 2.825 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 2.916 ; 3.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.898 ; 3.066 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 2.723 ; 2.825 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.732 ; 2.828 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.819 ; 2.972 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.519 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.519 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.541 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.541 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.191 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.191 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 3.102 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 3.102 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.744 ; 4.944 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.744 ; 4.944 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.403 ; 4.512 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.403 ; 4.512 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.379 ; 4.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.379 ; 4.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.726 ; 3.785 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.726 ; 3.785 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.742 ;    ;    ; 5.724 ;
; SW[1]       ; GPIO0_D[2]  ; 4.791 ;    ;    ; 5.576 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.651 ;    ;    ; 5.622 ;
; SW[1]       ; GPIO0_D[2]  ; 4.660 ;    ;    ; 5.417 ;
+-------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Clock                                              ; Setup     ; Hold     ; Recovery ; Removal  ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+
; Worst-case Slack                                   ; -12.785   ; -6.081   ; -2.864   ; -4.709   ; -3.000              ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -7.931    ; 0.169    ; -1.536   ; -0.718   ; -2.174              ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -12.785   ; 0.180    ; -2.864   ; 0.544    ; 9.674               ;
;  CLOCK_50                                          ; 0.223     ; -0.246   ; 0.477    ; -0.931   ; 4.570               ;
;  GPIO1_D[9]                                        ; -4.708    ; -6.081   ; -1.499   ; -4.709   ; -3.000              ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.472               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -1.815    ; 0.192    ; -1.839   ; 0.341    ; -1.000              ;
;  SW[0]                                             ; -3.967    ; -5.790   ; -0.758   ; -4.418   ; -3.000              ;
;  div800k:DIV800|Qaux[0]                            ; 0.012     ; 0.020    ; -1.074   ; 0.574    ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.193     ; 0.000    ; -1.184   ; 0.629    ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.046     ; -0.016   ; -0.861   ; 0.460    ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.198     ; -0.004   ; -1.002   ; 0.532    ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.109     ; 0.007    ; -0.934   ; 0.490    ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -2.751    ; -0.411   ; -0.953   ; -0.762   ; -1.000              ;
; Design-wide TNS                                    ; -3610.808 ; -592.858 ; -184.385 ; -258.709 ; -1932.374           ;
;  CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; -1256.245 ; 0.000    ; -20.495  ; -4.820   ; -389.232            ;
;  CLK25|altpll_component|auto_generated|pll1|clk[0] ; -1365.926 ; 0.000    ; -136.976 ; 0.000    ; 0.000               ;
;  CLOCK_50                                          ; 0.000     ; -0.246   ; 0.000    ; -0.931   ; 0.000               ;
;  GPIO1_D[9]                                        ; -204.757  ; -269.420 ; -4.369   ; -137.875 ; -165.478            ;
;  SCCBdrive:SCCBdriver|C_E                          ; N/A       ; N/A      ; N/A      ; N/A      ; 0.000               ;
;  SCCBdrive:SCCBdriver|clk400data                   ; -17.331   ; 0.000    ; -16.835  ; 0.000    ; -55.000             ;
;  SW[0]                                             ; -760.016  ; -322.497 ; -1.784   ; -112.672 ; -1413.223           ;
;  div800k:DIV800|Qaux[0]                            ; 0.000     ; 0.000    ; -1.074   ; 0.000    ; -1.000              ;
;  div800k:DIV800|Qaux[1]                            ; 0.000     ; 0.000    ; -1.184   ; 0.000    ; -1.000              ;
;  div800k:DIV800|Qaux[2]                            ; 0.000     ; -0.016   ; -0.861   ; 0.000    ; -1.000              ;
;  div800k:DIV800|Qaux[3]                            ; 0.000     ; -0.004   ; -1.002   ; 0.000    ; -1.000              ;
;  div800k:DIV800|Qaux[4]                            ; 0.000     ; 0.000    ; -0.934   ; 0.000    ; -1.000              ;
;  div800k:DIV800|Qaux[5]                            ; -6.533    ; -0.737   ; -0.953   ; -2.411   ; -8.000              ;
+----------------------------------------------------+-----------+----------+----------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                           ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.335  ; 4.844  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.335  ; 4.844  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.620  ; 4.738  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.620  ; 4.738  ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.689  ; 2.986  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.689  ; 2.986  ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.167  ; 6.579  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.167  ; 6.579  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 6.284  ; 6.447  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 6.284  ; 6.447  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; 5.460  ; 5.966  ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; 6.711  ; 7.171  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; 6.711  ; 7.171  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; 7.898  ; 8.577  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; 6.876  ; 6.991  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; 7.898  ; 8.577  ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.915  ; 3.359  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.915  ; 3.359  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 3.135  ; 3.318  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 3.135  ; 3.318  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.970  ; 2.414  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; -0.676 ; -0.128 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; -0.721 ; -0.153 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; -0.745 ; -0.177 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; -0.743 ; -0.169 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; -0.663 ; -0.111 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; -0.880 ; -0.237 ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; -0.461 ; 0.038  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; -0.492 ; 0.012  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.970  ; 2.414  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.190  ; 2.373  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.190  ; 2.373  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 2.174  ; 2.618  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.174  ; 2.618  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 3.075  ; 3.320  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 3.075  ; 3.320  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 2.501  ; 2.945  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.501  ; 2.945  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 3.089  ; 3.334  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 3.089  ; 3.334  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.554 ; -1.338 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.554 ; -1.338 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; SW[*]       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.782 ; -1.203 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  SW[0]      ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; -0.782 ; -1.203 ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.301  ; -0.261 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
;  GPIO1_D[9] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 0.301  ; -0.261 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.989 ; -2.738 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.989 ; -2.738 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -0.426 ; -0.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -0.426 ; -0.840 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]      ; CLOCK_50                             ; -1.944 ; -2.532 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; CLOCK_50                             ; -1.166 ; -1.909 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO1_D[9] ; CLOCK_50                             ; -1.166 ; -1.909 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]       ; CLOCK_50                             ; -1.284 ; -1.719 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]      ; CLOCK_50                             ; -1.284 ; -1.719 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]      ; CLOCK_50                             ; -1.694 ; -2.314 ; Fall       ; CLK25|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 1.524  ; 1.135  ; Rise       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 1.524  ; 1.135  ; Rise       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 1.439  ; 1.276  ; Rise       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 1.439  ; 1.276  ; Rise       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; GPIO1_D[9]                           ; 2.511  ; 2.122  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[0] ; GPIO1_D[9]                           ; 1.135  ; 0.656  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[1] ; GPIO1_D[9]                           ; 1.171  ; 0.695  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[2] ; GPIO1_D[9]                           ; 1.194  ; 0.722  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[3] ; GPIO1_D[9]                           ; 1.193  ; 0.711  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[4] ; GPIO1_D[9]                           ; 1.131  ; 0.688  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[5] ; GPIO1_D[9]                           ; 1.336  ; 0.861  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[6] ; GPIO1_D[9]                           ; 1.014  ; 0.498  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[7] ; GPIO1_D[9]                           ; 1.034  ; 0.528  ; Fall       ; GPIO1_D[9]                                        ;
;  GPIO1_D[9] ; GPIO1_D[9]                           ; 2.511  ; 2.122  ; Fall       ; GPIO1_D[9]                                        ;
; SW[*]       ; GPIO1_D[9]                           ; 2.426  ; 2.263  ; Fall       ; GPIO1_D[9]                                        ;
;  SW[0]      ; GPIO1_D[9]                           ; 2.426  ; 2.263  ; Fall       ; GPIO1_D[9]                                        ;
; GPIO1_D[*]  ; SW[0]                                ; 2.221  ; 1.827  ; Rise       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 2.221  ; 1.827  ; Rise       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 2.131  ; 1.968  ; Rise       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 2.131  ; 1.968  ; Rise       ; SW[0]                                             ;
; GPIO1_D[*]  ; SW[0]                                ; 1.804  ; 1.415  ; Fall       ; SW[0]                                             ;
;  GPIO1_D[9] ; SW[0]                                ; 1.804  ; 1.415  ; Fall       ; SW[0]                                             ;
; SW[*]       ; SW[0]                                ; 1.719  ; 1.556  ; Fall       ; SW[0]                                             ;
;  SW[0]      ; SW[0]                                ; 1.719  ; 1.556  ; Fall       ; SW[0]                                             ;
+-------------+--------------------------------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.638 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 4.638 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.660 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 4.660 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 5.336 ; 5.338 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 4.759 ; 4.807 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 4.824 ; 4.913 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 5.336 ; 5.338 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 4.974 ; 5.021 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 5.482 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 4.480 ; 4.556 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 5.430 ; 5.451 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 5.401 ; 5.396 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 5.482 ; 5.456 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 4.377 ; 4.462 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 5.368 ; 5.478 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 5.368 ; 5.436 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 5.342 ; 5.478 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 4.988 ; 5.064 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 5.031 ; 5.079 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 5.165 ; 5.211 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 2.908 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 2.908 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 2.791 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 2.791 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 6.658 ; 7.280 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.249 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 5.249 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 5.319 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 5.319 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 8.240 ; 8.316 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 8.240 ; 8.316 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 7.750 ; 7.720 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 7.750 ; 7.720 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 7.733 ; 7.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 7.733 ; 7.752 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 6.341 ; 6.381 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 6.341 ; 6.381 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; Data Port   ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ; 2.797 ;       ; Rise       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; GPIO0_D[*]  ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
;  GPIO0_D[3] ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] ;       ; 2.951 ; Fall       ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]                ;
; VGA_B[*]    ; CLOCK_50                             ; 2.587 ; 2.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[0]   ; CLOCK_50                             ; 2.587 ; 2.665 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[1]   ; CLOCK_50                             ; 2.644 ; 2.747 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[2]   ; CLOCK_50                             ; 2.887 ; 2.975 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_B[3]   ; CLOCK_50                             ; 2.698 ; 2.787 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_G[*]    ; CLOCK_50                             ; 2.439 ; 2.515 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[0]   ; CLOCK_50                             ; 2.439 ; 2.515 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[1]   ; CLOCK_50                             ; 2.944 ; 3.045 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[2]   ; CLOCK_50                             ; 2.912 ; 3.006 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_G[3]   ; CLOCK_50                             ; 2.950 ; 3.060 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_HS      ; CLOCK_50                             ; 2.407 ; 2.487 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_R[*]    ; CLOCK_50                             ; 2.723 ; 2.825 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[0]   ; CLOCK_50                             ; 2.916 ; 3.039 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[1]   ; CLOCK_50                             ; 2.898 ; 3.066 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[2]   ; CLOCK_50                             ; 2.723 ; 2.825 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
;  VGA_R[3]   ; CLOCK_50                             ; 2.732 ; 2.828 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; VGA_VS      ; CLOCK_50                             ; 2.819 ; 2.972 ; Rise       ; CLK25|altpll_component|auto_generated|pll1|clk[0]   ;
; GPIO0_D[*]  ; CLOCK_50                             ; 1.519 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ; 1.519 ;       ; Rise       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_D[*]  ; CLOCK_50                             ;       ; 1.541 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_D[2] ; CLOCK_50                             ;       ; 1.541 ; Fall       ; CLK_24M|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Rise       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Rise       ; GPIO1_D[9]                                          ;
; LEDG[*]     ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Fall       ; GPIO1_D[9]                                          ;
;  LEDG[1]    ; GPIO1_D[9]                           ; 3.864 ; 4.697 ; Fall       ; GPIO1_D[9]                                          ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.191 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ;       ; 3.191 ; Rise       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|C_E             ; 3.102 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
;  GPIO0_D[0] ; SCCBdrive:SCCBdriver|C_E             ; 3.102 ;       ; Fall       ; SCCBdrive:SCCBdriver|C_E                            ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.744 ; 4.944 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.744 ; 4.944 ; Rise       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; SCCBdrive:SCCBdriver|clk400data      ; 4.403 ; 4.512 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
;  GPIO0_D[1] ; SCCBdrive:SCCBdriver|clk400data      ; 4.403 ; 4.512 ; Fall       ; SCCBdrive:SCCBdriver|clk400data                     ;
; GPIO0_D[*]  ; div800k:DIV800|Qaux[5]               ; 4.379 ; 4.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  GPIO0_D[0] ; div800k:DIV800|Qaux[5]               ; 4.379 ; 4.558 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
; LEDG[*]     ; div800k:DIV800|Qaux[5]               ; 3.726 ; 3.785 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
;  LEDG[0]    ; div800k:DIV800|Qaux[5]               ; 3.726 ; 3.785 ; Rise       ; div800k:DIV800|Qaux[5]                              ;
+-------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------+


+-----------------------------------------------------+
; Propagation Delay                                   ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 7.812 ;    ;    ; 8.558 ;
; SW[1]       ; GPIO0_D[2]  ; 8.095 ;    ;    ; 8.660 ;
+-------------+-------------+-------+----+----+-------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+-------------+-------------+-------+----+----+-------+
; Input Port  ; Output Port ; RR    ; RF ; FR ; FF    ;
+-------------+-------------+-------+----+----+-------+
; GPIO1_D[10] ; LEDG[2]     ; 4.651 ;    ;    ; 5.622 ;
; SW[1]       ; GPIO0_D[2]  ; 4.660 ;    ;    ; 5.417 ;
+-------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[9]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[10]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO1_D[8]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[2]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[6]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[1]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[5]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[0]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[4]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[3]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO1_D[7]              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.0174 V           ; 0.054 V                              ; 0.139 V                              ; 8.66e-10 s                  ; 8.95e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.0174 V          ; 0.054 V                             ; 0.139 V                             ; 8.66e-10 s                 ; 8.95e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; GPIO0_D[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; GPIO0_D[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.1e-07 V                    ; 3.51 V              ; -0.0549 V           ; 0.204 V                              ; 0.244 V                              ; 6.37e-10 s                  ; 6.52e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.1e-07 V                   ; 3.51 V             ; -0.0549 V          ; 0.204 V                             ; 0.244 V                             ; 6.37e-10 s                 ; 6.52e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 56       ; 17248    ; 0        ; 310      ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 892      ; 1688     ; 20       ; 20       ;
; SW[0]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 154706   ; 318      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 198      ; 198      ; 298      ; 1183     ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 45127    ; 74455    ; 1183     ; 298      ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 15208    ; 0        ; 21619    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 6788     ; 0        ; 16835    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 331      ; 367      ; 523      ; 525      ;
; SW[0]                                             ; GPIO1_D[9]                                        ; 310      ; 310      ; 523      ; 523      ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]                                             ; 0        ; 31699    ; 0        ; 28578    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 16835    ; 0        ; 6788     ; 0        ;
; GPIO1_D[9]                                        ; SW[0]                                             ; 523      ; 523      ; 310      ; 310      ;
; SW[0]                                             ; SW[0]                                             ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 56       ; 17248    ; 0        ; 310      ;
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 892      ; 1688     ; 20       ; 20       ;
; SW[0]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 1688     ; 888      ; 0        ; 0        ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 154706   ; 318      ; 10050    ; 112      ;
; GPIO1_D[9]                                        ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 198      ; 198      ; 298      ; 1183     ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 45127    ; 74455    ; 1183     ; 298      ;
; div800k:DIV800|Qaux[0]                            ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[1]                            ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[2]                            ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[3]                            ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[4]                            ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; div800k:DIV800|Qaux[5]                            ; div800k:DIV800|Qaux[5]                            ; 7        ; 6        ; 4        ; 2        ;
; SCCBdrive:SCCBdriver|C_E                          ; div800k:DIV800|Qaux[5]                            ; 1        ; 1        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; div800k:DIV800|Qaux[5]                            ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 15208    ; 0        ; 21619    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 6788     ; 0        ; 16835    ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 331      ; 367      ; 523      ; 525      ;
; SW[0]                                             ; GPIO1_D[9]                                        ; 310      ; 310      ; 523      ; 523      ;
; div800k:DIV800|Qaux[5]                            ; SCCBdrive:SCCBdriver|clk400data                   ; 27       ; 0        ; 0        ; 0        ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 104      ; 0        ; 0        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]                                             ; 0        ; 31699    ; 0        ; 28578    ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 16835    ; 0        ; 6788     ; 0        ;
; GPIO1_D[9]                                        ; SW[0]                                             ; 523      ; 523      ; 310      ; 310      ;
; SW[0]                                             ; SW[0]                                             ; 1099     ; 1099     ; 1074     ; 1074     ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 4        ; 0        ; 0        ;
; SW[0]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; SW[0]                                             ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[5]                            ; 5        ; 5        ; 3        ; 3        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 64       ; 64       ; 58       ; 58       ;
; SW[0]                                             ; GPIO1_D[9]                                        ; 56       ; 56       ; 56       ; 56       ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 54       ; 0        ; 0        ;
; SW[0]                                             ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]                                             ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; GPIO1_D[9]                                        ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 4        ; 4        ; 0        ; 0        ;
; SW[0]                                             ; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; 0        ; 0        ; 20       ; 20       ;
; SW[0]                                             ; CLK25|altpll_component|auto_generated|pll1|clk[0] ; 58       ; 58       ; 0        ; 0        ;
; SW[0]                                             ; CLOCK_50                                          ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[0]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[1]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[2]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[3]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[4]                            ; 1        ; 1        ; 0        ; 0        ;
; SW[0]                                             ; div800k:DIV800|Qaux[5]                            ; 5        ; 5        ; 3        ; 3        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; GPIO1_D[9]                                        ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; GPIO1_D[9]                                        ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; GPIO1_D[9]                                        ; 64       ; 64       ; 58       ; 58       ;
; SW[0]                                             ; GPIO1_D[9]                                        ; 56       ; 56       ; 56       ; 56       ;
; SCCBdrive:SCCBdriver|clk400data                   ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 54       ; 0        ; 0        ;
; SW[0]                                             ; SCCBdrive:SCCBdriver|clk400data                   ; 0        ; 0        ; 1        ; 1        ;
; CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]              ; SW[0]                                             ; 0        ; 840      ; 0        ; 840      ;
; CLK25|altpll_component|auto_generated|pll1|clk[0] ; SW[0]                                             ; 1092     ; 0        ; 1092     ; 0        ;
; GPIO1_D[9]                                        ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
; SW[0]                                             ; SW[0]                                             ; 56       ; 56       ; 56       ; 56       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 09 18:34:23 2024
Info: Command: quartus_sta CAMstreamVGA -c CAMstreamVGA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to BUTTON[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50_2 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA_1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_ADDR[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_BYTE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_CE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ15_AM1 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_DQ[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_OE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RST_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_RY -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WE_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FL_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO0_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKIN[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_CLKOUT[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[10] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[11] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[12] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[13] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[14] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[15] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[16] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[17] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[18] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[19] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[20] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[21] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[22] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[23] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[24] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[25] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[26] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[27] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[28] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[29] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[30] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[31] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO1_D[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_DP -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3_D[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_BLON -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_DATA[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_EN -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LCD_RW -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_KBDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSCLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_MSDAT -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT0 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DAT3 -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_WP_N -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_CTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RTS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_RXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to UART_TXD -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE0_Default was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE0_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_Default -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 328 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CAMstreamVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {CLK_24M|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 64 -duty_cycle 50.00 -name {CLK_24M|altpll_component|auto_generated|pll1|clk[0]} {CLK_24M|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {CLK25|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {CLK25|altpll_component|auto_generated|pll1|clk[0]} {CLK25|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1]
    Info (332105): create_clock -period 1.000 -name GPIO1_D[9] GPIO1_D[9]
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|clk400data SCCBdrive:SCCBdriver|clk400data
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[5] div800k:DIV800|Qaux[5]
    Info (332105): create_clock -period 1.000 -name SCCBdrive:SCCBdriver|C_E SCCBdrive:SCCBdriver|C_E
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[4] div800k:DIV800|Qaux[4]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[3] div800k:DIV800|Qaux[3]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[2] div800k:DIV800|Qaux[2]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[1] div800k:DIV800|Qaux[1]
    Info (332105): create_clock -period 1.000 -name div800k:DIV800|Qaux[0] div800k:DIV800|Qaux[0]
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.785           -1365.926 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.931           -1256.245 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -4.708            -204.757 GPIO1_D[9] 
    Info (332119):    -3.967            -760.016 SW[0] 
    Info (332119):    -2.751              -6.533 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.815             -17.331 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.012               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.046               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.109               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.193               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.198               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.223               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -6.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.081            -269.420 GPIO1_D[9] 
    Info (332119):    -5.790            -322.497 SW[0] 
    Info (332119):    -0.411              -0.737 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.204              -0.204 CLOCK_50 
    Info (332119):     0.010               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.033               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.035               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.036               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.048               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.231               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.344               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.365               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case recovery slack is -2.864
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.864            -136.976 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.839             -16.835 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.536             -20.495 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.499              -2.787 GPIO1_D[9] 
    Info (332119):    -1.184              -1.184 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.074              -1.074 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.002              -1.002 div800k:DIV800|Qaux[3] 
    Info (332119):    -0.953              -0.953 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.934              -0.934 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.861              -0.861 div800k:DIV800|Qaux[2] 
    Info (332119):    -0.758              -1.284 SW[0] 
    Info (332119):     0.861               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -4.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.709            -137.875 GPIO1_D[9] 
    Info (332119):    -4.418            -112.672 SW[0] 
    Info (332119):    -0.931              -0.931 CLOCK_50 
    Info (332119):    -0.762              -2.411 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.718              -4.820 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.380               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.877               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.927               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     1.025               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     1.091               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     1.103               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.206               0.000 div800k:DIV800|Qaux[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1413.223 SW[0] 
    Info (332119):    -3.000             -61.919 GPIO1_D[9] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.472               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.753               0.000 CLOCK_50 
    Info (332119):     9.684               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.480
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.480           -1219.628 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -7.111           -1119.676 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -4.100            -181.502 GPIO1_D[9] 
    Info (332119):    -3.461            -648.517 SW[0] 
    Info (332119):    -2.453              -5.519 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.526             -10.187 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.078               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.112               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.160               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.226               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.231               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.290               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -5.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.393            -235.793 GPIO1_D[9] 
    Info (332119):    -5.157            -293.097 SW[0] 
    Info (332119):    -0.316              -0.553 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.246              -0.246 CLOCK_50 
    Info (332119):    -0.016              -0.016 div800k:DIV800|Qaux[2] 
    Info (332119):     0.007               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.019               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.020               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.022               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.299               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.319               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case recovery slack is -2.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.553            -122.608 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.587             -12.944 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.457             -19.535 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.197              -2.170 GPIO1_D[9] 
    Info (332119):    -1.073              -1.073 div800k:DIV800|Qaux[1] 
    Info (332119):    -0.967              -0.967 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.913              -0.913 div800k:DIV800|Qaux[3] 
    Info (332119):    -0.913              -0.913 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.832              -0.832 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.776              -0.776 div800k:DIV800|Qaux[2] 
    Info (332119):    -0.558              -1.076 SW[0] 
    Info (332119):     0.832               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -4.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.164            -122.518 GPIO1_D[9] 
    Info (332119):    -3.915            -100.049 SW[0] 
    Info (332119):    -0.821              -0.821 CLOCK_50 
    Info (332119):    -0.596              -3.812 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.582              -1.564 div800k:DIV800|Qaux[5] 
    Info (332119):     0.402               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.856               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.900               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.972               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.999               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     1.059               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     1.169               0.000 div800k:DIV800|Qaux[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1190.335 SW[0] 
    Info (332119):    -3.000             -41.535 GPIO1_D[9] 
    Info (332119):    -2.174            -389.232 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.482               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.703               0.000 CLOCK_50 
    Info (332119):     9.678               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332191): Clock target SCCBdrive:SCCBdriver|C_E of clock SCCBdrive:SCCBdriver|C_E is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: SCCBdriver|C_Eedge  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: CLK25|altpll_component|auto_generated|pll1|clk[0] with master clock period: 10.000 found on PLL node: CLK25|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.616
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.616            -847.379 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.837            -757.984 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -3.084            -112.634 GPIO1_D[9] 
    Info (332119):    -2.561            -337.531 SW[0] 
    Info (332119):    -1.336              -2.763 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.627              -0.627 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.232               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.246               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.289               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.354               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.359               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.398               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -4.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.084            -209.350 GPIO1_D[9] 
    Info (332119):    -3.466            -257.401 SW[0] 
    Info (332119):    -0.338              -0.561 div800k:DIV800|Qaux[5] 
    Info (332119):    -0.198              -0.198 CLOCK_50 
    Info (332119):    -0.004              -0.004 div800k:DIV800|Qaux[3] 
    Info (332119):     0.000               0.000 div800k:DIV800|Qaux[1] 
    Info (332119):     0.009               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.016               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.027               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.169               0.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):     0.180               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.192               0.000 SCCBdrive:SCCBdriver|clk400data 
Info (332146): Worst-case recovery slack is -2.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.005             -99.477 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.972              -4.369 GPIO1_D[9] 
    Info (332119):    -0.825              -3.452 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -0.759              -0.759 div800k:DIV800|Qaux[1] 
    Info (332119):    -0.705              -0.705 div800k:DIV800|Qaux[0] 
    Info (332119):    -0.656              -7.927 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.651              -0.651 div800k:DIV800|Qaux[3] 
    Info (332119):    -0.645              -0.645 div800k:DIV800|Qaux[4] 
    Info (332119):    -0.581              -0.581 div800k:DIV800|Qaux[2] 
    Info (332119):    -0.449              -1.784 SW[0] 
    Info (332119):    -0.254              -0.470 div800k:DIV800|Qaux[5] 
    Info (332119):     0.477               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -3.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.306             -94.691 GPIO1_D[9] 
    Info (332119):    -2.767             -70.146 SW[0] 
    Info (332119):    -0.681              -0.681 CLOCK_50 
    Info (332119):    -0.607              -2.908 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -0.279              -1.586 div800k:DIV800|Qaux[5] 
    Info (332119):     0.341               0.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):     0.460               0.000 div800k:DIV800|Qaux[2] 
    Info (332119):     0.490               0.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.532               0.000 div800k:DIV800|Qaux[3] 
    Info (332119):     0.544               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.574               0.000 div800k:DIV800|Qaux[0] 
    Info (332119):     0.629               0.000 div800k:DIV800|Qaux[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -712.030 SW[0] 
    Info (332119):    -3.000            -165.478 GPIO1_D[9] 
    Info (332119):    -1.000            -192.000 CAPdrive:CAPdriver|Z_1:DEPHASE|Qd[1] 
    Info (332119):    -1.000             -55.000 SCCBdrive:SCCBdriver|clk400data 
    Info (332119):    -1.000              -8.000 div800k:DIV800|Qaux[5] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[0] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[1] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[2] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[3] 
    Info (332119):    -1.000              -1.000 div800k:DIV800|Qaux[4] 
    Info (332119):     0.473               0.000 SCCBdrive:SCCBdriver|C_E 
    Info (332119):     4.570               0.000 CLOCK_50 
    Info (332119):     9.674               0.000 CLK25|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 294 warnings
    Info: Peak virtual memory: 4645 megabytes
    Info: Processing ended: Sun Jun 09 18:34:30 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


