<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='237' ll='240'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='242' c='_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='247' c='_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3971' c='_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3973' c='_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4003' c='_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4037' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4088' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl'/>
<size>24</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='234'>// Parse out a chain of up to two g_ptr_add instructions.
  // g_ptr_add (n0, _)
  // g_ptr_add (n0, (n1 = g_ptr_add n2, n3))</doc>
<mbr r='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' o='0' t='llvm::Register'/>
<mbr r='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' o='32' t='llvm::Register'/>
<mbr r='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' o='64' t='llvm::Register'/>
<mbr r='llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset' o='128' t='int64_t'/>
